////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: L.57
//  \   \         Application: netgen
//  /   /         Filename: DVI_FPGA_synthesis.v
// /___/   /\     Timestamp: Tue Nov 28 14:27:35 2017
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim fpga_top.ngc DVI_FPGA_synthesis.v 
// Device	: xc5vlx50-1-ff676
// Input file	: fpga_top.ngc
// Output file	: /home/jikken17/FPGA_TOP/ISE/netgen/synthesis/DVI_FPGA_synthesis.v
// # of Modules	: 1
// Design Name	: fpga_top
// Xilinx        : /mnt/cad/Xilinx/11.1/ISE
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module fpga_top (
  I2C_SCL_DVI, MOUSE_CLK, KEYBOARD_DATA, I2C_SDA_DVI, KEYBOARD_CLK, MOUSE_DATA, BUTTON_C, BUTTON_E, audio_sdata_out, clk, rst_n, BUTTON_N, LCD_EN, 
BUTTON_S, BUTTON_W, DVI_XCLK_N, DVI_XCLK_P, DVI_H, LED_ERR_0, CLK_DIFF_FPGA_N, LED_ERR_1, CLK_DIFF_FPGA_P, DVI_DE, DVI_V, audio_bit_clk, DVI_RESET_B, 
LED_C, CLK_33MHZ_FPGA, LED_E, TELE_RX, audio_sdata_in, LCD_RS, audio_sync, CLK_27MHZ_FPGA, LCD_RW, LED_N, TELE_TX, LED_S, LED_W, flash_audio_reset_b, 
LCD_DATA, DVI_D, TP, DIP
);
  inout I2C_SCL_DVI;
  inout MOUSE_CLK;
  inout KEYBOARD_DATA;
  inout I2C_SDA_DVI;
  inout KEYBOARD_CLK;
  inout MOUSE_DATA;
  input BUTTON_C;
  input BUTTON_E;
  output audio_sdata_out;
  input clk;
  input rst_n;
  input BUTTON_N;
  output LCD_EN;
  input BUTTON_S;
  input BUTTON_W;
  output DVI_XCLK_N;
  output DVI_XCLK_P;
  output DVI_H;
  output LED_ERR_0;
  input CLK_DIFF_FPGA_N;
  output LED_ERR_1;
  input CLK_DIFF_FPGA_P;
  output DVI_DE;
  output DVI_V;
  input audio_bit_clk;
  output DVI_RESET_B;
  output LED_C;
  input CLK_33MHZ_FPGA;
  output LED_E;
  input TELE_RX;
  input audio_sdata_in;
  output LCD_RS;
  output audio_sync;
  input CLK_27MHZ_FPGA;
  output LCD_RW;
  output LED_N;
  output TELE_TX;
  output LED_S;
  output LED_W;
  output flash_audio_reset_b;
  inout [3 : 0] LCD_DATA;
  output [11 : 0] DVI_D;
  output [7 : 0] TP;
  input [7 : 0] DIP;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_EDGE_RIS ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_EDGE_RIS ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_EDGE_RIS ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3_229 ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3_230 ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3_231 ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S_233 ;
  wire \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_W_234 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>_rt_237 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>_rt_239 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>_rt_241 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>_rt_243 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>_rt_245 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>_rt_247 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>_rt_249 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>_rt_251 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>_rt_253 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>_rt_255 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>_rt_257 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>_rt_259 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>_rt_261 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>_rt_263 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>_rt_265 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>_rt_267 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>_rt_269 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>_rt_271 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<19>_rt_273 ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[1] ;
  wire \A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[4] ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>_rt_449 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>_rt_451 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>_rt_453 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>_rt_455 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>_rt_457 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>_rt_459 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_0 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_1 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_2 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_3 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_4 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_5 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_6 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_7 ;
  wire \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<7>_rt_469 ;
  wire \A_AUDIO/A0_IF/N10 ;
  wire \A_AUDIO/A0_IF/N13 ;
  wire \A_AUDIO/A0_IF/N15 ;
  wire \A_AUDIO/A0_IF/N33 ;
  wire \A_AUDIO/A0_IF/N47 ;
  wire \A_AUDIO/A0_IF/N5 ;
  wire \A_AUDIO/A0_IF/N7 ;
  wire \A_AUDIO/A0_IF/N8 ;
  wire \A_AUDIO/A0_IF/Result<0>1 ;
  wire \A_AUDIO/A0_IF/Result<1>1 ;
  wire \A_AUDIO/A0_IF/Result<2>1 ;
  wire \A_AUDIO/A0_IF/Result<3>1 ;
  wire \A_AUDIO/A0_IF/Result<4>1 ;
  wire \A_AUDIO/A0_IF/Result<5>1 ;
  wire \A_AUDIO/A0_IF/Result<6>1 ;
  wire \A_AUDIO/A0_IF/Result<7>1 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_486 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_487 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001059_489 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001079_490 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001104_491 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131_492 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00002_493 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000231_494 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000533_495 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629_496 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000660_497 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000680_498 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000711_499 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000741_500 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000761_501 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000789_502 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000794_503 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871_504 ;
  wire \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000964_505 ;
  wire \A_AUDIO/A0_IF/audio_sync_506 ;
  wire \A_AUDIO/A0_IF/audio_sync_mux0000 ;
  wire \A_AUDIO/A0_IF/chg_state_ac97_to_aud ;
  wire \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_509 ;
  wire \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_not0001 ;
  wire \A_AUDIO/A0_IF/chg_state_ac97_to_init ;
  wire \A_AUDIO/A0_IF/chg_state_ctrl_to_init ;
  wire \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_516 ;
  wire \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_not0001 ;
  wire \A_AUDIO/A0_IF/cnt_audio_init_not0001 ;
  wire \A_AUDIO/A0_IF/cnt_audio_rst_not0001 ;
  wire \A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ;
  wire \A_AUDIO/A0_IF/data_in_0_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_100_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_101_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_102_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_103_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_104_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_105_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_106_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_107_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_108_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_109_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_10_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_110_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_111_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_112_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_113_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_114_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_115_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_116_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_117_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_118_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_119_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_11_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_120_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_121_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_122_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_123_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_124_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_125_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_126_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_127_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_128_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_129_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_12_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_130_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_131_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_132_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_133_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_134_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_135_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_136_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_137_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_138_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_139_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_13_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_140_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_141_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_142_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_143_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_144_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_145_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_146_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_147_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_148_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_149_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_14_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_150_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_151_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_152_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_153_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_154_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_155_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_156_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_157_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_158_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_159_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_15_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_160_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_161_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_162_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_163_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_164_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_165_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_166_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_167_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_168_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_169_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_16_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_170_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_171_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_172_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_173_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_174_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_175_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_176_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_177_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_178_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_179_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_17_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_180_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_181_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_182_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_183_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_184_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_185_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_186_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_187_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_188_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_189_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_18_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_190_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_191_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_192_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_193_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_194_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_195_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_196_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_197_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_198_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_199_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_19_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_1_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_200_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_201_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_202_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_203_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_204_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_205_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_206_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_207_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_208_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_209_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_20_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_210_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_211_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_212_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_213_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_214_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_215_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_216_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_217_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_218_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_219_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_21_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_220_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_221_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_222_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_223_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_224_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_225_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_226_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_227_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_228_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_229_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_22_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_230_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_231_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_232_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_233_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_234_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_235_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_236_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_237_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_238_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_239_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_23_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_240_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_241_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_242_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_243_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_244_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_245_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_246_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_247_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_248_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_249_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_24_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_250_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_251_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_252_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_253_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_254_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_255_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_255_not0001_960 ;
  wire \A_AUDIO/A0_IF/data_in_25_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_26_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_27_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_28_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_29_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_2_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_30_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_31_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_32_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_33_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_34_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_35_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_36_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_37_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_38_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_39_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_3_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_40_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_41_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_42_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_43_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_44_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_45_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_46_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_47_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_48_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_49_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_4_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_50_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_51_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_52_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_53_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_54_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_55_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_56_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_57_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_58_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_59_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_5_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_60_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_61_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_62_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_63_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_64_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_65_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_66_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_67_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_68_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_69_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_6_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_70_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_71_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_72_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_73_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_74_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_75_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_76_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_77_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_78_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_79_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_7_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_80_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_81_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_82_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_83_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_84_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_85_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_86_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_87_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_88_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_89_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_8_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_90_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_91_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_92_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_93_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_94_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_95_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_96_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_97_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_98_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_99_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_9_mux0000 ;
  wire \A_AUDIO/A0_IF/data_in_chg ;
  wire \A_AUDIO/A0_IF/data_in_chg_lvl_1126 ;
  wire \A_AUDIO/A0_IF/data_in_chg_lvl_not0001 ;
  wire \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d1_1128 ;
  wire \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2_1129 ;
  wire \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d3_1130 ;
  wire \A_AUDIO/A0_IF/data_in_chg_sysclk ;
  wire \A_AUDIO/A0_IF/data_out[160] ;
  wire \A_AUDIO/A0_IF/data_out_160_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[161] ;
  wire \A_AUDIO/A0_IF/data_out_161_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[162] ;
  wire \A_AUDIO/A0_IF/data_out_162_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[163] ;
  wire \A_AUDIO/A0_IF/data_out_163_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[164] ;
  wire \A_AUDIO/A0_IF/data_out_164_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[165] ;
  wire \A_AUDIO/A0_IF/data_out_165_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[166] ;
  wire \A_AUDIO/A0_IF/data_out_166_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[167] ;
  wire \A_AUDIO/A0_IF/data_out_167_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[168] ;
  wire \A_AUDIO/A0_IF/data_out_168_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[169] ;
  wire \A_AUDIO/A0_IF/data_out_169_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[170] ;
  wire \A_AUDIO/A0_IF/data_out_170_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[171] ;
  wire \A_AUDIO/A0_IF/data_out_171_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[172] ;
  wire \A_AUDIO/A0_IF/data_out_172_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[173] ;
  wire \A_AUDIO/A0_IF/data_out_173_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[174] ;
  wire \A_AUDIO/A0_IF/data_out_174_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[175] ;
  wire \A_AUDIO/A0_IF/data_out_175_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[176] ;
  wire \A_AUDIO/A0_IF/data_out_176_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[177] ;
  wire \A_AUDIO/A0_IF/data_out_177_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[178] ;
  wire \A_AUDIO/A0_IF/data_out_178_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[179] ;
  wire \A_AUDIO/A0_IF/data_out_179_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[180] ;
  wire \A_AUDIO/A0_IF/data_out_180_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[181] ;
  wire \A_AUDIO/A0_IF/data_out_181_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[182] ;
  wire \A_AUDIO/A0_IF/data_out_182_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[183] ;
  wire \A_AUDIO/A0_IF/data_out_183_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[184] ;
  wire \A_AUDIO/A0_IF/data_out_184_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[185] ;
  wire \A_AUDIO/A0_IF/data_out_185_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[186] ;
  wire \A_AUDIO/A0_IF/data_out_186_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[187] ;
  wire \A_AUDIO/A0_IF/data_out_187_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[188] ;
  wire \A_AUDIO/A0_IF/data_out_188_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[189] ;
  wire \A_AUDIO/A0_IF/data_out_189_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[190] ;
  wire \A_AUDIO/A0_IF/data_out_190_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[191] ;
  wire \A_AUDIO/A0_IF/data_out_191_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[192] ;
  wire \A_AUDIO/A0_IF/data_out_192_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[193] ;
  wire \A_AUDIO/A0_IF/data_out_193_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[194] ;
  wire \A_AUDIO/A0_IF/data_out_194_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[195] ;
  wire \A_AUDIO/A0_IF/data_out_195_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[196] ;
  wire \A_AUDIO/A0_IF/data_out_196_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[197] ;
  wire \A_AUDIO/A0_IF/data_out_197_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[198] ;
  wire \A_AUDIO/A0_IF/data_out_198_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[199] ;
  wire \A_AUDIO/A0_IF/data_out_199_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[207] ;
  wire \A_AUDIO/A0_IF/data_out_207_mux0000_1764 ;
  wire \A_AUDIO/A0_IF/data_out[213] ;
  wire \A_AUDIO/A0_IF/data_out_213_mux0000_1766 ;
  wire \A_AUDIO/A0_IF/data_out[233] ;
  wire \A_AUDIO/A0_IF/data_out_233_mux0000_1768 ;
  wire \A_AUDIO/A0_IF/data_out[234] ;
  wire \A_AUDIO/A0_IF/data_out_234_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[235] ;
  wire \A_AUDIO/A0_IF/data_out_235_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[236] ;
  wire \A_AUDIO/A0_IF/data_out_236_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[251] ;
  wire \A_AUDIO/A0_IF/data_out_251_mux0000_1776 ;
  wire \A_AUDIO/A0_IF/data_out[253] ;
  wire \A_AUDIO/A0_IF/data_out_253_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out[255] ;
  wire \A_AUDIO/A0_IF/data_out_255_and0000 ;
  wire \A_AUDIO/A0_IF/data_out_255_mux0000 ;
  wire \A_AUDIO/A0_IF/data_out_255_or0000 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000314_1784 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000317_1785 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge000034_1786 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge000035_1787 ;
  wire \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000357_1788 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d1_1789 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2_1790 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d3_1791 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_1792 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_not0001 ;
  wire \A_AUDIO/A0_IF/iAudio_sync_pls_audclk ;
  wire \A_AUDIO/A0_IF/mode_mute_1795 ;
  wire \A_AUDIO/A0_IF/mode_mute_not0001 ;
  wire \A_AUDIO/A0_IF/mode_no_proc_1797 ;
  wire \A_AUDIO/A0_IF/mode_no_proc_not0001 ;
  wire \A_AUDIO/A0_IF/oAudio_sync_1843 ;
  wire \A_AUDIO/A1_PROC/mode_mute_1844 ;
  wire \A_AUDIO/A1_PROC/mode_mute_not0001 ;
  wire \A_AUDIO/A1_PROC/oAudio_sync_1926 ;
  wire \A_CRG/CLK0_BUF ;
  wire \A_CRG/CLKDV_BUF ;
  wire \A_CRG/CLKFB_IN ;
  wire \A_CRG/CLKFX_BUF ;
  wire \A_CRG/CLKIN_IBUFG ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_EDGE_RIS ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_EDGE_RIS ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_EDGE_RIS ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_EDGE_RIS ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_EDGE_RIS ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3_1947 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3_1948 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3_1949 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3_1950 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3_1951 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C_1952 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E_1953 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N_1954 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S_1955 ;
  wire \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W_1956 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[1] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[5] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[1] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[5] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi_1974 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi1_1975 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi2_1976 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi3_1977 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi4_1978 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi5_1979 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>_rt_1982 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>_rt_1984 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>_rt_1986 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>_rt_1988 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>_rt_1990 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>_rt_1992 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_4_1997 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_5_1998 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<7>_rt_2002 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>_rt_2005 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>_rt_2007 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>_rt_2009 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>_rt_2011 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>_rt_2013 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>_rt_2015 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>_rt_2017 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>_rt_2019 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>_rt_2021 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>_rt_2023 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>_rt_2025 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_10 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_11_2029 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_12 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_8 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_9 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>_rt_2041 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>_rt_2043 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>_rt_2045 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>_rt_2047 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>_rt_2049 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>_rt_2051 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_4_2056 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_5_2057 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<7>_rt_2061 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>_rt_2064 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_4_2075 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_5_2076 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<12>_rt_2086 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>_rt_2089 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>_rt_2091 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>_rt_2093 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>_rt_2095 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>_rt_2097 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>_rt_2099 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>_rt_2101 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>_rt_2103 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>_rt_2105 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>_rt_2107 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>_rt_2109 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>_rt_2111 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>_rt_2113 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>_rt_2115 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>_rt_2117 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>_rt_2119 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>_rt_2121 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>_rt_2123 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>_rt_2125 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>_rt_2127 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>_rt_2129 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>_rt_2131 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>_rt_2133 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>_rt_2135 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>_rt_2137 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>_rt_2139 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>_rt_2141 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>_rt_2143 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>_rt_2145 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>_rt_2147 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<31>_rt_2149 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>_rt_2152 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>_rt_2154 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>_rt_2156 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>_rt_2158 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>_rt_2160 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>_rt_2162 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>_rt_2164 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>_rt_2166 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>_rt_2168 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>_rt_2170 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>_rt_2172 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_10 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_11 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_12 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_8 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_9 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<12>_rt_2187 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[1] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[5] ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<0>6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<10>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<10>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<11>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<11>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<12>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<12>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<1>6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<2>6 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<3>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<3>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<3>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<3>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<3>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<4>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<4>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<4>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<4>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<4>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<5>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<5>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<5>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<5>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<5>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<6>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<6>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<6>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<6>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<6>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<7>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<7>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<7>3 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<7>4 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<7>5 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<8>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<8>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<9>1 ;
  wire \A_DVI_TELE_TXRX/A_CPG/Result<9>2 ;
  wire \A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_frame_not0001 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ;
  wire \A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h1 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h10 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h2 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h3 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h4 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h5 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h6 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h7 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h8 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h9 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v1 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v2 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v3 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v4 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v5 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v6 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v7 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v8 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v9 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha_2435 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs_2436 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va_2437 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000_inv ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000_inv ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_ha ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021_2469 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va_2470 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_vs_2471 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128_2472 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>173_2473 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249_2474 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311_2475 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329_2476 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>349_2477 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>365_2478 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44_2479 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>441_2480 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>92_2481 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge0001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row1 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row2 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_10_2494 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_101_2495 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_102_2496 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_103_2497 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_11_2498 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_111_2499 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_112_2500 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_113_2501 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_12_2502 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121_2503 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210_2504 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1211_2505 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1212_2506 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1213_2507 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1214_2508 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1215_2509 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1216_2510 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1217_2511 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1218_2512 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1219_2513 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_122_2514 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_123_2515 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_124_2516 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_125_2517 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_126_2518 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_127_2519 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_128_2520 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_129_2521 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_13_2522 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_131_2523 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1310_2524 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1311_2525 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1312_2526 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1313_2527 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1314_2528 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1315_2529 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1316_2530 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1317_2531 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1318_2532 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1319_2533 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_132_2534 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1320_2535 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1321_2536 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1322_2537 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1323_2538 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1324_2539 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1325_2540 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1326_2541 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1327_2542 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1328_2543 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1329_2544 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_133_2545 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1330_2546 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1331_2547 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1332_2548 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1333_2549 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1334_2550 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1335_2551 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1336_2552 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1337_2553 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1338_2554 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1339_2555 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_134_2556 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_135_2557 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_136_2558 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_137_2559 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_138_2560 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_139_2561 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_14_2562 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_141_2563 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1410_2564 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1411_2565 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1412_2566 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1413_2567 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1414_2568 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1415_2569 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1416_2570 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1417_2571 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1418_2572 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1419_2573 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_142_2574 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1420_2575 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1421_2576 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1422_2577 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1423_2578 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1424_2579 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1425_2580 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1426_2581 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1427_2582 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1428_2583 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1429_2584 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_143_2585 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1430_2586 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1431_2587 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1432_2588 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1433_2589 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1434_2590 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435_2591 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1436_2592 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1437_2593 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1438_2594 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1439_2595 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144_2596 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145_2597 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_146_2598 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_147_2599 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_148_2600 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_149_2601 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_15_2602 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_151_2603 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1510_2604 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1511_2605 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1512_2606 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1513_2607 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1514_2608 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1515_2609 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1516_2610 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1517_2611 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1518_2612 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1519_2613 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_152_2614 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_153_2615 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_154_2616 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_155_2617 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_156_2618 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_157_2619 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_158_2620 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_159_2621 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_16_2622 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_161_2623 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_162_2624 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_163_2625 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31_2627 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32_2628 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33_2629 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41_2631 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42_2632 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43_2633 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_7_2634 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_71_2635 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72_2636 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_73_2637 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_8_2638 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_81_2639 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_810_2640 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_811_2641 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82_2642 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_83_2643 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_84_2644 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_85_2645 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_86_2646 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87_2647 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_88_2648 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_89_2649 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_9_2650 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91_2651 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_910_2652 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_911_2653 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_92_2654 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_93_2655 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_94_2656 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_95_2657 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_96_2658 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_97_2659 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_98_2660 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_99_2661 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N11 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N69 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2115 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2155_2675 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0_2676 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1_2677 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2_2678 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3_2679 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0_2681 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1_2682 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2_2683 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3_2684 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0_2686 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1_2687 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2_2688 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3_2689 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0_2691 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1_2692 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2_2693 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3_2694 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0_2696 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1_2697 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2_2698 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3_2699 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0_2701 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1_2702 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2_2703 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3_2704 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0_2706 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1_2707 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2_2708 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3_2709 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0_2711 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1_2712 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2_2713 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3_2714 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0_2716 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1_2717 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2_2718 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3_2719 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0_2721 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1_2722 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2_2723 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3_2724 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0_2726 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1_2727 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2_2728 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3_2729 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0_2731 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1_2732 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2_2733 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3_2734 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0_2736 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1_2737 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2_2738 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3_2739 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0_2741 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1_2742 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2_2743 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3_2744 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0_2746 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1_2747 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2_2748 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3_2749 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0_2751 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1_2752 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2_2753 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3_2754 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0_2756 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1_2757 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2_2758 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3_2759 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0_2761 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1_2762 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2_2763 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3_2764 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0_2766 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1_2767 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2_2768 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3_2769 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0_2771 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1_2772 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2_2773 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3_2774 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0_2776 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1_2777 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2_2778 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3_2779 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0_2781 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1_2782 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2_2783 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3_2784 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0_2786 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1_2787 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2_2788 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3_2789 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0_2791 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1_2792 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2_2793 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3_2794 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0_2796 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1_2797 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2_2798 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3_2799 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0_2801 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1_2802 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2_2803 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3_2804 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0_2806 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1_2807 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2_2808 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3_2809 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0_2811 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1_2812 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2_2813 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3_2814 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0_2816 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1_2817 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2_2818 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3_2819 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0_2821 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1_2822 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2_2823 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3_2824 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0_2826 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1_2827 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2_2828 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3_2829 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0_2831 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1_2832 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2_2833 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3_2834 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0_2836 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1_2837 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2_2838 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3_2839 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0_2841 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1_2842 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2_2843 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3_2844 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0_2846 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1_2847 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2_2848 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3_2849 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0_2851 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1_2852 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2_2853 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3_2854 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0_2856 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1_2857 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2_2858 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3_2859 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0_2861 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1_2862 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2_2863 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3_2864 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0_2866 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1_2867 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2_2868 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3_2869 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0_2871 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1_2872 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2_2873 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3_2874 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0_2876 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1_2877 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2_2878 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3_2879 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0_2881 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1_2882 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2_2883 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3_2884 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0_2886 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1_2887 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2_2888 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3_2889 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0_2891 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1_2892 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2_2893 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3_2894 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0_2896 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1_2897 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2_2898 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3_2899 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0_2901 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1_2902 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2_2903 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3_2904 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0_2906 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1_2907 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2_2908 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3_2909 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0_2911 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1_2912 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2_2913 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3_2914 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0_2916 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1_2917 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2_2918 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3_2919 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0_2921 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1_2922 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2_2923 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3_2924 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0_2926 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1_2927 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2_2928 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3_2929 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0_2931 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1_2932 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2_2933 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3_2934 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0_2936 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1_2937 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2_2938 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3_2939 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0_2941 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1_2942 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2_2943 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3_2944 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0_2946 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1_2947 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2_2948 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3_2949 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0_2951 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1_2952 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2_2953 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3_2954 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0_2956 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1_2957 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2_2958 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3_2959 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0_2961 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1_2962 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2_2963 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3_2964 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0_2966 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1_2967 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2_2968 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3_2969 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0_2971 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1_2972 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2_2973 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3_2974 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0_2976 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1_2977 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2_2978 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3_2979 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0_2981 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1_2982 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2_2983 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3_2984 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0_2986 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1_2987 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2_2988 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3_2989 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0_2991 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1_2992 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2_2993 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3_2994 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0_2996 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1_2997 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2_2998 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3_2999 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0_3001 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1_3002 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2_3003 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3_3004 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0_3006 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1_3007 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2_3008 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3_3009 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0_3011 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1_3012 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2_3013 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3_3014 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0_3016 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1_3017 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2_3018 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3_3019 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0_3021 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1_3022 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2_3023 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3_3024 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0_3026 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1_3027 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2_3028 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3_3029 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0_3031 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1_3032 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2_3033 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3_3034 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0_3036 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1_3037 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2_3038 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3_3039 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0_3041 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1_3042 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2_3043 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3_3044 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0_3046 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1_3047 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2_3048 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3_3049 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0_3051 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1_3052 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2_3053 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3_3054 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0_3056 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1_3057 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2_3058 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3_3059 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0_3061 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1_3062 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2_3063 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3_3064 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0_3066 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1_3067 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2_3068 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3_3069 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0_3071 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1_3072 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2_3073 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3_3074 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0_3076 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1_3077 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2_3078 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3_3079 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0_3081 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1_3082 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2_3083 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3_3084 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0_3086 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1_3087 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2_3088 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3_3089 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0_3091 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1_3092 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2_3093 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3_3094 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0_3096 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1_3097 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2_3098 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3_3099 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0_3101 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1_3102 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2_3103 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3_3104 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0_3106 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1_3107 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2_3108 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3_3109 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0_3111 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1_3112 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2_3113 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3_3114 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0_3116 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1_3117 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2_3118 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3_3119 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0_3121 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1_3122 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2_3123 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3_3124 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0_3126 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1_3127 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2_3128 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3_3129 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0_3131 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1_3132 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2_3133 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3_3134 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0_3136 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1_3137 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2_3138 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3_3139 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0_3141 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1_3142 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2_3143 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3_3144 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0_3146 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1_3147 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2_3148 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3_3149 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0_3151 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1_3152 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2_3153 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3_3154 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0_3156 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1_3157 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2_3158 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3_3159 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0_3161 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1_3162 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2_3163 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3_3164 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0_3166 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1_3167 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2_3168 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3_3169 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0_3171 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1_3172 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2_3173 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3_3174 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0_3176 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1_3177 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2_3178 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3_3179 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0_3181 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1_3182 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2_3183 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3_3184 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0_3186 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1_3187 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2_3188 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3_3189 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0_3191 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1_3192 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2_3193 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3_3194 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0_3196 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1_3197 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2_3198 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3_3199 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0_3201 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1_3202 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2_3203 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3_3204 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0_3206 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1_3207 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2_3208 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3_3209 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0_3211 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1_3212 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2_3213 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3_3214 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0_3216 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1_3217 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2_3218 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3_3219 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0_3221 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1_3222 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2_3223 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3_3224 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0_3226 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1_3227 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2_3228 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3_3229 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0_3231 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1_3232 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2_3233 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3_3234 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0_3236 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1_3237 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2_3238 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3_3239 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0_3241 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1_3242 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2_3243 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3_3244 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0_3246 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1_3247 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2_3248 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3_3249 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0_3251 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1_3252 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2_3253 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3_3254 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0_3256 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1_3257 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2_3258 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3_3259 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0_3261 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1_3262 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2_3263 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3_3264 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0_3266 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1_3267 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2_3268 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3_3269 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0_3271 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1_3272 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2_3273 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3_3274 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0_3276 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1_3277 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2_3278 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3_3279 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0_3281 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1_3282 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2_3283 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3_3284 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0_3286 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1_3287 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2_3288 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3_3289 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0_3291 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1_3292 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2_3293 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3_3294 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0_3296 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1_3297 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2_3298 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3_3299 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0_3301 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1_3302 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2_3303 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3_3304 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0_3306 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1_3307 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2_3308 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3_3309 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0_3311 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1_3312 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2_3313 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3_3314 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0_3316 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1_3317 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2_3318 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3_3319 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0_3320 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1_3321 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2_3322 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3_3323 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0_3324 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1_3325 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2_3326 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3_3327 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0_3328 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1_3329 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2_3330 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3_3331 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0_3332 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1_3333 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2_3334 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3_3335 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0_3336 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1_3337 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2_3338 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3_3339 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0_3340 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1_3341 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2_3342 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3_3343 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0_3344 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1_3345 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2_3346 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3_3347 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0_3348 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1_3349 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2_3350 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3_3351 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0_3352 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1_3353 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2_3354 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3_3355 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0_3356 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1_3357 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2_3358 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3_3359 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0_3360 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1_3361 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2_3362 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3_3363 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0_3364 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1_3365 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2_3366 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3_3367 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0_3368 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1_3369 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2_3370 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3_3371 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0_3372 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1_3373 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2_3374 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3_3375 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0_3376 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1_3377 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2_3378 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3_3379 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0_3380 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1_3381 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2_3382 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3_3383 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0_3384 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1_3385 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2_3386 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3_3387 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0_3388 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1_3389 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2_3390 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3_3391 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0_3392 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1_3393 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2_3394 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3_3395 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0_3396 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1_3397 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2_3398 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3_3399 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0_3400 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1_3401 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2_3402 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3_3403 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0_3404 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1_3405 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2_3406 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3_3407 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0_3408 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1_3409 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2_3410 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3_3411 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0_3412 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1_3413 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2_3414 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3_3415 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0_3416 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1_3417 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2_3418 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3_3419 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0_3420 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1_3421 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2_3422 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3_3423 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0_3424 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1_3425 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2_3426 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3_3427 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0_3428 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1_3429 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2_3430 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3_3431 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0_3432 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1_3433 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2_3434 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3_3435 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0_3436 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1_3437 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2_3438 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3_3439 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0_3440 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1_3441 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2_3442 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3_3443 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0_3444 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1_3445 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2_3446 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3_3447 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0_3448 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1_3449 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2_3450 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3_3451 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0_3452 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1_3453 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2_3454 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3_3455 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0_3456 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1_3457 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2_3458 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3_3459 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0_3460 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1_3461 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2_3462 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3_3463 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0_3464 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1_3465 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2_3466 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3_3467 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0_3468 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1_3469 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2_3470 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3_3471 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0_3472 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1_3473 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2_3474 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3_3475 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0_3476 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1_3477 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2_3478 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3_3479 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0_3480 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1_3481 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2_3482 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3_3483 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0_3484 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1_3485 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2_3486 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3_3487 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0_3488 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1_3489 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2_3490 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3_3491 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0_3492 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1_3493 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2_3494 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3_3495 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0_3496 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1_3497 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2_3498 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3_3499 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0_3500 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1_3501 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2_3502 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3_3503 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0_3504 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1_3505 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2_3506 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3_3507 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0_3508 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1_3509 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2_3510 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3_3511 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0_3512 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1_3513 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2_3514 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3_3515 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0_3516 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1_3517 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2_3518 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3_3519 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0_3520 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1_3521 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2_3522 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3_3523 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0_3524 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1_3525 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2_3526 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3_3527 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0_3528 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1_3529 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2_3530 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3_3531 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0_3532 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1_3533 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2_3534 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3_3535 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0_3536 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1_3537 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2_3538 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3_3539 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0_3540 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1_3541 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2_3542 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3_3543 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0_3544 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1_3545 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2_3546 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3_3547 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0_3548 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1_3549 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2_3550 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3_3551 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0_3552 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1_3553 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2_3554 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3_3555 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0_3556 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1_3557 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2_3558 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3_3559 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0_3560 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1_3561 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2_3562 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3_3563 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0_3564 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1_3565 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2_3566 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3_3567 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0_3568 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1_3569 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2_3570 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3_3571 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0_3572 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1_3573 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2_3574 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3_3575 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0_3576 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1_3577 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2_3578 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3_3579 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0_3580 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1_3581 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2_3582 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3_3583 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0_3584 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1_3585 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2_3586 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3_3587 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0_3588 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1_3589 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2_3590 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3_3591 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0_3592 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1_3593 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2_3594 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3_3595 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0_3596 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1_3597 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2_3598 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3_3599 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0_3600 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1_3601 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2_3602 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3_3603 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0_3604 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1_3605 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2_3606 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3_3607 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0_3608 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1_3609 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2_3610 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3_3611 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0_3612 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1_3613 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2_3614 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3_3615 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0_3616 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1_3617 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2_3618 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3_3619 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0_3620 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1_3621 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2_3622 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3_3623 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0_3624 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1_3625 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2_3626 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3_3627 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0_3628 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1_3629 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2_3630 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3_3631 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0_3632 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1_3633 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2_3634 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3_3635 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0_3636 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1_3637 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2_3638 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3_3639 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0_3640 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1_3641 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2_3642 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3_3643 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0_3644 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1_3645 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2_3646 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3_3647 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0_3648 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1_3649 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2_3650 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3_3651 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0_3652 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1_3653 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2_3654 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3_3655 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0_3656 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1_3657 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2_3658 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3_3659 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0_3660 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1_3661 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2_3662 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3_3663 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0_3664 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1_3665 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2_3666 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3_3667 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0_3668 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1_3669 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2_3670 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3_3671 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0_3672 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1_3673 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2_3674 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3_3675 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0_3676 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1_3677 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2_3678 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3_3679 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0_3680 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1_3681 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2_3682 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3_3683 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0_3684 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1_3685 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2_3686 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3_3687 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0_3688 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1_3689 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2_3690 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3_3691 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0_3692 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1_3693 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2_3694 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3_3695 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0_3696 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1_3697 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2_3698 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3_3699 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0_3700 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1_3701 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2_3702 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3_3703 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0_3704 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1_3705 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2_3706 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3_3707 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0_3708 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1_3709 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2_3710 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3_3711 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0_3712 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1_3713 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2_3714 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3_3715 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0_3716 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1_3717 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2_3718 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3_3719 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0_3720 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1_3721 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2_3722 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3_3723 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0_3724 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1_3725 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2_3726 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3_3727 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0_3728 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1_3729 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2_3730 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3_3731 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0_3732 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1_3733 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2_3734 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3_3735 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0_3736 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1_3737 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2_3738 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3_3739 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0_3740 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1_3741 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2_3742 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3_3743 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0_3744 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1_3745 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2_3746 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3_3747 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0_3748 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1_3749 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2_3750 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3_3751 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0_3752 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1_3753 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2_3754 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3_3755 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0_3756 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1_3757 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2_3758 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3_3759 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0_3760 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1_3761 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2_3762 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3_3763 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0_3764 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1_3765 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2_3766 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3_3767 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0_3768 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1_3769 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2_3770 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3_3771 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0_3772 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1_3773 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2_3774 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3_3775 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0_3776 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1_3777 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2_3778 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3_3779 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0_3780 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1_3781 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2_3782 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3_3783 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0_3784 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1_3785 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2_3786 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3_3787 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0_3788 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1_3789 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2_3790 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3_3791 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0_3792 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1_3793 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2_3794 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3_3795 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0_3796 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1_3797 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2_3798 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3_3799 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0_3800 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1_3801 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2_3802 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3_3803 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0_3804 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1_3805 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2_3806 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3_3807 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0_3808 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1_3809 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2_3810 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3_3811 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0_3812 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1_3813 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2_3814 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3_3815 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0_3816 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1_3817 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2_3818 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3_3819 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0_3820 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1_3821 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2_3822 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3_3823 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0_3824 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1_3825 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2_3826 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3_3827 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de_3829 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha_3830 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs_3831 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va_3832 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_3862 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ;
  wire \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1_rstpot_3899 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2_rstpot_3901 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1_rstpot_3904 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2_rstpot_3906 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0_rstpot_3909 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1_rstpot_3911 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2_rstpot_3913 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0_rstpot_3917 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1_rstpot_3919 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2_rstpot_3921 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0001 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2-In ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3-In ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterCommandReady ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterDataInReady ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux00001 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux000011_4040 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/LatchOutReady3 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1-In ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2-In ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3-In ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0003 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0004 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0009 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/N4 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[1] ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[6] ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[7] ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCL_not0001_inv ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>1_4117 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>2_4118 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>1_4120 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>2_4121 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>1 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>11_4124 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>1 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>11_4127 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>1_4129 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>2_4130 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>1 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>11_4133 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000023_4137 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000054 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000541_4139 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SData ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnableNext ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnable_inv ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0003 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0000 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0001 ;
  wire \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h1 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h10 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h2 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h3 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h4 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h5 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h6 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h7 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h8 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h9 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v1 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v2 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v3 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v4 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v5 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v6 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v7 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v8 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v9 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_4259 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_and0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha_4261 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs_4262 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va_4263 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs_4264 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000_inv ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000_inv ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_ha ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0000 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0001 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021_4295 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va_4296 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_vs_4297 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x1 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x10 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x2 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x3 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x4 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x5 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x6 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x7 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x8 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x9 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y1 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y10 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y2 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y3 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y4 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y5 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y6 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y7 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y8 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y9 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<10>_rt_4373 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_5_f7_4374 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_7 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000011_4378 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002_4379 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037_4380 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000063_4381 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000079_4382 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de_4385 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha_4386 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs_4387 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[2] ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[6] ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va_4392 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs_4393 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_inv ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_inv ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>1_4430 ;
  wire \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>2_4431 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt1 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt10 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt11 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt12 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt13 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt14 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt15 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt16 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt17 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt18 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt19 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt2 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt3 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt4 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt5 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt6 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt7 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt8 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt9 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period1 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period10 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period11 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period12 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period13 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period14 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period15 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period16 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period17 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period18 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period19 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period2 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period3 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period4 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period5 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period6 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period7 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period8 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period9 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>1_4614 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>2_4615 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>1_4617 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>2_4618 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>1_4620 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>2_4621 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>1_4623 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>2_4624 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_mux0000 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/r_update_4627 ;
  wire \A_DVI_TELE_TXRX/A_TELE_ERR/r_update_not0001 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0_4629 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag_4652 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01_4654 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_011_4655 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag38 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag381_4673 ;
  wire \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag382_4674 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>_rt_4677 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>_rt_4679 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>_rt_4681 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>_rt_4683 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>_rt_4685 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>_rt_4687 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>_rt_4689 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>_rt_4691 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>_rt_4693 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>_rt_4695 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>_rt_4697 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>_rt_4699 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>_rt_4701 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>_rt_4703 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>_rt_4705 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>_rt_4707 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>_rt_4709 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>_rt_4711 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<19>_rt_4713 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>_rt_4716 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>_rt_4718 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>_rt_4720 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>_rt_4722 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>_rt_4724 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>_rt_4726 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>_rt_4728 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>_rt_4730 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>_rt_4732 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>_rt_4734 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>_rt_4736 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>_rt_4738 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>_rt_4740 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>_rt_4742 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>_rt_4744 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>_rt_4746 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>_rt_4748 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>_rt_4750 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_10 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_11_4754 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_12 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_13 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_14 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_15 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_16 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_17 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_18 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_19 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_4 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_5 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_6 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_7 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_8 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_9 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<19>_rt_4772 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_0 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_1 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_2 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_3 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_31_4777 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_32_4778 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>11 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>111_4780 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_4828 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag_4843 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000140_4845 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux00002_4846 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux000050 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000501_4848 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000502_4849 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In117_4858 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In133_4859 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In26_4860 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In62_4861 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In103_4864 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In11_4865 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In47_4866 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In99_4867 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0002 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ;
  wire \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ;
  wire \A_DVI_TELE_TXRX/CPG_VideoReady ;
  wire \A_DVI_TELE_TXRX/CPG_VideoValid ;
  wire \A_DVI_TELE_TXRX/FPGA_MODE_0_not0001 ;
  wire \A_DVI_TELE_TXRX/FPGA_MODE_1_not0001 ;
  wire \A_DVI_TELE_TXRX/FPGA_MODE_2_not0001 ;
  wire \A_DVI_TELE_TXRX/FPGA_MODE_3_not0001 ;
  wire \A_DVI_TELE_TXRX/FPGA_MODE_4_not0001 ;
  wire \A_DVI_TELE_TXRX/Result<0>2 ;
  wire \A_DVI_TELE_TXRX/Result<0>3 ;
  wire \A_DVI_TELE_TXRX/Result<0>4 ;
  wire \A_DVI_TELE_TXRX/Result<0>5 ;
  wire \A_DVI_TELE_TXRX/Result<10>1 ;
  wire \A_DVI_TELE_TXRX/Result<10>2 ;
  wire \A_DVI_TELE_TXRX/Result<11>1 ;
  wire \A_DVI_TELE_TXRX/Result<11>2 ;
  wire \A_DVI_TELE_TXRX/Result<12>1 ;
  wire \A_DVI_TELE_TXRX/Result<12>2 ;
  wire \A_DVI_TELE_TXRX/Result<13>1 ;
  wire \A_DVI_TELE_TXRX/Result<13>2 ;
  wire \A_DVI_TELE_TXRX/Result<14>1 ;
  wire \A_DVI_TELE_TXRX/Result<14>2 ;
  wire \A_DVI_TELE_TXRX/Result<15>1 ;
  wire \A_DVI_TELE_TXRX/Result<15>2 ;
  wire \A_DVI_TELE_TXRX/Result<16>1 ;
  wire \A_DVI_TELE_TXRX/Result<16>2 ;
  wire \A_DVI_TELE_TXRX/Result<17>1 ;
  wire \A_DVI_TELE_TXRX/Result<17>2 ;
  wire \A_DVI_TELE_TXRX/Result<18>1 ;
  wire \A_DVI_TELE_TXRX/Result<18>2 ;
  wire \A_DVI_TELE_TXRX/Result<19>1 ;
  wire \A_DVI_TELE_TXRX/Result<19>2 ;
  wire \A_DVI_TELE_TXRX/Result<1>2 ;
  wire \A_DVI_TELE_TXRX/Result<1>3 ;
  wire \A_DVI_TELE_TXRX/Result<1>4 ;
  wire \A_DVI_TELE_TXRX/Result<1>5 ;
  wire \A_DVI_TELE_TXRX/Result<2>2 ;
  wire \A_DVI_TELE_TXRX/Result<2>3 ;
  wire \A_DVI_TELE_TXRX/Result<2>4 ;
  wire \A_DVI_TELE_TXRX/Result<3>2 ;
  wire \A_DVI_TELE_TXRX/Result<3>3 ;
  wire \A_DVI_TELE_TXRX/Result<3>4 ;
  wire \A_DVI_TELE_TXRX/Result<4>1 ;
  wire \A_DVI_TELE_TXRX/Result<4>2 ;
  wire \A_DVI_TELE_TXRX/Result<4>3 ;
  wire \A_DVI_TELE_TXRX/Result<5>1 ;
  wire \A_DVI_TELE_TXRX/Result<5>2 ;
  wire \A_DVI_TELE_TXRX/Result<5>3 ;
  wire \A_DVI_TELE_TXRX/Result<6>1 ;
  wire \A_DVI_TELE_TXRX/Result<6>2 ;
  wire \A_DVI_TELE_TXRX/Result<6>3 ;
  wire \A_DVI_TELE_TXRX/Result<7>1 ;
  wire \A_DVI_TELE_TXRX/Result<7>2 ;
  wire \A_DVI_TELE_TXRX/Result<8>1 ;
  wire \A_DVI_TELE_TXRX/Result<8>2 ;
  wire \A_DVI_TELE_TXRX/Result<9>1 ;
  wire \A_DVI_TELE_TXRX/Result<9>2 ;
  wire \A_DVI_TELE_TXRX/VideoReady ;
  wire \A_DVI_TELE_TXRX/VideoValid ;
  wire \A_DVI_TELE_TXRX/VideoValid13_4960 ;
  wire \A_DVI_TELE_TXRX/VideoValid43_4961 ;
  wire \A_DVI_TELE_TXRX/W_TELE_RX ;
  wire \A_DVI_TELE_TXRX/i_disp_men_4974 ;
  wire \A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001_4975 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>_rt_4978 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>_rt_4980 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>_rt_4982 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>_rt_4984 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>_rt_4986 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>_rt_4988 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>_rt_4990 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>_rt_4992 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>_rt_4994 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>_rt_4996 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>_rt_4998 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>_rt_5000 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>_rt_5002 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>_rt_5004 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>_rt_5006 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>_rt_5008 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>_rt_5010 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>_rt_5012 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>_rt_5014 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>_rt_5016 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>_rt_5018 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>_rt_5020 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>_rt_5022 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>_rt_5024 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>_rt_5026 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>_rt_5028 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>_rt_5030 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>_rt_5032 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>_rt_5034 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>_rt_5036 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<31>_rt_5038 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi_5048 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi1_5049 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi2_5050 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi3_5051 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi4_5052 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_10_5053 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_101_5054 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_102_5055 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_103_5056 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_104_5057 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_105_5058 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_106_5059 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_107_5060 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_3_5061 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_31_5062 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_32_5063 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_33_5064 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_34_5065 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_35_5066 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_36_5067 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_37_5068 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_4_5069 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_41_5070 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_42_5071 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_43_5072 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_44_5073 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_45_5074 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_46_5075 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_47_5076 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_7_5077 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_71_5078 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_72_5079 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_73_5080 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_74_5081 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_75_5082 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_76_5083 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_77_5084 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_8_5085 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_81_5086 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_810_5087 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_811_5088 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_812_5089 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_813_5090 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_814_5091 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_815_5092 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_816_5093 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_817_5094 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_818_5095 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_819_5096 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_82_5097 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_820_5098 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_821_5099 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_822_5100 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_823_5101 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_83_5102 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_84_5103 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_85_5104 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_86_5105 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_87_5106 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_88_5107 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_89_5108 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_9_5109 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_91_5110 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_910_5111 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_911_5112 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_912_5113 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_913_5114 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_914_5115 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_915_5116 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_916_5117 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_917_5118 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_918_5119 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_919_5120 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_92_5121 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_920_5122 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_921_5123 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_922_5124 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_923_5125 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_93_5126 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_94_5127 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_95_5128 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_96_5129 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_97_5130 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_98_5131 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_99_5132 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_0_5246 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_1_5247 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_2_5248 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_3_5249 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_4_5250 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_5_5251 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_6_5252 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_7_5253 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_0_5255 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_1_5256 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_2_5257 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_3_5258 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_4_5259 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_5_5260 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_6_5261 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_7_5262 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_0_5264 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_1_5265 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_2_5266 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_3_5267 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_4_5268 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_5_5269 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_6_5270 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_7_5271 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_0_5273 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_1_5274 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_2_5275 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_3_5276 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_4_5277 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_5_5278 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_6_5279 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_7_5280 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_0_5282 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_1_5283 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_2_5284 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_3_5285 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_4_5286 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_5_5287 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_6_5288 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_7_5289 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_0_5291 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_1_5292 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_2_5293 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_3_5294 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_4_5295 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_5_5296 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_6_5297 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_7_5298 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_0_5300 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_1_5301 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_2_5302 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_3_5303 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_4_5304 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_5_5305 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_6_5306 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_7_5307 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_0_5309 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_1_5310 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_2_5311 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_3_5312 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_4_5313 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_5_5314 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_6_5315 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_7_5316 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_0_5318 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_1_5319 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_2_5320 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_3_5321 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_4_5322 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_5_5323 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_6_5324 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_7_5325 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_0_5327 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_1_5328 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_2_5329 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_3_5330 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_4_5331 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_5_5332 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_6_5333 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_7_5334 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_0_5336 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_1_5337 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_2_5338 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_3_5339 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_4_5340 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_5_5341 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_6_5342 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_7_5343 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_0_5345 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_1_5346 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_2_5347 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_3_5348 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_4_5349 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_5_5350 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_6_5351 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_7_5352 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_0_5354 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_1_5355 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_2_5356 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_3_5357 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_4_5358 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_5_5359 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_6_5360 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_7_5361 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_0_5363 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_1_5364 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_2_5365 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_3_5366 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_4_5367 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_5_5368 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_6_5369 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_7_5370 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_0_5372 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_1_5373 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_2_5374 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_3_5375 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_4_5376 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_5_5377 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_6_5378 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_7_5379 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_0_5381 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_1_5382 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_2_5383 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_3_5384 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_4_5385 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_5_5386 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_6_5387 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_7_5388 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_0_5390 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_1_5391 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_2_5392 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_3_5393 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_4_5394 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_5_5395 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_6_5396 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_7_5397 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_0_5399 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_1_5400 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_2_5401 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_3_5402 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_4_5403 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_5_5404 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_6_5405 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_7_5406 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_0_5408 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_1_5409 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_2_5410 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_3_5411 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_4_5412 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_5_5413 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_6_5414 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_7_5415 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_0_5417 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_1_5418 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_2_5419 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_3_5420 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_4_5421 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_5_5422 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_6_5423 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_7_5424 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_0_5426 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_1_5427 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_2_5428 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_3_5429 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_4_5430 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_5_5431 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_6_5432 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_7_5433 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_0_5435 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_1_5436 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_2_5437 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_3_5438 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_4_5439 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_5_5440 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_6_5441 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_7_5442 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_0_5444 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_1_5445 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_2_5446 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_3_5447 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_4_5448 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_5_5449 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_6_5450 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_7_5451 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_0_5453 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_1_5454 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_2_5455 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_3_5456 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_4_5457 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_5_5458 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_6_5459 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_7_5460 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_0_5462 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_1_5463 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_2_5464 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_3_5465 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_4_5466 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_5_5467 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_6_5468 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_7_5469 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_0_5471 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_1_5472 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_2_5473 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_3_5474 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_4_5475 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_5_5476 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_6_5477 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_7_5478 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_0_5480 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_1_5481 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_2_5482 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_3_5483 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_4_5484 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_5_5485 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_6_5486 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_7_5487 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_0_5489 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_1_5490 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_2_5491 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_3_5492 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_4_5493 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_5_5494 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_6_5495 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_7_5496 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_0_5498 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_1_5499 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_2_5500 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_3_5501 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_4_5502 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_5_5503 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_6_5504 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_7_5505 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_0_5507 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_1_5508 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_2_5509 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_3_5510 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_4_5511 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_5_5512 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_6_5513 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_7_5514 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_0_5516 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_1_5517 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_2_5518 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_3_5519 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_4_5520 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_5_5521 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_6_5522 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_7_5523 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_0_5525 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_1_5526 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_2_5527 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_3_5528 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_4_5529 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_5_5530 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_6_5531 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_7_5532 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1-In_5535 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_not0001_5537 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_0 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_1 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_2 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_3 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_5552 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_and0000 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_not0001 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi_5565 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi1_5566 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi2_5567 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi3_5568 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi4_5569 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait1 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait10 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait11 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait12 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait13 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait14 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait15 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait16 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait17 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait18 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait19 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait2 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait20 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait21 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait22 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait23 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait24 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait25 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait26 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait27 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait28 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait29 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait3 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait30 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait31 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait4 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait5 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait6 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait7 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait8 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait9 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000_inv ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update10_5700 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update114_5701 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update185_5702 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update189_5703 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update29_5704 ;
  wire \A_LCD/A0_LCD_CTRL_TOP/start_update78_5705 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter1 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter10 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter2 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter3 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter4 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter5 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter6 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter7 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter8 ;
  wire \A_LCD/A1_LCD/inst/Mcount_counter9 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<10>_rt_5745 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<11>_rt_5747 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<12>_rt_5749 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<1>_rt_5751 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<2>_rt_5753 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<3>_rt_5755 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<4>_rt_5757 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<5>_rt_5759 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<6>_rt_5761 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<7>_rt_5763 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<8>_rt_5765 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_cy<9>_rt_5767 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_0 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_1 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_10 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_11_5771 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_12 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_13 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_2 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_3 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_4 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_5 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_6 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_7 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_8 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_eqn_9 ;
  wire \A_LCD/A1_LCD/inst/Mcount_divider_xor<13>_rt_5783 ;
  wire \A_LCD/A1_LCD/inst/_mux0000 ;
  wire \A_LCD/A1_LCD/inst/busy10_5799 ;
  wire \A_LCD/A1_LCD/inst/busy17_5800 ;
  wire \A_LCD/A1_LCD/inst/busy26_5801 ;
  wire \A_LCD/A1_LCD/inst/counter_not0001_inv ;
  wire \A_LCD/A1_LCD/inst/data_w_r_not0001 ;
  wire \A_LCD/A1_LCD/inst/device_busy_5823 ;
  wire \A_LCD/A1_LCD/inst/device_busy_not0001 ;
  wire \A_LCD/A1_LCD/inst/divider_cmp_eq0000 ;
  wire \A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ;
  wire \A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ;
  wire \A_LCD/A1_LCD/inst/e_5842 ;
  wire \A_LCD/A1_LCD/inst/e_not0002_5843 ;
  wire \A_LCD/A1_LCD/inst/e_not0003 ;
  wire \A_LCD/A1_LCD/inst/fire_5845 ;
  wire \A_LCD/A1_LCD/inst/lcddata_en_5850 ;
  wire \A_LCD/A1_LCD/inst/lcddata_en_inv ;
  wire \A_LCD/A1_LCD/inst/lcddata_en_mux0000 ;
  wire \A_LCD/A1_LCD/inst/lcddata_mux0000<3>1_5857 ;
  wire \A_LCD/A1_LCD/inst/lcddata_mux0000<3>2_5858 ;
  wire \A_LCD/A1_LCD/inst/lcddata_or0000 ;
  wire \A_LCD/A1_LCD/inst/lcddata_or0001 ;
  wire \A_LCD/A1_LCD/inst/rs_5861 ;
  wire \A_LCD/A1_LCD/inst/rs_mux0000 ;
  wire \A_LCD/A1_LCD/inst/rw_5863 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd1-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd10-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd10-In_bdd2 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd11-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd12-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd12-In_bdd0 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd13_5874 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd13-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd14-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd2-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd3-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd4-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd5-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd5-In2 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd5-In21_5887 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd6-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd7-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd8-In ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ;
  wire \A_LCD/A1_LCD/inst/state_FSM_FFd9-In ;
  wire \A_LCD/A1_LCD/inst/state_not0001 ;
  wire \A_LCD/A1_LCD/inst/system_r_5898 ;
  wire \A_LCD/A1_LCD/lc_busy ;
  wire \A_LCD/A1_LCD/lc_busy_inv ;
  wire \A_LCD/A1_LCD/lc_data_w_mux0000<6>35_5916 ;
  wire \A_LCD/A1_LCD/lc_data_w_mux0000<6>4_5917 ;
  wire \A_LCD/A1_LCD/lc_start_5919 ;
  wire \A_LCD/A1_LCD/lc_start_mux0000_5920 ;
  wire \A_LCD/A1_LCD/lc_start_or0000 ;
  wire \A_LCD/A1_LCD/lc_system_5922 ;
  wire \A_LCD/A1_LCD/lc_system_mux0000_5923 ;
  wire \A_LCD/A1_LCD/raddr_mux0000<4>1_5950 ;
  wire \A_LCD/A1_LCD/raddr_mux0000<4>2_5951 ;
  wire \A_LCD/A1_LCD/raddr_or0000 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd1_5953 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd1-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd10_5955 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd10-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd11_5957 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd11-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd12_5959 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd12-In_5960 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd13_5961 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd13-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd2_5963 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd2-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd3_5965 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd3-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd4_5967 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd4-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd5_5969 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd5-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd6_5971 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd6-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd7_5973 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd7-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd8_5975 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd8-In ;
  wire \A_LCD/A1_LCD/state_FSM_FFd9_5977 ;
  wire \A_LCD/A1_LCD/state_FSM_FFd9-In ;
  wire \A_LCD/A1_LCD/wen ;
  wire \A_LCD/clk100 ;
  wire \A_LCD/clk240 ;
  wire \A_LCD/clk40 ;
  wire \A_LCD/clk_fpga ;
  wire \A_LCD/lcd_update ;
  wire \A_LCD/locked1 ;
  wire \A_LCD/locked2 ;
  wire \A_LCD/pll/CLKFBOUT_CLKFBIN ;
  wire \A_LCD/pll/CLKOUT0_BUF ;
  wire \A_LCD/pll/CLKOUT1_BUF ;
  wire \A_LCD/pll/CLKOUT2_BUF ;
  wire \A_LCD/pll2/CLKFBOUT_CLKFBIN ;
  wire \A_LCD/pll2/CLKOUT0_BUF ;
  wire \A_LCD/pll2/CLKOUT1_BUF ;
  wire \A_LCD/rstmod/Mcount_counter_cy<1>_rt_6038 ;
  wire \A_LCD/rstmod/Mcount_counter_cy<2>_rt_6040 ;
  wire \A_LCD/rstmod/Mcount_counter_cy<3>_rt_6042 ;
  wire \A_LCD/rstmod/Mcount_counter_cy<4>_rt_6044 ;
  wire \A_LCD/rstmod/Mcount_counter_cy<5>_rt_6046 ;
  wire \A_LCD/rstmod/Mcount_counter_cy<6>_rt_6048 ;
  wire \A_LCD/rstmod/Mcount_counter_xor<7>_rt_6050 ;
  wire \A_LCD/rstmod/counter_not0001 ;
  wire \A_LCD/rstmod/rstgen_6060 ;
  wire \A_LCD/rstmod/rstgen_cmp_eq0000_6061 ;
  wire \A_LCD/valid_i_d_6062 ;
  wire \A_LCD/valid_i_lcdclk_6063 ;
  wire \A_LCD/valid_i_lcdclk_mux0000_6064 ;
  wire \A_LCD/valid_i_lcdclk_tmp_6065 ;
  wire \A_LCD/valid_i_lvl_6066 ;
  wire \A_LCD/valid_i_lvl_lcdclk_d1_6067 ;
  wire \A_LCD/valid_i_lvl_lcdclk_d2_6068 ;
  wire \A_LCD/valid_i_lvl_lcdclk_d3_6069 ;
  wire \A_LCD/valid_i_lvl_not0001 ;
  wire \A_LCD/valid_i_ris_edge ;
  wire \A_LCD/valid_i_ris_edge_lcdclk ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi_6133 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi1_6134 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi2_6135 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi3_6136 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi4_6137 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi_6148 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi1_6149 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi2_6150 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi3_6151 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi4_6152 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi_6163 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi1_6164 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi2_6165 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi3_6166 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi4_6167 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi_6180 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi1_6181 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi2_6182 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi3_6183 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi4_6184 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>_rt_6187 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>_rt_6189 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>_rt_6191 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>_rt_6193 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>_rt_6195 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>_rt_6197 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<7>_rt_6199 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>_rt_6202 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>_rt_6204 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>_rt_6206 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>_rt_6208 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>_rt_6210 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>_rt_6212 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>_rt_6214 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>_rt_6216 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>_rt_6218 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>_rt_6220 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>_rt_6222 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>_rt_6224 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>_rt_6226 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<14>_rt_6228 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>2 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<6>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<7>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done_6273 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1105_6282 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1113_6283 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1146_6284 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170_6285 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1197 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11971_6287 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11972_6288 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269_6289 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>156_6290 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>168_6291 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1139_6292 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1200_6293 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_6294 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1284_6295 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137_6296 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165_6297 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>111_6298 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>1111 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133_6300 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>160_6301 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>114_6302 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>138_6303 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>155_6304 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_next_state ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0000 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0002 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0004 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_clk_hi_z_cmp_eq0000_inv ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_data_hi_z_or0000_inv ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33_6368 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ;
  wire \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0001 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_or0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1-In1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In_6528 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In_6530 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>_rt_6533 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>_rt_6535 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>_rt_6537 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>_rt_6539 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>_rt_6541 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>_rt_6543 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>_rt_6545 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>_rt_6547 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>_rt_6549 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>_rt_6551 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>_rt_6553 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<12>_rt_6555 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>_rt_6558 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>_rt_6560 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>_rt_6562 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>_rt_6564 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>_rt_6566 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>_rt_6568 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>_rt_6570 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>_rt_6572 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>_rt_6574 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>_rt_6576 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>_rt_6578 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>_rt_6580 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>_rt_6582 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>_rt_6584 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>_rt_6586 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<16>_rt_6588 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>_rt_6591 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>_rt_6593 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>_rt_6595 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>_rt_6597 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>_rt_6599 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>_rt_6601 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>_rt_6603 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>_rt_6605 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>_rt_6607 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>_rt_6609 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>_rt_6611 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>_rt_6613 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>_rt_6615 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>_rt_6617 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>_rt_6619 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>_rt_6621 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>_rt_6623 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>_rt_6625 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<19>_rt_6627 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>3 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<13>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<14>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<15>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<16>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>3 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>3 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>3 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>1 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>2 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00001_6704 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00002_6705 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In0_6717 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In27_6718 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In59 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010_6729 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039_6730 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0001 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000110_6732 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000129_6733 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000178_6734 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0002 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000310_6737 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000346_6738 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000371_6739 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0011_inv ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/send_command_inv ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>_rt_6785 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>_rt_6787 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>_rt_6789 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>_rt_6791 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>_rt_6793 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>_rt_6795 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<7>_rt_6797 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DAT ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst1_6800 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or00001_6819 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2-In_6827 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3-In_6829 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4_6830 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4-In ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In_6833 ;
  wire \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi_6846 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi1_6847 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi2_6848 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi3_6849 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi4_6850 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi5_6851 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait1 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait10 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait11 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait12 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait13 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait14 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait15 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait16 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait17 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait18 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait19 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait2 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait20 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait21 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait22 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait23 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait24 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait25 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait26 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait27 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait28 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait29 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait3 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait30 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait31 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait4 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait5 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait6 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait7 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait8 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait9 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_not0001_inv ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_cmp_ge0000 ;
  wire \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_not0001 ;
  wire BUTTON_C_IBUF_6990;
  wire BUTTON_E_IBUF_6992;
  wire BUTTON_N_IBUF_6994;
  wire BUTTON_S_IBUF_6996;
  wire BUTTON_W_IBUF_6998;
  wire CLK_27MHZ_FPGA_BUFGP_7000;
  wire Clock50;
  wire Clock75;
  wire DVI_D_0_OBUF_7018;
  wire DVI_D_10_OBUF_7019;
  wire DVI_D_11_OBUF_7020;
  wire DVI_D_1_OBUF_7021;
  wire DVI_D_2_OBUF_7022;
  wire DVI_D_3_OBUF_7023;
  wire DVI_D_4_OBUF_7024;
  wire DVI_D_5_OBUF_7025;
  wire DVI_D_6_OBUF_7026;
  wire DVI_D_7_OBUF_7027;
  wire DVI_D_8_OBUF_7028;
  wire DVI_D_9_OBUF_7029;
  wire DVI_RESET_B_OBUF_7032;
  wire DVI_RESET_B_OBUF1;
  wire DVI_RESET_B_OBUF_LUT1;
  wire DVI_RESET_B_OBUF_LUT1_shift1_7035;
  wire DVI_RESET_B_OBUF_LUT1_shift2_7036;
  wire DVI_RESET_B_OBUF_LUT1_shift3_7037;
  wire DVI_RESET_B_OBUF_LUT1_shift4_7038;
  wire DVI_RESET_B_OBUF_LUT1_shift5_7039;
  wire DVI_XCLK_N_OBUF_7042;
  wire DVI_XCLK_P_OBUF_7044;
  wire N0;
  wire N102;
  wire N106;
  wire N108;
  wire N110;
  wire N112;
  wire N114;
  wire N128;
  wire N130;
  wire N134;
  wire N137;
  wire N141;
  wire N144;
  wire N15;
  wire N151;
  wire N16;
  wire N169;
  wire N1691;
  wire N171;
  wire N172;
  wire N174;
  wire N1741;
  wire N18;
  wire N183;
  wire N184;
  wire N185;
  wire N187;
  wire N189;
  wire N1891;
  wire N191;
  wire N192;
  wire N195;
  wire N196;
  wire N197;
  wire N198;
  wire N199;
  wire N2;
  wire N20;
  wire N210;
  wire N212;
  wire N216;
  wire N218;
  wire N22;
  wire N226;
  wire N228;
  wire N232;
  wire N234;
  wire N238;
  wire N24;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N253;
  wire N255;
  wire N258;
  wire N26;
  wire N260;
  wire N261;
  wire N262;
  wire N264;
  wire N265;
  wire N267;
  wire N269;
  wire N27;
  wire N271;
  wire N273;
  wire N275;
  wire N277;
  wire N279;
  wire N283;
  wire N285;
  wire N287;
  wire N289;
  wire N291;
  wire N293;
  wire N295;
  wire N297;
  wire N299;
  wire N30;
  wire N301;
  wire N303;
  wire N305;
  wire N309;
  wire N311;
  wire N313;
  wire N315;
  wire N317;
  wire N318;
  wire N319;
  wire N320;
  wire N322;
  wire N323;
  wire N324;
  wire N33;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N341;
  wire N40;
  wire N42;
  wire N44;
  wire N52;
  wire N54;
  wire N64;
  wire N66;
  wire N72;
  wire N74;
  wire N76;
  wire N78;
  wire N80;
  wire N82;
  wire N86;
  wire N94;
  wire TELE_RX_IBUF_7187;
  wire audio_bit_clk_BUFGP_7198;
  wire audio_sdata_in_IBUF_7200;
  wire flash_audio_reset_b_OBUF_7205;
  wire \NLW_A_CRG/DCM_ADV_INST_CLK90_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_CLK180_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_CLK270_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_CLK2X_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_CLK2X180_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_CLKFX180_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_LOCKED_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_PSDONE_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DRDY_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<15>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<14>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<13>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<12>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<11>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<10>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<9>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<8>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<7>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<6>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<5>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<4>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<3>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<2>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<1>_UNCONNECTED ;
  wire \NLW_A_CRG/DCM_ADV_INST_DO<0>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/CLKOUT1_BUFG_INST_O_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT2_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT3_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT4_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT5_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_CLKFBDCM_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DRDY_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<15>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<14>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<13>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<12>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<11>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<10>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<9>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<8>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<7>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<6>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<5>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<4>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<3>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<2>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<1>_UNCONNECTED ;
  wire \NLW_A_LCD/pll2/PLL_ADV_INST_DO<0>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/CLKOUT1_BUFG_INST_O_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT3_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT4_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT5_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_CLKFBDCM_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DRDY_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<15>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<14>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<13>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<12>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<11>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<10>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<9>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<8>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<7>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<6>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<5>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<4>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<3>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<2>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<1>_UNCONNECTED ;
  wire \NLW_A_LCD/pll/PLL_ADV_INST_DO<0>_UNCONNECTED ;
  wire \NLW_A_LCD/A1_LCD/mem/Mram_mem22_SPO_UNCONNECTED ;
  wire \NLW_A_LCD/A1_LCD/mem/Mram_mem21_SPO_UNCONNECTED ;
  wire \NLW_A_LCD/A1_LCD/mem/Mram_mem1_DOD<1>_UNCONNECTED ;
  wire \NLW_A_LCD/A1_LCD/mem/Mram_mem1_DOD<0>_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0_Q15_UNCONNECTED ;
  wire \NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3_Q15_UNCONNECTED ;
  wire \NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3_Q15_UNCONNECTED ;
  wire [4 : 3] \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D ;
  wire [4 : 3] \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D ;
  wire [4 : 3] \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D ;
  wire [18 : 0] \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy ;
  wire [0 : 0] \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_lut ;
  wire [84 : 0] \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy ;
  wire [85 : 0] \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut ;
  wire [6 : 0] \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy ;
  wire [0 : 0] \A_AUDIO/A0_IF/Mcount_cnt_audio_init_lut ;
  wire [2 : 0] \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d ;
  wire [2 : 0] \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d ;
  wire [7 : 0] \A_AUDIO/A0_IF/cnt_audio_init ;
  wire [19 : 0] \A_AUDIO/A0_IF/cnt_audio_rst ;
  wire [19 : 0] \A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 ;
  wire [19 : 0] \A_AUDIO/A0_IF/cnt_audio_rst_mux0000 ;
  wire [7 : 0] \A_AUDIO/A0_IF/cnt_audio_sync ;
  wire [7 : 0] \A_AUDIO/A0_IF/cnt_audio_sync_mux0000 ;
  wire [1 : 0] \A_AUDIO/A0_IF/curSTATE_AC97 ;
  wire [1 : 0] \A_AUDIO/A0_IF/curSTATE_CTRL ;
  wire [255 : 0] \A_AUDIO/A0_IF/data_in ;
  wire [255 : 0] \A_AUDIO/A0_IF/data_in_d1 ;
  wire [199 : 160] \A_AUDIO/A0_IF/data_in_from_proc ;
  wire [254 : 0] \A_AUDIO/A0_IF/data_in_tmp ;
  wire [1 : 0] \A_AUDIO/A0_IF/nxtSTATE_AC97 ;
  wire [1 : 0] \A_AUDIO/A0_IF/nxtSTATE_CTRL ;
  wire [19 : 0] \A_AUDIO/A0_IF/oAudio_L ;
  wire [19 : 0] \A_AUDIO/A0_IF/oAudio_R ;
  wire [19 : 0] \A_AUDIO/A1_PROC/oAudio_L ;
  wire [19 : 0] \A_AUDIO/A1_PROC/oAudio_L_mux0000 ;
  wire [19 : 0] \A_AUDIO/A1_PROC/oAudio_R ;
  wire [19 : 0] \A_AUDIO/A1_PROC/oAudio_R_mux0000 ;
  wire [4 : 3] \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D ;
  wire [4 : 3] \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D ;
  wire [4 : 3] \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D ;
  wire [4 : 3] \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D ;
  wire [4 : 3] \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D ;
  wire [2 : 2] \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut ;
  wire [2 : 2] \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut ;
  wire [4 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy ;
  wire [5 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_lut ;
  wire [11 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_lut ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_lut ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy ;
  wire [7 : 1] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut ;
  wire [30 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_lut ;
  wire [11 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_lut ;
  wire [2 : 2] \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut ;
  wire [31 : 0] \A_DVI_TELE_TXRX/A_CPG/Result ;
  wire [12 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_color ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_color_b ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_color_g ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_color_r ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_frame ;
  wire [31 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_idle ;
  wire [12 : 0] \A_DVI_TELE_TXRX/A_CPG/cnt_line ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut ;
  wire [8 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v ;
  wire [4 : 4] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_h_addsub0000_cy ;
  wire [4 : 4] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_v_addsub0000_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 ;
  wire [6 : 1] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h ;
  wire [6 : 1] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_o_blu ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out ;
  wire [2 : 1] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out ;
  wire [1 : 1] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState ;
  wire [2 : 1] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out ;
  wire [1 : 1] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out ;
  wire [1 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out ;
  wire [1 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out ;
  wire [31 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out ;
  wire [4 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out ;
  wire [15 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out ;
  wire [1 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/RegIn ;
  wire [1 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out ;
  wire [31 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out ;
  wire [4 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut ;
  wire [7 : 0] \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut ;
  wire [8 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v ;
  wire [6 : 1] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy ;
  wire [6 : 1] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy ;
  wire [9 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut ;
  wire [2 : 1] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area ;
  wire [44 : 44] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/board ;
  wire [1 : 1] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_mux0000 ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x ;
  wire [10 : 0] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y ;
  wire [9 : 3] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp ;
  wire [7 : 6] \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001 ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt ;
  wire [18 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut ;
  wire [18 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/Period ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out ;
  wire [2 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr ;
  wire [6 : 4] \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_TELE_ERR/o_data ;
  wire [19 : 16] \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 ;
  wire [15 : 0] \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf ;
  wire [18 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_lut ;
  wire [18 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy ;
  wire [0 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_lut ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle ;
  wire [19 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy ;
  wire [3 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 ;
  wire [6 : 0] \A_DVI_TELE_TXRX/A_TELE_TX/r_addr ;
  wire [1 : 0] \A_DVI_TELE_TXRX/DISP_MODE ;
  wire [4 : 0] \A_DVI_TELE_TXRX/FPGA_MODE ;
  wire [23 : 0] \A_DVI_TELE_TXRX/Video ;
  wire [6 : 0] \A_DVI_TELE_TXRX/i_disp_adr ;
  wire [3 : 0] \A_DVI_TELE_TXRX/i_disp_d ;
  wire [30 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy ;
  wire [0 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_lut ;
  wire [3 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result ;
  wire [5 : 5] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/_varindex0000 ;
  wire [31 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait ;
  wire [31 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 ;
  wire [31 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer ;
  wire [3 : 0] \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col ;
  wire [3 : 0] \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy ;
  wire [4 : 0] \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut ;
  wire [30 : 0] \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy ;
  wire [31 : 0] \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut ;
  wire [31 : 0] \A_LCD/A0_LCD_CTRL_TOP/cnt_wait ;
  wire [4 : 0] \A_LCD/A1_LCD/Result ;
  wire [9 : 0] \A_LCD/A1_LCD/inst/Mcount_counter_cy ;
  wire [10 : 0] \A_LCD/A1_LCD/inst/Mcount_counter_lut ;
  wire [12 : 0] \A_LCD/A1_LCD/inst/Mcount_divider_cy ;
  wire [0 : 0] \A_LCD/A1_LCD/inst/Mcount_divider_lut ;
  wire [13 : 0] \A_LCD/A1_LCD/inst/Result ;
  wire [10 : 0] \A_LCD/A1_LCD/inst/counter ;
  wire [7 : 0] \A_LCD/A1_LCD/inst/data_w_r ;
  wire [13 : 0] \A_LCD/A1_LCD/inst/divider ;
  wire [3 : 0] \A_LCD/A1_LCD/inst/lcddata ;
  wire [3 : 0] \A_LCD/A1_LCD/inst/lcddata_mux0000 ;
  wire [7 : 0] \A_LCD/A1_LCD/lc_data_w ;
  wire [7 : 0] \A_LCD/A1_LCD/lc_data_w_mux0000 ;
  wire [7 : 0] \A_LCD/A1_LCD/mem/_varindex0000 ;
  wire [7 : 0] \A_LCD/A1_LCD/mem/rdata ;
  wire [4 : 0] \A_LCD/A1_LCD/raddr ;
  wire [4 : 0] \A_LCD/A1_LCD/raddr_mux0000 ;
  wire [4 : 0] \A_LCD/A1_LCD/waddr ;
  wire [4 : 0] \A_LCD/A1_LCD/waddr_init ;
  wire [7 : 0] \A_LCD/A1_LCD/wdata ;
  wire [7 : 0] \A_LCD/Result ;
  wire [7 : 0] \A_LCD/last_data_dump ;
  wire [7 : 0] \A_LCD/recv_data_lcdclk ;
  wire [6 : 0] \A_LCD/rstmod/Mcount_counter_cy ;
  wire [0 : 0] \A_LCD/rstmod/Mcount_counter_lut ;
  wire [7 : 0] \A_LCD/rstmod/counter ;
  wire [8 : 8] \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_cy ;
  wire [8 : 8] \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut ;
  wire [4 : 4] \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy ;
  wire [4 : 4] \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy ;
  wire [10 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut ;
  wire [10 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut ;
  wire [5 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy ;
  wire [5 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut ;
  wire [6 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_lut ;
  wire [13 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_lut ;
  wire [14 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result ;
  wire [5 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count ;
  wire [2 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state ;
  wire [2 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state ;
  wire [3 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state ;
  wire [32 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q ;
  wire [14 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count ;
  wire [8 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment ;
  wire [8 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/mx ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 ;
  wire [8 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/my ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 ;
  wire [8 : 1] \A_PS2_KEY_MOUSE/A0_MOUSE/ndx ;
  wire [7 : 1] \A_PS2_KEY_MOUSE/A0_MOUSE/ndy ;
  wire [3 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result ;
  wire [3 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data ;
  wire [11 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_lut ;
  wire [15 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_lut ;
  wire [18 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_lut ;
  wire [19 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result ;
  wire [13 : 1] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter ;
  wire [3 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit ;
  wire [8 : 7] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command ;
  wire [17 : 1] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter ;
  wire [20 : 1] \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter ;
  wire [6 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_lut ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/Result ;
  wire [7 : 0] \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter ;
  wire [4 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy ;
  wire [5 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut ;
  wire [30 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy ;
  wire [31 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut ;
  wire [31 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait ;
  wire [1 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE ;
  wire [1 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE ;
  wire [1 : 0] \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000 ;
  wire [0 : 0] \A_PS2_KEY_MOUSE/key_command_data ;
  GND   XST_GND (
    .G(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 )
  );
  VCC   XST_VCC (
    .P(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 )
  );
  DCM_ADV #(
    .CLKDV_DIVIDE ( 2.000000 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 3 ),
    .CLKIN_DIVIDE_BY_2 ( "FALSE" ),
    .CLKIN_PERIOD ( 10.000000 ),
    .CLKOUT_PHASE_SHIFT ( "NONE" ),
    .CLK_FEEDBACK ( "1X" ),
    .DCM_AUTOCALIBRATION ( "TRUE" ),
    .DCM_PERFORMANCE_MODE ( "MAX_SPEED" ),
    .DESKEW_ADJUST ( "SYSTEM_SYNCHRONOUS" ),
    .DFS_FREQUENCY_MODE ( "LOW" ),
    .DLL_FREQUENCY_MODE ( "LOW" ),
    .DUTY_CYCLE_CORRECTION ( "TRUE" ),
    .PHASE_SHIFT ( 0 ),
    .SIM_DEVICE ( "VIRTEX5" ),
    .STARTUP_WAIT ( "FALSE" ),
    .FACTORY_JF ( 16'hF0F0 ))
  \A_CRG/DCM_ADV_INST  (
    .CLKIN(\A_CRG/CLKIN_IBUFG ),
    .CLKFB(\A_CRG/CLKFB_IN ),
    .RST(DVI_RESET_B_OBUF_LUT1),
    .PSINCDEC(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .PSEN(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .PSCLK(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DWE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DEN(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DCLK(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CLK0(\A_CRG/CLK0_BUF ),
    .CLK90(\NLW_A_CRG/DCM_ADV_INST_CLK90_UNCONNECTED ),
    .CLK180(\NLW_A_CRG/DCM_ADV_INST_CLK180_UNCONNECTED ),
    .CLK270(\NLW_A_CRG/DCM_ADV_INST_CLK270_UNCONNECTED ),
    .CLK2X(\NLW_A_CRG/DCM_ADV_INST_CLK2X_UNCONNECTED ),
    .CLK2X180(\NLW_A_CRG/DCM_ADV_INST_CLK2X180_UNCONNECTED ),
    .CLKDV(\A_CRG/CLKDV_BUF ),
    .CLKFX(\A_CRG/CLKFX_BUF ),
    .CLKFX180(\NLW_A_CRG/DCM_ADV_INST_CLKFX180_UNCONNECTED ),
    .LOCKED(\NLW_A_CRG/DCM_ADV_INST_LOCKED_UNCONNECTED ),
    .PSDONE(\NLW_A_CRG/DCM_ADV_INST_PSDONE_UNCONNECTED ),
    .DRDY(\NLW_A_CRG/DCM_ADV_INST_DRDY_UNCONNECTED ),
    .DADDR({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DI({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DO({\NLW_A_CRG/DCM_ADV_INST_DO<15>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<14>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<13>_UNCONNECTED , 
\NLW_A_CRG/DCM_ADV_INST_DO<12>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<11>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<10>_UNCONNECTED , 
\NLW_A_CRG/DCM_ADV_INST_DO<9>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<8>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<7>_UNCONNECTED , 
\NLW_A_CRG/DCM_ADV_INST_DO<6>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<5>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<4>_UNCONNECTED , 
\NLW_A_CRG/DCM_ADV_INST_DO<3>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<2>_UNCONNECTED , \NLW_A_CRG/DCM_ADV_INST_DO<1>_UNCONNECTED , 
\NLW_A_CRG/DCM_ADV_INST_DO<0>_UNCONNECTED })
  );
  BUFG   \A_CRG/CLK0_BUFG_INST  (
    .I(\A_CRG/CLK0_BUF ),
    .O(\A_CRG/CLKFB_IN )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IOSTANDARD ( "DEFAULT" ))
  \A_CRG/CLKIN_IBUFG_INST  (
    .I(clk),
    .O(\A_CRG/CLKIN_IBUFG )
  );
  BUFG   \A_CRG/CLKFX_BUFG_INST  (
    .I(\A_CRG/CLKFX_BUF ),
    .O(Clock75)
  );
  BUFG   \A_CRG/CLKDV_BUFG_INST  (
    .I(\A_CRG/CLKDV_BUF ),
    .O(Clock50)
  );
  FDS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg  (
    .C(Clock50),
    .D(N197),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 )
  );
  FDS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DAT ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 )
  );
  FDS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 )
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [0]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [1]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [2]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [3]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [4]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [5]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [6]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [7]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [7])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>_rt_6785 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>_rt_6785 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>_rt_6787 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>_rt_6787 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>_rt_6789 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>_rt_6789 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>_rt_6791 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>_rt_6791 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>_rt_6793 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>_rt_6793 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [5])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>_rt_6795 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>_rt_6795 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<7>_rt_6797 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Result [7])
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2-In_6827 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4_6830 )
  );
  FDS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In_6833 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3-In_6829 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 )
  );
  FDS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8-In ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 )
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<16>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [15]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<16>_rt_6588 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<16>1 )
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<15>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [14]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>_rt_6568 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<15>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>_rt_6568 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [15])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<14>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [13]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>_rt_6566 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<14>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>_rt_6566 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [14])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<13>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [12]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>_rt_6564 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<13>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>_rt_6564 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [13])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<12>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [11]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>_rt_6562 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>_rt_6562 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [12])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>_rt_6560 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>_rt_6560 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>_rt_6558 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>_rt_6558 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>_rt_6586 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>_rt_6586 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>_rt_6584 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>_rt_6584 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>_rt_6582 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>_rt_6582 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>_rt_6580 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>_rt_6580 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>_rt_6578 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>_rt_6578 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>_rt_6576 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>_rt_6576 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>_rt_6574 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>_rt_6574 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>_rt_6572 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>_rt_6572 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>_rt_6570 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>_rt_6570 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<19>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [18]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<19>_rt_6627 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [19])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<18>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [17]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>_rt_6607 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [18])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>_rt_6607 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [18])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<17>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [16]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>_rt_6605 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [17])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>_rt_6605 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [17])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<16>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [15]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>_rt_6603 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [16])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>_rt_6603 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [16])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<15>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [14]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>_rt_6601 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [15])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>_rt_6601 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [15])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<14>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [13]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>_rt_6599 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [14])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>_rt_6599 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [14])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<13>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [12]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>_rt_6597 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [13])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>_rt_6597 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [13])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<12>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [11]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>_rt_6595 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>_rt_6595 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [12])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>_rt_6593 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>_rt_6593 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>_rt_6591 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>_rt_6591 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>_rt_6625 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>_rt_6625 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>_rt_6623 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>_rt_6623 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>_rt_6621 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>_rt_6621 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>_rt_6619 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>_rt_6619 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>_rt_6617 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>_rt_6617 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>_rt_6615 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>_rt_6615 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>_rt_6613 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>_rt_6613 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>_rt_6611 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>_rt_6611 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>_rt_6609 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>_rt_6609 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<12>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [11]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<12>_rt_6555 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [12])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>_rt_6535 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [11])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>_rt_6535 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>_rt_6533 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [10])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>_rt_6533 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>_rt_6553 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [9])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>_rt_6553 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>_rt_6551 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [8])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>_rt_6551 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>_rt_6549 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [7])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>_rt_6549 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>_rt_6547 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [6])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>_rt_6547 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>_rt_6545 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [5])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>_rt_6545 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>_rt_6543 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>_rt_6543 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>_rt_6541 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>_rt_6541 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>_rt_6539 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>_rt_6539 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>_rt_6537 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>_rt_6537 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>3 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>3 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>3 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>3 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_20  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [19]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [20])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_19  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [18]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [19])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_18  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [17]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [18])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_17  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [16]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [17])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_16  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [15]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [16])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_15  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [14]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [15])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_14  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [13]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [14])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_13  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [13])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_12  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [12])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_17  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<16>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [17])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_16  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<15>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [16])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_15  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<14>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [15])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_14  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<13>1 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [14])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_13  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<12>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [13])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_12  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<11>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [12])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<10>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<9>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<8>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<7>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<6>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<5>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<4>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>2 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_13  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [12]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [13])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_12  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [11]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [12])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [10]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [9]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [8]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [7]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [6]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [5]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [4]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [3]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [2]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [1]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result [0]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [1])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/send_command_inv ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 )
  );
  FDRSE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/send_command_inv ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 )
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .D(\A_PS2_KEY_MOUSE/key_command_data [0]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [11]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [10]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [9]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [8]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [7]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [6]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [5]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [4]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [3]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [2]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [1]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [0]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [11]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [10]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [9]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [8]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [7]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [6]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [5]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [4]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7])
  );
  FDRSE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [3]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [2]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [1]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/my_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [0]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0001 ),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<0>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0001 ),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [5])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [5]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [6])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [6]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [7])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [7]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [8])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [8]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [9])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [9]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi_6133 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi_6133 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi1_6134 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi1_6134 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi2  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi2_6135 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi2_6135 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi3  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi3_6136 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi3_6136 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi4  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi4_6137 )
  );
  LUT5 #(
    .INIT ( 32'h00000009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lutdi4_6137 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi_6163 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi_6163 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi1_6164 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi1_6164 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi2  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi2_6165 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi2_6165 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi3  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi3_6166 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi3_6166 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi4  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi4_6167 )
  );
  LUT5 #(
    .INIT ( 32'h00000009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lutdi4_6167 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<0>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [5])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [5]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [6])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [6]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [7])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [7]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<9>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [9])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [8]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<10>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [10])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [9]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<11>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi_6148 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi_6148 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi1_6149 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi1_6149 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi2  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi2_6150 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi2_6150 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi3  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi3_6151 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi3_6151 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi4  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi4_6152 )
  );
  LUT5 #(
    .INIT ( 32'h00000090 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [9]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lutdi4_6152 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi_6180 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi_6180 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi1_6181 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [1])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi1_6181 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi2  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi2_6182 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [2])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi2_6182 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi3  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi3_6183 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [3])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi3_6183 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFF22B2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi4  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_cy [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi4_6184 )
  );
  LUT5 #(
    .INIT ( 32'h00009009 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_cy [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lutdi4_6184 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [4])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11]),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<14>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [13]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<14>_rt_6228 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [14])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<13>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [12]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>_rt_6208 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [13])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>_rt_6208 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [13])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<12>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [11]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>_rt_6206 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [12])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>_rt_6206 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [12])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>_rt_6204 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [11])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>_rt_6204 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>_rt_6202 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [10])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>_rt_6202 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>_rt_6226 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [9])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>_rt_6226 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>_rt_6224 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [8])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>_rt_6224 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>_rt_6222 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [7])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>_rt_6222 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>_rt_6220 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [6])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>_rt_6220 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>_rt_6218 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>_rt_6218 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>_rt_6216 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>_rt_6216 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>_rt_6214 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>_rt_6214 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>_rt_6212 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>_rt_6212 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>_rt_6210 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>_rt_6210 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<7>_rt_6199 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<7>1 )
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>_rt_6197 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<6>1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>_rt_6197 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>_rt_6195 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>_rt_6195 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>_rt_6193 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>_rt_6193 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>_rt_6191 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>_rt_6191 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>_rt_6189 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>_rt_6189 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>_rt_6187 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>_rt_6187 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [5]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [4]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [3]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [2]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [1]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [0]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_7  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<7>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [7])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_6  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<6>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [6])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_5  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [5])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_4  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [4])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_3  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [3])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [2])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_1  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [1])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_0  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>2 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [14]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [14])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_13  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [13]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [13])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_12  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [12]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [12])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [11]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [10]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [9]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [8]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [7]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [6]),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<5>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<4>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<3>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<2>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<1>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result<0>1 ),
    .R(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [6]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [30]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [29]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [28]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [27]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [26]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [25]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [24]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [23]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [5]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [19]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [18]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [17]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [16]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [15]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [14]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [13]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [12]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(N198),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [32])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [32]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [31])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_30  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [31]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [30])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [30]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [29])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [29]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [28])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [28]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [27])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_26  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [27]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [26])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_25  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [26]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [25])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [25]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [24])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [24]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [23])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_22  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [23]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [22])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_21  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [22]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [21])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_20  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [21]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [20])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_19  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [20]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [19])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_18  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [19]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [18])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_17  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [18]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [17])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_16  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [17]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [16])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_15  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [16]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [15])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_14  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [15]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [14])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [14]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [13])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [13]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [12])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_11  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [12]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [11])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_10  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [11]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [10])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [10]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [9])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [9]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [8])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [8]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [7]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [6]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [5]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [4]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [3]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [2]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [0])
  );
  FD   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [2]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_1  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_0  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [0]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0])
  );
  FDR   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_next_state ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 )
  );
  FDC   \A_LCD/A1_LCD/lc_start  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_start_mux0000_5920 ),
    .Q(\A_LCD/A1_LCD/lc_start_5919 )
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [7]),
    .Q(\A_LCD/A1_LCD/lc_data_w [0])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [6]),
    .Q(\A_LCD/A1_LCD/lc_data_w [1])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [5]),
    .Q(\A_LCD/A1_LCD/lc_data_w [2])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [4]),
    .Q(\A_LCD/A1_LCD/lc_data_w [3])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [3]),
    .Q(\A_LCD/A1_LCD/lc_data_w [4])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [2]),
    .Q(\A_LCD/A1_LCD/lc_data_w [5])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [1]),
    .Q(\A_LCD/A1_LCD/lc_data_w [6])
  );
  FDCE   \A_LCD/A1_LCD/lc_data_w_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/lc_busy_inv ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w_mux0000 [0]),
    .Q(\A_LCD/A1_LCD/lc_data_w [7])
  );
  FDP   \A_LCD/A1_LCD/lc_system  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/lc_system_mux0000_5923 ),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A1_LCD/lc_system_5922 )
  );
  FDC   \A_LCD/A1_LCD/raddr_0  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/raddr_mux0000 [0]),
    .Q(\A_LCD/A1_LCD/raddr [0])
  );
  FDC   \A_LCD/A1_LCD/raddr_1  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/raddr_mux0000 [1]),
    .Q(\A_LCD/A1_LCD/raddr [1])
  );
  FDC   \A_LCD/A1_LCD/raddr_2  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/raddr_mux0000 [2]),
    .Q(\A_LCD/A1_LCD/raddr [2])
  );
  FDC   \A_LCD/A1_LCD/raddr_3  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/raddr_mux0000 [3]),
    .Q(\A_LCD/A1_LCD/raddr [3])
  );
  FDC   \A_LCD/A1_LCD/raddr_4  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/raddr_mux0000 [4]),
    .Q(\A_LCD/A1_LCD/raddr [4])
  );
  FDCE   \A_LCD/A1_LCD/waddr_init_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/Result [0]),
    .Q(\A_LCD/A1_LCD/waddr_init [0])
  );
  FDCE   \A_LCD/A1_LCD/waddr_init_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/Result [1]),
    .Q(\A_LCD/A1_LCD/waddr_init [1])
  );
  FDCE   \A_LCD/A1_LCD/waddr_init_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/Result [2]),
    .Q(\A_LCD/A1_LCD/waddr_init [2])
  );
  FDCE   \A_LCD/A1_LCD/waddr_init_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/Result [3]),
    .Q(\A_LCD/A1_LCD/waddr_init [3])
  );
  FDCE   \A_LCD/A1_LCD/waddr_init_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/Result [4]),
    .Q(\A_LCD/A1_LCD/waddr_init [4])
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd2  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd2-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd2_5963 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd3  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd3-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd3_5965 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd1  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd1-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd1_5953 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd5  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd5-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd5_5969 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd6  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd6-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd6_5971 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd4  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd4-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd4_5967 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd8  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd8-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd8_5975 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd9  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd9-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd9_5977 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd7  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd7-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd7_5973 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd10  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd10-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd10_5955 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd11  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd11-In ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd11_5957 )
  );
  FDC   \A_LCD/A1_LCD/state_FSM_FFd12  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd12-In_5960 ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd12_5959 )
  );
  FDP   \A_LCD/A1_LCD/state_FSM_FFd13  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/state_FSM_FFd13-In ),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A1_LCD/state_FSM_FFd13_5961 )
  );
  FDPE   \A_LCD/A1_LCD/inst/state_FSM_FFd14  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd14-In ),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd13  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd13-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd13_5874 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd12  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd12-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd11  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd11-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd8  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd8-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd10  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd10-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd9  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd9-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd7-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd4-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd1-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd3-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 )
  );
  FDCE   \A_LCD/A1_LCD/inst/state_FSM_FFd2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/state_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/state_FSM_FFd2-In ),
    .Q(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 )
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<13>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [12]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_xor<13>_rt_5783 ),
    .O(\A_LCD/A1_LCD/inst/Result [13])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<12>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [11]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<12>_rt_5749 ),
    .O(\A_LCD/A1_LCD/inst/Result [12])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<12>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<12>_rt_5749 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [12])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<11>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [10]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<11>_rt_5747 ),
    .O(\A_LCD/A1_LCD/inst/Result [11])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<11>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<11>_rt_5747 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [11])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<10>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [9]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<10>_rt_5745 ),
    .O(\A_LCD/A1_LCD/inst/Result [10])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<10>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<10>_rt_5745 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [10])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<9>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [8]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<9>_rt_5767 ),
    .O(\A_LCD/A1_LCD/inst/Result [9])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<9>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<9>_rt_5767 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [9])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<8>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [7]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<8>_rt_5765 ),
    .O(\A_LCD/A1_LCD/inst/Result [8])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<8>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<8>_rt_5765 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [8])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<7>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [6]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<7>_rt_5763 ),
    .O(\A_LCD/A1_LCD/inst/Result [7])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<7>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<7>_rt_5763 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [7])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<6>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [5]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<6>_rt_5761 ),
    .O(\A_LCD/A1_LCD/inst/Result [6])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<6>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<6>_rt_5761 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [6])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<5>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [4]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<5>_rt_5759 ),
    .O(\A_LCD/A1_LCD/inst/Result [5])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<5>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<5>_rt_5759 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [5])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<4>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [3]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<4>_rt_5757 ),
    .O(\A_LCD/A1_LCD/inst/Result [4])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<4>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<4>_rt_5757 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [4])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<3>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [2]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<3>_rt_5755 ),
    .O(\A_LCD/A1_LCD/inst/Result [3])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<3>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<3>_rt_5755 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [3])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<2>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [1]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<2>_rt_5753 ),
    .O(\A_LCD/A1_LCD/inst/Result [2])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<2>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<2>_rt_5753 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [2])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<1>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [0]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_cy<1>_rt_5751 ),
    .O(\A_LCD/A1_LCD/inst/Result [1])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<1>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_divider_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_cy<1>_rt_5751 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [1])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_divider_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_LCD/A1_LCD/inst/Mcount_divider_lut [0]),
    .O(\A_LCD/A1_LCD/inst/Result [0])
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_divider_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_divider_lut [0]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy [0])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_10  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter10 ),
    .Q(\A_LCD/A1_LCD/inst/counter [10])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_9  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter9 ),
    .Q(\A_LCD/A1_LCD/inst/counter [9])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_8  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter8 ),
    .Q(\A_LCD/A1_LCD/inst/counter [8])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter7 ),
    .Q(\A_LCD/A1_LCD/inst/counter [7])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter6 ),
    .Q(\A_LCD/A1_LCD/inst/counter [6])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter5 ),
    .Q(\A_LCD/A1_LCD/inst/counter [5])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter4 ),
    .Q(\A_LCD/A1_LCD/inst/counter [4])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter3 ),
    .Q(\A_LCD/A1_LCD/inst/counter [3])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter2 ),
    .Q(\A_LCD/A1_LCD/inst/counter [2])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter1 ),
    .Q(\A_LCD/A1_LCD/inst/counter [1])
  );
  FDCE   \A_LCD/A1_LCD/inst/counter_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_counter ),
    .Q(\A_LCD/A1_LCD/inst/counter [0])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_13  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_13 ),
    .Q(\A_LCD/A1_LCD/inst/divider [13])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_12  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_12 ),
    .Q(\A_LCD/A1_LCD/inst/divider [12])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_11  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_11_5771 ),
    .Q(\A_LCD/A1_LCD/inst/divider [11])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_10  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_10 ),
    .Q(\A_LCD/A1_LCD/inst/divider [10])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_9  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_9 ),
    .Q(\A_LCD/A1_LCD/inst/divider [9])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_8  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_8 ),
    .Q(\A_LCD/A1_LCD/inst/divider [8])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_7  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_7 ),
    .Q(\A_LCD/A1_LCD/inst/divider [7])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_6  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_6 ),
    .Q(\A_LCD/A1_LCD/inst/divider [6])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_5  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_5 ),
    .Q(\A_LCD/A1_LCD/inst/divider [5])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_4  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_4 ),
    .Q(\A_LCD/A1_LCD/inst/divider [4])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_3  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_3 ),
    .Q(\A_LCD/A1_LCD/inst/divider [3])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_2  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_2 ),
    .Q(\A_LCD/A1_LCD/inst/divider [2])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_1  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_1 ),
    .Q(\A_LCD/A1_LCD/inst/divider [1])
  );
  FDC   \A_LCD/A1_LCD/inst/divider_0  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_0 ),
    .Q(\A_LCD/A1_LCD/inst/divider [0])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<10>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [9]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [10]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter10 )
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<9>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [8]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [9]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter9 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<9>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [9]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [9])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<8>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [7]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter8 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<8>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [8])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<7>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [6]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [7]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter7 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<7>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [7]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [7])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<6>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [5]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [6]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter6 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<6>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [6]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [6])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<5>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [4]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [5]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter5 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<5>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [5]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [5])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<4>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [3]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [4]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter4 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<4>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [4]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [4])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<3>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [2]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [3]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter3 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<3>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [3]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [3])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<2>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [1]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [2]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter2 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<2>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [2]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [2])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<1>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [0]),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [1]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter1 )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<1>  (
    .CI(\A_LCD/A1_LCD/inst/Mcount_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [1]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [1])
  );
  XORCY   \A_LCD/A1_LCD/inst/Mcount_counter_xor<0>  (
    .CI(\A_LCD/A1_LCD/inst/counter_not0001_inv ),
    .LI(\A_LCD/A1_LCD/inst/Mcount_counter_lut [0]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter )
  );
  MUXCY   \A_LCD/A1_LCD/inst/Mcount_counter_cy<0>  (
    .CI(\A_LCD/A1_LCD/inst/counter_not0001_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A1_LCD/inst/Mcount_counter_lut [0]),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_cy [0])
  );
  FDCE   \A_LCD/A1_LCD/inst/rw  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/_mux0000 ),
    .Q(\A_LCD/A1_LCD/inst/rw_5863 )
  );
  FDCE   \A_LCD/A1_LCD/inst/rs  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/rs_mux0000 ),
    .Q(\A_LCD/A1_LCD/inst/rs_5861 )
  );
  FDCE   \A_LCD/A1_LCD/inst/lcddata_en  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/lcddata_en_mux0000 ),
    .Q(\A_LCD/A1_LCD/inst/lcddata_en_5850 )
  );
  FDCE   \A_LCD/A1_LCD/inst/lcddata_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/lcddata_mux0000 [1]),
    .Q(\A_LCD/A1_LCD/inst/lcddata [2])
  );
  FDCE   \A_LCD/A1_LCD/inst/lcddata_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/lcddata_mux0000 [2]),
    .Q(\A_LCD/A1_LCD/inst/lcddata [1])
  );
  FDCE   \A_LCD/A1_LCD/inst/lcddata_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/lcddata_mux0000 [3]),
    .Q(\A_LCD/A1_LCD/inst/lcddata [0])
  );
  FDC   \A_LCD/A1_LCD/inst/fire  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/divider_cmp_eq0000 ),
    .Q(\A_LCD/A1_LCD/inst/fire_5845 )
  );
  FDCE   \A_LCD/A1_LCD/inst/e  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/e_not0002_5843 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/e_not0003 ),
    .Q(\A_LCD/A1_LCD/inst/e_5842 )
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [7]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [7])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [6]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [6])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [5]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [5])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [4]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [4])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [3]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [3])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [2]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [2])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [1]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [1])
  );
  FDCE   \A_LCD/A1_LCD/inst/data_w_r_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_data_w [0]),
    .Q(\A_LCD/A1_LCD/inst/data_w_r [0])
  );
  FDCE   \A_LCD/A1_LCD/inst/system_r  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/data_w_r_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/lc_system_5922 ),
    .Q(\A_LCD/A1_LCD/inst/system_r_5898 )
  );
  BUFG   \A_LCD/pll2/CLKOUT0_BUFG_INST  (
    .I(\A_LCD/pll2/CLKOUT0_BUF ),
    .O(\A_LCD/clk240 )
  );
  BUFG   \A_LCD/pll2/CLKOUT1_BUFG_INST  (
    .I(\A_LCD/pll2/CLKOUT1_BUF ),
    .O(\NLW_A_LCD/pll2/CLKOUT1_BUFG_INST_O_UNCONNECTED )
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKFBOUT_MULT ( 24 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 10.000000 ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DIVIDE ( 4 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DIVIDE ( 1 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DIVIDE ( 1 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .COMPENSATION ( "SYSTEM_SYNCHRONOUS" ),
    .DIVCLK_DIVIDE ( 5 ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .REF_JITTER ( 0.000000 ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ))
  \A_LCD/pll2/PLL_ADV_INST  (
    .CLKIN1(\A_LCD/clk100 ),
    .CLKIN2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CLKFBIN(\A_LCD/pll2/CLKFBOUT_CLKFBIN ),
    .RST(DVI_RESET_B_OBUF_LUT1),
    .CLKINSEL(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DWE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DEN(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DCLK(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .REL(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CLKOUT0(\A_LCD/pll2/CLKOUT0_BUF ),
    .CLKOUT1(\A_LCD/pll2/CLKOUT1_BUF ),
    .CLKOUT2(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT2_UNCONNECTED ),
    .CLKOUT3(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT3_UNCONNECTED ),
    .CLKOUT4(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT4_UNCONNECTED ),
    .CLKOUT5(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUT5_UNCONNECTED ),
    .CLKFBOUT(\A_LCD/pll2/CLKFBOUT_CLKFBIN ),
    .CLKOUTDCM0(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED ),
    .CLKOUTDCM1(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED ),
    .CLKOUTDCM2(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED ),
    .CLKOUTDCM3(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED ),
    .CLKOUTDCM4(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED ),
    .CLKOUTDCM5(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED ),
    .CLKFBDCM(\NLW_A_LCD/pll2/PLL_ADV_INST_CLKFBDCM_UNCONNECTED ),
    .LOCKED(\A_LCD/locked2 ),
    .DRDY(\NLW_A_LCD/pll2/PLL_ADV_INST_DRDY_UNCONNECTED ),
    .DADDR({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DI({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DO({\NLW_A_LCD/pll2/PLL_ADV_INST_DO<15>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<14>_UNCONNECTED , 
\NLW_A_LCD/pll2/PLL_ADV_INST_DO<13>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<12>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<11>_UNCONNECTED , 
\NLW_A_LCD/pll2/PLL_ADV_INST_DO<10>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<9>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<8>_UNCONNECTED , 
\NLW_A_LCD/pll2/PLL_ADV_INST_DO<7>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<6>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<5>_UNCONNECTED , 
\NLW_A_LCD/pll2/PLL_ADV_INST_DO<4>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<3>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<2>_UNCONNECTED , 
\NLW_A_LCD/pll2/PLL_ADV_INST_DO<1>_UNCONNECTED , \NLW_A_LCD/pll2/PLL_ADV_INST_DO<0>_UNCONNECTED })
  );
  BUFG   \A_LCD/pll/CLKOUT0_BUFG_INST  (
    .I(\A_LCD/pll/CLKOUT0_BUF ),
    .O(\A_LCD/clk40 )
  );
  BUFG   \A_LCD/pll/CLKOUT1_BUFG_INST  (
    .I(\A_LCD/pll/CLKOUT1_BUF ),
    .O(\NLW_A_LCD/pll/CLKOUT1_BUFG_INST_O_UNCONNECTED )
  );
  BUFG   \A_LCD/pll/CLKOUT2_BUFG_INST  (
    .I(\A_LCD/pll/CLKOUT2_BUF ),
    .O(\A_LCD/clk100 )
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKFBOUT_MULT ( 25 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 5.000000 ),
    .CLKIN2_PERIOD ( 10.000000 ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DIVIDE ( 25 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DIVIDE ( 5 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DIVIDE ( 10 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DIVIDE ( 1 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .COMPENSATION ( "INTERNAL" ),
    .DIVCLK_DIVIDE ( 5 ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .REF_JITTER ( 0.000000 ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ))
  \A_LCD/pll/PLL_ADV_INST  (
    .CLKIN1(\A_LCD/clk_fpga ),
    .CLKIN2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CLKFBIN(\A_LCD/pll/CLKFBOUT_CLKFBIN ),
    .RST(DVI_RESET_B_OBUF_LUT1),
    .CLKINSEL(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DWE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DEN(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DCLK(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .REL(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CLKOUT0(\A_LCD/pll/CLKOUT0_BUF ),
    .CLKOUT1(\A_LCD/pll/CLKOUT1_BUF ),
    .CLKOUT2(\A_LCD/pll/CLKOUT2_BUF ),
    .CLKOUT3(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT3_UNCONNECTED ),
    .CLKOUT4(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT4_UNCONNECTED ),
    .CLKOUT5(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUT5_UNCONNECTED ),
    .CLKFBOUT(\A_LCD/pll/CLKFBOUT_CLKFBIN ),
    .CLKOUTDCM0(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED ),
    .CLKOUTDCM1(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED ),
    .CLKOUTDCM2(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED ),
    .CLKOUTDCM3(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED ),
    .CLKOUTDCM4(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED ),
    .CLKOUTDCM5(\NLW_A_LCD/pll/PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED ),
    .CLKFBDCM(\NLW_A_LCD/pll/PLL_ADV_INST_CLKFBDCM_UNCONNECTED ),
    .LOCKED(\A_LCD/locked1 ),
    .DRDY(\NLW_A_LCD/pll/PLL_ADV_INST_DRDY_UNCONNECTED ),
    .DADDR({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DI({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , 
\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .DO({\NLW_A_LCD/pll/PLL_ADV_INST_DO<15>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<14>_UNCONNECTED , 
\NLW_A_LCD/pll/PLL_ADV_INST_DO<13>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<12>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<11>_UNCONNECTED , 
\NLW_A_LCD/pll/PLL_ADV_INST_DO<10>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<9>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<8>_UNCONNECTED , 
\NLW_A_LCD/pll/PLL_ADV_INST_DO<7>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<6>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<5>_UNCONNECTED , 
\NLW_A_LCD/pll/PLL_ADV_INST_DO<4>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<3>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<2>_UNCONNECTED , 
\NLW_A_LCD/pll/PLL_ADV_INST_DO<1>_UNCONNECTED , \NLW_A_LCD/pll/PLL_ADV_INST_DO<0>_UNCONNECTED })
  );
  IBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .DIFF_TERM ( "FALSE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ))
  \A_LCD/CDIFF  (
    .I(CLK_DIFF_FPGA_P),
    .IB(CLK_DIFF_FPGA_N),
    .O(\A_LCD/clk_fpga )
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<7>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [6]),
    .LI(\A_LCD/rstmod/Mcount_counter_xor<7>_rt_6050 ),
    .O(\A_LCD/Result [7])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<6>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [5]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<6>_rt_6048 ),
    .O(\A_LCD/Result [6])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<6>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<6>_rt_6048 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [6])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<5>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [4]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<5>_rt_6046 ),
    .O(\A_LCD/Result [5])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<5>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<5>_rt_6046 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [5])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<4>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [3]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<4>_rt_6044 ),
    .O(\A_LCD/Result [4])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<4>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<4>_rt_6044 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [4])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<3>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [2]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<3>_rt_6042 ),
    .O(\A_LCD/Result [3])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<3>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<3>_rt_6042 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [3])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<2>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [1]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<2>_rt_6040 ),
    .O(\A_LCD/Result [2])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<2>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<2>_rt_6040 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [2])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<1>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [0]),
    .LI(\A_LCD/rstmod/Mcount_counter_cy<1>_rt_6038 ),
    .O(\A_LCD/Result [1])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<1>  (
    .CI(\A_LCD/rstmod/Mcount_counter_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/rstmod/Mcount_counter_cy<1>_rt_6038 ),
    .O(\A_LCD/rstmod/Mcount_counter_cy [1])
  );
  XORCY   \A_LCD/rstmod/Mcount_counter_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_LCD/rstmod/Mcount_counter_lut [0]),
    .O(\A_LCD/Result [0])
  );
  MUXCY   \A_LCD/rstmod/Mcount_counter_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_LCD/rstmod/Mcount_counter_lut [0]),
    .O(\A_LCD/rstmod/Mcount_counter_cy [0])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [3]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi4_5569 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut<4>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [30]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [31]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi4  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [31]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [30]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi4_5569 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [2]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi3_5568 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut<3>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [27]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [25]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [28]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [29]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [26]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi3  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [29]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [28]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi3_5568 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [1]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi2_5567 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [2])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut<2>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [20]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [21]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [22]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [23]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEA ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi2  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [23]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [22]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [21]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [20]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi2_5567 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [0]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi1_5566 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [1])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut<1>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [17]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [18]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [15]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [16]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [19]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [18]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [17]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [16]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [15]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi1_5566 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi_5565 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut<0>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [12]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [10]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [13]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [14]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [11]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lut [0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [14]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [13]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcompar_cnt_wait_cmp_ge0000_lutdi_5565 )
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_31  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait31 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [31])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_30  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait30 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [30])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_29  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait29 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [29])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_28  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait28 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [28])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_27  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait27 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [27])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_26  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait26 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [26])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_25  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait25 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [25])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_24  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait24 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [24])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_23  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait23 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [23])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_22  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait22 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [22])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_21  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait21 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [21])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_20  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait20 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [20])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_19  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait19 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [19])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_18  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait18 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [18])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_17  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait17 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [17])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_16  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait16 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [16])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_15  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait15 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [15])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_14  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait14 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [14])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_13  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait13 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [13])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_12  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait12 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [12])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_11  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait11 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [11])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_10  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait10 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [10])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_9  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait9 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [9])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_8  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait8 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [8])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_7  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait7 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [7])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_6  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait6 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [6])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_5  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait5 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [5])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_4  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait4 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [4])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_3  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait3 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [3])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_2  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait2 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [2])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_1  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait1 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [1])
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_0  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [0])
  );
  FDCE   \A_LCD/rstmod/counter_7  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [7]),
    .Q(\A_LCD/rstmod/counter [7])
  );
  FDCE   \A_LCD/rstmod/counter_6  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [6]),
    .Q(\A_LCD/rstmod/counter [6])
  );
  FDCE   \A_LCD/rstmod/counter_5  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [5]),
    .Q(\A_LCD/rstmod/counter [5])
  );
  FDCE   \A_LCD/rstmod/counter_4  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [4]),
    .Q(\A_LCD/rstmod/counter [4])
  );
  FDCE   \A_LCD/rstmod/counter_3  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [3]),
    .Q(\A_LCD/rstmod/counter [3])
  );
  FDCE   \A_LCD/rstmod/counter_2  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [2]),
    .Q(\A_LCD/rstmod/counter [2])
  );
  FDCE   \A_LCD/rstmod/counter_1  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [1]),
    .Q(\A_LCD/rstmod/counter [1])
  );
  FDCE   \A_LCD/rstmod/counter_0  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/counter_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/Result [0]),
    .Q(\A_LCD/rstmod/counter [0])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<31>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [30]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [31]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait31 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<31>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [31]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [31])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<30>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [29]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [30]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait30 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<30>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [29]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [30]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<30>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [30]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [30])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<29>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [28]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [29]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait29 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<29>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [28]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [29]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<29>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [29]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [29])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<28>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [27]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [28]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait28 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<28>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [27]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [28]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<28>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [28]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [28])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<27>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [26]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [27]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait27 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<27>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [26]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [27]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<27>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [27]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [27])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<26>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [25]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [26]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait26 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<26>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [25]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [26]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<26>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [26]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [26])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<25>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [24]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [25]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait25 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<25>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [24]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [25]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<25>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [25]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [25])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<24>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [23]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait24 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<24>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [23]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [24])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<23>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [22]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [23]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait23 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<23>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [22]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [23]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [23])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<22>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [21]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [22]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait22 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<22>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [21]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [22]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [22])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<21>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [20]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [21]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait21 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<21>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [20]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [21]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [21])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<20>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [19]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [20]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait20 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<20>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [19]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [20]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [20])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<19>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [18]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait19 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<19>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [18]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [19])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<18>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [17]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [18]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait18 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<18>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [18]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [18])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<17>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [16]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [17]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait17 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<17>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [17]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [17])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<16>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [15]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [16]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait16 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<16>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [16]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [16])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<15>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [14]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [15]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait15 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<15>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [15]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [15])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<14>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [13]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [14]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait14 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<14>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [14]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [14])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<13>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [12]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [13]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait13 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<13>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [13]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [13])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<12>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [11]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [12]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait12 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<12>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [12]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [12])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<11>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [10]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [11]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait11 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<11>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [11]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [11])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<10>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [9]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [10]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait10 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<10>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [10]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [10])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<9>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [8]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [9]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait9 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<9>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [9]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [9])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<8>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [7]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [8]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait8 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<8>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [8]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [8])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<7>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [6]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [7]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait7 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<7>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [7]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [7])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<6>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [5]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [6]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait6 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<6>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [6]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [6])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<5>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [4]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [5]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait5 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<5>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [5]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [5])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [3]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait4 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [4])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [2]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait3 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [3])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [1]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait2 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [2])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [0]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait1 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [1])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_xor<0>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000_inv ),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy<0>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_cy [0])
  );
  FDCE   \A_LCD/rstmod/rstgen  (
    .C(\A_LCD/clk40 ),
    .CE(\A_LCD/rstmod/rstgen_cmp_eq0000_6061 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .Q(\A_LCD/rstmod/rstgen_6060 )
  );
  FDCE   \A_LCD/last_data_dump_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/last_data_dump [7])
  );
  FDCE   \A_LCD/last_data_dump_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/last_data_dump [6])
  );
  FDCE   \A_LCD/last_data_dump_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/last_data_dump [5])
  );
  FDCE   \A_LCD/last_data_dump_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/last_data_dump [4])
  );
  FDCE   \A_LCD/last_data_dump_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/last_data_dump [3])
  );
  FDCE   \A_LCD/last_data_dump_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/last_data_dump [2])
  );
  FDCE   \A_LCD/last_data_dump_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/last_data_dump [1])
  );
  FDCE   \A_LCD/last_data_dump_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/last_data_dump [0])
  );
  FDCE   \A_LCD/recv_data_lcdclk_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [7]),
    .Q(\A_LCD/recv_data_lcdclk [7])
  );
  FDCE   \A_LCD/recv_data_lcdclk_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [6]),
    .Q(\A_LCD/recv_data_lcdclk [6])
  );
  FDCE   \A_LCD/recv_data_lcdclk_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [5]),
    .Q(\A_LCD/recv_data_lcdclk [5])
  );
  FDCE   \A_LCD/recv_data_lcdclk_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [4]),
    .Q(\A_LCD/recv_data_lcdclk [4])
  );
  FDCE   \A_LCD/recv_data_lcdclk_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [3]),
    .Q(\A_LCD/recv_data_lcdclk [3])
  );
  FDCE   \A_LCD/recv_data_lcdclk_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [2]),
    .Q(\A_LCD/recv_data_lcdclk [2])
  );
  FDCE   \A_LCD/recv_data_lcdclk_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [1]),
    .Q(\A_LCD/recv_data_lcdclk [1])
  );
  FDCE   \A_LCD/recv_data_lcdclk_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_ris_edge_lcdclk ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [0]),
    .Q(\A_LCD/recv_data_lcdclk [0])
  );
  FDC   \A_LCD/valid_i_lcdclk_tmp  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/valid_i_ris_edge_lcdclk ),
    .Q(\A_LCD/valid_i_lcdclk_tmp_6065 )
  );
  FDC   \A_LCD/valid_i_lvl_lcdclk_d3  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/valid_i_lvl_lcdclk_d2_6068 ),
    .Q(\A_LCD/valid_i_lvl_lcdclk_d3_6069 )
  );
  FDC   \A_LCD/valid_i_lvl_lcdclk_d2  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/valid_i_lvl_lcdclk_d1_6067 ),
    .Q(\A_LCD/valid_i_lvl_lcdclk_d2_6068 )
  );
  FDC   \A_LCD/valid_i_lcdclk  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/valid_i_lcdclk_mux0000_6064 ),
    .Q(\A_LCD/valid_i_lcdclk_6063 )
  );
  FDC   \A_LCD/valid_i_lvl_lcdclk_d1  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/valid_i_lvl_6066 ),
    .Q(\A_LCD/valid_i_lvl_lcdclk_d1_6067 )
  );
  FDCE   \A_LCD/valid_i_lvl  (
    .C(Clock50),
    .CE(\A_LCD/valid_i_ris_edge ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_LCD/valid_i_lvl_not0001 ),
    .Q(\A_LCD/valid_i_lvl_6066 )
  );
  FDC   \A_LCD/valid_i_d  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .Q(\A_LCD/valid_i_d_6062 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux0000 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 )
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2-In ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 )
  );
  FDSE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [0]),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0003 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0])
  );
  FDSE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [1]),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0003 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1])
  );
  FDSE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [2]),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0003 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/RegIn [0]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/RegIn [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1])
  );
  FDRSE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnableNext ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out [0])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0003 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[7] )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0004 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[6] )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0009 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[1] )
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 )
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<19>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [18]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<19>_rt_4713 ),
    .O(\A_DVI_TELE_TXRX/Result<19>2 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [17]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>_rt_4693 ),
    .O(\A_DVI_TELE_TXRX/Result<18>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>_rt_4693 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [18])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [16]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>_rt_4691 ),
    .O(\A_DVI_TELE_TXRX/Result<17>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>_rt_4691 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [17])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [15]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>_rt_4689 ),
    .O(\A_DVI_TELE_TXRX/Result<16>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>_rt_4689 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [16])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [14]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>_rt_4687 ),
    .O(\A_DVI_TELE_TXRX/Result<15>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>_rt_4687 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [15])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [13]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>_rt_4685 ),
    .O(\A_DVI_TELE_TXRX/Result<14>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>_rt_4685 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [14])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [12]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>_rt_4683 ),
    .O(\A_DVI_TELE_TXRX/Result<13>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>_rt_4683 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [13])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>_rt_4681 ),
    .O(\A_DVI_TELE_TXRX/Result<12>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>_rt_4681 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>_rt_4679 ),
    .O(\A_DVI_TELE_TXRX/Result<11>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>_rt_4679 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>_rt_4677 ),
    .O(\A_DVI_TELE_TXRX/Result<10>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>_rt_4677 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>_rt_4711 ),
    .O(\A_DVI_TELE_TXRX/Result<9>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>_rt_4711 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>_rt_4709 ),
    .O(\A_DVI_TELE_TXRX/Result<8>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>_rt_4709 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>_rt_4707 ),
    .O(\A_DVI_TELE_TXRX/Result<7>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>_rt_4707 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>_rt_4705 ),
    .O(\A_DVI_TELE_TXRX/Result<6>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>_rt_4705 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>_rt_4703 ),
    .O(\A_DVI_TELE_TXRX/Result<5>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>_rt_4703 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>_rt_4701 ),
    .O(\A_DVI_TELE_TXRX/Result<4>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>_rt_4701 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>_rt_4699 ),
    .O(\A_DVI_TELE_TXRX/Result<3>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>_rt_4699 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>_rt_4697 ),
    .O(\A_DVI_TELE_TXRX/Result<2>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>_rt_4697 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>_rt_4695 ),
    .O(\A_DVI_TELE_TXRX/Result<1>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>_rt_4695 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_lut [0]),
    .O(\A_DVI_TELE_TXRX/Result<0>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<19>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [18]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<19>_rt_4772 ),
    .O(\A_DVI_TELE_TXRX/Result<19>1 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [17]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>_rt_4732 ),
    .O(\A_DVI_TELE_TXRX/Result<18>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>_rt_4732 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [18])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [16]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>_rt_4730 ),
    .O(\A_DVI_TELE_TXRX/Result<17>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>_rt_4730 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [17])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [15]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>_rt_4728 ),
    .O(\A_DVI_TELE_TXRX/Result<16>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>_rt_4728 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [16])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [14]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>_rt_4726 ),
    .O(\A_DVI_TELE_TXRX/Result<15>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>_rt_4726 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [15])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [13]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>_rt_4724 ),
    .O(\A_DVI_TELE_TXRX/Result<14>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>_rt_4724 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [14])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [12]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>_rt_4722 ),
    .O(\A_DVI_TELE_TXRX/Result<13>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>_rt_4722 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [13])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>_rt_4720 ),
    .O(\A_DVI_TELE_TXRX/Result<12>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>_rt_4720 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>_rt_4718 ),
    .O(\A_DVI_TELE_TXRX/Result<11>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>_rt_4718 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>_rt_4716 ),
    .O(\A_DVI_TELE_TXRX/Result<10>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>_rt_4716 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>_rt_4750 ),
    .O(\A_DVI_TELE_TXRX/Result<9>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>_rt_4750 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>_rt_4748 ),
    .O(\A_DVI_TELE_TXRX/Result<8>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>_rt_4748 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>_rt_4746 ),
    .O(\A_DVI_TELE_TXRX/Result<7>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>_rt_4746 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>_rt_4744 ),
    .O(\A_DVI_TELE_TXRX/Result<6>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>_rt_4744 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>_rt_4742 ),
    .O(\A_DVI_TELE_TXRX/Result<5>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>_rt_4742 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>_rt_4740 ),
    .O(\A_DVI_TELE_TXRX/Result<4>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>_rt_4740 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>_rt_4738 ),
    .O(\A_DVI_TELE_TXRX/Result<3>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>_rt_4738 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>_rt_4736 ),
    .O(\A_DVI_TELE_TXRX/Result<2>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>_rt_4736 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>_rt_4734 ),
    .O(\A_DVI_TELE_TXRX/Result<1>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>_rt_4734 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_lut [0]),
    .O(\A_DVI_TELE_TXRX/Result<0>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<19>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [19])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<18>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [18])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<17>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [17])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<16>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [16])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<15>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [15])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<14>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [14])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<13>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [13])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<12>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<11>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<10>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<9>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<8>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<7>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<6>3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<5>3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<4>3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<3>4 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<2>4 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<1>5 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<0>5 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [0])
  );
  FDPE   \A_DVI_TELE_TXRX/DISP_MODE_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C_1952 ),
    .D(\A_DVI_TELE_TXRX/Result<0>4 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/DISP_MODE [0])
  );
  FDCE   \A_DVI_TELE_TXRX/DISP_MODE_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C_1952 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<1>4 ),
    .Q(\A_DVI_TELE_TXRX/DISP_MODE [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<6>1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<5>1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<4>1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<3>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<2>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<1>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/r_addr_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/Result<0>2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v9 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v8 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v7 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v6 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v5 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v4 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v3 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v2 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v1 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_10  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h10 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_9  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h9 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_8  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h8 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_7  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h7 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h6 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_5  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h5 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_4  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h4 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h3 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h2 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h1 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_10  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h10 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_9  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h9 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_8  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h8 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_7  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h7 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h6 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_5  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h5 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_4  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h4 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h3 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h2 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h1 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v9 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v8 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v7 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v6 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v5 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v4 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v3 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v2 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v1 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_19 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [19])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_18 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [18])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_17 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [17])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_16 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [16])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_15 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [15])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_14 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [14])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_13 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [13])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_12 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_11_4754 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_10 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_9 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_8 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_7 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_6 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_5 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_4 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h10 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v9 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h10 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v9 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_vs_4297 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs_4264 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs_4262 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va_4296 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va_4263 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_ha ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha_4261 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_and0000 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_4259 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_vs_2471 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs_2436 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va_2470 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va_2437 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_ha ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha_2435 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_and0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 )
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_4  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [4]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [4])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_5  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [5]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [5])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [6]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [6])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_4828 )
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag_4843 )
  );
  FDCE   \A_DVI_TELE_TXRX/FPGA_MODE_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S_1955 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/FPGA_MODE_3_not0001 ),
    .Q(\A_DVI_TELE_TXRX/FPGA_MODE [3])
  );
  FDCE   \A_DVI_TELE_TXRX/FPGA_MODE_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W_1956 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/FPGA_MODE_2_not0001 ),
    .Q(\A_DVI_TELE_TXRX/FPGA_MODE [2])
  );
  FDCE   \A_DVI_TELE_TXRX/FPGA_MODE_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N_1954 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/FPGA_MODE_4_not0001 ),
    .Q(\A_DVI_TELE_TXRX/FPGA_MODE [4])
  );
  FDCE   \A_DVI_TELE_TXRX/FPGA_MODE_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E_1953 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/FPGA_MODE_1_not0001 ),
    .Q(\A_DVI_TELE_TXRX/FPGA_MODE [1])
  );
  FDCE   \A_DVI_TELE_TXRX/FPGA_MODE_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C_1952 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/FPGA_MODE_0_not0001 ),
    .Q(\A_DVI_TELE_TXRX/FPGA_MODE [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_EDGE_RIS ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N_1954 )
  );
  FDC   \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_EDGE_RIS ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S_1955 )
  );
  FDC   \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_EDGE_RIS ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E_1953 )
  );
  FDC   \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_EDGE_RIS ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C_1952 )
  );
  FDC   \A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_EDGE_RIS ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W_1956 )
  );
  FD   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D [3]),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D [4])
  );
  FD   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D [3]),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D [4])
  );
  FD   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D [3]),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D [4])
  );
  FD   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D [3]),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D [4])
  );
  FD   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D [3]),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<7>_rt_2002 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<7>5 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>_rt_1992 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<6>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>_rt_1992 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>_rt_1990 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<5>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>_rt_1990 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>_rt_1988 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<4>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>_rt_1988 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>_rt_1986 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<3>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>_rt_1986 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>_rt_1984 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>_rt_1984 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>_rt_1982 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>_rt_1982 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<7>4 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<6>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [5]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<5>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<4>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<3>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_xor<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>_rt_2064 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>_rt_2064 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<31>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [30]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<31>_rt_2149 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [31])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<30>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [29]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>_rt_2133 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [30])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [29]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>_rt_2133 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [30])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<29>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [28]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>_rt_2129 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [29])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [28]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>_rt_2129 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [29])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<28>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [27]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>_rt_2127 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [28])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [27]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>_rt_2127 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [28])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<27>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [26]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>_rt_2125 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [27])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [26]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>_rt_2125 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [27])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<26>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [25]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>_rt_2123 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [26])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [25]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>_rt_2123 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [26])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<25>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [24]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>_rt_2121 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [25])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [24]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>_rt_2121 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [25])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<24>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [23]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>_rt_2119 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [24])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [23]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>_rt_2119 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [24])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<23>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [22]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>_rt_2117 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [23])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [22]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>_rt_2117 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [23])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<22>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [21]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>_rt_2115 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [22])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [21]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>_rt_2115 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [22])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<21>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [20]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>_rt_2113 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [21])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [20]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>_rt_2113 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [21])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<20>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [19]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>_rt_2111 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [20])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [19]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>_rt_2111 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [20])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<19>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [18]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>_rt_2107 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [19])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [18]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>_rt_2107 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [19])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<18>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [17]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>_rt_2105 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [18])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>_rt_2105 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [18])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<17>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [16]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>_rt_2103 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [17])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>_rt_2103 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [17])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<16>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [15]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>_rt_2101 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [16])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>_rt_2101 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [16])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<15>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [14]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>_rt_2099 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [15])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>_rt_2099 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [15])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<14>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [13]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>_rt_2097 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [14])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>_rt_2097 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [14])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<13>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [12]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>_rt_2095 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [13])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>_rt_2095 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [13])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>_rt_2093 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<12>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>_rt_2093 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>_rt_2091 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<11>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>_rt_2091 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>_rt_2089 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<10>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>_rt_2089 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>_rt_2147 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<9>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>_rt_2147 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>_rt_2145 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<8>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>_rt_2145 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>_rt_2143 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<7>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>_rt_2143 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>_rt_2141 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<6>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>_rt_2141 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>_rt_2139 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<5>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>_rt_2139 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>_rt_2137 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<4>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>_rt_2137 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>_rt_2135 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<3>2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>_rt_2135 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>_rt_2131 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>_rt_2131 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>_rt_2109 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>_rt_2109 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<7>_rt_2061 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<7>3 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>_rt_2051 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<6>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>_rt_2051 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>_rt_2049 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<5>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>_rt_2049 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>_rt_2047 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<4>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>_rt_2047 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>_rt_2045 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<3>3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>_rt_2045 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>_rt_2043 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>_rt_2043 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>_rt_2041 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>_rt_2041 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<12>_rt_2187 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>_rt_2154 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [11])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>_rt_2154 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>_rt_2152 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [10])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>_rt_2152 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>_rt_2172 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [9])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>_rt_2172 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>_rt_2170 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [8])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>_rt_2170 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>_rt_2168 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [7])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>_rt_2168 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>_rt_2166 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [6])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>_rt_2166 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>_rt_2164 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [5])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>_rt_2164 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>_rt_2162 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [4])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>_rt_2162 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>_rt_2160 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [3])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>_rt_2160 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>_rt_2158 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [2])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>_rt_2158 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>_rt_2156 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [1])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>_rt_2156 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result [0])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy [0])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi5_1979 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [5]),
    .O(\A_DVI_TELE_TXRX/CPG_VideoValid )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [28]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [29]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [30]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [31]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi5  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [31]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [30]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [29]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [28]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi5_1979 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi4_1978 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [23]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [24]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [25]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [26]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [27]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi4  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [27]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [26]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [25]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [24]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [23]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi4_1978 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi3_1977 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [18]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [19]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [20]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [21]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [22]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi3  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [22]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [21]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [20]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [19]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [18]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi3_1977 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi2_1976 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [2])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [13]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [14]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [15]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [16]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [17]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [17]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [16]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [15]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [14]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [13]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi2_1976 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi1_1975 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [1])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [8]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [9]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [10]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [11]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [12]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [1])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi1  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [12]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [11]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi1_1975 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi_1974 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [3]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [5]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [6]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [7]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [6]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [5]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcompar_VideoValid_lutdi_1974 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<12>_rt_2086 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<12>1 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>_rt_2007 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<11>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>_rt_2007 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>_rt_2005 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<10>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>_rt_2005 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>_rt_2025 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<9>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>_rt_2025 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>_rt_2023 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<8>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>_rt_2023 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>_rt_2021 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<7>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>_rt_2021 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>_rt_2019 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<6>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>_rt_2019 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>_rt_2017 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<5>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>_rt_2017 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>_rt_2015 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<4>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>_rt_2015 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>_rt_2013 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<3>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>_rt_2013 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>_rt_2011 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>_rt_2011 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>_rt_2009 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>_rt_2009 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_31  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [31]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [31])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_30  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [30]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [30])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_29  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [29]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [29])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_28  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [28]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [28])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_27  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [27]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [27])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_26  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [26]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [26])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_25  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [25]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [25])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_24  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [24]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [24])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_23  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [23]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [23])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_22  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [22]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [22])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_21  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [21]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [21])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_20  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [20]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [20])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [19]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [19])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [18]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [18])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [17]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [17])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [16]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [16])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [15]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [15])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [14]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [14])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result [13]),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [13])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<12>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<11>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<10>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<9>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<8>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<7>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<6>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<5>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<4>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<3>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<2>3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<1>3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_idle_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<0>3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_7 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_6 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_5_1998 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_4_1997 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_b_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [0])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_7 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [7])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_6 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [6])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_5_2076 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [5])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_4_2075 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_3 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_2 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_1 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1])
  );
  FDPE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_0 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_7 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_6 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_5_2057 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_4_2056 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_g_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_frame_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_frame_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<2>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_frame_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_frame_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<1>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_frame_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_frame_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Result<0>2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_12 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_11_2029 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_10 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_9 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_8 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_7 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_6 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_5 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_4 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_color_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_color [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_12 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_11 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_10 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_9 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_8 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_7 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_6 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_5 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_4 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_3 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_2 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_1 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_CPG/cnt_line_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_0 ),
    .Q(\A_DVI_TELE_TXRX/A_CPG/cnt_line [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_15  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [14]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [15])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_14  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [13]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [14])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_13  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [12]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [13])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_12  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [11]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [12])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_11  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [10]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [11])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_10  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [9]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [10])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_9  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [8]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [9])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_8  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [7]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [8])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_7  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [6]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [7])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [5]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [6])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_5  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [4]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [5])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_4  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [3]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [4])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [2]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [1]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [0]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [6]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [6])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_5  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [5]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [5])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_4  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [4]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [4])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag_4652 )
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt19 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [19])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt18 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [18])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt17 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [17])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt16 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [16])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt15 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [15])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt14 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [14])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt13 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [13])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt12 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt11 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt10 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt9 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt8 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt7 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt6 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt5 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt4 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period19 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [19])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period18 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [18])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period17 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [17])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period16 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period15 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period14 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period13 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [13])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period12 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [12])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period11 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [11])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period10 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period9 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period8 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period7 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period6 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period5 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period4 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period3 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period2 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period1 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_ERR/Period_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<19>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [18]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [19]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt19 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<19>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [19]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [19])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [17]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt18 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<18>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [18]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [18])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [16]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt17 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<17>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [17]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [17])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [15]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt16 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<16>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [16]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [16])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [14]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt15 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<15>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [15]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [15])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [13]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt14 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<14>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [14]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [14])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [12]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt13 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<13>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [13]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [13])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt12 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<12>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [12]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt11 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<11>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [11]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt10 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<10>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [10]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [8]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [7]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [6]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_ErrCnt_lut [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<19>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [18]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [19]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period19 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<19>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [19]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [19])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [17]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period18 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<18>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<18>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [18]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [18])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [16]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period17 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<17>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<17>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [17]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [17])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [15]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period16 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<16>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<16>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [16])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [14]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period15 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<15>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [15])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [13]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period14 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<14>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [14])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [12]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period13 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<13>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [13])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [11]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period12 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<12>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<12>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [12]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [12])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [10]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period11 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<11>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<11>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [11]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [11])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period10 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<10>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<10>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [10]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [8]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [7]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [6]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [19]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [18]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [17]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [16]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_flag  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_mux0000 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 )
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [3])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [4]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [2])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_1  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [5]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [1])
  );
  FDC   \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [6]),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [0])
  );
  FDPE   \A_DVI_TELE_TXRX/A_TELE_ERR/r_update  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_TELE_ERR/r_update_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E_1953 ),
    .PRE(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_TELE_ERR/r_update_4627 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [15])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [14])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [13])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [12])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [11])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [10])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [9])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [8])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [7])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [6])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [5])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [4])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [3])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [2])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [1])
  );
  FDE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [0])
  );
  RAM32X1D   \A_LCD/A1_LCD/mem/Mram_mem22  (
    .A0(\A_LCD/A1_LCD/waddr [0]),
    .A1(\A_LCD/A1_LCD/waddr [1]),
    .A2(\A_LCD/A1_LCD/waddr [2]),
    .A3(\A_LCD/A1_LCD/waddr [3]),
    .A4(\A_LCD/A1_LCD/waddr [4]),
    .D(\A_LCD/A1_LCD/wdata [7]),
    .DPRA0(\A_LCD/A1_LCD/raddr [0]),
    .DPRA1(\A_LCD/A1_LCD/raddr [1]),
    .DPRA2(\A_LCD/A1_LCD/raddr [2]),
    .DPRA3(\A_LCD/A1_LCD/raddr [3]),
    .DPRA4(\A_LCD/A1_LCD/raddr [4]),
    .WCLK(\A_LCD/clk240 ),
    .WE(\A_LCD/A1_LCD/wen ),
    .SPO(\NLW_A_LCD/A1_LCD/mem/Mram_mem22_SPO_UNCONNECTED ),
    .DPO(\A_LCD/A1_LCD/mem/_varindex0000 [7])
  );
  RAM32X1D   \A_LCD/A1_LCD/mem/Mram_mem21  (
    .A0(\A_LCD/A1_LCD/waddr [0]),
    .A1(\A_LCD/A1_LCD/waddr [1]),
    .A2(\A_LCD/A1_LCD/waddr [2]),
    .A3(\A_LCD/A1_LCD/waddr [3]),
    .A4(\A_LCD/A1_LCD/waddr [4]),
    .D(\A_LCD/A1_LCD/wdata [6]),
    .DPRA0(\A_LCD/A1_LCD/raddr [0]),
    .DPRA1(\A_LCD/A1_LCD/raddr [1]),
    .DPRA2(\A_LCD/A1_LCD/raddr [2]),
    .DPRA3(\A_LCD/A1_LCD/raddr [3]),
    .DPRA4(\A_LCD/A1_LCD/raddr [4]),
    .WCLK(\A_LCD/clk240 ),
    .WE(\A_LCD/A1_LCD/wen ),
    .SPO(\NLW_A_LCD/A1_LCD/mem/Mram_mem21_SPO_UNCONNECTED ),
    .DPO(\A_LCD/A1_LCD/mem/_varindex0000 [6])
  );
  RAM32M #(
    .INIT_C ( 64'h0000000000000000 ),
    .INIT_B ( 64'h0000000000000000 ),
    .INIT_D ( 64'h0000000000000000 ),
    .INIT_A ( 64'h0000000000000000 ))
  \A_LCD/A1_LCD/mem/Mram_mem1  (
    .WCLK(\A_LCD/clk240 ),
    .WE(\A_LCD/A1_LCD/wen ),
    .DIA({\A_LCD/A1_LCD/wdata [1], \A_LCD/A1_LCD/wdata [0]}),
    .DIB({\A_LCD/A1_LCD/wdata [3], \A_LCD/A1_LCD/wdata [2]}),
    .DIC({\A_LCD/A1_LCD/wdata [5], \A_LCD/A1_LCD/wdata [4]}),
    .DID({\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 , \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 }),
    .ADDRA({\A_LCD/A1_LCD/raddr [4], \A_LCD/A1_LCD/raddr [3], \A_LCD/A1_LCD/raddr [2], \A_LCD/A1_LCD/raddr [1], \A_LCD/A1_LCD/raddr [0]}),
    .ADDRB({\A_LCD/A1_LCD/raddr [4], \A_LCD/A1_LCD/raddr [3], \A_LCD/A1_LCD/raddr [2], \A_LCD/A1_LCD/raddr [1], \A_LCD/A1_LCD/raddr [0]}),
    .ADDRC({\A_LCD/A1_LCD/raddr [4], \A_LCD/A1_LCD/raddr [3], \A_LCD/A1_LCD/raddr [2], \A_LCD/A1_LCD/raddr [1], \A_LCD/A1_LCD/raddr [0]}),
    .ADDRD({\A_LCD/A1_LCD/waddr [4], \A_LCD/A1_LCD/waddr [3], \A_LCD/A1_LCD/waddr [2], \A_LCD/A1_LCD/waddr [1], \A_LCD/A1_LCD/waddr [0]}),
    .DOA({\A_LCD/A1_LCD/mem/_varindex0000 [1], \A_LCD/A1_LCD/mem/_varindex0000 [0]}),
    .DOB({\A_LCD/A1_LCD/mem/_varindex0000 [3], \A_LCD/A1_LCD/mem/_varindex0000 [2]}),
    .DOC({\A_LCD/A1_LCD/mem/_varindex0000 [5], \A_LCD/A1_LCD/mem/_varindex0000 [4]}),
    .DOD({\NLW_A_LCD/A1_LCD/mem/Mram_mem1_DOD<1>_UNCONNECTED , \NLW_A_LCD/A1_LCD/mem/Mram_mem1_DOD<0>_UNCONNECTED })
  );
  FD   \A_LCD/A1_LCD/mem/rdata_7  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [7]),
    .Q(\A_LCD/A1_LCD/mem/rdata [7])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_6  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [6]),
    .Q(\A_LCD/A1_LCD/mem/rdata [6])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_5  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [5]),
    .Q(\A_LCD/A1_LCD/mem/rdata [5])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_4  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [4]),
    .Q(\A_LCD/A1_LCD/mem/rdata [4])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_3  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [3]),
    .Q(\A_LCD/A1_LCD/mem/rdata [3])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_2  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [2]),
    .Q(\A_LCD/A1_LCD/mem/rdata [2])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_1  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [1]),
    .Q(\A_LCD/A1_LCD/mem/rdata [1])
  );
  FD   \A_LCD/A1_LCD/mem/rdata_0  (
    .C(\A_LCD/clk240 ),
    .D(\A_LCD/A1_LCD/mem/_varindex0000 [0]),
    .Q(\A_LCD/A1_LCD/mem/rdata [0])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_3 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [3])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_2 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [2])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_1 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_0 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_and0000 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_not0001 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_5552 )
  );
  FDC   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d  (
    .C(\A_LCD/clk240 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In_6530 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 )
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In_6528 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 )
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [3]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [2]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [1]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [0]),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [7]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [6]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [5]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [4]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [3]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [2]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [0]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data [0])
  );
  FDR   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .R(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_or0000 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 )
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [7])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [7]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [6])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [6]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [5])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [5]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [4])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_3  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [4]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [3])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_2  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [3]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [2])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [2]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [1])
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_0  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg [0])
  );
  LD_1 #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/board_44  (
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .G(DVI_RESET_B_OBUF_7032),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/board [44])
  );
  MUXF7   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_5_f7  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_7 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_5_f7_4374 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001 [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [8])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001 [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [7])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [6])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [5])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [4])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [3])
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y10 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y9 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y8 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y7 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y6 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y5 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y4 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y3 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y2 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y1 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x10 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x9 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x8 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x7 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x6 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x5 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x4 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x3 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x2 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x1 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<10>_rt_4373 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y10 )
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [0])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<10>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [9]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x10 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<10>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [10])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [8]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x9 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<9>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [9])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [7]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x8 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<8>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [8])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [6]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x7 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<7>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [7])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [5]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x6 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<6>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [6])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [4]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x5 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<5>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [5])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [3]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x4 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<4>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [4])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [2]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x3 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<3>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [3]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [3])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [1]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x2 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<2>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<2>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [2])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [0]),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x1 )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<1>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<1>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [1])
  );
  XORCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_inv ),
    .LI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x )
  );
  MUXCY   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [0]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<0>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_6  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[6] )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_3  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area [1]),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_2  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area [2]),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[2] )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_4259 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de_4385 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha_4261 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha_4386 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va_4263 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va_4392 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs_4262 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs_4387 )
  );
  FDC   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs_4264 ),
    .Q(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs_4393 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_0_5246 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_1_5247 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_2_5248 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_3_5249 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_4_5250 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_5_5251 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_6_5252 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_7_5253 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_0_5345 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_1_5346 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_2_5347 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_3_5348 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_4_5349 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_5_5350 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_6_5351 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_7_5352 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_0_5444 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_1_5445 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_2_5446 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_3_5447 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_4_5448 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_5_5449 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_6_5450 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_7_5451 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_0_5471 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_1_5472 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_2_5473 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_3_5474 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_4_5475 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_5_5476 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_6_5477 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_7_5478 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_0_5480 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_1_5481 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_2_5482 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_3_5483 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_4_5484 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_5_5485 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_6_5486 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_7_5487 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_0_5489 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_1_5490 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_2_5491 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_3_5492 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_4_5493 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_5_5494 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_6_5495 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_7_5496 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_0_5498 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_1_5499 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_2_5500 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_3_5501 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_4_5502 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_5_5503 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_6_5504 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_7_5505 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_0_5507 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_1_5508 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_2_5509 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_3_5510 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_4_5511 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_5_5512 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_6_5513 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_7_5514 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_0_5516 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_1_5517 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_2_5518 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_3_5519 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_4_5520 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_5_5521 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_6_5522 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_7_5523 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_0_5525 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_1_5526 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_2_5527 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_3_5528 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_4_5529 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_5_5530 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_6_5531 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_7_5532 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_0_5255 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_1_5256 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_2_5257 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_3_5258 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_4_5259 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_5_5260 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_6_5261 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_7_5262 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_0_5264 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_1_5265 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_2_5266 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_3_5267 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_4_5268 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_5_5269 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_6_5270 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_7_5271 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_0_5273 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_1_5274 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_2_5275 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_3_5276 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_4_5277 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_5_5278 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_6_5279 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_7_5280 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_0_5282 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_1_5283 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_2_5284 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_3_5285 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_4_5286 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_5_5287 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_6_5288 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_7_5289 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_0_5291 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_1_5292 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_2_5293 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_3_5294 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_4_5295 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_5_5296 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_6_5297 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_7_5298 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_0_5300 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_1_5301 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_2_5302 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_3_5303 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_4_5304 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_5_5305 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_6_5306 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_7_5307 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_0_5309 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_1_5310 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_2_5311 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_3_5312 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_4_5313 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_5_5314 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_6_5315 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_7_5316 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_0_5318 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_1_5319 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_2_5320 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_3_5321 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_4_5322 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_5_5323 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_6_5324 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_7_5325 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_0_5327 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_1_5328 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_2_5329 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_3_5330 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_4_5331 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_5_5332 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_6_5333 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_7_5334 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_0_5336 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_1_5337 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_2_5338 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_3_5339 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_4_5340 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_5_5341 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_6_5342 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_7_5343 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_0_5354 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_1_5355 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_2_5356 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_3_5357 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_4_5358 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_5_5359 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_6_5360 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_7_5361 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_0_5363 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_1_5364 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_2_5365 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_3_5366 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_4_5367 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_5_5368 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_6_5369 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_7_5370 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_0_5372 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_1_5373 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_2_5374 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_3_5375 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_4_5376 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_5_5377 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_6_5378 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_7_5379 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_0_5381 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_1_5382 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_2_5383 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_3_5384 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_4_5385 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_5_5386 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_6_5387 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_7_5388 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_0_5390 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_1_5391 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_2_5392 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_3_5393 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_4_5394 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_5_5395 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_6_5396 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_7_5397 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_0_5399 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_1_5400 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_2_5401 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_3_5402 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_4_5403 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_5_5404 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_6_5405 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_7_5406 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_0_5408 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_1_5409 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_2_5410 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_3_5411 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_4_5412 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_5_5413 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_6_5414 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_7_5415 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_0_5417 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_1_5418 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_2_5419 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_3_5420 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_4_5421 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_5_5422 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_6_5423 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_7_5424 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_0_5426 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_1_5427 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_2_5428 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_3_5429 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_4_5430 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_5_5431 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_6_5432 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_7_5433 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_0_5435 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_1_5436 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_2_5437 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_3_5438 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_4_5439 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_5_5440 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_6_5441 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_7_5442 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_0_5453 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_1_5454 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_2_5455 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_3_5456 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_4_5457 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_5_5458 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_6_5459 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_7_5460 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [0]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_0_5462 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_1_5463 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_2_5464 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_3_5465 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_4_5466 )
  );
  FDPE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .D(\A_LCD/recv_data_lcdclk [5]),
    .PRE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_5_5467 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_6_5468 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/recv_data_lcdclk [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_7_5469 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_7  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_0_5336 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_0_5309 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_0_5318 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_0_5327 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_7_5077 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_8  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_0_5381 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_0_5354 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_0_5363 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_0_5372 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_8_5085 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_81  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_0_5417 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_0_5390 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_0_5399 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_0_5408 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_81_5086 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_9  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_0_5453 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_0_5435 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_0_5426 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_0_5462 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_9_5109 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_3  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_9_5109 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_7_5077 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_8_5085 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_81_5086 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_3_5061 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_82  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_0_5471 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_0_5246 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_0_5345 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_0_5444 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_82_5097 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_91  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_0_5507 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_0_5480 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_0_5489 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_0_5498 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_91_5110 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_92  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_0_5264 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_0_5516 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_0_5525 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_0_5255 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_92_5121 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_10  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_0_5291 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_0_5282 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_0_5273 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_0_5300 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_10_5053 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_4  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_10_5053 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_82_5097 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_91_5110 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_92_5121 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_4_5069 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_71  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_1_5328 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_1_5319 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_1_5310 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_1_5337 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_71_5078 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_83  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_1_5382 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_1_5355 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_1_5364 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_1_5373 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_83_5102 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_84  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_1_5418 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_1_5391 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_1_5400 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_1_5409 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_84_5103 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_93  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_1_5454 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_1_5436 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_1_5427 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_1_5463 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_93_5126 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_31  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_93_5126 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_71_5078 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_83_5102 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_84_5103 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_31_5062 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_85  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_1_5445 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_1_5346 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_1_5247 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_1_5472 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_85_5104 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_94  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_1_5508 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_1_5481 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_1_5490 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_1_5499 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_94_5127 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_95  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_1_5265 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_1_5517 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_1_5526 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_1_5256 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_95_5128 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_101  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_1_5292 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_1_5283 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_1_5274 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_1_5301 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_101_5054 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_41  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_101_5054 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_85_5104 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_94_5127 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_95_5128 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_41_5070 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_72  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_2_5338 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_2_5311 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_2_5320 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_2_5329 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_72_5079 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_86  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_2_5383 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_2_5356 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_2_5365 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_2_5374 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_86_5105 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_87  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_2_5419 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_2_5392 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_2_5401 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_2_5410 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_87_5106 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_96  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_2_5464 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_2_5428 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_2_5437 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_2_5455 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_96_5129 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_32  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_96_5129 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_72_5079 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_86_5105 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_87_5106 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_32_5063 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_88  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_2_5473 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_2_5248 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_2_5347 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_2_5446 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_88_5107 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_97  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_2_5509 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_2_5482 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_2_5491 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_2_5500 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_97_5130 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_98  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_2_5266 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_2_5518 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_2_5527 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_2_5257 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_98_5131 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_102  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_2_5293 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_2_5284 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_2_5275 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_2_5302 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_102_5055 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_42  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_102_5055 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_88_5107 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_97_5130 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_98_5131 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_42_5071 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_73  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_3_5330 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_3_5321 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_3_5312 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_3_5339 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_73_5080 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_89  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_3_5384 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_3_5357 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_3_5366 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_3_5375 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_89_5108 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_810  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_3_5420 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_3_5393 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_3_5402 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_3_5411 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_810_5087 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_99  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_3_5456 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_3_5438 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_3_5429 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_3_5465 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_99_5132 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_33  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_99_5132 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_73_5080 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_89_5108 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_810_5087 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_33_5064 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_811  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_3_5447 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_3_5348 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_3_5249 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_3_5474 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_811_5088 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_910  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_3_5510 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_3_5483 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_3_5492 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_3_5501 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_910_5111 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_911  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_3_5267 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_3_5519 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_3_5528 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_3_5258 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_911_5112 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_103  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_3_5294 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_3_5285 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_3_5276 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_3_5303 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_103_5056 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_43  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_103_5056 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_811_5088 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_910_5111 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_911_5112 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_43_5072 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_74  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_4_5340 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_4_5313 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_4_5322 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_4_5331 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_74_5081 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_812  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_4_5385 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_4_5358 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_4_5367 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_4_5376 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_812_5089 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_813  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_4_5421 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_4_5394 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_4_5403 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_4_5412 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_813_5090 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_912  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_4_5466 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_4_5430 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_4_5439 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_4_5457 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_912_5113 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_34  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_912_5113 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_74_5081 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_812_5089 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_813_5090 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_34_5065 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_814  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_4_5475 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_4_5250 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_4_5349 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_4_5448 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_814_5091 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_913  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_4_5511 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_4_5484 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_4_5493 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_4_5502 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_913_5114 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_914  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_4_5268 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_4_5520 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_4_5529 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_4_5259 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_914_5115 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_104  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_4_5304 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_4_5277 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_4_5286 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_4_5295 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_104_5057 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_44  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_104_5057 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_814_5091 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_913_5114 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_914_5115 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_44_5073 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_75  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_5_5341 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_5_5314 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_5_5323 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_5_5332 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_75_5082 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_815  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_5_5386 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_5_5359 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_5_5368 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_5_5377 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_815_5092 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_816  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_5_5422 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_5_5395 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_5_5404 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_5_5413 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_816_5093 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_915  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_5_5458 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_5_5440 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_5_5431 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_5_5467 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_915_5116 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_35  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_915_5116 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_75_5082 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_815_5092 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_816_5093 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_35_5066 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_817  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_5_5476 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_5_5251 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_5_5350 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_5_5449 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_817_5094 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_916  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_5_5512 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_5_5485 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_5_5494 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_5_5503 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_916_5117 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_917  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_5_5269 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_5_5521 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_5_5530 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_5_5260 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_917_5118 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_105  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_5_5296 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_5_5287 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_5_5278 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_5_5305 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_105_5058 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_45  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_105_5058 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_817_5094 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_916_5117 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_917_5118 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_45_5074 )
  );
  MUXF7   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_2_f7_4  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_45_5074 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_35_5066 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/_varindex0000 [5])
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_76  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_6_5333 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_6_5324 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_6_5315 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_6_5342 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_76_5083 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_818  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_6_5378 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_6_5369 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_6_5360 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_6_5387 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_818_5095 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_819  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_6_5423 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_6_5396 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_6_5405 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_6_5414 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_819_5096 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_918  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_6_5459 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_6_5441 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_6_5432 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_6_5468 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_918_5119 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_36  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_918_5119 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_76_5083 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_818_5095 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_819_5096 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_36_5067 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_820  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_6_5450 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_6_5351 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_6_5252 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_6_5477 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_820_5098 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_919  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_6_5504 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_6_5495 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_6_5486 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_6_5513 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_919_5120 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_920  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_6_5270 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_6_5522 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_6_5531 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_6_5261 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_920_5122 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_106  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_6_5297 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_6_5288 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_6_5279 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_6_5306 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_106_5059 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_46  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_106_5059 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_820_5098 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_919_5120 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_920_5122 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_46_5075 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_77  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_7_5334 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_7_5325 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_7_5316 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_7_5343 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_77_5084 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_821  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_7_5379 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_7_5370 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_7_5361 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_7_5388 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_821_5099 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_822  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_7_5424 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_7_5397 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_7_5406 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_7_5415 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_822_5100 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_921  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_7_5460 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_7_5442 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_7_5433 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_7_5469 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_921_5123 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_37  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_921_5123 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_77_5084 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_821_5099 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_822_5100 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_37_5068 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_823  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_7_5451 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_7_5352 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_7_5253 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_7_5478 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_823_5101 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_922  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_7_5505 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_7_5496 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_7_5487 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_7_5514 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_922_5124 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_923  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_7_5271 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_7_5523 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_7_5532 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_7_5262 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_923_5125 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_107  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_7_5298 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_7_5289 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_7_5280 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_7_5307 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_107_5060 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_47  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_107_5060 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_823_5101 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_922_5124 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_923_5125 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_47_5076 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [3]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi4_5052 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut<4>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [30]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [31]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi4  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [31]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [30]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi4_5052 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [2]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi3_5051 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut<3>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [27]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [25]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [28]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [29]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [26]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi3  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [29]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [28]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi3_5051 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [1]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi2_5050 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [2])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut<2>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [20]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [21]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [22]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [23]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEA ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi2  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [23]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [22]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [21]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [20]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi2_5050 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [0]),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi1_5049 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [1])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut<1>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [17]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [18]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [15]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [16]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [19]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [18]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [17]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [16]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [15]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi1_5049 )
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi_5048 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut<0>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [12]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [10]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [13]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [14]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [11]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lut [0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [14]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [13]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcompar_state_cmp_ge0000_lutdi_5048 )
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<31>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [30]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<31>_rt_5038 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [31])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<30>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [29]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>_rt_5022 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [30])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [29]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>_rt_5022 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [30])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<29>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [28]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>_rt_5018 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [29])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [28]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>_rt_5018 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [29])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<28>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [27]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>_rt_5016 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [28])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [27]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>_rt_5016 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [28])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<27>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [26]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>_rt_5014 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [27])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [26]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>_rt_5014 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [27])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<26>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [25]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>_rt_5012 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [26])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [25]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>_rt_5012 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [26])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<25>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [24]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>_rt_5010 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [25])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [24]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>_rt_5010 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [25])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<24>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [23]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>_rt_5008 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [24])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [23]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>_rt_5008 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [24])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<23>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [22]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>_rt_5006 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [23])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [22]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>_rt_5006 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [23])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<22>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [21]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>_rt_5004 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [22])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [21]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>_rt_5004 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [22])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<21>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [20]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>_rt_5002 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [21])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [20]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>_rt_5002 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [21])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<20>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [19]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>_rt_5000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [20])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [19]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>_rt_5000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [20])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<19>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [18]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>_rt_4996 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [19])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [18]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>_rt_4996 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [19])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<18>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [17]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>_rt_4994 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [18])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>_rt_4994 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [18])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<17>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [16]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>_rt_4992 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [17])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>_rt_4992 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [17])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<16>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [15]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>_rt_4990 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [16])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>_rt_4990 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [16])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<15>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [14]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>_rt_4988 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [15])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>_rt_4988 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [15])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<14>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [13]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>_rt_4986 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [14])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>_rt_4986 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [14])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<13>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [12]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>_rt_4984 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [13])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>_rt_4984 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [13])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<12>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [11]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>_rt_4982 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [12])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>_rt_4982 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [12])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<11>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [10]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>_rt_4980 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [11])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>_rt_4980 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [11])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<10>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [9]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>_rt_4978 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [10])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>_rt_4978 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [10])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<9>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [8]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>_rt_5036 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [9])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>_rt_5036 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [9])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<8>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [7]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>_rt_5034 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [8])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>_rt_5034 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [8])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<7>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [6]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>_rt_5032 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [7])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>_rt_5032 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [7])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<6>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [5]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>_rt_5030 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [6])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>_rt_5030 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [6])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<5>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [4]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>_rt_5028 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [5])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>_rt_5028 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [5])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [3]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>_rt_5026 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [4])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>_rt_5026 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [4])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [2]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>_rt_5024 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [3])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>_rt_5024 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [3])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [1]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>_rt_5020 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [2])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>_rt_5020 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [2])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [0]),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>_rt_4998 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [1])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>  (
    .CI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>_rt_4998 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [1])
  );
  XORCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [0])
  );
  MUXCY   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_lut [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy [0])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/valid_i_lcdclk_6063 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_not0001_5537 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1-In_5535 ),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 )
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_31  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [31])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_30  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [30])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_29  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [29])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_28  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [28])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_27  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [27])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_26  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [5]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [26])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_25  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [6]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [25])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_24  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [7]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [24])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_23  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [8]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [23])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_22  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [9]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [22])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_21  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [10]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [21])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_20  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [11]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [20])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_19  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [12]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [19])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_18  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [13]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [18])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_17  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [14]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [17])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_16  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [15]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [16])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_15  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [16]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [15])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_14  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [17]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [14])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_13  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [18]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [13])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_12  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [19]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [12])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_11  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [20]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [11])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_10  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [21]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [10])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_9  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [22]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [9])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_8  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [23]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [8])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_7  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [24]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [7])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_6  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [25]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [6])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_5  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [26]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [5])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [27]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [4])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [28]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [3])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [29]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [2])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [30]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [1])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [31]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [0])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_4  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [0]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [1]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_2  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [2]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_1  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [3]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1])
  );
  FDCE   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_0  (
    .C(\A_LCD/clk240 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [4]),
    .Q(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0])
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi5_6851 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_cmp_ge0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<5>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [27]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [28]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [29]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [30]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [31]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [5])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi5  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [31]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [30]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [29]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [28]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [27]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi5_6851 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi4_6850 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [22]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [23]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [24]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [25]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [26]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi4  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [26]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [25]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [24]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [23]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [22]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi4_6850 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi3_6849 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [3])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [17]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [18]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [19]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [20]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [21]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi3  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [21]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [20]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [19]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [18]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [17]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi3_6849 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi2_6848 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [2])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [12]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [13]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [14]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [15]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [16]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi2  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [16]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [15]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [14]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [13]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [12]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi2_6848 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi1_6847 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [1])
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [8]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [9]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [10]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [11]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [7]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [1])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [11]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [10]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [9]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi1_6847 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .DI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi_6846 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [2]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [3]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [4]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [5]),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [6]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [6]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [5]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [4]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [3]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcompar_nxtSTATE_cmp_ge0000_lutdi_6846 )
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_31  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait31 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [31])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_30  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait30 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [30])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_29  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait29 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [29])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_28  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait28 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [28])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_27  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait27 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [27])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_26  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait26 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [26])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_25  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait25 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [25])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_24  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait24 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [24])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_23  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait23 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [23])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_22  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait22 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [22])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_21  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait21 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [21])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_20  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait20 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [20])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_19  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait19 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [19])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_18  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait18 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [18])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_17  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait17 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [17])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_16  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait16 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [16])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_15  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait15 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [15])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_14  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait14 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [14])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_13  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait13 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [13])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_12  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait12 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [12])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_11  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait11 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [11])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_10  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait10 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [10])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_9  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait9 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [9])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_8  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait8 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [8])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_7  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait7 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [7])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_6  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait6 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [6])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_5  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait5 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [5])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_4  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait4 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [4])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_3  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait3 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [3])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_2  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait2 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [2])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait1 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [1])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [0])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<31>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [30]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [31]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait31 )
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<30>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [29]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [30]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait30 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<30>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [29]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [30]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [30])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<29>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [28]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [29]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait29 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<29>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [28]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [29]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [29])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<28>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [27]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [28]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait28 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<28>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [27]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [28]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [28])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<27>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [26]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [27]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait27 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<27>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [26]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [27]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [27])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<26>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [25]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [26]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait26 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<26>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [25]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [26]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [26])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<25>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [24]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [25]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait25 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<25>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [24]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [25]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [25])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<24>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [23]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [24]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait24 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<24>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [23]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [24]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [24])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<23>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [22]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [23]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait23 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<23>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [22]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [23]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [23])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<22>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [21]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [22]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait22 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<22>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [21]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [22]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [22])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<21>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [20]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [21]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait21 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<21>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [20]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [21]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [21])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<20>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [19]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [20]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait20 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<20>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [19]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [20]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [20])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<19>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [18]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [19]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait19 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<19>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [18]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [19]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [19])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<18>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [17]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [18]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait18 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<18>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [18]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [18])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<17>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [16]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [17]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait17 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<17>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [17]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [17])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<16>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [15]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [16]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait16 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<16>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [16]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [16])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<15>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [14]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [15]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait15 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<15>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [15]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [15])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<14>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [13]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [14]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait14 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<14>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [14]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [14])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<13>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [12]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [13]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait13 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<13>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [13]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [13])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<12>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [11]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [12]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait12 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<12>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [12]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [12])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<11>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [10]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [11]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait11 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<11>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [11]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [11])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<10>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [9]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait10 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<10>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [10]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [10])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<9>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [8]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait9 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<9>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [9]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [9])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<8>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [7]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait8 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<8>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [8]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [8])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<7>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [6]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait7 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<7>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [7]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [7])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<6>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [5]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait6 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<6>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [6]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [6])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<5>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [4]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait5 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<5>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [5]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [5])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<4>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [3]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait4 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<4>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [4]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [4])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<3>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [2]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait3 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<3>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [3]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [3])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<2>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [1]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait2 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<2>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [2]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [2])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<1>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [0]),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait1 )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<1>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [1])
  );
  XORCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_xor<0>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_not0001_inv ),
    .LI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait )
  );
  MUXCY   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy<0>  (
    .CI(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_not0001_inv ),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [0]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_cy [0])
  );
  LD   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_1  (
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000 [1]),
    .G(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_not0001 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE [1])
  );
  LD   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_0  (
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000 [0]),
    .G(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_not0001 ),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE [0])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_1  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE [1]),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1])
  );
  FDC   \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_0  (
    .C(Clock50),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE [0]),
    .Q(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_7  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [7]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [7])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_6  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [6]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [6])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_5  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [5]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [5])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_4  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [4]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_3  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [3]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [2]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [1]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [0]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0_3680 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0_3668 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0_3672 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0_3676 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_11_2498 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_12  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0_3700 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0_3684 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0_3688 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0_3696 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_12_2502 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0_3716 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0_3704 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0_3708 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0_3712 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121_2503 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_13  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0_3732 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0_3720 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0_3724 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0_3728 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_13_2522 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_7  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_13_2522 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_11_2498 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_12_2502 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121_2503 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_7_2634 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_122  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0_3752 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0_3740 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0_3744 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0_3748 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_122_2514 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_131  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0_3768 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0_3756 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0_3760 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0_3764 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_131_2523 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_132  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0_3788 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0_3772 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0_3776 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0_3784 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_132_2534 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_14  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0_3804 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0_3792 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0_3796 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0_3800 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_14_2562 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_8  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_14_2562 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_122_2514 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_131_2523 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_132_2534 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_8_2638 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_123  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0_3820 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0_3808 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0_3812 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0_3816 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_123_2515 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_133  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0_3332 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0_3320 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0_3324 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0_3328 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_133_2545 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_134  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0_3348 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0_3336 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0_3340 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0_3344 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_134_2556 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_141  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0_3368 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0_3352 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0_3356 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0_3364 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_141_2563 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_81  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_141_2563 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_123_2515 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_133_2545 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_134_2556 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_81_2639 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_135  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0_3384 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0_3372 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0_3376 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0_3380 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_135_2557 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_142  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0_3400 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0_3388 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0_3392 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0_3396 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_142_2574 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_143  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0_3420 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0_3408 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0_3412 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0_3416 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_143_2585 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_15  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0_3436 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0_3424 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0_3428 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0_3432 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_15_2602 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_9  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_15_2602 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_135_2557 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_142_2574 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_143_2585 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_9_2650 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_9_2650 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_7_2634 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_8_2638 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_81_2639 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_124  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0_3560 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0_3316 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0_3472 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0_3516 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_124_2516 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_136  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0_3736 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0_3604 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0_3648 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0_3692 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_136_2558 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_137  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0_3404 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0_3780 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0_3824 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0_3360 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_137_2559 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0_3452 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0_3440 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0_3444 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0_3448 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144_2596 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_144_2596 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_124_2516 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_136_2558 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_137_2559 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82_2642 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_138  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0_3468 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0_3456 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0_3460 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0_3464 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_138_2560 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0_3488 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0_3476 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0_3480 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0_3484 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145_2597 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_146  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0_3504 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0_3492 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0_3496 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0_3500 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_146_2598 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_151  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0_3524 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0_3508 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0_3512 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0_3520 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_151_2603 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_151_2603 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_138_2560 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_145_2597 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_146_2598 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91_2651 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_139  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0_3540 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0_3528 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0_3532 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0_3536 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_139_2561 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_147  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0_3556 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0_3544 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0_3548 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0_3552 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_147_2599 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_148  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0_3576 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0_3564 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0_3568 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0_3572 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_148_2600 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_152  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0_3592 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0_3580 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0_3584 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0_3588 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_152_2614 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_92  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_152_2614 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_139_2561 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_147_2599 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_148_2600 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_92_2654 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_149  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0_3612 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0_3596 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0_3600 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0_3608 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_149_2601 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_153  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0_3628 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0_3616 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0_3620 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0_3624 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_153_2615 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_154  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0_3644 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0_3632 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0_3636 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0_3640 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_154_2616 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_16  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0_3664 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0_3652 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0_3656 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0_3660 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_16_2622 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_10  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_16_2622 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_149_2601 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_153_2615 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_154_2616 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_10_2494 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_10_2494 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_82_2642 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_91_2651 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_92_2654 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_111  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1_3681 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1_3669 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1_3673 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1_3677 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_111_2499 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_125  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1_3701 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1_3685 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1_3689 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1_3697 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_125_2517 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_126  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1_3717 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1_3705 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1_3709 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1_3713 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_126_2518 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1310  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1_3733 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1_3721 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1_3725 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1_3729 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1310_2524 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_71  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1310_2524 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_111_2499 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_125_2517 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_126_2518 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_71_2635 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_127  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1_3753 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1_3741 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1_3745 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1_3749 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_127_2519 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1311  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1_3769 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1_3757 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1_3761 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1_3765 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1311_2525 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1312  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1_3789 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1_3773 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1_3777 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1_3785 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1312_2526 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1410  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1_3805 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1_3793 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1_3797 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1_3801 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1410_2564 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_83  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1410_2564 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_127_2519 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1311_2525 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1312_2526 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_83_2643 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_128  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1_3821 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1_3809 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1_3813 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1_3817 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_128_2520 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1313  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1_3333 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1_3321 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1_3325 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1_3329 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1313_2527 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1314  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1_3349 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1_3337 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1_3341 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1_3345 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1314_2528 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1411  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1_3369 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1_3353 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1_3357 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1_3365 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1411_2565 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_84  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1411_2565 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_128_2520 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1313_2527 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1314_2528 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_84_2644 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1315  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1_3385 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1_3373 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1_3377 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1_3381 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1315_2529 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1412  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1_3401 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1_3389 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1_3393 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1_3397 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1412_2566 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1413  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1_3421 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1_3409 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1_3413 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1_3417 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1413_2567 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_155  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1_3437 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1_3425 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1_3429 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1_3433 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_155_2617 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_93  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_155_2617 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1315_2529 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1412_2566 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1413_2567 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_93_2655 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_93_2655 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_71_2635 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_83_2643 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_84_2644 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31_2627 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_129  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1_3561 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1_3317 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1_3473 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1_3517 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_129_2521 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1316  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1_3737 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1_3605 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1_3649 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1_3693 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1316_2530 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1317  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1_3405 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1_3781 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1_3825 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1_3361 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1317_2531 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1414  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1_3453 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1_3441 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1_3445 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1_3449 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1414_2568 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_85  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1414_2568 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_129_2521 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1316_2530 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1317_2531 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_85_2645 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1318  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1_3469 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1_3457 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1_3461 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1_3465 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1318_2532 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1415  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1_3489 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1_3477 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1_3481 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1_3485 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1415_2569 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1416  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1_3505 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1_3493 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1_3497 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1_3501 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1416_2570 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_156  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1_3525 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1_3509 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1_3513 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1_3521 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_156_2618 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_94  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_156_2618 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1318_2532 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1415_2569 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1416_2570 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_94_2656 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1319  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1_3541 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1_3529 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1_3533 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1_3537 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1319_2533 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1417  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1_3557 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1_3545 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1_3549 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1_3553 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1417_2571 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1418  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1_3577 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1_3565 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1_3569 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1_3573 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1418_2572 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_157  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1_3593 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1_3581 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1_3585 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1_3589 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_157_2619 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_95  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_157_2619 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1319_2533 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1417_2571 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1418_2572 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_95_2657 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1419  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1_3613 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1_3597 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1_3601 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1_3609 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1419_2573 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_158  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1_3629 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1_3617 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1_3621 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1_3625 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_158_2620 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_159  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1_3645 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1_3633 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1_3637 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1_3641 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_159_2621 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_161  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1_3665 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1_3653 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1_3657 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1_3661 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_161_2623 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_101  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_161_2623 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1419_2573 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_158_2620 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_159_2621 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_101_2495 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_101_2495 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_85_2645 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_94_2656 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_95_2657 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41_2631 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_112  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2_3682 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2_3670 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2_3674 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2_3678 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_112_2500 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2_3702 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2_3686 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2_3690 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2_3698 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210_2504 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1211  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2_3718 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2_3706 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2_3710 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2_3714 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1211_2505 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1320  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2_3734 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2_3722 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2_3726 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2_3730 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1320_2535 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1320_2535 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_112_2500 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210_2504 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1211_2505 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72_2636 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1212  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2_3754 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2_3742 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2_3746 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2_3750 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1212_2506 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1321  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2_3770 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2_3758 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2_3762 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2_3766 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1321_2536 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1322  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2_3790 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2_3774 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2_3778 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2_3786 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1322_2537 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1420  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2_3806 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2_3794 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2_3798 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2_3802 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1420_2575 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_86  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1420_2575 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1212_2506 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1321_2536 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1322_2537 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_86_2646 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1213  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2_3822 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2_3810 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2_3814 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2_3818 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1213_2507 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1323  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2_3334 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2_3322 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2_3326 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2_3330 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1323_2538 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1324  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2_3350 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2_3338 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2_3342 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2_3346 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1324_2539 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1421  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2_3370 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2_3354 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2_3358 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2_3366 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1421_2576 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1421_2576 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1213_2507 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1323_2538 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1324_2539 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87_2647 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1325  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2_3386 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2_3374 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2_3378 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2_3382 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1325_2540 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1422  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2_3402 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2_3390 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2_3394 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2_3398 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1422_2577 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1423  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2_3422 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2_3410 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2_3414 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2_3418 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1423_2578 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1510  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2_3438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2_3426 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2_3430 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2_3434 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1510_2604 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_96  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1510_2604 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1325_2540 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1422_2577 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1423_2578 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_96_2658 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_96_2658 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72_2636 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_86_2646 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87_2647 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32_2628 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1214  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2_3562 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2_3318 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2_3474 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2_3518 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1214_2508 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1326  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2_3738 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2_3606 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2_3650 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2_3694 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1326_2541 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1327  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2_3406 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2_3782 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2_3826 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2_3362 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1327_2542 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1424  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2_3454 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2_3442 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2_3446 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2_3450 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1424_2579 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_88  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1424_2579 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1214_2508 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1326_2541 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1327_2542 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_88_2648 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1328  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2_3470 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2_3458 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2_3462 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2_3466 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1328_2543 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1425  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2_3490 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2_3478 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2_3482 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2_3486 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1425_2580 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1426  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2_3506 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2_3494 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2_3498 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2_3502 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1426_2581 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1511  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2_3526 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2_3510 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2_3514 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2_3522 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1511_2605 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_97  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1511_2605 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1328_2543 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1425_2580 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1426_2581 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_97_2659 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1329  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2_3542 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2_3530 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2_3534 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2_3538 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1329_2544 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1427  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2_3558 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2_3546 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2_3550 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2_3554 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1427_2582 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1428  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2_3578 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2_3566 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2_3570 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2_3574 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1428_2583 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1512  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2_3594 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2_3582 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2_3586 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2_3590 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1512_2606 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_98  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1512_2606 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1329_2544 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1427_2582 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1428_2583 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_98_2660 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1429  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2_3614 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2_3598 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2_3602 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2_3610 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1429_2584 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1513  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2_3630 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2_3618 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2_3622 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2_3626 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1513_2607 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1514  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2_3646 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2_3634 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2_3638 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2_3642 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1514_2608 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_162  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2_3666 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2_3654 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2_3658 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2_3662 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_162_2624 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_102  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_162_2624 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1429_2584 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1513_2607 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1514_2608 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_102_2496 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_102_2496 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_88_2648 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_97_2659 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_98_2660 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42_2632 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_113  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3_3683 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3_3671 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3_3675 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3_3679 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_113_2501 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1215  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3_3703 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3_3687 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3_3691 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3_3699 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1215_2509 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1216  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3_3719 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3_3707 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3_3711 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3_3715 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1216_2510 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1330  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3_3735 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3_3723 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3_3727 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3_3731 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1330_2546 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_73  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1330_2546 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_113_2501 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1215_2509 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1216_2510 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_73_2637 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1217  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3_3755 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3_3743 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3_3747 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3_3751 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1217_2511 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1331  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3_3771 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3_3759 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3_3763 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3_3767 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1331_2547 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1332  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3_3791 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3_3775 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3_3779 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3_3787 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1332_2548 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1430  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3_3807 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3_3795 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3_3799 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3_3803 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1430_2586 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_89  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1430_2586 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1217_2511 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1331_2547 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1332_2548 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_89_2649 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1218  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3_3823 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3_3811 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3_3815 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3_3819 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1218_2512 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1333  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3_3335 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3_3323 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3_3327 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3_3331 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1333_2549 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1334  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3_3351 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3_3339 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3_3343 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3_3347 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1334_2550 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1431  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3_3371 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3_3355 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3_3359 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3_3367 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1431_2587 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_810  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1431_2587 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1218_2512 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1333_2549 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1334_2550 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_810_2640 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1335  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3_3387 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3_3375 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3_3379 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3_3383 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1335_2551 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1432  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3_3403 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3_3391 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3_3395 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3_3399 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1432_2588 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1433  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3_3423 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3_3411 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3_3415 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3_3419 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1433_2589 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1515  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3_3439 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3_3427 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3_3431 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3_3435 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1515_2609 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_99  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1515_2609 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1335_2551 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1432_2588 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1433_2589 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_99_2661 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_99_2661 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_73_2637 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_89_2649 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_810_2640 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33_2629 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1219  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3_3563 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3_3319 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3_3475 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3_3519 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1219_2513 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1336  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3_3739 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3_3607 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3_3651 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3_3695 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1336_2552 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1337  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3_3407 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3_3783 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3_3827 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3_3363 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1337_2553 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1434  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3_3455 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3_3443 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3_3447 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3_3451 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1434_2590 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_811  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1434_2590 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1219_2513 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1336_2552 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1337_2553 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_811_2641 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1338  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3_3471 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3_3459 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3_3463 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3_3467 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1338_2554 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3_3491 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3_3479 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3_3483 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3_3487 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435_2591 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1436  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3_3507 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3_3495 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3_3499 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3_3503 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1436_2592 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1516  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3_3527 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3_3511 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3_3515 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3_3523 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1516_2610 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_910  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1516_2610 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1338_2554 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1435_2591 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1436_2592 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_910_2652 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1339  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3_3543 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3_3531 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3_3535 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3_3539 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1339_2555 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1437  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3_3559 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3_3547 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3_3551 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3_3555 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1437_2593 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1438  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3_3579 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3_3567 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3_3571 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3_3575 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1438_2594 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1517  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3_3595 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3_3583 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3_3587 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3_3591 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1517_2611 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_911  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1517_2611 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1339_2555 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1437_2593 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1438_2594 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_911_2653 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1439  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3_3615 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3_3599 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3_3603 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3_3611 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1439_2595 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1518  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3_3631 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3_3619 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3_3623 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3_3627 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1518_2612 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1519  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3_3647 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3_3635 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3_3639 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3_3643 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1519_2613 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_163  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3_3667 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3_3655 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3_3659 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3_3663 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_163_2625 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_103  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_163_2625 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1439_2595 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1518_2612 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1519_2613 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_103_2497 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_103_2497 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_811_2641 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_910_2652 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_911_2653 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43_2633 )
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_3862 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row2 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_3862 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row1 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_3862 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0])
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_o_blu [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0])
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3_2829 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3_3439 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2_2828 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2_3438 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1_2827 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1_3437 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0_2826 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0_3436 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3_2824 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3_3435 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2_2823 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2_3434 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1_2822 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1_3433 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0_2821 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0_3432 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3_2819 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3_3431 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2_2818 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2_3430 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1_2817 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1_3429 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0_2816 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0_3428 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3_2814 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3_3427 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2_2813 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2_3426 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1_2812 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1_3425 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0_2811 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0_3424 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3_2809 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3_3423 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2_2808 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2_3422 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1_2807 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1_3421 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0_2806 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0_3420 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3_2804 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3_3419 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2_2803 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2_3418 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1_2802 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1_3417 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0_2801 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0_3416 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3_2799 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3_3415 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2_2798 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2_3414 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1_2797 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1_3413 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0_2796 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0_3412 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3_2784 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3_3403 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2_2783 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2_3402 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1_2782 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1_3401 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0_2781 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0_3400 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3_2779 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3_3399 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2_2778 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2_3398 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1_2777 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1_3397 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0_2776 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0_3396 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3_2794 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3_3411 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2_2793 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2_3410 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1_2792 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1_3409 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0_2791 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0_3408 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3_2774 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3_3395 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2_2773 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2_3394 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1_2772 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1_3393 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0_2771 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0_3392 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3_2769 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3_3391 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2_2768 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2_3390 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1_2767 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1_3389 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0_2766 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0_3388 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3_2764 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3_3387 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2_2763 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2_3386 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1_2762 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1_3385 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0_2761 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0_3384 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3_2759 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3_3383 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2_2758 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2_3382 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1_2757 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1_3381 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0_2756 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0_3380 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3_2754 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3_3379 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2_2753 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2_3378 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1_2752 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1_3377 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0_2751 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0_3376 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3_2749 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3_3375 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2_2748 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2_3374 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1_2747 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1_3373 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0_2746 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0_3372 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3_2739 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3_3367 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2_2738 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2_3366 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1_2737 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1_3365 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0_2736 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0_3364 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3_2729 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3_3359 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2_2728 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2_3358 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1_2727 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1_3357 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0_2726 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0_3356 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3_2744 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3_3371 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2_2743 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2_3370 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1_2742 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1_3369 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0_2741 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0_3368 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3_2724 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3_3355 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2_2723 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2_3354 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1_2722 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1_3353 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0_2721 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0_3352 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3_2719 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3_3351 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2_2718 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2_3350 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1_2717 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1_3349 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0_2716 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0_3348 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3_2714 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3_3347 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2_2713 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2_3346 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1_2712 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1_3345 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0_2711 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0_3344 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3_2709 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3_3343 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2_2708 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2_3342 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1_2707 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1_3341 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0_2706 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0_3340 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3_2704 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3_3339 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2_2703 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2_3338 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1_2702 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1_3337 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0_2701 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0_3336 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3_2699 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3_3335 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2_2698 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2_3334 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1_2697 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1_3333 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0_2696 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0_3332 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3_2689 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3_3327 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2_2688 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2_3326 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1_2687 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1_3325 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0_2686 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0_3324 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3_2684 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3_3323 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2_2683 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2_3322 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1_2682 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1_3321 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0_2681 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0_3320 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3_2694 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3_3331 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2_2693 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2_3330 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1_2692 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1_3329 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0_2691 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0_3328 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3_3309 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3_3823 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2_3308 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2_3822 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1_3307 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1_3821 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0_3306 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0_3820 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3_3304 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3_3819 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2_3303 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2_3818 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1_3302 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1_3817 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0_3301 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0_3816 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3_3299 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3_3815 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2_3298 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2_3814 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1_3297 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1_3813 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0_3296 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0_3812 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3_3294 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3_3811 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2_3293 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2_3810 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1_3292 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1_3809 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0_3291 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0_3808 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3_3289 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3_3807 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2_3288 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2_3806 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1_3287 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1_3805 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0_3286 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0_3804 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3_3284 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3_3803 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2_3283 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2_3802 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1_3282 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1_3801 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0_3281 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0_3800 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3_3279 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3_3799 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2_3278 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2_3798 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1_3277 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1_3797 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0_3276 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0_3796 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3_3274 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3_3795 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2_3273 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2_3794 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1_3272 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1_3793 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0_3271 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0_3792 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3_3269 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3_3791 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2_3268 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2_3790 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1_3267 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1_3789 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0_3266 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0_3788 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3_3264 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3_3787 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2_3263 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2_3786 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1_3262 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1_3785 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0_3261 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0_3784 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3_3254 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3_3779 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2_3253 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2_3778 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1_3252 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1_3777 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0_3251 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0_3776 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3_3249 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3_3775 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2_3248 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2_3774 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1_3247 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1_3773 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0_3246 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0_3772 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3_3244 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3_3771 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2_3243 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2_3770 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1_3242 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1_3769 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0_3241 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0_3768 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3_3239 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3_3767 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2_3238 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2_3766 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1_3237 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1_3765 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0_3236 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0_3764 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3_3229 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3_3759 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2_3228 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2_3758 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1_3227 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1_3757 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0_3226 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0_3756 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3_3224 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3_3755 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2_3223 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2_3754 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1_3222 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1_3753 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0_3221 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0_3752 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3_3234 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3_3763 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2_3233 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2_3762 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1_3232 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1_3761 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0_3231 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0_3760 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3_3219 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3_3751 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2_3218 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2_3750 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1_3217 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1_3749 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0_3216 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0_3748 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3_3214 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3_3747 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2_3213 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2_3746 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1_3212 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1_3745 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0_3211 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0_3744 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3_3209 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3_3743 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2_3208 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2_3742 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1_3207 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1_3741 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0_3206 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0_3740 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3_3199 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3_3735 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2_3198 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2_3734 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1_3197 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1_3733 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0_3196 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0_3732 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3_3194 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3_3731 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2_3193 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2_3730 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1_3192 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1_3729 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0_3191 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0_3728 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3_3189 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3_3727 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2_3188 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2_3726 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1_3187 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1_3725 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0_3186 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0_3724 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3_3179 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3_3719 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2_3178 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2_3718 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1_3177 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1_3717 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0_3176 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0_3716 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3_3174 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3_3715 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2_3173 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2_3714 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1_3172 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1_3713 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0_3171 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0_3712 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3_3184 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3_3723 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2_3183 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2_3722 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1_3182 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1_3721 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0_3181 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0_3720 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3_3169 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3_3711 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2_3168 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2_3710 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1_3167 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1_3709 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0_3166 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0_3708 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3_3164 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3_3707 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2_3163 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2_3706 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1_3162 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1_3705 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0_3161 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0_3704 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3_3159 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3_3703 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2_3158 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2_3702 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1_3157 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1_3701 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0_3156 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0_3700 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3_3154 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3_3699 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2_3153 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2_3698 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1_3152 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1_3697 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0_3151 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0_3696 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3_3144 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3_3691 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2_3143 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2_3690 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1_3142 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1_3689 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0_3141 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0_3688 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3_3139 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3_3687 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2_3138 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2_3686 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1_3137 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1_3685 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0_3136 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0_3684 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3_3129 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3_3679 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2_3128 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2_3678 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1_3127 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1_3677 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0_3126 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0_3676 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3_3124 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3_3675 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2_3123 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2_3674 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1_3122 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1_3673 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0_3121 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0_3672 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3_3134 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3_3683 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2_3133 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2_3682 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1_3132 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1_3681 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0_3131 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0_3680 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3_3119 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3_3671 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2_3118 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2_3670 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1_3117 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1_3669 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0_3116 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0_3668 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3_3114 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3_3667 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2_3113 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2_3666 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1_3112 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1_3665 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0_3111 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0_3664 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3_3109 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3_3663 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2_3108 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2_3662 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1_3107 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1_3661 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0_3106 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0_3660 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3_3104 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3_3659 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2_3103 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2_3658 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1_3102 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1_3657 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0_3101 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0_3656 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3_3099 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3_3655 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2_3098 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2_3654 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1_3097 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1_3653 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0_3096 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0_3652 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3_3089 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3_3647 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2_3088 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2_3646 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1_3087 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1_3645 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0_3086 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0_3644 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3_3084 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3_3643 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2_3083 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2_3642 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1_3082 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1_3641 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0_3081 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0_3640 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3_3079 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3_3639 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2_3078 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2_3638 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1_3077 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1_3637 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0_3076 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0_3636 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3_3074 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3_3635 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2_3073 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2_3634 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1_3072 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1_3633 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0_3071 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0_3632 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3_3069 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3_3631 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2_3068 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2_3630 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1_3067 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1_3629 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0_3066 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0_3628 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3_3064 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3_3627 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2_3063 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2_3626 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1_3062 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1_3625 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0_3061 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0_3624 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3_3059 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3_3623 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2_3058 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2_3622 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1_3057 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1_3621 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0_3056 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0_3620 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3_3054 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3_3619 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2_3053 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2_3618 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1_3052 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1_3617 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0_3051 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0_3616 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3_3049 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3_3615 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2_3048 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2_3614 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1_3047 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1_3613 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0_3046 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0_3612 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3_3034 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3_3603 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2_3033 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2_3602 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1_3032 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1_3601 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0_3031 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0_3600 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3_3029 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3_3599 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2_3028 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2_3598 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1_3027 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1_3597 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0_3026 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0_3596 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3_3044 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3_3611 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2_3043 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2_3610 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1_3042 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1_3609 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0_3041 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0_3608 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3_3024 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3_3595 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2_3023 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2_3594 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1_3022 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1_3593 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0_3021 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0_3592 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3_3019 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3_3591 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2_3018 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2_3590 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1_3017 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1_3589 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0_3016 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0_3588 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3_3014 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3_3587 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2_3013 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2_3586 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1_3012 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1_3585 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0_3011 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0_3584 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3_3009 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3_3583 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2_3008 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2_3582 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1_3007 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1_3581 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0_3006 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0_3580 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3_3004 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3_3579 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2_3003 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2_3578 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1_3002 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1_3577 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0_3001 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0_3576 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3_2999 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3_3575 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2_2998 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2_3574 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1_2997 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1_3573 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0_2996 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0_3572 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3_2989 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3_3567 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2_2988 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2_3566 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1_2987 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1_3565 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0_2986 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0_3564 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3_2979 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3_3559 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2_2978 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2_3558 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1_2977 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1_3557 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0_2976 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0_3556 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3_2994 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3_3571 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2_2993 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2_3570 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1_2992 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1_3569 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0_2991 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0_3568 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3_2974 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3_3555 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2_2973 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2_3554 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1_2972 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1_3553 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0_2971 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0_3552 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3_2969 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3_3551 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2_2968 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2_3550 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1_2967 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1_3549 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0_2966 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0_3548 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3_2964 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3_3547 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2_2963 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2_3546 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1_2962 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1_3545 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0_2961 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0_3544 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3_2959 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3_3543 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2_2958 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2_3542 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1_2957 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1_3541 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0_2956 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0_3540 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3_2954 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3_3539 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2_2953 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2_3538 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1_2952 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1_3537 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0_2951 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0_3536 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3_2949 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3_3535 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2_2948 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2_3534 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1_2947 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1_3533 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0_2946 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0_3532 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3_2939 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3_3527 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2_2938 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2_3526 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1_2937 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1_3525 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0_2936 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0_3524 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3_2934 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3_3523 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2_2933 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2_3522 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1_2932 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1_3521 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0_2931 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0_3520 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3_2944 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3_3531 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2_2943 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2_3530 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1_2942 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1_3529 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0_2941 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0_3528 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3_2924 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3_3515 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2_2923 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2_3514 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1_2922 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1_3513 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0_2921 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0_3512 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3_2919 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3_3511 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2_2918 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2_3510 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1_2917 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1_3509 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0_2916 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0_3508 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3_2914 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3_3507 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2_2913 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2_3506 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1_2912 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1_3505 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0_2911 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0_3504 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3_2909 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3_3503 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2_2908 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2_3502 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1_2907 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1_3501 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0_2906 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0_3500 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3_2904 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3_3499 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2_2903 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2_3498 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1_2902 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1_3497 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0_2901 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0_3496 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3_2899 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3_3495 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2_2898 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2_3494 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1_2897 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1_3493 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0_2896 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0_3492 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3_2894 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3_3491 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2_2893 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2_3490 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1_2892 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1_3489 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0_2891 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0_3488 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3_2889 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3_3487 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2_2888 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2_3486 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1_2887 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1_3485 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0_2886 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0_3484 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3_2884 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3_3483 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2_2883 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2_3482 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1_2882 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1_3481 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0_2881 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0_3480 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3_2879 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3_3479 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2_2878 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2_3478 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1_2877 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1_3477 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0_2876 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0_3476 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3_2869 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3_3471 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2_2868 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2_3470 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1_2867 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1_3469 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0_2866 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0_3468 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3_2864 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3_3467 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2_2863 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2_3466 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1_2862 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1_3465 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0_2861 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0_3464 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3_2859 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3_3463 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2_2858 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2_3462 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1_2857 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1_3461 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0_2856 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0_3460 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3_2854 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3_3459 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2_2853 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2_3458 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1_2852 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1_3457 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0_2851 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0_3456 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3_2844 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3_3451 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2_2843 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2_3450 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1_2842 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1_3449 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0_2841 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0_3448 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3_2839 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3_3447 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2_2838 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2_3446 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1_2837 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1_3445 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0_2836 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0_3444 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3_2849 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3_3455 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2_2848 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2_3454 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1_2847 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1_3453 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0_2846 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0_3452 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3_2834 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3_3443 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2_2833 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2_3442 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1_2832 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1_3441 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0_2831 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0_3440 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3_2789 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3_3407 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2_2788 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2_3406 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1_2787 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1_3405 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0_2786 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0_3404 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3_2734 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3_3363 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2_2733 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2_3362 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1_2732 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1_3361 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0_2731 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0_3360 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3_3314 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3_3827 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2_3313 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2_3826 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1_3312 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1_3825 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0_3311 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0_3824 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3_3259 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3_3783 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2_3258 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2_3782 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1_3257 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1_3781 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0_3256 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0_3780 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3_3204 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3_3739 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2_3203 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2_3738 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1_3202 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1_3737 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0_3201 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0_3736 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3_3094 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3_3651 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2_3093 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2_3650 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1_3092 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1_3649 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0_3091 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0_3648 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3_3039 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3_3607 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2_3038 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2_3606 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1_3037 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1_3605 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0_3036 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0_3604 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3_3149 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3_3695 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2_3148 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2_3694 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1_3147 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1_3693 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0_3146 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0_3692 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3_2984 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3_3563 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2_2983 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2_3562 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1_2982 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1_3561 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0_2981 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0_3560 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3_2929 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3_3519 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2_2928 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2_3518 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1_2927 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1_3517 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0_2926 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0_3516 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3_2874 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3_3475 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2_2873 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2_3474 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1_2872 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1_3473 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0_2871 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0_3472 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3_2679 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3_3319 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2_2678 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2_3318 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1_2677 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1_3317 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0_2676 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0_3316 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3_2679 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2_2678 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1_2677 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0_2676 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3_2874 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2_2873 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1_2872 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0_2871 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3_2929 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2_2928 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1_2927 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0_2926 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3_3039 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2_3038 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1_3037 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0_3036 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3_3094 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2_3093 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1_3092 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0_3091 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3_2984 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2_2983 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1_2982 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0_2981 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3_3149 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2_3148 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1_3147 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0_3146 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3_3204 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2_3203 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1_3202 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0_3201 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3_3259 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2_3258 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1_3257 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0_3256 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3_3314 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2_3313 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1_3312 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0_3311 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3_2734 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2_2733 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1_2732 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0_2731 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3_2789 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2_2788 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1_2787 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0_2786 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3_2839 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2_2838 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1_2837 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0_2836 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3_2844 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2_2843 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1_2842 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0_2841 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3_2834 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2_2833 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1_2832 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0_2831 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3_2849 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2_2848 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1_2847 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0_2846 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3_2854 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2_2853 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1_2852 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0_2851 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3_2859 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2_2858 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1_2857 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0_2856 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3_2864 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2_2863 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1_2862 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0_2861 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3_2869 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2_2868 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1_2867 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0_2866 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3_2879 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2_2878 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1_2877 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0_2876 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3_2889 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2_2888 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1_2887 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0_2886 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3_2894 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2_2893 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1_2892 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0_2891 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3_2884 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2_2883 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1_2882 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0_2881 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3_2899 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2_2898 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1_2897 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0_2896 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3_2904 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2_2903 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1_2902 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0_2901 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3_2909 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2_2908 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1_2907 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0_2906 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3_2914 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2_2913 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1_2912 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0_2911 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3_2919 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2_2918 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1_2917 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0_2916 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3_2924 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2_2923 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1_2922 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0_2921 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3_2934 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2_2933 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1_2932 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0_2931 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3_2939 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2_2938 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1_2937 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0_2936 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3_2944 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2_2943 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1_2942 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0_2941 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3_2949 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2_2948 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1_2947 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0_2946 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3_2954 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2_2953 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1_2952 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0_2951 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3_2959 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2_2958 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1_2957 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0_2956 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3_2964 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2_2963 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1_2962 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0_2961 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3_2969 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2_2968 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1_2967 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0_2966 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3_2979 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2_2978 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1_2977 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0_2976 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3_2989 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2_2988 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1_2987 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0_2986 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3_2974 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2_2973 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1_2972 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0_2971 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3_2994 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2_2993 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1_2992 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0_2991 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3_2999 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2_2998 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1_2997 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0_2996 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3_3004 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2_3003 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1_3002 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0_3001 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3_3009 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2_3008 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1_3007 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0_3006 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3_3014 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2_3013 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1_3012 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0_3011 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3_3019 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2_3018 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1_3017 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0_3016 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3_3029 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2_3028 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1_3027 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0_3026 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3_3034 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2_3033 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1_3032 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0_3031 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3_3024 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2_3023 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1_3022 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0_3021 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3_3044 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2_3043 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1_3042 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0_3041 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3_3049 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2_3048 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1_3047 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0_3046 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3_3054 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2_3053 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1_3052 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0_3051 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3_3059 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2_3058 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1_3057 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0_3056 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3_3064 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2_3063 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1_3062 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0_3061 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3_3069 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2_3068 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1_3067 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0_3066 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3_3079 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2_3078 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1_3077 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0_3076 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3_3084 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2_3083 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1_3082 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0_3081 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3_3074 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2_3073 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1_3072 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0_3071 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3_3089 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2_3088 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1_3087 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0_3086 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3_3099 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2_3098 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1_3097 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0_3096 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3_3104 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2_3103 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1_3102 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0_3101 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3_3109 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2_3108 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1_3107 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0_3106 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3_3114 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2_3113 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1_3112 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0_3111 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3_3119 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2_3118 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1_3117 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0_3116 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3_3124 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2_3123 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1_3122 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0_3121 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3_3129 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2_3128 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1_3127 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0_3126 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3_3134 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2_3133 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1_3132 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0_3131 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3_3139 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2_3138 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1_3137 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0_3136 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3_3144 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2_3143 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1_3142 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0_3141 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3_3154 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2_3153 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1_3152 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0_3151 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3_3159 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2_3158 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1_3157 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0_3156 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3_3164 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2_3163 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1_3162 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0_3161 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3_3174 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2_3173 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1_3172 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0_3171 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3_3179 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2_3178 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1_3177 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0_3176 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3_3169 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2_3168 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1_3167 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0_3166 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3_3184 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2_3183 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1_3182 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0_3181 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3_3189 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2_3188 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1_3187 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0_3186 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3_3194 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2_3193 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1_3192 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0_3191 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3_3199 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2_3198 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1_3197 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0_3196 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3_3209 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2_3208 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1_3207 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0_3206 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3_3214 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2_3213 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1_3212 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0_3211 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3_3224 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2_3223 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1_3222 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0_3221 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3_3229 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2_3228 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1_3227 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0_3226 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3_3219 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2_3218 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1_3217 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0_3216 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3_3234 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2_3233 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1_3232 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0_3231 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3_3239 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2_3238 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1_3237 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0_3236 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3_3244 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2_3243 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1_3242 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0_3241 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3_3249 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2_3248 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1_3247 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0_3246 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3_3254 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2_3253 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1_3252 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0_3251 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3_3264 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2_3263 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1_3262 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0_3261 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3_3274 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2_3273 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1_3272 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0_3271 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3_3279 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2_3278 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1_3277 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0_3276 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3_3269 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2_3268 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1_3267 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0_3266 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3_3284 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2_3283 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1_3282 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0_3281 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3_3289 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2_3288 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1_3287 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0_3286 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3_3294 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2_3293 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1_3292 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0_3291 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3_3299 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2_3298 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1_3297 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0_3296 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3_3304 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2_3303 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1_3302 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0_3301 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3_3309 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2_3308 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1_3307 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0_3306 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3_2684 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2_2683 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1_2682 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0_2681 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3_2689 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2_2688 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1_2687 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0_2686 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3_2694 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2_2693 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1_2692 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0_2691 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3_2699 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2_2698 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1_2697 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0_2696 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3_2704 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2_2703 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1_2702 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0_2701 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3_2709 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2_2708 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1_2707 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0_2706 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3_2714 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2_2713 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1_2712 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0_2711 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3_2719 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2_2718 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1_2717 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0_2716 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3_2729 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2_2728 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1_2727 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0_2726 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3_2739 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2_2738 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1_2737 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0_2736 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3_2724 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2_2723 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1_2722 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0_2721 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3_2744 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2_2743 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1_2742 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0_2741 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3_2749 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2_2748 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1_2747 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0_2746 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3_2754 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2_2753 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1_2752 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0_2751 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3_2759 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2_2758 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1_2757 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0_2756 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3_2764 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2_2763 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1_2762 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0_2761 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3_2769 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2_2768 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1_2767 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0_2766 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3_2779 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2_2778 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1_2777 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0_2776 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3_2784 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2_2783 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1_2782 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0_2781 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3_2774 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2_2773 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1_2772 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0_2771 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3_2794 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2_2793 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1_2792 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0_2791 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3_2799 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2_2798 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1_2797 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0_2796 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3_2804 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2_2803 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1_2802 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0_2801 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3_2809 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2_2808 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1_2807 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0_2806 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3_2814 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2_2813 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1_2812 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0_2811 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3_2819 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2_2818 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1_2817 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0_2816 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3_2829 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2_2828 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1_2827 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0_2826 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3_2824 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2_2823 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1_2822 )
  );
  FDE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 ),
    .D(\A_DVI_TELE_TXRX/i_disp_d [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0_2821 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de_3829 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha_2435 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha_3830 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va_2437 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va_3832 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs_2436 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs_3831 )
  );
  FDC   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs  (
    .C(Clock75),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 )
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [4]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [5]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [6]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [4]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [5]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [6]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1])
  );
  FDCE   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [3]),
    .Q(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0])
  );
  FD   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D [3]),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D [4])
  );
  FD   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D [3]),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D [4])
  );
  FD   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D [3]),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D [4])
  );
  FDC   \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_W  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_EDGE_RIS ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_W_234 )
  );
  FDC   \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_EDGE_RIS ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 )
  );
  FDC   \A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_EDGE_RIS ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S_233 )
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<7>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [6]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<7>_rt_469 ),
    .O(\A_AUDIO/A0_IF/Result<7>1 )
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<6>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [5]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>_rt_459 ),
    .O(\A_AUDIO/A0_IF/Result<6>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>_rt_459 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [6])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<5>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [4]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>_rt_457 ),
    .O(\A_AUDIO/A0_IF/Result<5>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>_rt_457 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [5])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<4>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [3]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>_rt_455 ),
    .O(\A_AUDIO/A0_IF/Result<4>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>_rt_455 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [4])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<3>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [2]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>_rt_453 ),
    .O(\A_AUDIO/A0_IF/Result<3>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>_rt_453 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [3])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<2>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [1]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>_rt_451 ),
    .O(\A_AUDIO/A0_IF/Result<2>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>_rt_451 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [2])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<1>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [0]),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>_rt_449 ),
    .O(\A_AUDIO/A0_IF/Result<1>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>  (
    .CI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>_rt_449 ),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [1])
  );
  XORCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_lut [0]),
    .O(\A_AUDIO/A0_IF/Result<0>1 )
  );
  MUXCY   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_lut [0]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy [0])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<85>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [84]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [85]),
    .O(\A_AUDIO/A0_IF/data_in_chg )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<85>  (
    .I0(\A_AUDIO/A0_IF/data_in [255]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [255]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [85])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<84>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [83]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [84]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [84])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<84>  (
    .I0(\A_AUDIO/A0_IF/data_in [252]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [252]),
    .I2(\A_AUDIO/A0_IF/data_in [253]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [253]),
    .I4(\A_AUDIO/A0_IF/data_in [254]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [254]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [84])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<83>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [82]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [83]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [83])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<83>  (
    .I0(\A_AUDIO/A0_IF/data_in [249]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [249]),
    .I2(\A_AUDIO/A0_IF/data_in [250]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [250]),
    .I4(\A_AUDIO/A0_IF/data_in [251]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [251]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [83])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<82>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [81]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [82]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [82])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<82>  (
    .I0(\A_AUDIO/A0_IF/data_in [246]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [246]),
    .I2(\A_AUDIO/A0_IF/data_in [247]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [247]),
    .I4(\A_AUDIO/A0_IF/data_in [248]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [248]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [82])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<81>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [80]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [81]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [81])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<81>  (
    .I0(\A_AUDIO/A0_IF/data_in [243]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [243]),
    .I2(\A_AUDIO/A0_IF/data_in [244]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [244]),
    .I4(\A_AUDIO/A0_IF/data_in [245]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [245]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [81])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<80>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [79]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [80]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [80])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<80>  (
    .I0(\A_AUDIO/A0_IF/data_in [240]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [240]),
    .I2(\A_AUDIO/A0_IF/data_in [241]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [241]),
    .I4(\A_AUDIO/A0_IF/data_in [242]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [242]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [80])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<79>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [78]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [79]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [79])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<79>  (
    .I0(\A_AUDIO/A0_IF/data_in [237]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [237]),
    .I2(\A_AUDIO/A0_IF/data_in [238]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [238]),
    .I4(\A_AUDIO/A0_IF/data_in [239]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [239]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [79])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<78>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [77]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [78]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [78])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<78>  (
    .I0(\A_AUDIO/A0_IF/data_in [234]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [234]),
    .I2(\A_AUDIO/A0_IF/data_in [235]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [235]),
    .I4(\A_AUDIO/A0_IF/data_in [236]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [236]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [78])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<77>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [76]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [77]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [77])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<77>  (
    .I0(\A_AUDIO/A0_IF/data_in [231]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [231]),
    .I2(\A_AUDIO/A0_IF/data_in [232]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [232]),
    .I4(\A_AUDIO/A0_IF/data_in [233]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [233]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [77])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<76>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [75]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [76]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [76])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<76>  (
    .I0(\A_AUDIO/A0_IF/data_in [228]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [228]),
    .I2(\A_AUDIO/A0_IF/data_in [229]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [229]),
    .I4(\A_AUDIO/A0_IF/data_in [230]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [230]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [76])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<75>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [74]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [75]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [75])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<75>  (
    .I0(\A_AUDIO/A0_IF/data_in [225]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [225]),
    .I2(\A_AUDIO/A0_IF/data_in [226]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [226]),
    .I4(\A_AUDIO/A0_IF/data_in [227]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [227]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [75])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<74>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [73]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [74]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [74])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<74>  (
    .I0(\A_AUDIO/A0_IF/data_in [222]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [222]),
    .I2(\A_AUDIO/A0_IF/data_in [223]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [223]),
    .I4(\A_AUDIO/A0_IF/data_in [224]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [224]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [74])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<73>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [72]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [73]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [73])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<73>  (
    .I0(\A_AUDIO/A0_IF/data_in [219]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [219]),
    .I2(\A_AUDIO/A0_IF/data_in [220]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [220]),
    .I4(\A_AUDIO/A0_IF/data_in [221]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [221]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [73])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<72>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [71]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [72]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [72])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<72>  (
    .I0(\A_AUDIO/A0_IF/data_in [216]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [216]),
    .I2(\A_AUDIO/A0_IF/data_in [217]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [217]),
    .I4(\A_AUDIO/A0_IF/data_in [218]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [218]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [72])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<71>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [70]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [71]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [71])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<71>  (
    .I0(\A_AUDIO/A0_IF/data_in [213]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [213]),
    .I2(\A_AUDIO/A0_IF/data_in [214]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [214]),
    .I4(\A_AUDIO/A0_IF/data_in [215]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [215]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [71])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<70>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [69]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [70]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [70])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<70>  (
    .I0(\A_AUDIO/A0_IF/data_in [210]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [210]),
    .I2(\A_AUDIO/A0_IF/data_in [211]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [211]),
    .I4(\A_AUDIO/A0_IF/data_in [212]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [212]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [70])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<69>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [68]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [69]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [69])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<69>  (
    .I0(\A_AUDIO/A0_IF/data_in [207]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [207]),
    .I2(\A_AUDIO/A0_IF/data_in [208]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [208]),
    .I4(\A_AUDIO/A0_IF/data_in [209]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [209]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [69])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<68>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [67]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [68]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [68])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<68>  (
    .I0(\A_AUDIO/A0_IF/data_in [204]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [204]),
    .I2(\A_AUDIO/A0_IF/data_in [205]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [205]),
    .I4(\A_AUDIO/A0_IF/data_in [206]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [206]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [68])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<67>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [66]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [67]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [67])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<67>  (
    .I0(\A_AUDIO/A0_IF/data_in [201]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [201]),
    .I2(\A_AUDIO/A0_IF/data_in [202]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [202]),
    .I4(\A_AUDIO/A0_IF/data_in [203]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [203]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [67])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<66>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [65]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [66]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [66])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<66>  (
    .I0(\A_AUDIO/A0_IF/data_in [198]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [198]),
    .I2(\A_AUDIO/A0_IF/data_in [199]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [199]),
    .I4(\A_AUDIO/A0_IF/data_in [200]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [200]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [66])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<65>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [64]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [65]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [65])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<65>  (
    .I0(\A_AUDIO/A0_IF/data_in [195]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [195]),
    .I2(\A_AUDIO/A0_IF/data_in [196]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [196]),
    .I4(\A_AUDIO/A0_IF/data_in [197]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [197]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [65])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<64>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [63]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [64]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [64])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<64>  (
    .I0(\A_AUDIO/A0_IF/data_in [192]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [192]),
    .I2(\A_AUDIO/A0_IF/data_in [193]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [193]),
    .I4(\A_AUDIO/A0_IF/data_in [194]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [194]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [64])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<63>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [62]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [63]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [63])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<63>  (
    .I0(\A_AUDIO/A0_IF/data_in [189]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [189]),
    .I2(\A_AUDIO/A0_IF/data_in [190]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [190]),
    .I4(\A_AUDIO/A0_IF/data_in [191]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [191]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [63])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<62>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [61]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [62]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [62])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<62>  (
    .I0(\A_AUDIO/A0_IF/data_in [186]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [186]),
    .I2(\A_AUDIO/A0_IF/data_in [187]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [187]),
    .I4(\A_AUDIO/A0_IF/data_in [188]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [188]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [62])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<61>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [60]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [61]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [61])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<61>  (
    .I0(\A_AUDIO/A0_IF/data_in [183]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [183]),
    .I2(\A_AUDIO/A0_IF/data_in [184]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [184]),
    .I4(\A_AUDIO/A0_IF/data_in [185]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [185]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [61])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<60>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [59]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [60]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [60])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<60>  (
    .I0(\A_AUDIO/A0_IF/data_in [180]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [180]),
    .I2(\A_AUDIO/A0_IF/data_in [181]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [181]),
    .I4(\A_AUDIO/A0_IF/data_in [182]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [182]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [60])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<59>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [58]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [59]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [59])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<59>  (
    .I0(\A_AUDIO/A0_IF/data_in [177]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [177]),
    .I2(\A_AUDIO/A0_IF/data_in [178]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [178]),
    .I4(\A_AUDIO/A0_IF/data_in [179]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [179]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [59])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<58>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [57]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [58]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [58])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<58>  (
    .I0(\A_AUDIO/A0_IF/data_in [174]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [174]),
    .I2(\A_AUDIO/A0_IF/data_in [175]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [175]),
    .I4(\A_AUDIO/A0_IF/data_in [176]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [176]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [58])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<57>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [56]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [57]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [57])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<57>  (
    .I0(\A_AUDIO/A0_IF/data_in [171]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [171]),
    .I2(\A_AUDIO/A0_IF/data_in [172]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [172]),
    .I4(\A_AUDIO/A0_IF/data_in [173]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [173]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [57])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<56>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [55]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [56]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [56])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<56>  (
    .I0(\A_AUDIO/A0_IF/data_in [168]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [168]),
    .I2(\A_AUDIO/A0_IF/data_in [169]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [169]),
    .I4(\A_AUDIO/A0_IF/data_in [170]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [170]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [56])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<55>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [54]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [55]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [55])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<55>  (
    .I0(\A_AUDIO/A0_IF/data_in [165]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [165]),
    .I2(\A_AUDIO/A0_IF/data_in [166]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [166]),
    .I4(\A_AUDIO/A0_IF/data_in [167]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [167]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [55])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<54>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [53]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [54]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [54])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<54>  (
    .I0(\A_AUDIO/A0_IF/data_in [162]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [162]),
    .I2(\A_AUDIO/A0_IF/data_in [163]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [163]),
    .I4(\A_AUDIO/A0_IF/data_in [164]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [164]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [54])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<53>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [52]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [53]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [53])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<53>  (
    .I0(\A_AUDIO/A0_IF/data_in [159]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [159]),
    .I2(\A_AUDIO/A0_IF/data_in [160]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [160]),
    .I4(\A_AUDIO/A0_IF/data_in [161]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [161]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [53])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<52>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [51]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [52]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [52])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<52>  (
    .I0(\A_AUDIO/A0_IF/data_in [156]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [156]),
    .I2(\A_AUDIO/A0_IF/data_in [157]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [157]),
    .I4(\A_AUDIO/A0_IF/data_in [158]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [158]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [52])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<51>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [50]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [51]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [51])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<51>  (
    .I0(\A_AUDIO/A0_IF/data_in [153]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [153]),
    .I2(\A_AUDIO/A0_IF/data_in [154]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [154]),
    .I4(\A_AUDIO/A0_IF/data_in [155]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [155]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [51])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<50>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [49]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [50]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [50])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<50>  (
    .I0(\A_AUDIO/A0_IF/data_in [150]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [150]),
    .I2(\A_AUDIO/A0_IF/data_in [151]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [151]),
    .I4(\A_AUDIO/A0_IF/data_in [152]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [152]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [50])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<49>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [48]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [49]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [49])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<49>  (
    .I0(\A_AUDIO/A0_IF/data_in [147]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [147]),
    .I2(\A_AUDIO/A0_IF/data_in [148]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [148]),
    .I4(\A_AUDIO/A0_IF/data_in [149]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [149]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [49])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<48>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [47]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [48]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [48])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<48>  (
    .I0(\A_AUDIO/A0_IF/data_in [144]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [144]),
    .I2(\A_AUDIO/A0_IF/data_in [145]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [145]),
    .I4(\A_AUDIO/A0_IF/data_in [146]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [146]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [48])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<47>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [46]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [47]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [47])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<47>  (
    .I0(\A_AUDIO/A0_IF/data_in [141]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [141]),
    .I2(\A_AUDIO/A0_IF/data_in [142]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [142]),
    .I4(\A_AUDIO/A0_IF/data_in [143]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [143]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [47])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<46>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [45]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [46]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [46])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<46>  (
    .I0(\A_AUDIO/A0_IF/data_in [138]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [138]),
    .I2(\A_AUDIO/A0_IF/data_in [139]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [139]),
    .I4(\A_AUDIO/A0_IF/data_in [140]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [140]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [46])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<45>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [44]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [45]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [45])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<45>  (
    .I0(\A_AUDIO/A0_IF/data_in [135]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [135]),
    .I2(\A_AUDIO/A0_IF/data_in [136]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [136]),
    .I4(\A_AUDIO/A0_IF/data_in [137]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [137]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [45])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<44>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [43]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [44]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [44])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<44>  (
    .I0(\A_AUDIO/A0_IF/data_in [132]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [132]),
    .I2(\A_AUDIO/A0_IF/data_in [133]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [133]),
    .I4(\A_AUDIO/A0_IF/data_in [134]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [134]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [44])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<43>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [42]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [43]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [43])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<43>  (
    .I0(\A_AUDIO/A0_IF/data_in [129]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [129]),
    .I2(\A_AUDIO/A0_IF/data_in [130]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [130]),
    .I4(\A_AUDIO/A0_IF/data_in [131]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [131]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [43])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<42>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [41]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [42]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [42])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<42>  (
    .I0(\A_AUDIO/A0_IF/data_in [126]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [126]),
    .I2(\A_AUDIO/A0_IF/data_in [127]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [127]),
    .I4(\A_AUDIO/A0_IF/data_in [128]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [128]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [42])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<41>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [40]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [41]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [41])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<41>  (
    .I0(\A_AUDIO/A0_IF/data_in [123]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [123]),
    .I2(\A_AUDIO/A0_IF/data_in [124]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [124]),
    .I4(\A_AUDIO/A0_IF/data_in [125]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [125]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [41])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<40>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [39]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [40]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [40])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<40>  (
    .I0(\A_AUDIO/A0_IF/data_in [120]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [120]),
    .I2(\A_AUDIO/A0_IF/data_in [121]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [121]),
    .I4(\A_AUDIO/A0_IF/data_in [122]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [122]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [40])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<39>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [38]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [39]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [39])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<39>  (
    .I0(\A_AUDIO/A0_IF/data_in [117]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [117]),
    .I2(\A_AUDIO/A0_IF/data_in [118]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [118]),
    .I4(\A_AUDIO/A0_IF/data_in [119]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [119]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [39])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<38>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [37]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [38]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [38])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<38>  (
    .I0(\A_AUDIO/A0_IF/data_in [114]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [114]),
    .I2(\A_AUDIO/A0_IF/data_in [115]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [115]),
    .I4(\A_AUDIO/A0_IF/data_in [116]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [116]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [38])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<37>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [36]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [37]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [37])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<37>  (
    .I0(\A_AUDIO/A0_IF/data_in [111]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [111]),
    .I2(\A_AUDIO/A0_IF/data_in [112]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [112]),
    .I4(\A_AUDIO/A0_IF/data_in [113]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [113]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [37])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<36>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [35]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [36]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [36])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<36>  (
    .I0(\A_AUDIO/A0_IF/data_in [108]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [108]),
    .I2(\A_AUDIO/A0_IF/data_in [109]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [109]),
    .I4(\A_AUDIO/A0_IF/data_in [110]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [110]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [36])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<35>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [34]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [35]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [35])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<35>  (
    .I0(\A_AUDIO/A0_IF/data_in [105]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [105]),
    .I2(\A_AUDIO/A0_IF/data_in [106]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [106]),
    .I4(\A_AUDIO/A0_IF/data_in [107]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [107]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [35])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<34>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [33]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [34]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [34])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<34>  (
    .I0(\A_AUDIO/A0_IF/data_in [102]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [102]),
    .I2(\A_AUDIO/A0_IF/data_in [103]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [103]),
    .I4(\A_AUDIO/A0_IF/data_in [104]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [104]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [34])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<33>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [32]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [33]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [33])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<33>  (
    .I0(\A_AUDIO/A0_IF/data_in [99]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [99]),
    .I2(\A_AUDIO/A0_IF/data_in [100]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [100]),
    .I4(\A_AUDIO/A0_IF/data_in [101]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [101]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [33])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<32>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [31]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [32]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [32])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<32>  (
    .I0(\A_AUDIO/A0_IF/data_in [96]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [96]),
    .I2(\A_AUDIO/A0_IF/data_in [97]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [97]),
    .I4(\A_AUDIO/A0_IF/data_in [98]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [98]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [32])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<31>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [30]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [31]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [31])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<31>  (
    .I0(\A_AUDIO/A0_IF/data_in [93]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [93]),
    .I2(\A_AUDIO/A0_IF/data_in [94]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [94]),
    .I4(\A_AUDIO/A0_IF/data_in [95]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [95]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [31])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<30>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [29]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [30]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [30])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<30>  (
    .I0(\A_AUDIO/A0_IF/data_in [90]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [90]),
    .I2(\A_AUDIO/A0_IF/data_in [91]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [91]),
    .I4(\A_AUDIO/A0_IF/data_in [92]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [92]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [30])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<29>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [28]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [29]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [29])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<29>  (
    .I0(\A_AUDIO/A0_IF/data_in [87]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [87]),
    .I2(\A_AUDIO/A0_IF/data_in [88]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [88]),
    .I4(\A_AUDIO/A0_IF/data_in [89]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [89]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [29])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<28>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [27]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [28]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [28])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<28>  (
    .I0(\A_AUDIO/A0_IF/data_in [84]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [84]),
    .I2(\A_AUDIO/A0_IF/data_in [85]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [85]),
    .I4(\A_AUDIO/A0_IF/data_in [86]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [86]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [28])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<27>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [26]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [27]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [27])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<27>  (
    .I0(\A_AUDIO/A0_IF/data_in [81]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [81]),
    .I2(\A_AUDIO/A0_IF/data_in [82]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [82]),
    .I4(\A_AUDIO/A0_IF/data_in [83]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [83]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [27])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<26>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [25]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [26]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [26])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<26>  (
    .I0(\A_AUDIO/A0_IF/data_in [78]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [78]),
    .I2(\A_AUDIO/A0_IF/data_in [79]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [79]),
    .I4(\A_AUDIO/A0_IF/data_in [80]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [80]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [26])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<25>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [24]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [25]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [25])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<25>  (
    .I0(\A_AUDIO/A0_IF/data_in [75]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [75]),
    .I2(\A_AUDIO/A0_IF/data_in [76]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [76]),
    .I4(\A_AUDIO/A0_IF/data_in [77]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [77]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [25])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<24>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [23]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [24]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [24])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<24>  (
    .I0(\A_AUDIO/A0_IF/data_in [72]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [72]),
    .I2(\A_AUDIO/A0_IF/data_in [73]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [73]),
    .I4(\A_AUDIO/A0_IF/data_in [74]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [74]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [24])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<23>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [22]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [23]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [23])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<23>  (
    .I0(\A_AUDIO/A0_IF/data_in [69]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [69]),
    .I2(\A_AUDIO/A0_IF/data_in [70]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [70]),
    .I4(\A_AUDIO/A0_IF/data_in [71]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [71]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [23])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<22>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [21]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [22]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [22])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<22>  (
    .I0(\A_AUDIO/A0_IF/data_in [66]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [66]),
    .I2(\A_AUDIO/A0_IF/data_in [67]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [67]),
    .I4(\A_AUDIO/A0_IF/data_in [68]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [68]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [22])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<21>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [20]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [21]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [21])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<21>  (
    .I0(\A_AUDIO/A0_IF/data_in [63]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [63]),
    .I2(\A_AUDIO/A0_IF/data_in [64]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [64]),
    .I4(\A_AUDIO/A0_IF/data_in [65]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [65]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [21])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<20>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [19]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [20]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [20])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<20>  (
    .I0(\A_AUDIO/A0_IF/data_in [60]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [60]),
    .I2(\A_AUDIO/A0_IF/data_in [61]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [61]),
    .I4(\A_AUDIO/A0_IF/data_in [62]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [62]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [20])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<19>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [18]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [19]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [19])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<19>  (
    .I0(\A_AUDIO/A0_IF/data_in [57]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [57]),
    .I2(\A_AUDIO/A0_IF/data_in [58]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [58]),
    .I4(\A_AUDIO/A0_IF/data_in [59]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [59]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [19])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<18>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [17]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [18]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [18])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<18>  (
    .I0(\A_AUDIO/A0_IF/data_in [54]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [54]),
    .I2(\A_AUDIO/A0_IF/data_in [55]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [55]),
    .I4(\A_AUDIO/A0_IF/data_in [56]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [56]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [18])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<17>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [16]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [17]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [17])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<17>  (
    .I0(\A_AUDIO/A0_IF/data_in [51]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [51]),
    .I2(\A_AUDIO/A0_IF/data_in [52]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [52]),
    .I4(\A_AUDIO/A0_IF/data_in [53]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [53]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [17])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<16>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [15]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [16]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [16])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<16>  (
    .I0(\A_AUDIO/A0_IF/data_in [48]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [48]),
    .I2(\A_AUDIO/A0_IF/data_in [49]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [49]),
    .I4(\A_AUDIO/A0_IF/data_in [50]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [50]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [16])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<15>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [14]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [15]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<15>  (
    .I0(\A_AUDIO/A0_IF/data_in [45]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [45]),
    .I2(\A_AUDIO/A0_IF/data_in [46]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [46]),
    .I4(\A_AUDIO/A0_IF/data_in [47]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [47]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [15])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<14>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [13]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [14]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [14])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<14>  (
    .I0(\A_AUDIO/A0_IF/data_in [42]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [42]),
    .I2(\A_AUDIO/A0_IF/data_in [43]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [43]),
    .I4(\A_AUDIO/A0_IF/data_in [44]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [44]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [14])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<13>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [12]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [13]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [13])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<13>  (
    .I0(\A_AUDIO/A0_IF/data_in [39]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [39]),
    .I2(\A_AUDIO/A0_IF/data_in [40]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [40]),
    .I4(\A_AUDIO/A0_IF/data_in [41]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [41]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [13])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<12>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [11]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [12]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [12])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<12>  (
    .I0(\A_AUDIO/A0_IF/data_in [36]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [36]),
    .I2(\A_AUDIO/A0_IF/data_in [37]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [37]),
    .I4(\A_AUDIO/A0_IF/data_in [38]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [38]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [12])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<11>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [10]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [11]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [11])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<11>  (
    .I0(\A_AUDIO/A0_IF/data_in [33]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [33]),
    .I2(\A_AUDIO/A0_IF/data_in [34]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [34]),
    .I4(\A_AUDIO/A0_IF/data_in [35]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [35]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [11])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<10>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [9]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [10]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [10])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<10>  (
    .I0(\A_AUDIO/A0_IF/data_in [30]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [30]),
    .I2(\A_AUDIO/A0_IF/data_in [31]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [31]),
    .I4(\A_AUDIO/A0_IF/data_in [32]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [32]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [10])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<9>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [8]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [9]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<9>  (
    .I0(\A_AUDIO/A0_IF/data_in [27]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [27]),
    .I2(\A_AUDIO/A0_IF/data_in [28]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [28]),
    .I4(\A_AUDIO/A0_IF/data_in [29]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [29]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [9])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<8>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [7]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [8]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<8>  (
    .I0(\A_AUDIO/A0_IF/data_in [24]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [24]),
    .I2(\A_AUDIO/A0_IF/data_in [25]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [25]),
    .I4(\A_AUDIO/A0_IF/data_in [26]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [26]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [8])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<7>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [6]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [7]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<7>  (
    .I0(\A_AUDIO/A0_IF/data_in [21]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [21]),
    .I2(\A_AUDIO/A0_IF/data_in [22]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [22]),
    .I4(\A_AUDIO/A0_IF/data_in [23]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [23]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [7])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<6>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [5]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [6]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<6>  (
    .I0(\A_AUDIO/A0_IF/data_in [18]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [18]),
    .I2(\A_AUDIO/A0_IF/data_in [19]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [19]),
    .I4(\A_AUDIO/A0_IF/data_in [20]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [20]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [6])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<5>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [4]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [5]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<5>  (
    .I0(\A_AUDIO/A0_IF/data_in [15]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [15]),
    .I2(\A_AUDIO/A0_IF/data_in [16]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [16]),
    .I4(\A_AUDIO/A0_IF/data_in [17]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [17]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [5])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<4>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [3]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [4]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<4>  (
    .I0(\A_AUDIO/A0_IF/data_in [12]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [12]),
    .I2(\A_AUDIO/A0_IF/data_in [13]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [13]),
    .I4(\A_AUDIO/A0_IF/data_in [14]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [14]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [4])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<3>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [2]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [3]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<3>  (
    .I0(\A_AUDIO/A0_IF/data_in [9]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [9]),
    .I2(\A_AUDIO/A0_IF/data_in [10]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [10]),
    .I4(\A_AUDIO/A0_IF/data_in [11]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [11]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [3])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<2>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [1]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [2]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<2>  (
    .I0(\A_AUDIO/A0_IF/data_in [6]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [6]),
    .I2(\A_AUDIO/A0_IF/data_in [7]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [7]),
    .I4(\A_AUDIO/A0_IF/data_in [8]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [8]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [2])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<1>  (
    .CI(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [0]),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [1]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<1>  (
    .I0(\A_AUDIO/A0_IF/data_in [3]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [3]),
    .I2(\A_AUDIO/A0_IF/data_in [4]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [4]),
    .I4(\A_AUDIO/A0_IF/data_in [5]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [5]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [1])
  );
  MUXCY   \A_AUDIO/A0_IF/Mcompar_data_in_chg_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [0]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \A_AUDIO/A0_IF/Mcompar_data_in_chg_lut<0>  (
    .I0(\A_AUDIO/A0_IF/data_in [0]),
    .I1(\A_AUDIO/A0_IF/data_in_d1 [0]),
    .I2(\A_AUDIO/A0_IF/data_in [1]),
    .I3(\A_AUDIO/A0_IF/data_in_d1 [1]),
    .I4(\A_AUDIO/A0_IF/data_in [2]),
    .I5(\A_AUDIO/A0_IF/data_in_d1 [2]),
    .O(\A_AUDIO/A0_IF/Mcompar_data_in_chg_lut [0])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<19>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [18]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<19>_rt_273 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [19])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<18>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [17]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>_rt_253 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [18])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [17]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>_rt_253 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [18])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<17>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [16]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>_rt_251 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [17])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [16]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>_rt_251 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [17])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<16>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [15]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>_rt_249 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [16])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [15]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>_rt_249 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [16])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<15>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [14]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>_rt_247 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [15])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [14]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>_rt_247 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [15])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<14>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [13]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>_rt_245 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [14])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [13]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>_rt_245 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [14])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<13>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [12]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>_rt_243 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [13])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [12]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>_rt_243 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [13])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<12>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [11]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>_rt_241 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [12])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [11]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>_rt_241 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [12])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<11>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [10]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>_rt_239 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [11])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [10]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>_rt_239 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [11])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<10>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [9]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>_rt_237 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [10])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [9]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>_rt_237 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [10])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<9>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [8]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>_rt_271 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [9])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [8]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>_rt_271 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [9])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<8>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [7]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>_rt_269 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [8])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [7]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>_rt_269 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [8])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<7>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [6]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>_rt_267 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [7])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [6]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>_rt_267 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [7])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<6>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [5]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>_rt_265 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [6])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [5]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>_rt_265 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [6])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<5>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [4]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>_rt_263 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [5])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [4]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>_rt_263 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [5])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<4>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [3]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>_rt_261 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [4])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [3]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>_rt_261 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [4])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<3>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [2]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>_rt_259 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [3])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [2]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>_rt_259 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [3])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<2>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [1]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>_rt_257 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [2])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [1]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>_rt_257 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [2])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<1>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [0]),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>_rt_255 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [1])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>  (
    .CI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [0]),
    .DI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>_rt_255 ),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [1])
  );
  XORCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .LI(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_lut [0]),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [0])
  );
  MUXCY   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<0>  (
    .CI(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .DI(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .S(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_lut [0]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy [0])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_7  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_7 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [7])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_6  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_6 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [6])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_5  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_5 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [5])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_4  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_4 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [4])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_3  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_3 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [3])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_2 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [2])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_1 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [1])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_init_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/cnt_audio_init_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_0 ),
    .Q(\A_AUDIO/A0_IF/cnt_audio_init [0])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_19  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [179]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [19])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_18  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [178]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [18])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_17  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [177]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [17])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_16  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [176]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [16])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_15  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [175]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [15])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_14  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [174]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [14])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_13  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [173]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [13])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_12  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [172]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [12])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_11  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [171]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [11])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_10  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [170]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [10])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_9  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [169]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [9])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_8  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [168]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [8])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_7  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [167]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [7])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_6  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [166]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [6])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_5  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [165]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [5])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [164]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [4])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [163]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [3])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [162]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [2])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [161]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [1])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_R_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [160]),
    .Q(\A_AUDIO/A0_IF/oAudio_R [0])
  );
  FDC   \A_AUDIO/A0_IF/oAudio_sync  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .Q(\A_AUDIO/A0_IF/oAudio_sync_1843 )
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_19  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [199]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [19])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_18  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [198]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [18])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_17  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [197]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [17])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_16  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [196]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [16])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_15  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [195]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [15])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_14  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [194]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [14])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_13  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [193]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [13])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_12  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [192]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [12])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_11  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [191]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [11])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_10  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [190]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [10])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_9  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [189]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [9])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_8  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [188]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [8])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_7  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [187]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [7])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_6  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [186]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [6])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_5  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [185]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [5])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [184]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [4])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [183]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [3])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [182]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [2])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [181]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [1])
  );
  FDCE   \A_AUDIO/A0_IF/oAudio_L_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/data_in_chg_sysclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [180]),
    .Q(\A_AUDIO/A0_IF/oAudio_L [0])
  );
  FDC   \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2_1129 ),
    .Q(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d3_1130 )
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_161  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [1]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [161])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_162  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [2]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [162])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_160  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [0]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [160])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_164  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [4]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [164])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_165  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [5]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [165])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_163  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [3]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [163])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_167  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [7]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [167])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_168  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [8]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [168])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_166  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [6]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [166])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_170  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [10]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [170])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_171  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [11]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [171])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_169  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [9]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [169])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_173  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [13]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [173])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_174  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [14]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [174])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_172  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [12]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [172])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_176  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [16]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [176])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_177  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [17]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [177])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_175  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [15]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [175])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_179  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [19]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [179])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_180  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [0]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [180])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_178  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R [18]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [178])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_182  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [2]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [182])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_183  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [3]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [183])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_181  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [1]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [181])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_185  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [5]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [185])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_186  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [6]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [186])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_184  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [4]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [184])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_188  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [8]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [188])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_189  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [9]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [189])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_187  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [7]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [187])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_191  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [11]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [191])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_192  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [12]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [192])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_190  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [10]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [190])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_194  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [14]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [194])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_195  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [15]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [195])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_193  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [13]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [193])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_197  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [17]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [197])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_198  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [18]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [198])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_196  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [16]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [196])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_from_proc_199  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L [19]),
    .Q(\A_AUDIO/A0_IF/data_in_from_proc [199])
  );
  FDC   \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d1_1128 ),
    .Q(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2_1129 )
  );
  FDC   \A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_chg_lvl_1126 ),
    .Q(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d1_1128 )
  );
  FDC   \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2_1790 ),
    .Q(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d3_1791 )
  );
  FDCE   \A_AUDIO/A0_IF/data_in_chg_lvl  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_chg ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_chg_lvl_not0001 ),
    .Q(\A_AUDIO/A0_IF/data_in_chg_lvl_1126 )
  );
  FDC   \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d1_1789 ),
    .Q(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2_1790 )
  );
  FDC   \A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_1792 ),
    .Q(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d1_1789 )
  );
  FDCE   \A_AUDIO/A0_IF/mode_no_proc  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_W_234 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/mode_no_proc_not0001 ),
    .Q(\A_AUDIO/A0_IF/mode_no_proc_1797 )
  );
  FDCE   \A_AUDIO/A0_IF/mode_mute  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S_233 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/mode_mute_not0001 ),
    .Q(\A_AUDIO/A0_IF/mode_mute_1795 )
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_255  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [255]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [255])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_254  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [254]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [254])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_253  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [253]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [253])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_252  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [252]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [252])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_251  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [251]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [251])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_250  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [250]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [250])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_249  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [249]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [249])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_248  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [248]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [248])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_247  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [247]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [247])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_246  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [246]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [246])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_245  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [245]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [245])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_244  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [244]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [244])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_243  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [243]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [243])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_242  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [242]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [242])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_241  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [241]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [241])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_240  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [240]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [240])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_239  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [239]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [239])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_238  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [238]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [238])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_237  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [237]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [237])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_236  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [236]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [236])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_235  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [235]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [235])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_234  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [234]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [234])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_233  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [233]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [233])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_232  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [232]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [232])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_231  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [231]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [231])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_230  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [230]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [230])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_229  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [229]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [229])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_228  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [228]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [228])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_227  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [227]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [227])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_226  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [226]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [226])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_225  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [225]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [225])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_224  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [224]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [224])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_223  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [223]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [223])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_222  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [222]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [222])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_221  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [221]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [221])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_220  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [220]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [220])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_219  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [219]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [219])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_218  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [218]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [218])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_217  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [217]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [217])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_216  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [216]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [216])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_215  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [215]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [215])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_214  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [214]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [214])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_213  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [213]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [213])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_212  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [212]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [212])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_211  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [211]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [211])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_210  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [210]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [210])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_209  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [209]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [209])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_208  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [208]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [208])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_207  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [207]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [207])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_206  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [206]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [206])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_205  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [205]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [205])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_204  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [204]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [204])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_203  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [203]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [203])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_202  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [202]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [202])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_201  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [201]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [201])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_200  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [200]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [200])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_199  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [199]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [199])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_198  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [198]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [198])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_197  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [197]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [197])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_196  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [196]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [196])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_195  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [195]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [195])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_194  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [194]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [194])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_193  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [193]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [193])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_192  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [192]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [192])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_191  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [191]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [191])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_190  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [190]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [190])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_189  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [189]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [189])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_188  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [188]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [188])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_187  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [187]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [187])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_186  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [186]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [186])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_185  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [185]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [185])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_184  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [184]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [184])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_183  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [183]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [183])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_182  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [182]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [182])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_181  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [181]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [181])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_180  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [180]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [180])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_179  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [179]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [179])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_178  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [178]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [178])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_177  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [177]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [177])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_176  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [176]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [176])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_175  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [175]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [175])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_174  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [174]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [174])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_173  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [173]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [173])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_172  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [172]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [172])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_171  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [171]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [171])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_170  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [170]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [170])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_169  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [169]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [169])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_168  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [168]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [168])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_167  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [167]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [167])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_166  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [166]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [166])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_165  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [165]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [165])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_164  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [164]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [164])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_163  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [163]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [163])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_162  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [162]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [162])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_161  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [161]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [161])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_160  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [160]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [160])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_159  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [159]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [159])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_158  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [158]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [158])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_157  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [157]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [157])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_156  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [156]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [156])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_155  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [155]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [155])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_154  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [154]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [154])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_153  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [153]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [153])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_152  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [152]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [152])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_151  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [151]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [151])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_150  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [150]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [150])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_149  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [149]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [149])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_148  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [148]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [148])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_147  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [147]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [147])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_146  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [146]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [146])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_145  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [145]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [145])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_144  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [144]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [144])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_143  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [143]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [143])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_142  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [142]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [142])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_141  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [141]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [141])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_140  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [140]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [140])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_139  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [139]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [139])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_138  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [138]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [138])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_137  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [137]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [137])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_136  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [136]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [136])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_135  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [135]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [135])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_134  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [134]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [134])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_133  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [133]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [133])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_132  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [132]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [132])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_131  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [131]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [131])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_130  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [130]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [130])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_129  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [129]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [129])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_128  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [128]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [128])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_127  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [127]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [127])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_126  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [126]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [126])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_125  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [125]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [125])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_124  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [124]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [124])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_123  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [123]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [123])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_122  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [122]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [122])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_121  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [121]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [121])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_120  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [120]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [120])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_119  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [119]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [119])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_118  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [118]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [118])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_117  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [117]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [117])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_116  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [116]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [116])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_115  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [115]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [115])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_114  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [114]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [114])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_113  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [113]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [113])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_112  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [112]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [112])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_111  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [111]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [111])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_110  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [110]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [110])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_109  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [109]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [109])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_108  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [108]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [108])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_107  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [107]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [107])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_106  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [106]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [106])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_105  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [105]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [105])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_104  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [104]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [104])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_103  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [103]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [103])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_102  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [102]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [102])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_101  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [101]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [101])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_100  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [100]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [100])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_99  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [99]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [99])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_98  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [98]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [98])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_97  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [97]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [97])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_96  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [96]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [96])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_95  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [95]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [95])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_94  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [94]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [94])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_93  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [93]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [93])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_92  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [92]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [92])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_91  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [91]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [91])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_90  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [90]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [90])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_89  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [89]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [89])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_88  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [88]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [88])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_87  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [87]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [87])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_86  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [86]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [86])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_85  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [85]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [85])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_84  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [84]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [84])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_83  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [83]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [83])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_82  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [82]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [82])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_81  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [81]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [81])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_80  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [80]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [80])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_79  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [79]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [79])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_78  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [78]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [78])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_77  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [77]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [77])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_76  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [76]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [76])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_75  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [75]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [75])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_74  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [74]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [74])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_73  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [73]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [73])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_72  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [72]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [72])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_71  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [71]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [71])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_70  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [70]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [70])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_69  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [69]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [69])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_68  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [68]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [68])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_67  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [67]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [67])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_66  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [66]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [66])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_65  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [65]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [65])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_64  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [64]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [64])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_63  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [63]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [63])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_62  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [62]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [62])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_61  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [61]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [61])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_60  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [60]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [60])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_59  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [59]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [59])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_58  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [58]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [58])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_57  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [57]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [57])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_56  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [56]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [56])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_55  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [55]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [55])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_54  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [54]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [54])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_53  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [53]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [53])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_52  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [52]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [52])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_51  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [51]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [51])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_50  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [50]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [50])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_49  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [49]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [49])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_48  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [48]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [48])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_47  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [47]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [47])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_46  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [46]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [46])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_45  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [45]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [45])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_44  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [44]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [44])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_43  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [43]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [43])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_42  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [42]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [42])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_41  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [41]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [41])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_40  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [40]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [40])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_39  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [39]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [39])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_38  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [38]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [38])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_37  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [37]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [37])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_36  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [36]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [36])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_35  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [35]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [35])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_34  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [34]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [34])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_33  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [33]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [33])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_32  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [32]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [32])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_31  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [31]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [31])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_30  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [30]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [30])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_29  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [29]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [29])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_28  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [28]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [28])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_27  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [27]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [27])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_26  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [26]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [26])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_25  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [25]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [25])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_24  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [24]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [24])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_23  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [23]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [23])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_22  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [22]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [22])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_21  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [21]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [21])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_20  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [20]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [20])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_19  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [19]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [19])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_18  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [18]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [18])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_17  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [17]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [17])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_16  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [16]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [16])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_15  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [15]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [15])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_14  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [14]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [14])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_13  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [13]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [13])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_12  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [12]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [12])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_11  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [11]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [11])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_10  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [10]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [10])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_9  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [9]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [9])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_8  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [8]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [8])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_7  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [7]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [7])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_6  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [6]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [6])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_5  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [5]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [5])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_4  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [4]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [4])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_3  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [3]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [3])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [2]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [2])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [1]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [1])
  );
  FDC   \A_AUDIO/A0_IF/data_in_d1_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in [0]),
    .Q(\A_AUDIO/A0_IF/data_in_d1 [0])
  );
  FDC   \A_AUDIO/A0_IF/audio_sdata_out  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/audio_sdata_out_tmp_487 ),
    .Q(\A_AUDIO/A0_IF/audio_sdata_out_486 )
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [1]),
    .Q(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [2])
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [0]),
    .Q(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [1])
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_509 ),
    .Q(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [0])
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .Q(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2])
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [0]),
    .Q(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1])
  );
  FDC   \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_516 ),
    .Q(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [0])
  );
  FDCE   \A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A1_PROC/oAudio_sync_1926 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_not0001 ),
    .Q(\A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_1792 )
  );
  FDC   \A_AUDIO/A0_IF/audio_sdata_out_tmp  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000 ),
    .Q(\A_AUDIO/A0_IF/audio_sdata_out_tmp_487 )
  );
  FDC   \A_AUDIO/A0_IF/audio_sync  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/audio_sync_mux0000 ),
    .Q(\A_AUDIO/A0_IF/audio_sync_506 )
  );
  FDCE   \A_AUDIO/A0_IF/data_in_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_1_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [1])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_2_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [2])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_0_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [0])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_4  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_4_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [4])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_5  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_5_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [5])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_3  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_3_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [3])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_7  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_7_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [7])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_8  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_8_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [8])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_6  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_6_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [6])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_10  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_10_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [10])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_11  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_11_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [11])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_9  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_9_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [9])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_13  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_13_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [13])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_14  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_14_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [14])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_12  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_12_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [12])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_16  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_16_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [16])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_17  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_17_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [17])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_15  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_15_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [15])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_18  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_18_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [18])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_19  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_19_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [19])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_20  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_20_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [20])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_21  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_21_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [21])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_23  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_23_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [23])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_24  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_24_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [24])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_22  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_22_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [22])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_26  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_26_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [26])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_27  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_27_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [27])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_25  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_25_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [25])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_29  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_29_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [29])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_30  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_30_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [30])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_28  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_28_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [28])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_32  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_32_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [32])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_33  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_33_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [33])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_31  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_31_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [31])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_35  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_35_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [35])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_36  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_36_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [36])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_34  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_34_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [34])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_38  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_38_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [38])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_39  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_39_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [39])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_37  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_37_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [37])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_41  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_41_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [41])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_42  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_42_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [42])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_40  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_40_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [40])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_44  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_44_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [44])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_45  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_45_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [45])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_43  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_43_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [43])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_47  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_47_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [47])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_48  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_48_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [48])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_46  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_46_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [46])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_50  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_50_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [50])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_51  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_51_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [51])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_49  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_49_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [49])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_53  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_53_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [53])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_54  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_54_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [54])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_52  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_52_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [52])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_56  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_56_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [56])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_57  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_57_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [57])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_55  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_55_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [55])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_59  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_59_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [59])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_60  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_60_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [60])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_58  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_58_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [58])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_62  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_62_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [62])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_63  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_63_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [63])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_61  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_61_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [61])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_65  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_65_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [65])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_66  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_66_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [66])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_64  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_64_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [64])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_67  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_67_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [67])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_68  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_68_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [68])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_69  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_69_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [69])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_70  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_70_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [70])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_72  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_72_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [72])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_73  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_73_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [73])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_71  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_71_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [71])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_75  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_75_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [75])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_76  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_76_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [76])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_74  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_74_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [74])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_78  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_78_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [78])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_79  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_79_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [79])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_77  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_77_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [77])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_81  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_81_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [81])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_82  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_82_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [82])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_80  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_80_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [80])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_84  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_84_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [84])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_85  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_85_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [85])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_83  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_83_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [83])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_87  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_87_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [87])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_88  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_88_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [88])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_86  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_86_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [86])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_90  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_90_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [90])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_91  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_91_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [91])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_89  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_89_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [89])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_93  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_93_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [93])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_94  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_94_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [94])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_92  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_92_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [92])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_96  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_96_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [96])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_97  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_97_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [97])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_95  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_95_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [95])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_99  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_99_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [99])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_100  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_100_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [100])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_98  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_98_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [98])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_102  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_102_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [102])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_103  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_103_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [103])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_101  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_101_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [101])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_105  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_105_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [105])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_106  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_106_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [106])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_104  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_104_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [104])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_108  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_108_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [108])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_109  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_109_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [109])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_107  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_107_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [107])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_111  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_111_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [111])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_112  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_112_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [112])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_110  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_110_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [110])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_114  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_114_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [114])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_115  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_115_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [115])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_113  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_113_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [113])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_116  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_116_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [116])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_117  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_117_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [117])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_118  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_118_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [118])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_119  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_119_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [119])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_121  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_121_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [121])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_122  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_122_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [122])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_120  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_120_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [120])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_124  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_124_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [124])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_125  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_125_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [125])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_123  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_123_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [123])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_127  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_127_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [127])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_128  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_128_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [128])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_126  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_126_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [126])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_130  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_130_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [130])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_131  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_131_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [131])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_129  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_129_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [129])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_133  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_133_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [133])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_134  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_134_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [134])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_132  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_132_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [132])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_136  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_136_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [136])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_137  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_137_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [137])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_135  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_135_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [135])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_139  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_139_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [139])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_140  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_140_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [140])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_138  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_138_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [138])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_142  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_142_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [142])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_143  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_143_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [143])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_141  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_141_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [141])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_145  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_145_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [145])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_146  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_146_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [146])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_144  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_144_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [144])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_148  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_148_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [148])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_149  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_149_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [149])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_147  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_147_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [147])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_151  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_151_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [151])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_152  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_152_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [152])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_150  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_150_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [150])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_154  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_154_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [154])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_155  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_155_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [155])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_153  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_153_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [153])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_157  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_157_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [157])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_158  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_158_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [158])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_156  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_156_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [156])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_160  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_160_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [160])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_161  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_161_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [161])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_159  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_159_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [159])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_163  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_163_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [163])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_164  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_164_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [164])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_162  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_162_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [162])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_165  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_165_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [165])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_166  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_166_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [166])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_167  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_167_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [167])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_168  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_168_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [168])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_170  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_170_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [170])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_171  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_171_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [171])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_169  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_169_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [169])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_173  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_173_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [173])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_174  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_174_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [174])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_172  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_172_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [172])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_176  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_176_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [176])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_177  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_177_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [177])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_175  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_175_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [175])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_179  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_179_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [179])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_180  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_180_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [180])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_178  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_178_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [178])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_182  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_182_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [182])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_183  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_183_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [183])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_181  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_181_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [181])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_185  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_185_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [185])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_186  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_186_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [186])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_184  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_184_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [184])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_188  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_188_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [188])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_189  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_189_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [189])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_187  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_187_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [187])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_191  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_191_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [191])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_192  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_192_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [192])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_190  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_190_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [190])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_194  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_194_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [194])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_195  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_195_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [195])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_193  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_193_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [193])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_197  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_197_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [197])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_198  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_198_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [198])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_196  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_196_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [196])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_200  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_200_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [200])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_201  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_201_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [201])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_199  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_199_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [199])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_203  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_203_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [203])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_204  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_204_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [204])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_202  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_202_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [202])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_206  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_206_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [206])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_207  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_207_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [207])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_205  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_205_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [205])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_209  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_209_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [209])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_210  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_210_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [210])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_208  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_208_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [208])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_212  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_212_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [212])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_213  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_213_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [213])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_211  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_211_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [211])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_214  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_214_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [214])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_215  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_215_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [215])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_216  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_216_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [216])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_217  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_217_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [217])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_219  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_219_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [219])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_220  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_220_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [220])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_218  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_218_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [218])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_222  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_222_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [222])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_223  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_223_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [223])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_221  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_221_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [221])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_225  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_225_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [225])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_226  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_226_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [226])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_224  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_224_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [224])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_228  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_228_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [228])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_229  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_229_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [229])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_227  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_227_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [227])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_231  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_231_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [231])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_232  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_232_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [232])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_230  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_230_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [230])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_234  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_234_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [234])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_235  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_235_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [235])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_233  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_233_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [233])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_237  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_237_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [237])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_238  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_238_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [238])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_236  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_236_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [236])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_240  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_240_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [240])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_241  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_241_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [241])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_239  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_239_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [239])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_243  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_243_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [243])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_244  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_244_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [244])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_242  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_242_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [242])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_246  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_246_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [246])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_247  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_247_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [247])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_245  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_245_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [245])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_249  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_249_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [249])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_250  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_250_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [250])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_248  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_248_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [248])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_252  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_252_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [252])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_253  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_253_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [253])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_251  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_251_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [251])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_255  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_255_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [255])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_254  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [253]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [254])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_253  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [252]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [253])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_252  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [251]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [252])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_251  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [250]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [251])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_250  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [249]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [250])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_249  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [248]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [249])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_248  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [247]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [248])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_247  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [246]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [247])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_246  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [245]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [246])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_245  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [244]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [245])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_244  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [243]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [244])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_243  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [242]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [243])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_242  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [241]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [242])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_241  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [240]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [241])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_240  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [239]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [240])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_239  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [238]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [239])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_238  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [237]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [238])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_237  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [236]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [237])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_236  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [235]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [236])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_235  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [234]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [235])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_234  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [233]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [234])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_233  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [232]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [233])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_232  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [231]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [232])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_231  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [230]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [231])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_230  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [229]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [230])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_229  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [228]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [229])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_228  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [227]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [228])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_227  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [226]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [227])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_226  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [225]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [226])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_225  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [224]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [225])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_224  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [223]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [224])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_223  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [222]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [223])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_222  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [221]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [222])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_221  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [220]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [221])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_220  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [219]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [220])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_219  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [218]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [219])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_218  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [217]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [218])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_217  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [216]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [217])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_216  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [215]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [216])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_215  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [214]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [215])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_214  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [213]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [214])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_213  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [212]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [213])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_212  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [211]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [212])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_211  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [210]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [211])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_210  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [209]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [210])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_209  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [208]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [209])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_208  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [207]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [208])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_207  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [206]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [207])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_206  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [205]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [206])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_205  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [204]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [205])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_204  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [203]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [204])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_203  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [202]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [203])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_202  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [201]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [202])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_201  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [200]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [201])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_200  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [199]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [200])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_199  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [198]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [199])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_198  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [197]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [198])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_197  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [196]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [197])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_196  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [195]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [196])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_195  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [194]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [195])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_194  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [193]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [194])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_193  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [192]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [193])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_192  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [191]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [192])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_191  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [190]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [191])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_190  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [189]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [190])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_189  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [188]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [189])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_188  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [187]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [188])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_187  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [186]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [187])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_186  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [185]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [186])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_185  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [184]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [185])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_184  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [183]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [184])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_183  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [182]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [183])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_182  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [181]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [182])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_181  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [180]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [181])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_180  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [179]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [180])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_179  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [178]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [179])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_178  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [177]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [178])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_177  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [176]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [177])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_176  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [175]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [176])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_175  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [174]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [175])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_174  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [173]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [174])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_173  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [172]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [173])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_172  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [171]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [172])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_171  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [170]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [171])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_170  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [169]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [170])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_169  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [168]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [169])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_168  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [167]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [168])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_167  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [166]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [167])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_166  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [165]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [166])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_165  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [164]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [165])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_164  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [163]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [164])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_163  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [162]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [163])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_162  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [161]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [162])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_161  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [160]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [161])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_160  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [159]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [160])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_159  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [158]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [159])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_158  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [157]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [158])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_157  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [156]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [157])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_156  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [155]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [156])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_155  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [154]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [155])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_154  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [153]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [154])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_153  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [152]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [153])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_152  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [151]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [152])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_151  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [150]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [151])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_150  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [149]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [150])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_149  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [148]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [149])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_148  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [147]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [148])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_147  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [146]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [147])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_146  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [145]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [146])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_145  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [144]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [145])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_144  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [143]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [144])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_143  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [142]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [143])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_142  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [141]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [142])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_141  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [140]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [141])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_140  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [139]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [140])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_139  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [138]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [139])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_138  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [137]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [138])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_137  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [136]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [137])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_136  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [135]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [136])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_135  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [134]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [135])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_134  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [133]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [134])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_133  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [132]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [133])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_132  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [131]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [132])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_131  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [130]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [131])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_130  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [129]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [130])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_129  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [128]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [129])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_128  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [127]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [128])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_127  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [126]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [127])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_126  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [125]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [126])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_125  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [124]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [125])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_124  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [123]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [124])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_123  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [122]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [123])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_122  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [121]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [122])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_121  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [120]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [121])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_120  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [119]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [120])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_119  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [118]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [119])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_118  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [117]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [118])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_117  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [116]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [117])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_116  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [115]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [116])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_115  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [114]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [115])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_114  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [113]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [114])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_113  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [112]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [113])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_112  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [111]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [112])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_111  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [110]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [111])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_110  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [109]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [110])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_109  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [108]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [109])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_108  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [107]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [108])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_107  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [106]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [107])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_106  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [105]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [106])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_105  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [104]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [105])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_104  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [103]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [104])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_103  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [102]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [103])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_102  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [101]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [102])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_101  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [100]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [101])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_100  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [99]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [100])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_99  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [98]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [99])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_98  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [97]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [98])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_97  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [96]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [97])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_96  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [95]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [96])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_95  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [94]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [95])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_94  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [93]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [94])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_93  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [92]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [93])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_92  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [91]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [92])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_91  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [90]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [91])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_90  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [89]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [90])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_89  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [88]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [89])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_88  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [87]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [88])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_87  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [86]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [87])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_86  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [85]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [86])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_85  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [84]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [85])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_84  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [83]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [84])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_83  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [82]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [83])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_82  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [81]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [82])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_81  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [80]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [81])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_80  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [79]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [80])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_79  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [78]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [79])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_78  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [77]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [78])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_77  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [76]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [77])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_76  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [75]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [76])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_75  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [74]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [75])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_74  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [73]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [74])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_73  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [72]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [73])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_72  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [71]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [72])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_71  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [70]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [71])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_70  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [69]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [70])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_69  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [68]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [69])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_68  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [67]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [68])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_67  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [66]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [67])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_66  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [65]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [66])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_65  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [64]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [65])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_64  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [63]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [64])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_63  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [62]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [63])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_62  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [61]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [62])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_61  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [60]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [61])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_60  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [59]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [60])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_59  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [58]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [59])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_58  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [57]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [58])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_57  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [56]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [57])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_56  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [55]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [56])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_55  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [54]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [55])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_54  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [53]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [54])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_53  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [52]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [53])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_52  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [51]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [52])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_51  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [50]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [51])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_50  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [49]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [50])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_49  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [48]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [49])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_48  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [47]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [48])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_47  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [46]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [47])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_46  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [45]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [46])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_45  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [44]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [45])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_44  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [43]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [44])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_43  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [42]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [43])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_42  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [41]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [42])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_41  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [40]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [41])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_40  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [39]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [40])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_39  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [38]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [39])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_38  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [37]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [38])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_37  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [36]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [37])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_36  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [35]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [36])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_35  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [34]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [35])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_34  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [33]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [34])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_33  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [32]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [33])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_32  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [31]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [32])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_31  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [30]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [31])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_30  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [29]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [30])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_29  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [28]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [29])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_28  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [27]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [28])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_27  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [26]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [27])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_26  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [25]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [26])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_25  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [24]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [25])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_24  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [23]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [24])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_23  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [22]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [23])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_22  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [21]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [22])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_21  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [20]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [21])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_20  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [19]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [20])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_19  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [18]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [19])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_18  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [17]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [18])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_17  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [16]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [17])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_16  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [15]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [16])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_15  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [14]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [15])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_14  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [13]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [14])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_13  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [12]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [13])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_12  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [11]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [12])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_11  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [10]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [11])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_10  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [9]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [10])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_9  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [8]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [9])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_8  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [7]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [8])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_7  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [6]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [7])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_6  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [5]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [6])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_5  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [4]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [5])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_4  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [3]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [4])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_3  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [2]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [3])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [1]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [2])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_tmp [0]),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [1])
  );
  FDC   \A_AUDIO/A0_IF/data_in_tmp_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(audio_sdata_in_IBUF_7200),
    .Q(\A_AUDIO/A0_IF/data_in_tmp [0])
  );
  FDCE   \A_AUDIO/A0_IF/data_in_254  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/data_in_255_not0001_960 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_in_254_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_in [254])
  );
  FDC   \A_AUDIO/A0_IF/data_out_161  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_161_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[161] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_162  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_162_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[162] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_160  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_160_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[160] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_164  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_164_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[164] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_165  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_165_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[165] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_163  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_163_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[163] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_166  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_166_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[166] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_167  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_167_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[167] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_168  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_168_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[168] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_169  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_169_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[169] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_171  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_171_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[171] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_172  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_172_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[172] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_170  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_170_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[170] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_174  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_174_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[174] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_175  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_175_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[175] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_173  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_173_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[173] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_177  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_177_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[177] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_178  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_178_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[178] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_176  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_176_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[176] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_180  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_180_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[180] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_181  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_181_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[181] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_179  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_179_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[179] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_183  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_183_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[183] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_184  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_184_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[184] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_182  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_182_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[182] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_186  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_186_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[186] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_187  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_187_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[187] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_185  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_185_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[185] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_189  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_189_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[189] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_190  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_190_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[190] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_188  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_188_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[188] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_192  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_192_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[192] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_193  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_193_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[193] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_191  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_191_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[191] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_195  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_195_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[195] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_196  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_196_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[196] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_194  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_194_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[194] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_198  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_198_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[198] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_199  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_199_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[199] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_197  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_197_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[197] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_213  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_213_mux0000_1766 ),
    .Q(\A_AUDIO/A0_IF/data_out[213] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_233  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_233_mux0000_1768 ),
    .Q(\A_AUDIO/A0_IF/data_out[233] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_207  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_207_mux0000_1764 ),
    .Q(\A_AUDIO/A0_IF/data_out[207] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_235  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_235_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[235] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_236  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_236_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[236] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_234  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_234_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[234] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_253  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_253_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[253] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_255  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_255_mux0000 ),
    .Q(\A_AUDIO/A0_IF/data_out[255] )
  );
  FDC   \A_AUDIO/A0_IF/data_out_251  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/data_out_251_mux0000_1776 ),
    .Q(\A_AUDIO/A0_IF/data_out[251] )
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_7  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [0]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [7])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_6  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [1]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [6])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_5  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [2]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [5])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_4  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [3]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [4])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_3  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [4]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [3])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_2  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [5]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [2])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [6]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [1])
  );
  FDC   \A_AUDIO/A0_IF/cnt_audio_sync_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [7]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_sync [0])
  );
  FDC   \A_AUDIO/A0_IF/curSTATE_AC97_1  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/nxtSTATE_AC97 [1]),
    .Q(\A_AUDIO/A0_IF/curSTATE_AC97 [1])
  );
  FDC   \A_AUDIO/A0_IF/curSTATE_AC97_0  (
    .C(audio_bit_clk_BUFGP_7198),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/nxtSTATE_AC97 [0]),
    .Q(\A_AUDIO/A0_IF/curSTATE_AC97 [0])
  );
  FDC   \A_AUDIO/A0_IF/curSTATE_CTRL_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/nxtSTATE_CTRL [1]),
    .Q(\A_AUDIO/A0_IF/curSTATE_CTRL [1])
  );
  FDC   \A_AUDIO/A0_IF/curSTATE_CTRL_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/nxtSTATE_CTRL [0]),
    .Q(\A_AUDIO/A0_IF/curSTATE_CTRL [0])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_19  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [0]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [19])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_18  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [1]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [18])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_17  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [2]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [17])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_16  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [3]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [16])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_15  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [4]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [15])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_14  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [5]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [14])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_13  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [6]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [13])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_12  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [7]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [12])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_11  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [8]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [11])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_10  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [9]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [10])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_9  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [10]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [9])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_8  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [11]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [8])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_7  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [12]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [7])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_6  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [13]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [6])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_5  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [14]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [5])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [15]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [4])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [16]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [3])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [17]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [2])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [18]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [1])
  );
  FDCE   \A_AUDIO/A0_IF/cnt_audio_rst_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [19]),
    .Q(\A_AUDIO/A0_IF/cnt_audio_rst [0])
  );
  FDCE   \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl  (
    .C(audio_bit_clk_BUFGP_7198),
    .CE(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_not0001 ),
    .Q(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_509 )
  );
  FDCE   \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/chg_state_ctrl_to_init ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_not0001 ),
    .Q(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_516 )
  );
  FDCE   \A_AUDIO/A1_PROC/mode_mute  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S_233 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/mode_mute_not0001 ),
    .Q(\A_AUDIO/A1_PROC/mode_mute_1844 )
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_19  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [0]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [19])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_18  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [1]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [18])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_17  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [2]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [17])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_16  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [3]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [16])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_15  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [4]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [15])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_14  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [5]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [14])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_13  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [6]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [13])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_12  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [7]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [12])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_11  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [8]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [11])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_10  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [9]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [10])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_9  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [10]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [9])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_8  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [11]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [8])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_7  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [12]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [7])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_6  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [13]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [6])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_5  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [14]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [5])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [15]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [4])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [16]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [3])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [17]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [2])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [18]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [1])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_R_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [19]),
    .Q(\A_AUDIO/A1_PROC/oAudio_R [0])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_sync  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A0_IF/oAudio_sync_1843 ),
    .Q(\A_AUDIO/A1_PROC/oAudio_sync_1926 )
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_19  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [0]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [19])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_18  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [1]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [18])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_17  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [2]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [17])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_16  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [3]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [16])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_15  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [4]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [15])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_14  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [5]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [14])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_13  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [6]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [13])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_12  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [7]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [12])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_11  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [8]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [11])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_10  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [9]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [10])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_9  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [10]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [9])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_8  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [11]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [8])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_7  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [12]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [7])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_6  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [13]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [6])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_5  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [14]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [5])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_4  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [15]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [4])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [16]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [3])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_2  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [17]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [2])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_1  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [18]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [1])
  );
  FDC   \A_AUDIO/A1_PROC/oAudio_L_0  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [19]),
    .Q(\A_AUDIO/A1_PROC/oAudio_L [0])
  );
  FDRSE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0000 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0])
  );
  FDRSE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out_0  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out [0])
  );
  FDRSE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0000 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out [0])
  );
  FDRSE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out_0  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out [0])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [10]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [9]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [9])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [8]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [7]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [6]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [5]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [4]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [3]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [2]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [1]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [0]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [9]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [8]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [7]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [7])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [6]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [5]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [5])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [4]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [4])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [3]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [2]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [1]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [0]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0])
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [12]),
    .D2(\A_DVI_TELE_TXRX/Video [0]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_0_OBUF_7018)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[1].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [13]),
    .D2(\A_DVI_TELE_TXRX/Video [1]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_1_OBUF_7021)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[2].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [14]),
    .D2(\A_DVI_TELE_TXRX/Video [2]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_2_OBUF_7022)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[3].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [15]),
    .D2(\A_DVI_TELE_TXRX/Video [3]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_3_OBUF_7023)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[4].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [16]),
    .D2(\A_DVI_TELE_TXRX/Video [4]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_4_OBUF_7024)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[5].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [17]),
    .D2(\A_DVI_TELE_TXRX/Video [5]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_5_OBUF_7025)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[6].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [18]),
    .D2(\A_DVI_TELE_TXRX/Video [6]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_6_OBUF_7026)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[7].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [19]),
    .D2(\A_DVI_TELE_TXRX/Video [7]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_7_OBUF_7027)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[8].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [20]),
    .D2(\A_DVI_TELE_TXRX/Video [8]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_8_OBUF_7028)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[9].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [21]),
    .D2(\A_DVI_TELE_TXRX/Video [9]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_9_OBUF_7029)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [22]),
    .D2(\A_DVI_TELE_TXRX/Video [10]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_10_OBUF_7019)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR  (
    .D1(\A_DVI_TELE_TXRX/Video [23]),
    .D2(\A_DVI_TELE_TXRX/Video [11]),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 ),
    .Q(DVI_D_11_OBUF_7020)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[0].ODDR  (
    .D1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .D2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(DVI_XCLK_N_OBUF_7042)
  );
  ODDR #(
    .DDR_CLK_EDGE ( "SAME_EDGE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[1].ODDR  (
    .D1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .C(Clock75),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(DVI_XCLK_P_OBUF_7044)
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/VideoReady ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [0])
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [1])
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [2])
  );
  FDRSE   \A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .S(\A_DVI_TELE_TXRX/VideoValid ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out [0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_not00011  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_AUDIO/A0_IF/Mxor_iAudio_sync_pls_audclk_Result1  (
    .I0(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d3_1791 ),
    .I1(\A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2_1790 ),
    .O(\A_AUDIO/A0_IF/iAudio_sync_pls_audclk )
  );
  LUT4 #(
    .INIT ( 16'h6266 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000<1>1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 ),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'h55445140 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000<0>1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 ),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_cmp_ge0000 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 ),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/nxtSTATE_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_cur_bit_xor<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [1]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Mcount_data_count_xor<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [1]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [1])
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state<1>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [1])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_cur_bit_xor<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [2]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<2>3 )
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Mcount_data_count_xor<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [2]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [2])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_cur_bit_xor<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [3]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<3>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Mcount_data_count_xor<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [3]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [3])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [3])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [4])
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<5>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/valid_i_ris_edge1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I1(\A_LCD/valid_i_d_6062 ),
    .O(\A_LCD/valid_i_ris_edge )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [1]),
    .I1(DVI_RESET_B_OBUF1),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [0]),
    .I1(DVI_RESET_B_OBUF1),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I1(DVI_RESET_B_OBUF1),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_EDGE_RIS1  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D [3]),
    .I1(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D [4]),
    .O(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_EDGE_RIS1  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D [3]),
    .I1(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D [4]),
    .O(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_EDGE_RIS1  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D [3]),
    .I1(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D [4]),
    .O(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_EDGE_RIS1  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D [3]),
    .I1(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D [4]),
    .O(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_EDGE_RIS1  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D [3]),
    .I1(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D [4]),
    .O(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/Mcount_DISP_MODE_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I1(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .O(\A_DVI_TELE_TXRX/Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Madd_RegIn_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/RegIn [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Madd_RegIn_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_frame_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<1>2 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_Out41  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0003 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_Out31  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0004 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_Out01  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_cmp_eq0009 )
  );
  LUT3 #(
    .INIT ( 8'hDA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_Out81  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnableNext )
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .O(\A_DVI_TELE_TXRX/Result<2>2 )
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Madd_RegIn_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_frame_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<3>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .O(\A_DVI_TELE_TXRX/Result<3>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<3>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [3])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<3>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [3])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<3>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [3])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<4>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .O(\A_DVI_TELE_TXRX/Result<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<4>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [4])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<4>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [4])
  );
  LUT6 #(
    .INIT ( 64'h1515151414151414 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3-In1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h00E022220FEF2222 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1-In1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [5])
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [5])
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe_cmp_eq00001  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/output_strobe )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge ),
    .I3(\A_PS2_KEY_MOUSE/key_command_data [0]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/o_command_data<0>1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/key_command_data [0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A1_LCD/inst/state_FSM_Out221  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .O(\A_LCD/A1_LCD/inst/_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000<4>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<9>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [10]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [9])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<8>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [11]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [8])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<7>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [12]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<6>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [13]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<5>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [14]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<4>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [15]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<3>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [16]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<2>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [17]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<1>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [18]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<19>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [0]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [19])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<18>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [1]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [18])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<17>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [2]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [17])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<16>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [3]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [16])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<15>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [4]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [15])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<14>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [5]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [14])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<13>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [6]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [13])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<12>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [7]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [12])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<11>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [8]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [11])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<10>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [9]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_R_mux0000<0>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_R [19]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_R_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<9>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [10]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [9])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<8>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [11]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [8])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<7>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [12]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<6>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [13]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<5>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [14]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<4>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [15]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<3>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [16]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<2>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [17]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<1>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [18]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<19>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [0]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [19])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<18>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [1]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [18])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<17>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [2]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [17])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<16>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [3]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [16])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<15>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [4]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [15])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<14>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [5]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [14])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<13>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [6]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [13])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<12>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [7]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [12])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<11>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [8]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [11])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<10>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [9]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/oAudio_L_mux0000<0>1  (
    .I0(\A_AUDIO/A0_IF/oAudio_L [19]),
    .I1(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/oAudio_L_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A1_PROC/A_BUTTON_PLS/BUTTON_S_D_EDGE_RIS1  (
    .I0(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D [3]),
    .I1(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D [4]),
    .O(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_EDGE_RIS1  (
    .I0(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D [3]),
    .I1(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D [4]),
    .O(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_EDGE_RIS1  (
    .I0(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D [3]),
    .I1(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D [4]),
    .O(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_EDGE_RIS )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_LCD/A1_LCD/Mcount_waddr_init_xor<1>11  (
    .I0(\A_LCD/A1_LCD/waddr_init [1]),
    .I1(\A_LCD/A1_LCD/waddr_init [0]),
    .O(\A_LCD/A1_LCD/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcount_w_pointer_xor<1>11  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [1])
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \A_LCD/A1_LCD/inst/rs_mux00001  (
    .I0(\A_LCD/A1_LCD/inst/system_r_5898 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .O(\A_LCD/A1_LCD/inst/rs_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000<3>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_LCD/A1_LCD/Mcount_waddr_init_xor<2>11  (
    .I0(\A_LCD/A1_LCD/waddr_init [0]),
    .I1(\A_LCD/A1_LCD/waddr_init [2]),
    .I2(\A_LCD/A1_LCD/waddr_init [1]),
    .O(\A_LCD/A1_LCD/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcount_w_pointer_xor<2>11  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [2])
  );
  LUT4 #(
    .INIT ( 16'hFF14 ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<1>1  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/nxtSTATE_AC97 [1])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd3-In11  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I2(\A_LCD/A1_LCD/inst/e_5842 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd2-In11  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I2(\A_LCD/A1_LCD/inst/e_5842 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000<2>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'hFC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd4-In11  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd13_5874 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_LCD/A1_LCD/Mcount_waddr_init_xor<3>11  (
    .I0(\A_LCD/A1_LCD/waddr_init [0]),
    .I1(\A_LCD/A1_LCD/waddr_init [3]),
    .I2(\A_LCD/A1_LCD/waddr_init [1]),
    .I3(\A_LCD/A1_LCD/waddr_init [2]),
    .O(\A_LCD/A1_LCD/Result [3])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcount_w_pointer_xor<3>11  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [3])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_AUDIO/A0_IF/audio_sync_mux00001  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .O(\A_AUDIO/A0_IF/audio_sync_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000<1>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_LCD/A1_LCD/Mcount_waddr_init_xor<4>11  (
    .I0(\A_LCD/A1_LCD/waddr_init [0]),
    .I1(\A_LCD/A1_LCD/waddr_init [4]),
    .I2(\A_LCD/A1_LCD/waddr_init [1]),
    .I3(\A_LCD/A1_LCD/waddr_init [2]),
    .I4(\A_LCD/A1_LCD/waddr_init [3]),
    .O(\A_LCD/A1_LCD/Result [4])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcount_w_pointer_xor<4>11  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [4])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \A_LCD/A1_LCD/state_FSM_FFd13-In1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A1_LCD/waddr_init [0]),
    .I2(\A_LCD/A1_LCD/waddr_init [1]),
    .I3(\A_LCD/A1_LCD/waddr_init [2]),
    .I4(\A_LCD/A1_LCD/waddr_init [3]),
    .I5(\A_LCD/A1_LCD/waddr_init [4]),
    .O(\A_LCD/A1_LCD/state_FSM_FFd13-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEFE ))
  \A_LCD/A1_LCD/inst/lcddata_en_mux00001  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I2(\A_LCD/A1_LCD/inst/lcddata_en_5850 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_en_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h8C888888AEAAAAAA ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd1-In1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 ),
    .I1(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I2(\A_LCD/A1_LCD/inst/device_busy_5823 ),
    .I3(\A_LCD/A1_LCD/inst/e_5842 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I5(\A_LCD/A1_LCD/lc_start_5919 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2888888888888888 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000<0>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter_mux0000 [0])
  );
  LUT3 #(
    .INIT ( 8'hAB ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCL_or00001  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCL_not0001_inv )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_clk_hi_z_cmp_eq0000_inv1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_clk_hi_z_cmp_eq0000_inv )
  );
  LUT5 #(
    .INIT ( 32'h44405540 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state<2>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I2(N195),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done_6273 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [2])
  );
  LUT5 #(
    .INIT ( 32'h04054445 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state<0>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I3(N195),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done_6273 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_next_state [0])
  );
  LUT6 #(
    .INIT ( 64'h808080808080FF80 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ),
    .I1(\A_PS2_KEY_MOUSE/key_command_data [0]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4_6830 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4-In )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [6]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [7]),
    .I5(N0),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_done_6273 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_not0001_inv1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_not0001_inv )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<9>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [9])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<8>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [0]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [8])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<5>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [5]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [5])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<4>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [4])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<2>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [2])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<20>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [20])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<1>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [1])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<17>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [17])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<16>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [0]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [16])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<13>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [5]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [13])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<12>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [12])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<10>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [10])
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \A_DVI_TELE_TXRX/Video<0>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [0]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [0])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<7>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [7]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [7])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<6>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [6]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [6])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<3>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [3])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<23>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [7]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [23])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<22>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [6]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[6] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [22])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<21>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [5]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[2] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [21])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<19>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [19])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<18>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[2] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [18])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<15>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [7]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [15])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<14>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [6]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [14])
  );
  LUT5 #(
    .INIT ( 32'hFEAE5404 ))
  \A_DVI_TELE_TXRX/Video<11>1  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red[3] ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red [0]),
    .O(\A_DVI_TELE_TXRX/Video [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A1_LCD/waddr<4>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_5552 ),
    .I2(\A_LCD/A1_LCD/waddr_init [4]),
    .O(\A_LCD/A1_LCD/waddr [4])
  );
  LUT4 #(
    .INIT ( 16'h01FF ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .I3(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_or0000 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or00001  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h42FF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I3(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<6>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<6>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [6])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<7>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [7]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [7])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<7>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [7])
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<4>111  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/N4 )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<6>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [6]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/N4 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [5]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [6])
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<8>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [7]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [8])
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<8>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [8])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_v_addsub0000_cy<4>11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_v_addsub0000_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_h_addsub0000_cy<4>11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_h_addsub0000_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<7>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [7]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/N4 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [6]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [5]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [7])
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<9>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [7]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [9])
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<9>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [9]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [9])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<6>111  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [4]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/N3 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<6>111  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 )
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAAAAAAAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<10>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/N4 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [9]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20BA2030 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and00001  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and00001  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and00011  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .I1(DVI_RESET_B_OBUF1),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_and0001 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and00011  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I1(DVI_RESET_B_OBUF1),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_and0001 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A1_LCD/waddr<3>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [3]),
    .I2(\A_LCD/A1_LCD/waddr_init [3]),
    .O(\A_LCD/A1_LCD/waddr [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_LCD/Mxor_valid_i_ris_edge_lcdclk_Result1  (
    .I0(\A_LCD/valid_i_lvl_lcdclk_d3_6069 ),
    .I1(\A_LCD/valid_i_lvl_lcdclk_d2_6068 ),
    .O(\A_LCD/valid_i_ris_edge_lcdclk )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \A_AUDIO/A0_IF/Mxor_data_in_chg_sysclk_Result1  (
    .I0(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d3_1130 ),
    .I1(\A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2_1129 ),
    .O(\A_AUDIO/A0_IF/data_in_chg_sysclk )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_LCD/A1_LCD/inst/device_busy_not000111  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/inst/e_5842 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .O(\A_LCD/A1_LCD/inst/device_busy_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  \A_AUDIO/A0_IF/cnt_audio_rst_not00011  (
    .I0(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_and00001  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_9_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_8_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_7_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_6_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_5_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_4_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_3_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_31_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_30_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not00011  (
    .I0(\A_LCD/valid_i_lcdclk_6063 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_2_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_29_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_28_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_27_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_26_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_25_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_24_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_23_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_22_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_21_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_20_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_1_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_19_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_18_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_17_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_16_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_15_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_14_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_13_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_12_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I3(\A_LCD/valid_i_lcdclk_6063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_11_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I1(\A_LCD/valid_i_lcdclk_6063 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_10_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not00011  (
    .I0(\A_LCD/valid_i_lcdclk_6063 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [4]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [3]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/lcd_mem_0_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A1_LCD/waddr<2>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [2]),
    .I2(\A_LCD/A1_LCD/waddr_init [2]),
    .O(\A_LCD/A1_LCD/waddr [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1311  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge )
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq00021  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [3]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0002 )
  );
  LUT6 #(
    .INIT ( 64'hF000FFFF8000FFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>114  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I4(DVI_RESET_B_OBUF1),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>114_6302 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFFFFFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>138  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>138_6303 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000310  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [16]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [17]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [10]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [11]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [6]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [8]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000310_6737 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000346  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [14]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [15]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [13]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [12]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [9]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000346_6738 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000371  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [4]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [5]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [3]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [2]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000371_6739 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000392  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000310_6737 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000346_6738 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000371_6739 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_DVI_TELE_TXRX/W_TELE_RX1  (
    .I0(\A_DVI_TELE_TXRX/FPGA_MODE [4]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_4828 ),
    .I2(TELE_RX_IBUF_7187),
    .O(\A_DVI_TELE_TXRX/W_TELE_RX )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [1])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs_4264 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs_4262 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va_4263 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha_4261 ),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_4259 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/i_sync_all )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq00003  (
    .I0(N172),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [3]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I5(N183),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq00003  (
    .I0(N174),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I5(N184),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[7] ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[6] ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[1] ),
    .O(N18)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .I5(N18),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/NextOp_4097 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A1_LCD/waddr<1>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1]),
    .I2(\A_LCD/A1_LCD/waddr_init [1]),
    .O(\A_LCD/A1_LCD/waddr [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \A_LCD/A1_LCD/waddr<0>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I2(\A_LCD/A1_LCD/waddr_init [0]),
    .O(\A_LCD/A1_LCD/waddr [0])
  );
  LUT5 #(
    .INIT ( 32'hAAA95555 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ),
    .O(N20)
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [1])
  );
  LUT5 #(
    .INIT ( 32'hAAA95555 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [1])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1331  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .O(N192)
  );
  LUT4 #(
    .INIT ( 16'hBDFB ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_data_hi_z_or0000_inv1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_data_hi_z_or0000_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF00000080000000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>111  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/falling_edge ),
    .I1(N198),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>111_6298 )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133_6300 )
  );
  LUT6 #(
    .INIT ( 64'h0404040404040C04 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>160  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(N169),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>160_6301 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [4]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [7]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [6]),
    .O(N22)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [3]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [2]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [0]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [5]),
    .I5(N22),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA955555555 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [4])
  );
  LUT4 #(
    .INIT ( 16'hA955 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA955555555 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A1_LCD/wen1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .O(\A_LCD/A1_LCD/wen )
  );
  LUT4 #(
    .INIT ( 16'hA955 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [2])
  );
  LUT5 #(
    .INIT ( 32'hDA88AA88 ))
  \A_LCD/A1_LCD/raddr_mux0000<2>1  (
    .I0(\A_LCD/A1_LCD/raddr [2]),
    .I1(\A_LCD/A1_LCD/raddr_or0000 ),
    .I2(\A_LCD/A1_LCD/raddr [0]),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .I4(\A_LCD/A1_LCD/raddr [1]),
    .O(\A_LCD/A1_LCD/raddr_mux0000 [2])
  );
  LUT6 #(
    .INIT ( 64'hDA88AA88AA88AA88 ))
  \A_LCD/A1_LCD/raddr_mux0000<3>1  (
    .I0(\A_LCD/A1_LCD/raddr [3]),
    .I1(\A_LCD/A1_LCD/raddr_or0000 ),
    .I2(\A_LCD/A1_LCD/raddr [0]),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .I4(\A_LCD/A1_LCD/raddr [1]),
    .I5(\A_LCD/A1_LCD/raddr [2]),
    .O(\A_LCD/A1_LCD/raddr_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2-In11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .O(N26)
  );
  LUT4 #(
    .INIT ( 16'hFF45 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0001 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021_4295 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0000 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DataInReady1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterDataInReady )
  );
  LUT4 #(
    .INIT ( 16'hFF45 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021_2469 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0000 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs )
  );
  LUT5 #(
    .INIT ( 32'h2AAAFFAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3-In1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterDataInReady ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterCommandReady ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hECEC4CCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2-In1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterCommandReady ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterDataInReady ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_d<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [3]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [3]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [3]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_d [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_d<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [2]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [2]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [2]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_d [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_d<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [1]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [1]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [1]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_d [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_d<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data [0]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data [0]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [0]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_d [0])
  );
  LUT6 #(
    .INIT ( 64'h0001010155555555 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021_4295 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101010101 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00011  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0001 )
  );
  LUT6 #(
    .INIT ( 64'h0001010155555555 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021_2469 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101010101 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0001 )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or00011  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .I1(DVI_RESET_B_OBUF1),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0001 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [8]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [9]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [5]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [6]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [2]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [4]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010_6729 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [10]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [13]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [12]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [11]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [7]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039_6730 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000054  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039_6730 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [1]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010_6729 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0000 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000110  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [13]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [14]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [8]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [9]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [5]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [6]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000110_6732 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000129  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [18]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [20]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [15]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [17]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [19]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [16]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000129_6733 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000178  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [11]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [12]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [10]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [7]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [4]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000178_6734 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState<1>_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [6]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [3]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [7]),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState<1>  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [5]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I5(N261),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState [1])
  );
  LUT6 #(
    .INIT ( 64'hAFAFAF8FFFFFFFCF ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0001 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I2(DVI_RESET_B_OBUF1),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .I4(N20),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_or0000_6782 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ),
    .O(N30)
  );
  LUT6 #(
    .INIT ( 64'hAFAFAF8FFFFFFFCF ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0000 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I2(DVI_RESET_B_OBUF1),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .I4(N30),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_or0000_6696 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [6])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState<1>_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [7]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [9]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [6]),
    .O(N341)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState<1>  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I5(N341),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState [1])
  );
  LUT6 #(
    .INIT ( 64'h8080808080808000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000023  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[1] ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[6] ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState[7] ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000023_4137 )
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_v_addsub0000_cy [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [1])
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<0>2  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_v_addsub0000_cy [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [0])
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [3])
  );
  LUT6 #(
    .INIT ( 64'h2888888888888888 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<2>_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .O(N42)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<0>1_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'h1113113311331133 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I5(N44),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N14 )
  );
  LUT4 #(
    .INIT ( 16'hEC64 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<7>_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [7]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [15]),
    .O(N52)
  );
  LUT4 #(
    .INIT ( 16'hEC64 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<6>_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [6]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [14]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h7575202075552000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<6>  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [5]),
    .I5(N54),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux00002  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [6]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux00002_4846 )
  );
  LUT6 #(
    .INIT ( 64'h66EA00EA66400040 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000140  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000140_4845 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA808A808A808 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000174  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux000050 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000140_4845 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0002 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux00002_4846 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd13-In111  (
    .I0(\A_LCD/A1_LCD/lc_start_5919 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 ),
    .O(\A_LCD/A1_LCD/inst/data_w_r_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_LCD/A1_LCD/inst/e_not0002_SW0  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/e_not0002  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .I5(N64),
    .O(\A_LCD/A1_LCD/inst/e_not0002_5843 )
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [4])
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [4])
  );
  LUT4 #(
    .INIT ( 16'h666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [2])
  );
  LUT4 #(
    .INIT ( 16'h666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<2>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [2])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \A_LCD/A1_LCD/raddr_or00001  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .O(\A_LCD/A1_LCD/raddr_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hFDF88D88 ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<2>_SW0  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I1(\A_LCD/A1_LCD/inst/data_w_r [1]),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I3(\A_LCD/A1_LCD/inst/lcddata [1]),
    .I4(\A_LCD/A1_LCD/inst/data_w_r [5]),
    .O(N66)
  );
  LUT5 #(
    .INIT ( 32'h6666666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [3])
  );
  LUT5 #(
    .INIT ( 32'h6666666A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<3>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [3])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [1])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<1>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>141  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .O(N27)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and00051  (
    .I0(N169),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I4(N27),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0004_xo<0>_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [27]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [30]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [29]),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0004_xo<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [26]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [25]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [24]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [23]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [28]),
    .I5(N72),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0004 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0002_xo<0>_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [16]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [19]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [18]),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0002_xo<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [15]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [14]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [13]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [12]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [17]),
    .I5(N74),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0002 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0000_xo<0>_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [7]),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mxor_packet_good_xor0000_xo<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [6]),
    .I5(N76),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0000 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11311  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .O(N169)
  );
  LUT6 #(
    .INIT ( 64'hA5B4B496D25AD25A ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_mux00001  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/r_update_4627 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [1])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq00021  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0002 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h0A02 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq000011  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5]),
    .O(N172)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq000011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5]),
    .O(N174)
  );
  LUT4 #(
    .INIT ( 16'hAA82 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_mux0000 [5])
  );
  LUT4 #(
    .INIT ( 16'h1001 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_ha1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0000 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0001 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021_4295 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_ha )
  );
  LUT4 #(
    .INIT ( 16'h1001 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_ha1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0001 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021_2469 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_ha )
  );
  LUT4 #(
    .INIT ( 16'h2880 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_mux0000 [0])
  );
  LUT5 #(
    .INIT ( 32'h01001100 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt000011  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [3]),
    .I3(N172),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0000 )
  );
  LUT5 #(
    .INIT ( 32'h01001100 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt000011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [3]),
    .I3(N174),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000F00000018 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_vs_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2]),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'hFF33FE32FF33FF33 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_vs  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I3(N151),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4]),
    .I5(N78),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_vs_4297 )
  );
  LUT6 #(
    .INIT ( 64'h0000000F00000018 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_vs_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2]),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'hFF33FE32FF33FF33 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_vs  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I3(N144),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4]),
    .I5(N80),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_vs_2471 )
  );
  LUT6 #(
    .INIT ( 64'h00022222888AAAAA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137_6296 )
  );
  LUT4 #(
    .INIT ( 16'hCF8F ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137_6296 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I2(DVI_RESET_B_OBUF1),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165_6297 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1139  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [10]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [21]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [32]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [22]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1139_6292 )
  );
  LUT4 #(
    .INIT ( 16'h66A6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [6])
  );
  LUT4 #(
    .INIT ( 16'h66A6 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [6])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_LCD/rstmod/counter_not00011  (
    .I0(\A_LCD/locked1 ),
    .I1(\A_LCD/rstmod/rstgen_cmp_eq0000_6061 ),
    .I2(\A_LCD/locked2 ),
    .O(\A_LCD/rstmod/counter_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_LCD/rstmod/rstgen_cmp_eq0000_SW0  (
    .I0(\A_LCD/rstmod/counter [2]),
    .I1(\A_LCD/rstmod/counter [1]),
    .I2(\A_LCD/rstmod/counter [0]),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_LCD/rstmod/rstgen_cmp_eq0000  (
    .I0(\A_LCD/rstmod/counter [7]),
    .I1(\A_LCD/rstmod/counter [6]),
    .I2(\A_LCD/rstmod/counter [5]),
    .I3(\A_LCD/rstmod/counter [4]),
    .I4(\A_LCD/rstmod/counter [3]),
    .I5(N82),
    .O(\A_LCD/rstmod/rstgen_cmp_eq0000_6061 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<8>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<8>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [8])
  );
  LUT5 #(
    .INIT ( 32'h66666A66 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [7])
  );
  LUT5 #(
    .INIT ( 32'h66666A66 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<3>1  (
    .I0(\A_LCD/A1_LCD/mem/rdata [4]),
    .I1(N2),
    .I2(\A_LCD/A1_LCD/lc_data_w [4]),
    .I3(N16),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_LCD/A1_LCD/inst/lcddata_or00011  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I2(\A_LCD/A1_LCD/inst/lcddata_or0000 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_or0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_LCD/A1_LCD/inst/lcddata_or00001  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAEEE ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<4>11  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I2(\A_LCD/A1_LCD/raddr [4]),
    .I3(N171),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .O(N2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF888 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<2>1  (
    .I0(\A_LCD/A1_LCD/mem/rdata [5]),
    .I1(N2),
    .I2(\A_LCD/A1_LCD/lc_data_w [5]),
    .I3(N16),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd12_5959 ),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF888 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<1>1  (
    .I0(\A_LCD/A1_LCD/lc_data_w [6]),
    .I1(N16),
    .I2(\A_LCD/A1_LCD/raddr_or0000 ),
    .I3(\A_LCD/A1_LCD/mem/rdata [6]),
    .I4(N189),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF888 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<0>2  (
    .I0(\A_LCD/A1_LCD/lc_data_w [7]),
    .I1(N16),
    .I2(\A_LCD/A1_LCD/raddr_or0000 ),
    .I3(\A_LCD/A1_LCD/mem/rdata [7]),
    .I4(N189),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<7>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .I1(\A_LCD/A1_LCD/mem/rdata [0]),
    .I2(N2),
    .I3(\A_LCD/A1_LCD/lc_data_w [0]),
    .I4(N16),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd10_5955 ),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<5>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .I1(\A_LCD/A1_LCD/mem/rdata [2]),
    .I2(N2),
    .I3(\A_LCD/A1_LCD/lc_data_w [2]),
    .I4(N16),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd9_5977 ),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [5])
  );
  LUT6 #(
    .INIT ( 64'hF888FFFFF888F888 ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<1>1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I1(\A_LCD/A1_LCD/inst/data_w_r [2]),
    .I2(\A_LCD/A1_LCD/inst/data_w_r [6]),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I4(\A_LCD/A1_LCD/inst/lcddata_or0001 ),
    .I5(\A_LCD/A1_LCD/inst/lcddata [2]),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'hF888FFFFF888F888 ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<0>1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I1(\A_LCD/A1_LCD/inst/data_w_r [3]),
    .I2(\A_LCD/A1_LCD/inst/data_w_r [7]),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I4(\A_LCD/A1_LCD/inst/lcddata_or0001 ),
    .I5(\A_LCD/A1_LCD/inst/lcddata [3]),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAACFCCCCCC ))
  \A_LCD/A1_LCD/state_FSM_FFd6-In1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd6_5971 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd7_5973 ),
    .I2(\A_LCD/A1_LCD/raddr [4]),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I4(N171),
    .I5(\A_LCD/A1_LCD/lc_busy ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h8000A00000008000 ))
  \A_LCD/valid_i_lcdclk_mux0000_SW2  (
    .I0(\A_LCD/recv_data_lcdclk [1]),
    .I1(\A_LCD/recv_data_lcdclk [2]),
    .I2(\A_LCD/recv_data_lcdclk [3]),
    .I3(\A_LCD/recv_data_lcdclk [5]),
    .I4(\A_LCD/recv_data_lcdclk [0]),
    .I5(\A_LCD/recv_data_lcdclk [4]),
    .O(N86)
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndy<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [5])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/ndx<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/ndx [5])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .I3(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy<4>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4])
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [14]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [12]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [13]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33_6368 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>156  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>156_6290 )
  );
  LUT5 #(
    .INIT ( 32'h10080000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>168  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>156_6290 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>168_6291 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1105  (
    .I0(N192),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1105_6282 )
  );
  LUT4 #(
    .INIT ( 16'h8A02 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170_6285 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1291  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1146_6284 ),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269_6289 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/i_disp_adr<6>21  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(N40)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/PixelActive1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .O(\A_DVI_TELE_TXRX/VideoReady )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/i_disp_adr<6>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 ),
    .I1(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I3(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(N24)
  );
  LUT4 #(
    .INIT ( 16'h555D ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Period_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Period_not0001 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAEA ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/r_update_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E_1953 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/r_update_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_adr<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [3]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [4]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [4]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_adr<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [3]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [3]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [3]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_adr<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [1]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [1]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [1]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \A_DVI_TELE_TXRX/i_disp_adr<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [0]),
    .I1(N24),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [0]),
    .I3(N33),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [0]),
    .I5(N40),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [0])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not000111  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N69 )
  );
  LUT6 #(
    .INIT ( 64'h141414BE14141414 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_4828 ),
    .I2(\A_DVI_TELE_TXRX/W_TELE_RX ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I4(N42),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA0808080 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N69 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I4(N94),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_not0001_3862 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [4]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [3]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [2]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [1]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [0]),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000000 ))
  \A_AUDIO/A0_IF/cnt_audio_init_not00011  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .O(\A_AUDIO/A0_IF/cnt_audio_init_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [0]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [3]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color [4]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_color [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [6]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [7]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color [8]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [9]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color [12]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_color [11]),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000042  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/update1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .O(\A_LCD/lcd_update )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd14-In11  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd12-In_bdd0 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd14-In )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_LCD/A1_LCD/state_cmp_eq000111  (
    .I0(\A_LCD/A1_LCD/raddr [0]),
    .I1(\A_LCD/A1_LCD/raddr [1]),
    .I2(\A_LCD/A1_LCD/raddr [2]),
    .I3(\A_LCD/A1_LCD/raddr [3]),
    .O(N171)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_LCD/A1_LCD/lc_start_or00001  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd10_5955 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd11_5957 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd12_5959 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd9_5977 ),
    .O(\A_LCD/A1_LCD/lc_start_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hFA8A8A8A ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd11-In11  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd10-In_bdd2 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .I4(\A_LCD/A1_LCD/inst/e_5842 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd11-In )
  );
  LUT5 #(
    .INIT ( 32'h4C4CFC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd10-In11  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd10-In_bdd2 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd10-In )
  );
  LUT5 #(
    .INIT ( 32'h4C4CFC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd12-In11  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd12-In_bdd0 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd12-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222222222227 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<4>21  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I1(\A_LCD/lcd_update ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I5(\A_LCD/A1_LCD/lc_start_or0000 ),
    .O(N16)
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4C4CFC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd8-In11  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I4(\A_LCD/A1_LCD/inst/counter [10]),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFAAA8AAA8AAA8AA ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd9-In11  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 ),
    .I2(\A_LCD/A1_LCD/inst/counter [10]),
    .I3(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I4(\A_LCD/A1_LCD/inst/e_5842 ),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd9-In )
  );
  LUT6 #(
    .INIT ( 64'hFFAAA8AAA8AAA8AA ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd7-In21  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 ),
    .I2(\A_LCD/A1_LCD/inst/counter [10]),
    .I3(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I4(\A_LCD/A1_LCD/inst/e_5842 ),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd7-In )
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4C4CFC4C ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd6-In11  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I4(\A_LCD/A1_LCD/inst/counter [10]),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_LCD/A1_LCD/state_FSM_FFd12-In_SW0  (
    .I0(\A_LCD/A1_LCD/waddr_init [1]),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A1_LCD/waddr_init [0]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \A_LCD/A1_LCD/state_FSM_FFd12-In  (
    .I0(\A_LCD/A1_LCD/waddr_init [4]),
    .I1(\A_LCD/A1_LCD/waddr_init [3]),
    .I2(\A_LCD/A1_LCD/waddr_init [2]),
    .I3(N106),
    .I4(\A_LCD/A1_LCD/lc_busy ),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd12_5959 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd12-In_5960 )
  );
  LUT4 #(
    .INIT ( 16'hFAF2 ))
  \A_LCD/A1_LCD/lc_start_mux0000_SW0  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I1(N171),
    .I2(\A_LCD/A1_LCD/lc_start_or0000 ),
    .I3(\A_LCD/A1_LCD/raddr [4]),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'h00000000FFFFFEFC ))
  \A_LCD/A1_LCD/lc_start_mux0000  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I3(\A_LCD/lcd_update ),
    .I4(N108),
    .I5(\A_LCD/A1_LCD/lc_busy ),
    .O(\A_LCD/A1_LCD/lc_start_mux0000_5920 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd6-In3_SW0  (
    .I0(\A_LCD/A1_LCD/inst/counter [2]),
    .I1(\A_LCD/A1_LCD/inst/counter [4]),
    .I2(\A_LCD/A1_LCD/inst/counter [1]),
    .I3(\A_LCD/A1_LCD/inst/counter [0]),
    .I4(\A_LCD/A1_LCD/inst/counter [3]),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEFFF ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd6-In3  (
    .I0(\A_LCD/A1_LCD/inst/counter [7]),
    .I1(\A_LCD/A1_LCD/inst/counter [9]),
    .I2(\A_LCD/A1_LCD/inst/counter [6]),
    .I3(\A_LCD/A1_LCD/inst/counter [5]),
    .I4(\A_LCD/A1_LCD/inst/counter [8]),
    .I5(N110),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd6-In_bdd3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd12-In2_SW0  (
    .I0(\A_LCD/A1_LCD/inst/counter [1]),
    .I1(\A_LCD/A1_LCD/inst/counter [4]),
    .I2(\A_LCD/A1_LCD/inst/counter [2]),
    .I3(\A_LCD/A1_LCD/inst/counter [10]),
    .I4(\A_LCD/A1_LCD/inst/counter [3]),
    .I5(\A_LCD/A1_LCD/inst/counter [0]),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFFFFFFF ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd12-In2  (
    .I0(\A_LCD/A1_LCD/inst/counter [5]),
    .I1(\A_LCD/A1_LCD/inst/counter [9]),
    .I2(\A_LCD/A1_LCD/inst/counter [8]),
    .I3(\A_LCD/A1_LCD/inst/counter [7]),
    .I4(\A_LCD/A1_LCD/inst/counter [6]),
    .I5(N112),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd12-In_bdd0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFFFFFFF ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd10-In3_SW0  (
    .I0(\A_LCD/A1_LCD/inst/counter [10]),
    .I1(\A_LCD/A1_LCD/inst/counter [0]),
    .I2(\A_LCD/A1_LCD/inst/counter [4]),
    .I3(\A_LCD/A1_LCD/inst/counter [1]),
    .I4(\A_LCD/A1_LCD/inst/counter [3]),
    .I5(\A_LCD/A1_LCD/inst/counter [2]),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEFFF ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd10-In3  (
    .I0(\A_LCD/A1_LCD/inst/counter [9]),
    .I1(\A_LCD/A1_LCD/inst/counter [6]),
    .I2(\A_LCD/A1_LCD/inst/counter [8]),
    .I3(\A_LCD/A1_LCD/inst/counter [7]),
    .I4(\A_LCD/A1_LCD/inst/counter [5]),
    .I5(N114),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd10-In_bdd2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00000002 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<6>35  (
    .I0(\A_LCD/A1_LCD/lc_data_w [1]),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I4(\A_LCD/A1_LCD/lc_start_or0000 ),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000<6>35_5916 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<6>51  (
    .I0(\A_LCD/A1_LCD/lc_data_w_mux0000<6>4_5917 ),
    .I1(\A_LCD/A1_LCD/lc_data_w_mux0000<6>35_5916 ),
    .I2(\A_LCD/A1_LCD/mem/rdata [1]),
    .I3(N2),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [6])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_LCD/A1_LCD/inst/divider_cmp_eq000010  (
    .I0(\A_LCD/A1_LCD/inst/divider [0]),
    .I1(\A_LCD/A1_LCD/inst/divider [1]),
    .I2(\A_LCD/A1_LCD/inst/divider [2]),
    .I3(\A_LCD/A1_LCD/inst/divider [3]),
    .I4(\A_LCD/A1_LCD/inst/divider [4]),
    .I5(\A_LCD/A1_LCD/inst/divider [10]),
    .O(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A1_LCD/inst/divider_cmp_eq000039  (
    .I0(\A_LCD/A1_LCD/inst/divider [11]),
    .I1(\A_LCD/A1_LCD/inst/divider [12]),
    .I2(\A_LCD/A1_LCD/inst/divider [6]),
    .I3(\A_LCD/A1_LCD/inst/divider [5]),
    .I4(\A_LCD/A1_LCD/inst/divider [13]),
    .I5(\A_LCD/A1_LCD/inst/divider [9]),
    .O(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \A_LCD/A1_LCD/inst/busy10  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .O(\A_LCD/A1_LCD/inst/busy10_5799 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_LCD/A1_LCD/inst/busy17  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I1(\A_LCD/A1_LCD/lc_start_5919 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd13_5874 ),
    .O(\A_LCD/A1_LCD/inst/busy17_5800 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_LCD/A1_LCD/inst/busy26  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I4(\A_LCD/A1_LCD/inst/busy17_5800 ),
    .O(\A_LCD/A1_LCD/inst/busy26_5801 )
  );
  LUT4 #(
    .INIT ( 16'h3111 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_0 )
  );
  LUT5 #(
    .INIT ( 32'h3C141414 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_1 )
  );
  LUT6 #(
    .INIT ( 64'h1111111555555555 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [2]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt0000 )
  );
  LUT6 #(
    .INIT ( 64'h3CCC144414441444 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_2 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002_4379 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000011  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [1]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000011_4378 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0A0A0A080 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [2]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [3]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000011_4378 ),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037_4380 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000063  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [2]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [3]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [4]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [0]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [1]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000063_4381 )
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000079  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000063_4381 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000079_4382 )
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCmp/TerminalCount1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [7]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF110A1100 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDF57555555 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or00031  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCount ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/_or0003 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [1]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [3]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [0]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [2]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_4418 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1-In_SW0  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'h2EEEEEEEEEEEEEEE ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1-In  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I5(N130),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1-In_5535 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \A_DVI_TELE_TXRX/i_disp_adr<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [5]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [3]),
    .I3(N40),
    .I4(N24),
    .I5(N33),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [5])
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \A_DVI_TELE_TXRX/i_disp_adr<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [2]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [2]),
    .I3(N40),
    .I4(N24),
    .I5(N33),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [2])
  );
  LUT6 #(
    .INIT ( 64'h3F0000001F000000 ))
  \A_DVI_TELE_TXRX/i_disp_adr<0>21  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [6]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 ),
    .I2(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .I3(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I4(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I5(\A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001_4975 ),
    .O(N33)
  );
  LUT6 #(
    .INIT ( 64'h1115151555555555 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt00011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0001 )
  );
  LUT6 #(
    .INIT ( 64'hDDD777D788822282 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<3>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_3 )
  );
  LUT6 #(
    .INIT ( 64'h7D777DDD28222888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[1] ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<3>3 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_3 )
  );
  LUT6 #(
    .INIT ( 64'h7D777DDD28222888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[1] ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<3>5 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_3 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [4]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [6]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [7]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [8]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [9]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In11_4865 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In47  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [0]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [1]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [13]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [12]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [11]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In47_4866 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In99  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [2]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [3]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [19]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [18]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [17]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In99_4867 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In103  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [14]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In103_4864 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_AUDIO/A0_IF/flash_audio_reset_b1  (
    .I0(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .O(flash_audio_reset_b_OBUF_7205)
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \A_AUDIO/A0_IF/data_out_255_or00001  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .O(\A_AUDIO/A0_IF/data_out_255_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAEAEE ))
  \A_AUDIO/A0_IF/data_out_255_mux00001  (
    .I0(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I3(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I4(\A_AUDIO/A0_IF/N33 ),
    .I5(\A_AUDIO/A0_IF/data_out[255] ),
    .O(\A_AUDIO/A0_IF/data_out_255_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44F4F4F4 ))
  \A_AUDIO/A0_IF/data_out_253_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I1(\A_AUDIO/A0_IF/N8 ),
    .I2(\A_AUDIO/A0_IF/data_out[253] ),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I4(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .O(\A_AUDIO/A0_IF/data_out_253_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEE ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<4>  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd12_5959 ),
    .I2(\A_LCD/A1_LCD/lc_data_w [3]),
    .I3(N16),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd11_5957 ),
    .I5(N137),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h80FF00FF80000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_not0001  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I4(N130),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_not0001_5537 )
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/InAccept1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I2(N134),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady )
  );
  LUT4 #(
    .INIT ( 16'hA080 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CommandReady1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/I2CMasterCommandReady )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and000011  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 )
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and000021  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and000011  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and000021  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and000011  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and000021  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and000021  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_and000041  (
    .I0(\A_DVI_TELE_TXRX/i_disp_men_4974 ),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [6]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [5]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [2]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N20 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N21 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N25 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N22 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N23 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N19 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_and00001  (
    .I0(\A_DVI_TELE_TXRX/i_disp_adr [1]),
    .I1(\A_DVI_TELE_TXRX/i_disp_adr [0]),
    .I2(\A_DVI_TELE_TXRX/i_disp_adr [3]),
    .I3(\A_DVI_TELE_TXRX/i_disp_adr [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N26 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_not0001_inv )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In26  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [4]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [3]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [1]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In26_4860 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In62  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [10]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [9]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [8]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [7]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In62_4861 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In117  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [16]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [5]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [15]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [14]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [13]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In117_4858 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In133  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [19]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [11]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [18]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In133_4859 )
  );
  LUT6 #(
    .INIT ( 64'hF222222222222222 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In173  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0002 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In26_4860 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In62_4861 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In117_4858 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In133_4859 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [17]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [18]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [19]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [12]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [10]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [8]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [9]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_01  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/start_update ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_0 )
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_11  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/start_update ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_1 )
  );
  LUT5 #(
    .INIT ( 32'h28883CCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_21  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [2]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/start_update ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_2 )
  );
  LUT6 #(
    .INIT ( 64'h288888883CCCCCCC ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_31  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [3]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [2]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [0]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/start_update ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/Mcount_lcd_col_eqn_3 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \A_LCD/A1_LCD/wdata<5>1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/_varindex0000 [5]),
    .O(\A_LCD/A1_LCD/wdata [5])
  );
  LUT6 #(
    .INIT ( 64'h777F7F7FFFFFFFFF ))
  \A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [3]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [4]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [2]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [1]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [5]),
    .O(\A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001_4975 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [2])
  );
  LUT5 #(
    .INIT ( 32'hDDD78882 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [7]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [6]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[5] ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<7>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_7 )
  );
  LUT5 #(
    .INIT ( 32'h66F0AAF0 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [7]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [6]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/Result<7>3 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[5] ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_7 )
  );
  LUT5 #(
    .INIT ( 32'h66F0AAF0 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [7]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [6]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/Result<7>5 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[5] ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFEEE ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge00011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [5]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [2]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFF8 ))
  \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[1] ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [5]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[5] )
  );
  LUT6 #(
    .INIT ( 64'h8080000080008000 ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [5]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[5] )
  );
  LUT6 #(
    .INIT ( 64'h8080000080008000 ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [5]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[5] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not00011  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/start_update ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_col_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update10  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [10]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [11]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [12]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [17]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [18]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update10_5700 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update29  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [22]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [25]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [26]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [27]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [1]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update29_5704 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update78  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [6]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [7]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [5]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [4]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [3]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update78_5705 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update114  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [15]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [16]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [14]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [13]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [9]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [8]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update114_5701 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update185  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [28]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [29]),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [24]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [23]),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [21]),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [20]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update185_5702 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update189  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [30]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [31]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update189_5703 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_LCD/A0_LCD_CTRL_TOP/start_update207  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/start_update189_5703 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/start_update78_5705 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/start_update10_5700 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/start_update185_5702 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/start_update114_5701 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/start_update29_5704 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/start_update )
  );
  LUT4 #(
    .INIT ( 16'hFEFC ))
  \A_AUDIO/A0_IF/data_out_236_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_out[236] ),
    .I1(\A_AUDIO/A0_IF/N5 ),
    .I2(\A_AUDIO/A0_IF/N13 ),
    .I3(\A_AUDIO/A0_IF/N47 ),
    .O(\A_AUDIO/A0_IF/data_out_236_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \A_AUDIO/A0_IF/data_out_234_mux000041  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(\A_AUDIO/A0_IF/N8 ),
    .O(\A_AUDIO/A0_IF/N13 )
  );
  LUT4 #(
    .INIT ( 16'h0990 ))
  \A_AUDIO/A0_IF/chg_state_ac97_to_init1  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/chg_state_ac97_to_init )
  );
  LUT5 #(
    .INIT ( 32'hFEFAFCF0 ))
  \A_AUDIO/A0_IF/data_out_235_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_out[235] ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I2(\A_AUDIO/A0_IF/N5 ),
    .I3(\A_AUDIO/A0_IF/N13 ),
    .I4(\A_AUDIO/A0_IF/N47 ),
    .O(\A_AUDIO/A0_IF/data_out_235_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \A_AUDIO/A0_IF/data_out_234_mux000021  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I4(\A_AUDIO/A0_IF/N8 ),
    .O(\A_AUDIO/A0_IF/N5 )
  );
  LUT5 #(
    .INIT ( 32'hFBFAF3F0 ))
  \A_AUDIO/A0_IF/data_out_234_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_out[234] ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I2(\A_AUDIO/A0_IF/N5 ),
    .I3(\A_AUDIO/A0_IF/N13 ),
    .I4(\A_AUDIO/A0_IF/N47 ),
    .O(\A_AUDIO/A0_IF/data_out_234_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \A_AUDIO/A0_IF/data_out_234_mux000031  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I4(\A_AUDIO/A0_IF/data_out_255_and0000 ),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .O(\A_AUDIO/A0_IF/N8 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_199_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [199]),
    .I1(\A_AUDIO/A0_IF/data_out[199] ),
    .I2(\A_AUDIO/A0_IF/data_in [199]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_199_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_198_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [198]),
    .I1(\A_AUDIO/A0_IF/data_out[198] ),
    .I2(\A_AUDIO/A0_IF/data_in [198]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_198_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_197_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [197]),
    .I1(\A_AUDIO/A0_IF/data_out[197] ),
    .I2(\A_AUDIO/A0_IF/data_in [197]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_197_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_196_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [196]),
    .I1(\A_AUDIO/A0_IF/data_out[196] ),
    .I2(\A_AUDIO/A0_IF/data_in [196]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_196_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_195_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [195]),
    .I1(\A_AUDIO/A0_IF/data_out[195] ),
    .I2(\A_AUDIO/A0_IF/data_in [195]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_195_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_194_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [194]),
    .I1(\A_AUDIO/A0_IF/data_out[194] ),
    .I2(\A_AUDIO/A0_IF/data_in [194]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_194_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_193_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [193]),
    .I1(\A_AUDIO/A0_IF/data_out[193] ),
    .I2(\A_AUDIO/A0_IF/data_in [193]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_193_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_192_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [192]),
    .I1(\A_AUDIO/A0_IF/data_out[192] ),
    .I2(\A_AUDIO/A0_IF/data_in [192]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_192_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_191_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [191]),
    .I1(\A_AUDIO/A0_IF/data_out[191] ),
    .I2(\A_AUDIO/A0_IF/data_in [191]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_191_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_190_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [190]),
    .I1(\A_AUDIO/A0_IF/data_out[190] ),
    .I2(\A_AUDIO/A0_IF/data_in [190]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_190_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_189_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [189]),
    .I1(\A_AUDIO/A0_IF/data_out[189] ),
    .I2(\A_AUDIO/A0_IF/data_in [189]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_189_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_188_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [188]),
    .I1(\A_AUDIO/A0_IF/data_out[188] ),
    .I2(\A_AUDIO/A0_IF/data_in [188]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_188_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_187_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [187]),
    .I1(\A_AUDIO/A0_IF/data_out[187] ),
    .I2(\A_AUDIO/A0_IF/data_in [187]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_187_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_186_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [186]),
    .I1(\A_AUDIO/A0_IF/data_out[186] ),
    .I2(\A_AUDIO/A0_IF/data_in [186]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_186_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_185_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [185]),
    .I1(\A_AUDIO/A0_IF/data_out[185] ),
    .I2(\A_AUDIO/A0_IF/data_in [185]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_185_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_184_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [184]),
    .I1(\A_AUDIO/A0_IF/data_out[184] ),
    .I2(\A_AUDIO/A0_IF/data_in [184]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_184_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_183_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [183]),
    .I1(\A_AUDIO/A0_IF/data_out[183] ),
    .I2(\A_AUDIO/A0_IF/data_in [183]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_183_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_182_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [182]),
    .I1(\A_AUDIO/A0_IF/data_out[182] ),
    .I2(\A_AUDIO/A0_IF/data_in [182]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_182_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_181_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [181]),
    .I1(\A_AUDIO/A0_IF/data_out[181] ),
    .I2(\A_AUDIO/A0_IF/data_in [181]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_181_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_180_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [180]),
    .I1(\A_AUDIO/A0_IF/data_out[180] ),
    .I2(\A_AUDIO/A0_IF/data_in [180]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_180_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_179_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [179]),
    .I1(\A_AUDIO/A0_IF/data_out[179] ),
    .I2(\A_AUDIO/A0_IF/data_in [179]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_179_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_178_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [178]),
    .I1(\A_AUDIO/A0_IF/data_out[178] ),
    .I2(\A_AUDIO/A0_IF/data_in [178]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_178_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_177_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [177]),
    .I1(\A_AUDIO/A0_IF/data_out[177] ),
    .I2(\A_AUDIO/A0_IF/data_in [177]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_177_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_176_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [176]),
    .I1(\A_AUDIO/A0_IF/data_out[176] ),
    .I2(\A_AUDIO/A0_IF/data_in [176]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_176_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_175_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [175]),
    .I1(\A_AUDIO/A0_IF/data_out[175] ),
    .I2(\A_AUDIO/A0_IF/data_in [175]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_175_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_174_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [174]),
    .I1(\A_AUDIO/A0_IF/data_out[174] ),
    .I2(\A_AUDIO/A0_IF/data_in [174]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_174_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_173_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [173]),
    .I1(\A_AUDIO/A0_IF/data_out[173] ),
    .I2(\A_AUDIO/A0_IF/data_in [173]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_173_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_172_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [172]),
    .I1(\A_AUDIO/A0_IF/data_out[172] ),
    .I2(\A_AUDIO/A0_IF/data_in [172]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_172_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_171_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [171]),
    .I1(\A_AUDIO/A0_IF/data_out[171] ),
    .I2(\A_AUDIO/A0_IF/data_in [171]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_171_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_170_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [170]),
    .I1(\A_AUDIO/A0_IF/data_out[170] ),
    .I2(\A_AUDIO/A0_IF/data_in [170]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_170_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_169_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [169]),
    .I1(\A_AUDIO/A0_IF/data_out[169] ),
    .I2(\A_AUDIO/A0_IF/data_in [169]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_169_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_168_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [168]),
    .I1(\A_AUDIO/A0_IF/data_out[168] ),
    .I2(\A_AUDIO/A0_IF/data_in [168]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_168_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_167_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [167]),
    .I1(\A_AUDIO/A0_IF/data_out[167] ),
    .I2(\A_AUDIO/A0_IF/data_in [167]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_167_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_166_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [166]),
    .I1(\A_AUDIO/A0_IF/data_out[166] ),
    .I2(\A_AUDIO/A0_IF/data_in [166]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_166_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_165_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [165]),
    .I1(\A_AUDIO/A0_IF/data_out[165] ),
    .I2(\A_AUDIO/A0_IF/data_in [165]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_165_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_164_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [164]),
    .I1(\A_AUDIO/A0_IF/data_out[164] ),
    .I2(\A_AUDIO/A0_IF/data_in [164]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_164_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_163_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [163]),
    .I1(\A_AUDIO/A0_IF/data_out[163] ),
    .I2(\A_AUDIO/A0_IF/data_in [163]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_163_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_162_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [162]),
    .I1(\A_AUDIO/A0_IF/data_out[162] ),
    .I2(\A_AUDIO/A0_IF/data_in [162]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_162_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_161_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [161]),
    .I1(\A_AUDIO/A0_IF/data_out[161] ),
    .I2(\A_AUDIO/A0_IF/data_in [161]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_161_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \A_AUDIO/A0_IF/data_out_160_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_from_proc [160]),
    .I1(\A_AUDIO/A0_IF/data_out[160] ),
    .I2(\A_AUDIO/A0_IF/data_in [160]),
    .I3(\A_AUDIO/A0_IF/N7 ),
    .I4(\A_AUDIO/A0_IF/N10 ),
    .I5(\A_AUDIO/A0_IF/N15 ),
    .O(\A_AUDIO/A0_IF/data_out_160_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \A_AUDIO/A0_IF/data_out_207_mux0000_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I3(\A_AUDIO/A0_IF/N8 ),
    .I4(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .O(N1691)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44CC44C4 ))
  \A_AUDIO/A0_IF/data_out_207_mux0000  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I1(\A_AUDIO/A0_IF/data_out[207] ),
    .I2(\A_AUDIO/A0_IF/N33 ),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I4(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I5(N1691),
    .O(\A_AUDIO/A0_IF/data_out_207_mux0000_1764 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_h [1])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_eq000021  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [2]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [0]),
    .O(N183)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_eq000021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [2]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [0]),
    .O(N184)
  );
  LUT4 #(
    .INIT ( 16'h320F ))
  \A_AUDIO/A0_IF/data_out_251_mux0000_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I1(\A_AUDIO/A0_IF/data_out[251] ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .O(N185)
  );
  LUT6 #(
    .INIT ( 64'h0F0B08080F0F080C ))
  \A_AUDIO/A0_IF/data_out_251_mux0000  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(\A_AUDIO/A0_IF/N33 ),
    .I4(\A_AUDIO/A0_IF/data_out[251] ),
    .I5(N185),
    .O(\A_AUDIO/A0_IF/data_out_251_mux0000_1776 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and00001  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [4]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_line [0]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line [5]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line [6]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [9]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_line [12]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line [11]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line [10]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000048  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \A_AUDIO/A0_IF/data_out_251_mux0000111  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I2(\A_AUDIO/A0_IF/data_out_255_and0000 ),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .O(\A_AUDIO/A0_IF/N33 )
  );
  LUT6 #(
    .INIT ( 64'hA4F4F4A4AEFEFEAE ))
  \A_AUDIO/A0_IF/nxtSTATE_CTRL<0>1  (
    .I0(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I1(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [2]),
    .I4(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d [1]),
    .I5(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/nxtSTATE_CTRL [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or00011  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0001 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [8]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 ),
    .O(N187)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [5]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [9]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [2]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .I4(N187),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or00001  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [5]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [8]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [3]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/N01 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/VideoValid13  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de_4385 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha_4386 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs_4387 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va_4392 ),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs_4393 ),
    .I5(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(\A_DVI_TELE_TXRX/VideoValid13_4960 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/VideoValid43  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de_3829 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha_3830 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs_3831 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va_3832 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I5(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .O(\A_DVI_TELE_TXRX/VideoValid43_4961 )
  );
  LUT5 #(
    .INIT ( 32'hF2F2F3F2 ))
  \A_DVI_TELE_TXRX/VideoValid49  (
    .I0(\A_DVI_TELE_TXRX/VideoValid13_4960 ),
    .I1(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I2(\A_DVI_TELE_TXRX/VideoValid43_4961 ),
    .I3(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .I4(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(\A_DVI_TELE_TXRX/VideoValid )
  );
  LUT4 #(
    .INIT ( 16'hFF4C ))
  \A_AUDIO/A0_IF/nxtSTATE_CTRL<1>1  (
    .I0(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init ),
    .O(\A_AUDIO/A0_IF/nxtSTATE_CTRL [1])
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDDDDDFFFD ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_area111  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00002  (
    .I0(\A_AUDIO/A0_IF/audio_sdata_out_tmp_487 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00002_493 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000231  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/data_out[174] ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I3(\A_AUDIO/A0_IF/data_out[173] ),
    .I4(\A_AUDIO/A0_IF/data_out[175] ),
    .I5(\A_AUDIO/A0_IF/data_out[172] ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000231_494 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000533  (
    .I0(\A_AUDIO/A0_IF/data_out[188] ),
    .I1(\A_AUDIO/A0_IF/data_out[191] ),
    .I2(\A_AUDIO/A0_IF/data_out[189] ),
    .I3(\A_AUDIO/A0_IF/data_out[190] ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000533_495 )
  );
  LUT5 #(
    .INIT ( 32'h000000CA ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000741  (
    .I0(\A_AUDIO/A0_IF/data_out[255] ),
    .I1(\A_AUDIO/A0_IF/data_out[251] ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000741_500 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000761  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I2(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000711_499 ),
    .I3(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000741_500 ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000761_501 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000789  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000789_502 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000794  (
    .I0(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000789_502 ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I2(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000680_498 ),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I4(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000660_497 ),
    .I5(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000761_501 ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000794_503 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000028000 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001059  (
    .I0(\A_AUDIO/A0_IF/data_out[207] ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001059_489 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001104  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001104_491 )
  );
  LUT6 #(
    .INIT ( 64'hFCFCDCDCFCFCDCCC ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001122  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I1(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00002_493 ),
    .I2(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001104_491 ),
    .I3(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000794_503 ),
    .I4(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001079_490 ),
    .I5(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629_496 ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>92  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt0000 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt0000 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>92_2481 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>321  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [5]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_init [6]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [4]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_init [3]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_init [7]),
    .O(\A_AUDIO/A0_IF/data_out_255_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge000034  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [18]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [19]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [16]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_rst [17]),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge000034_1786 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge000035  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [10]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [11]),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge000035_1787 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000314  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [2]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_rst [3]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_rst [4]),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000314_1784 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000317  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [6]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [5]),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000317_1785 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000357  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [12]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [9]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [8]),
    .I3(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000314_1784 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000317_1785 ),
    .I5(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge000035_1787 ),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000357_1788 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>3111  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[1] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFFFFFFFFFF ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I3(\A_AUDIO/A0_IF/data_out_255_and0000 ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .O(N1891)
  );
  LUT6 #(
    .INIT ( 64'h82008200D7008200 ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I2(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I5(N1891),
    .O(\A_AUDIO/A0_IF/nxtSTATE_AC97 [0])
  );
  IBUF   rst_n_IBUF (
    .I(rst_n),
    .O(DVI_RESET_B_OBUF1)
  );
  IBUF   BUTTON_C_IBUF (
    .I(BUTTON_C),
    .O(BUTTON_C_IBUF_6990)
  );
  IBUF   BUTTON_E_IBUF (
    .I(BUTTON_E),
    .O(BUTTON_E_IBUF_6992)
  );
  IBUF   BUTTON_N_IBUF (
    .I(BUTTON_N),
    .O(BUTTON_N_IBUF_6994)
  );
  IBUF   BUTTON_S_IBUF (
    .I(BUTTON_S),
    .O(BUTTON_S_IBUF_6996)
  );
  IBUF   BUTTON_W_IBUF (
    .I(BUTTON_W),
    .O(BUTTON_W_IBUF_6998)
  );
  IBUF   TELE_RX_IBUF (
    .I(TELE_RX),
    .O(TELE_RX_IBUF_7187)
  );
  IBUF   audio_sdata_in_IBUF (
    .I(audio_sdata_in),
    .O(audio_sdata_in_IBUF_7200)
  );
  OBUFT   I2C_SCL_DVI_OBUFT (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .T(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCL_not0001_inv ),
    .O(I2C_SCL_DVI)
  );
  IOBUF   MOUSE_CLK_IOBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .T(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_clk_hi_z_cmp_eq0000_inv ),
    .O(N195),
    .IO(MOUSE_CLK)
  );
  OBUFT   KEYBOARD_DATA_OBUFT (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .T(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .O(KEYBOARD_DATA)
  );
  IOBUF   I2C_SDA_DVI_IOBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SData ),
    .T(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnable_inv ),
    .O(N196),
    .IO(I2C_SDA_DVI)
  );
  IOBUF   KEYBOARD_CLK_IOBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .T(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0011_inv ),
    .O(N197),
    .IO(KEYBOARD_CLK)
  );
  IOBUF   MOUSE_DATA_IOBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .T(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/ps2_data_hi_z_or0000_inv ),
    .O(N198),
    .IO(MOUSE_DATA)
  );
  OBUFT   LCD_DATA_2_OBUFT (
    .I(\A_LCD/A1_LCD/inst/lcddata [2]),
    .T(\A_LCD/A1_LCD/inst/lcddata_en_inv ),
    .O(LCD_DATA[2])
  );
  OBUFT   LCD_DATA_1_OBUFT (
    .I(\A_LCD/A1_LCD/inst/lcddata [1]),
    .T(\A_LCD/A1_LCD/inst/lcddata_en_inv ),
    .O(LCD_DATA[1])
  );
  OBUFT   LCD_DATA_0_OBUFT (
    .I(\A_LCD/A1_LCD/inst/lcddata [0]),
    .T(\A_LCD/A1_LCD/inst/lcddata_en_inv ),
    .O(LCD_DATA[0])
  );
  OBUF   audio_sdata_out_OBUF (
    .I(\A_AUDIO/A0_IF/audio_sdata_out_486 ),
    .O(audio_sdata_out)
  );
  OBUF   LCD_EN_OBUF (
    .I(\A_LCD/A1_LCD/inst/e_5842 ),
    .O(LCD_EN)
  );
  OBUF   DVI_XCLK_N_OBUF (
    .I(DVI_XCLK_N_OBUF_7042),
    .O(DVI_XCLK_N)
  );
  OBUF   DVI_XCLK_P_OBUF (
    .I(DVI_XCLK_P_OBUF_7044),
    .O(DVI_XCLK_P)
  );
  OBUF   DVI_H_OBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [2]),
    .O(DVI_H)
  );
  OBUF   LED_ERR_0_OBUF (
    .I(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(LED_ERR_0)
  );
  OBUF   LED_ERR_1_OBUF (
    .I(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .O(LED_ERR_1)
  );
  OBUF   DVI_DE_OBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [0]),
    .O(DVI_DE)
  );
  OBUF   DVI_V_OBUF (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out [1]),
    .O(DVI_V)
  );
  OBUF   DVI_RESET_B_OBUF (
    .I(DVI_RESET_B_OBUF1),
    .O(DVI_RESET_B)
  );
  OBUF   LED_C_OBUF (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [0]),
    .O(LED_C)
  );
  OBUF   LED_E_OBUF (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [1]),
    .O(LED_E)
  );
  OBUF   LCD_RS_OBUF (
    .I(\A_LCD/A1_LCD/inst/rs_5861 ),
    .O(LCD_RS)
  );
  OBUF   audio_sync_OBUF (
    .I(\A_AUDIO/A0_IF/audio_sync_506 ),
    .O(audio_sync)
  );
  OBUF   LCD_RW_OBUF (
    .I(\A_LCD/A1_LCD/inst/rw_5863 ),
    .O(LCD_RW)
  );
  OBUF   LED_N_OBUF (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [4]),
    .O(LED_N)
  );
  OBUF   TELE_TX_OBUF (
    .I(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_4828 ),
    .O(TELE_TX)
  );
  OBUF   LED_S_OBUF (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .O(LED_S)
  );
  OBUF   LED_W_OBUF (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [2]),
    .O(LED_W)
  );
  OBUF   flash_audio_reset_b_OBUF (
    .I(flash_audio_reset_b_OBUF_7205),
    .O(flash_audio_reset_b)
  );
  OBUF   DVI_D_11_OBUF (
    .I(DVI_D_11_OBUF_7020),
    .O(DVI_D[11])
  );
  OBUF   DVI_D_10_OBUF (
    .I(DVI_D_10_OBUF_7019),
    .O(DVI_D[10])
  );
  OBUF   DVI_D_9_OBUF (
    .I(DVI_D_9_OBUF_7029),
    .O(DVI_D[9])
  );
  OBUF   DVI_D_8_OBUF (
    .I(DVI_D_8_OBUF_7028),
    .O(DVI_D[8])
  );
  OBUF   DVI_D_7_OBUF (
    .I(DVI_D_7_OBUF_7027),
    .O(DVI_D[7])
  );
  OBUF   DVI_D_6_OBUF (
    .I(DVI_D_6_OBUF_7026),
    .O(DVI_D[6])
  );
  OBUF   DVI_D_5_OBUF (
    .I(DVI_D_5_OBUF_7025),
    .O(DVI_D[5])
  );
  OBUF   DVI_D_4_OBUF (
    .I(DVI_D_4_OBUF_7024),
    .O(DVI_D[4])
  );
  OBUF   DVI_D_3_OBUF (
    .I(DVI_D_3_OBUF_7023),
    .O(DVI_D[3])
  );
  OBUF   DVI_D_2_OBUF (
    .I(DVI_D_2_OBUF_7022),
    .O(DVI_D[2])
  );
  OBUF   DVI_D_1_OBUF (
    .I(DVI_D_1_OBUF_7021),
    .O(DVI_D[1])
  );
  OBUF   DVI_D_0_OBUF (
    .I(DVI_D_0_OBUF_7018),
    .O(DVI_D[0])
  );
  OBUF   TP_7_OBUF (
    .I(\A_LCD/last_data_dump [7]),
    .O(TP[7])
  );
  OBUF   TP_6_OBUF (
    .I(\A_LCD/last_data_dump [6]),
    .O(TP[6])
  );
  OBUF   TP_5_OBUF (
    .I(\A_LCD/last_data_dump [5]),
    .O(TP[5])
  );
  OBUF   TP_4_OBUF (
    .I(\A_LCD/last_data_dump [4]),
    .O(TP[4])
  );
  OBUF   TP_3_OBUF (
    .I(\A_LCD/last_data_dump [3]),
    .O(TP[3])
  );
  OBUF   TP_2_OBUF (
    .I(\A_LCD/last_data_dump [2]),
    .O(TP[2])
  );
  OBUF   TP_1_OBUF (
    .I(\A_LCD/last_data_dump [1]),
    .O(TP[1])
  );
  OBUF   TP_0_OBUF (
    .I(\A_LCD/last_data_dump [0]),
    .O(TP[0])
  );
  FDS   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_3  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>155_6304 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>114_6302 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3])
  );
  FDS   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>1111 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>111_6298 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2])
  );
  FDS   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1284_6295 ),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165_6297 ),
    .Q(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1])
  );
  FDRS   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4  (
    .C(Clock50),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In59 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In0_6717 ),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 )
  );
  FDRE   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1  (
    .C(Clock50),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge ),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1-In1 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1-In11  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1-In1 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<1>_rt_6785 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<2>_rt_6787 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<3>_rt_6789 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [4]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<4>_rt_6791 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [5]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<5>_rt_6793 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [6]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_cy<6>_rt_6795 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [16]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<15>_rt_6568 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [15]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<14>_rt_6566 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [14]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<13>_rt_6564 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [13]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<12>_rt_6562 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [12]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<11>_rt_6560 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [11]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<10>_rt_6558 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [10]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<9>_rt_6586 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [9]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<8>_rt_6584 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [8]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<7>_rt_6582 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<6>_rt_6580 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [6]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<5>_rt_6578 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [5]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<4>_rt_6576 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [4]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<3>_rt_6574 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<2>_rt_6572 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_cy<1>_rt_6570 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [19]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<18>_rt_6607 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [18]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<17>_rt_6605 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [17]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<16>_rt_6603 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [16]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<15>_rt_6601 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [15]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<14>_rt_6599 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [14]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<13>_rt_6597 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [13]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<12>_rt_6595 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [12]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<11>_rt_6593 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [11]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<10>_rt_6591 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [10]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<9>_rt_6625 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [9]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<8>_rt_6623 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [8]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<7>_rt_6621 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<6>_rt_6619 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [6]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<5>_rt_6617 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [5]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<4>_rt_6615 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [4]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<3>_rt_6613 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<2>_rt_6611 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_cy<1>_rt_6609 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [12]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<11>_rt_6535 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [11]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<10>_rt_6533 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [10]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<9>_rt_6553 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [9]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<8>_rt_6551 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [8]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<7>_rt_6549 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<6>_rt_6547 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [6]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<5>_rt_6545 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [5]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<4>_rt_6543 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [4]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<3>_rt_6541 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [3]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<2>_rt_6539 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [2]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_cy<1>_rt_6537 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [13]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<13>_rt_6208 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [12]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<12>_rt_6206 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<11>_rt_6204 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [10]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<10>_rt_6202 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [9]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<9>_rt_6226 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<8>_rt_6224 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<7>_rt_6222 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<6>_rt_6220 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<5>_rt_6218 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<4>_rt_6216 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<3>_rt_6214 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<2>_rt_6212 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_cy<1>_rt_6210 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<6>_rt_6197 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<5>_rt_6195 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<4>_rt_6193 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<3>_rt_6191 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<2>_rt_6189 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_cy<1>_rt_6187 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<12>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [12]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<12>_rt_5749 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<11>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [11]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<11>_rt_5747 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<10>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [10]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<10>_rt_5745 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<9>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [9]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<9>_rt_5767 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<8>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<8>_rt_5765 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<7>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<7>_rt_5763 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<6>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [6]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<6>_rt_5761 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<5>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [5]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<5>_rt_5759 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<4>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [4]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<4>_rt_5757 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<3>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [3]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<3>_rt_5755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<2>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [2]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<2>_rt_5753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_cy<1>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [1]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_cy<1>_rt_5751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<6>_rt  (
    .I0(\A_LCD/rstmod/counter [6]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<6>_rt_6048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<5>_rt  (
    .I0(\A_LCD/rstmod/counter [5]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<5>_rt_6046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<4>_rt  (
    .I0(\A_LCD/rstmod/counter [4]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<4>_rt_6044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<3>_rt  (
    .I0(\A_LCD/rstmod/counter [3]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<3>_rt_6042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<2>_rt  (
    .I0(\A_LCD/rstmod/counter [2]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<2>_rt_6040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_cy<1>_rt  (
    .I0(\A_LCD/rstmod/counter [1]),
    .O(\A_LCD/rstmod/Mcount_counter_cy<1>_rt_6038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<18>_rt_4693 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<17>_rt_4691 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<16>_rt_4689 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<15>_rt_4687 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<14>_rt_4685 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<13>_rt_4683 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<12>_rt_4681 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<11>_rt_4679 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<10>_rt_4677 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<9>_rt_4711 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<8>_rt_4709 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<7>_rt_4707 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<6>_rt_4705 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<5>_rt_4703 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<4>_rt_4701 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<3>_rt_4699 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<2>_rt_4697 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_cy<1>_rt_4695 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [18]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<18>_rt_4732 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [17]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<17>_rt_4730 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<16>_rt_4728 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<15>_rt_4726 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<14>_rt_4724 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<13>_rt_4722 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<12>_rt_4720 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [11]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<11>_rt_4718 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [10]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<10>_rt_4716 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [9]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<9>_rt_4750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<8>_rt_4748 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<7>_rt_4746 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<6>_rt_4744 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<5>_rt_4742 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<4>_rt_4740 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<3>_rt_4738 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<2>_rt_4736 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_cy<1>_rt_4734 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<6>_rt_1992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<5>_rt_1990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<4>_rt_1988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<3>_rt_1986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<2>_rt_1984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_cy<1>_rt_1982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_cy<0>_rt_2064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [30]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<30>_rt_2133 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [29]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<29>_rt_2129 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [28]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<28>_rt_2127 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [27]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<27>_rt_2125 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [26]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<26>_rt_2123 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [25]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<25>_rt_2121 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [24]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<24>_rt_2119 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [23]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<23>_rt_2117 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [22]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<22>_rt_2115 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [21]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<21>_rt_2113 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [20]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<20>_rt_2111 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [19]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<19>_rt_2107 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [18]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<18>_rt_2105 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [17]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<17>_rt_2103 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [16]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<16>_rt_2101 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [15]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<15>_rt_2099 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [14]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<14>_rt_2097 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [13]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<13>_rt_2095 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [12]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<12>_rt_2093 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [11]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<11>_rt_2091 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<10>_rt_2089 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [9]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<9>_rt_2147 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<8>_rt_2145 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<7>_rt_2143 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<6>_rt_2141 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<5>_rt_2139 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<4>_rt_2137 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<3>_rt_2135 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<2>_rt_2131 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_cy<1>_rt_2109 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<6>_rt_2051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<5>_rt_2049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<4>_rt_2047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<3>_rt_2045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<2>_rt_2043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_cy<1>_rt_2041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [11]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<11>_rt_2154 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<10>_rt_2152 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [9]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<9>_rt_2172 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<8>_rt_2170 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<7>_rt_2168 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<6>_rt_2166 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<5>_rt_2164 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<4>_rt_2162 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<3>_rt_2160 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<2>_rt_2158 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_cy<1>_rt_2156 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [11]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<11>_rt_2007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<10>_rt_2005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [9]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<9>_rt_2025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<8>_rt_2023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<7>_rt_2021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<6>_rt_2019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<5>_rt_2017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<4>_rt_2015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<3>_rt_2013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<2>_rt_2011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_cy<1>_rt_2009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [30]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<30>_rt_5022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [29]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<29>_rt_5018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [28]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<28>_rt_5016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [27]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<27>_rt_5014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [26]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<26>_rt_5012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [25]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<25>_rt_5010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [24]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<24>_rt_5008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [23]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<23>_rt_5006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [22]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<22>_rt_5004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [21]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<21>_rt_5002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [20]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<20>_rt_5000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [19]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<19>_rt_4996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [18]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<18>_rt_4994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [17]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<17>_rt_4992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [16]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<16>_rt_4990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [15]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<15>_rt_4988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [14]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<14>_rt_4986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [13]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<13>_rt_4984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [12]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<12>_rt_4982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [11]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<11>_rt_4980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [10]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<10>_rt_4978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [9]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<9>_rt_5036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [8]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<8>_rt_5034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [7]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<7>_rt_5032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [6]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<6>_rt_5030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [5]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<5>_rt_5028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [4]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<4>_rt_5026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [3]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<3>_rt_5024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [2]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<2>_rt_5020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [1]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_cy<1>_rt_4998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [6]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<6>_rt_459 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [5]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<5>_rt_457 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [4]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<4>_rt_455 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [3]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<3>_rt_453 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<2>_rt_451 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_cy<1>_rt_449 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [18]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<18>_rt_253 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [17]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<17>_rt_251 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [16]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<16>_rt_249 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [15]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<15>_rt_247 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [14]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<14>_rt_245 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [13]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<13>_rt_243 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [12]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<12>_rt_241 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [11]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<11>_rt_239 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [10]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<10>_rt_237 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [9]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<9>_rt_271 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [8]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<8>_rt_269 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [7]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<7>_rt_267 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [6]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<6>_rt_265 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [5]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<5>_rt_263 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [4]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<4>_rt_261 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [3]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<3>_rt_259 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [2]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<2>_rt_257 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [1]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_cy<1>_rt_255 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_xor<7>_rt_6797 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<16>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [17]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_xor<16>_rt_6588 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<19>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [20]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_xor<19>_rt_6627 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<12>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [13]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_xor<12>_rt_6555 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<14>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [14]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_xor<14>_rt_6228 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<7>_rt  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_xor<7>_rt_6199 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A1_LCD/inst/Mcount_divider_xor<13>_rt  (
    .I0(\A_LCD/A1_LCD/inst/divider [13]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_xor<13>_rt_5783 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/rstmod/Mcount_counter_xor<7>_rt  (
    .I0(\A_LCD/rstmod/counter [7]),
    .O(\A_LCD/rstmod/Mcount_counter_xor<7>_rt_6050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<19>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [19]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_xor<19>_rt_4713 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<19>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [19]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_xor<19>_rt_4772 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_xor<7>_rt_2002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<31>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [31]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_xor<31>_rt_2149 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<7>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_xor<7>_rt_2061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<12>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [12]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_xor<12>_rt_2187 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<12>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [12]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_xor<12>_rt_2086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<31>_rt  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [31]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_xor<31>_rt_5038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<7>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [7]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_xor<7>_rt_469 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<19>_rt  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [19]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_xor<19>_rt_273 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<0>_SW1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(N210)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<6>1_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .O(N212)
  );
  LUT6 #(
    .INIT ( 64'h00000000000A006A ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<6>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I4(N212),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [6])
  );
  LUT6 #(
    .INIT ( 64'h000000000022006A ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<2>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[4] ),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I4(N212),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'hEC33A0FF ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<1>1_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I4(\A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[4] ),
    .O(N216)
  );
  LUT5 #(
    .INIT ( 32'h0000020E ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<1>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(N216),
    .I4(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'hFF8080FF80FF80FF ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<3>_SW1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I4(N191),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .O(N218)
  );
  LUT5 #(
    .INIT ( 32'h0002000E ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<3>  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .I4(N218),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>311  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 )
  );
  LUT5 #(
    .INIT ( 32'hFF88FF80 ))
  \A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000389  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst [14]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_rst [15]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [13]),
    .I3(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge000034_1786 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000357_1788 ),
    .O(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42_2632 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32_2628 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43_2633 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33_2629 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41_2631 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31_2627 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [0])
  );
  LUT6 #(
    .INIT ( 64'hFFF0BFA033003300 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>486_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_lt0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0001 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt0000 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44_2479 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N11 ),
    .O(N226)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A80000000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>486  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>365_2478 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>441_2480 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128_2472 ),
    .I4(N226),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329_2476 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_o_blu [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<3>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hDDD00D000D00D000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249_2474 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000079_4382 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002_4379 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_5_f7_4374 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [9]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037_4380 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002_4379 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037_4380 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_5_f7_4374 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000079_4382 ),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFDFDD0F0D0F0D ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_lt0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0000 ),
    .I2(N228),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249_2474 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311_2475 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329_2476 )
  );
  LUT6 #(
    .INIT ( 64'hFF8080FF80FF80FF ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<4>1_SW2  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I4(\A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[1] ),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .O(N232)
  );
  LUT5 #(
    .INIT ( 32'h0002000E ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<4>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .I4(N232),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h00000100FFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2155  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [3]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2115 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [5]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0000 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2155_2675 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFDDDDDDDDDFDD ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_3_cmp_lt0000 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311_2475 )
  );
  LUT6 #(
    .INIT ( 64'h3222322232222222 ))
  \A_AUDIO/A0_IF/nxtSTATE_CTRL<1>21  (
    .I0(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge000034_1786 ),
    .I1(flash_audio_reset_b_OBUF_7205),
    .I2(\A_AUDIO/A0_IF/cnt_audio_rst [15]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_rst [14]),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000357_1788 ),
    .I5(\A_AUDIO/A0_IF/cnt_audio_rst [13]),
    .O(\A_AUDIO/A0_IF/chg_state_ctrl_to_init )
  );
  LUT4 #(
    .INIT ( 16'h9086 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>441  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [0]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>441_2480 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAFABFFFFAFAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/_or00001  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I3(\A_DVI_TELE_TXRX/VideoValid13_4960 ),
    .I4(\A_DVI_TELE_TXRX/VideoValid43_4961 ),
    .I5(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h3B7F ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 ),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'h4444444545554545 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>92_2481 ),
    .I2(N234),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [2]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128_2472 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101010101 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [5]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_cnt_v [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0000 )
  );
  LUT4 #(
    .INIT ( 16'h1FFF ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt000021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2115 )
  );
  LUT4 #(
    .INIT ( 16'hE860 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000711  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[253] ),
    .I3(\A_AUDIO/A0_IF/data_out[251] ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000711_499 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \A_AUDIO/A0_IF/nxtSTATE_AC97<0>_SW0_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  \A_AUDIO/A0_IF/chg_state_ac97_to_aud1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I3(N238),
    .I4(\A_AUDIO/A0_IF/data_out_255_and0000 ),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .O(\A_AUDIO/A0_IF/chg_state_ac97_to_aud )
  );
  FDS   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1_rstpot_3899 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2_rstpot_3901 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [2])
  );
  FDS   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1_rstpot_3904 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2_rstpot_3906 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [2])
  );
  FDS   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0_rstpot_3909 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [0])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1_rstpot_3911 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [1])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2_rstpot_3913 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [2])
  );
  FDS   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0_rstpot_3917 ),
    .S(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [0])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1_rstpot_3919 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [1])
  );
  FDR   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2_rstpot_3921 ),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [2])
  );
  LUT6 #(
    .INIT ( 64'h0F0F00FF55553333 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000964_SW0  (
    .I0(\A_AUDIO/A0_IF/data_out[197] ),
    .I1(\A_AUDIO/A0_IF/data_out[199] ),
    .I2(\A_AUDIO/A0_IF/data_out[196] ),
    .I3(\A_AUDIO/A0_IF/data_out[198] ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(N240)
  );
  LUT5 #(
    .INIT ( 32'h00020C0E ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000964  (
    .I0(\A_AUDIO/A0_IF/data_out[213] ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I4(N240),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000964_505 )
  );
  LUT5 #(
    .INIT ( 32'h69999666 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF0100FF000100 ))
  \A_LCD/A1_LCD/lc_system_mux0000_SW3  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I3(\A_LCD/A1_LCD/lc_system_5922 ),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I5(\A_LCD/lcd_update ),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1111FFFE1110 ))
  \A_LCD/A1_LCD/lc_system_mux0000  (
    .I0(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I1(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I2(N189),
    .I3(\A_LCD/A1_LCD/lc_start_or0000 ),
    .I4(N141),
    .I5(N242),
    .O(\A_LCD/A1_LCD/lc_system_mux0000_5923 )
  );
  LUT5 #(
    .INIT ( 32'h32200220 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000680  (
    .I0(\A_AUDIO/A0_IF/data_out[213] ),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I4(\A_AUDIO/A0_IF/data_out[236] ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000680_498 )
  );
  LUT6 #(
    .INIT ( 64'h0A080A080A080A00 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001079  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I3(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001059_489 ),
    .I4(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871_504 ),
    .I5(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000964_505 ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux00001079_490 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_71_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [3]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [4]),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'h0010000000010000 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_71  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [5]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp [4]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/board [44]),
    .I5(N244),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_7 )
  );
  LUT5 #(
    .INIT ( 32'h888AFFFF ))
  \A_AUDIO/A0_IF/data_out_213_mux0000_SW2  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I3(\A_AUDIO/A0_IF/N33 ),
    .I4(\A_AUDIO/A0_IF/data_out[213] ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'h0000002033333333 ))
  \A_AUDIO/A0_IF/data_out_213_mux0000  (
    .I0(\A_AUDIO/A0_IF/N8 ),
    .I1(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I5(N246),
    .O(\A_AUDIO/A0_IF/data_out_213_mux0000_1766 )
  );
  LUT5 #(
    .INIT ( 32'h888AFFFF ))
  \A_AUDIO/A0_IF/data_out_233_mux0000_SW2  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I3(\A_AUDIO/A0_IF/N33 ),
    .I4(\A_AUDIO/A0_IF/data_out[233] ),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'h0002002033333333 ))
  \A_AUDIO/A0_IF/data_out_233_mux0000  (
    .I0(\A_AUDIO/A0_IF/N8 ),
    .I1(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_init [1]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .I5(N248),
    .O(\A_AUDIO/A0_IF/data_out_233_mux0000_1768 )
  );
  LUT6 #(
    .INIT ( 64'h048C159D26AE37BF ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[166] ),
    .I3(\A_AUDIO/A0_IF/data_out[164] ),
    .I4(\A_AUDIO/A0_IF/data_out[167] ),
    .I5(\A_AUDIO/A0_IF/data_out[165] ),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000268_SW0  (
    .I0(\A_AUDIO/A0_IF/data_out[168] ),
    .I1(\A_AUDIO/A0_IF/data_out[171] ),
    .I2(\A_AUDIO/A0_IF/data_out[169] ),
    .I3(\A_AUDIO/A0_IF/data_out[170] ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(N253)
  );
  LUT6 #(
    .INIT ( 64'h048C159D26AE37BF ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000433_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[182] ),
    .I3(\A_AUDIO/A0_IF/data_out[180] ),
    .I4(\A_AUDIO/A0_IF/data_out[183] ),
    .I5(\A_AUDIO/A0_IF/data_out[181] ),
    .O(N255)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000570_SW0  (
    .I0(\A_AUDIO/A0_IF/data_out[184] ),
    .I1(\A_AUDIO/A0_IF/data_out[187] ),
    .I2(\A_AUDIO/A0_IF/data_out[185] ),
    .I3(\A_AUDIO/A0_IF/data_out[186] ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(N258)
  );
  LUT5 #(
    .INIT ( 32'h59555555 ))
  \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \A_LCD/A1_LCD/state_FSM_FFd2-In1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I1(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd9-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd9_5977 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd10_5955 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd9-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd8-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd9_5977 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd8-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd7-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd7_5973 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd7-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd11-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd11_5957 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd12_5959 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd11-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd10-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd10_5955 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd11_5957 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd10-In )
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \A_LCD/A1_LCD/state_FSM_FFd1-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I2(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I3(N189),
    .O(\A_LCD/A1_LCD/state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA0888 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<4>_SW0  (
    .I0(\A_LCD/A1_LCD/mem/rdata [3]),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I2(\A_LCD/A1_LCD/raddr [4]),
    .I3(N171),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .O(N137)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<3>_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .O(N191)
  );
  LUT5 #(
    .INIT ( 32'hAAAAEAAA ))
  \A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[1] )
  );
  LUT6 #(
    .INIT ( 64'h1111111111110010 ))
  \A_LCD/A1_LCD/state_FSM_FFd3-In1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I3(N171),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000660  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[235] ),
    .I3(\A_AUDIO/A0_IF/data_out[234] ),
    .I4(\A_AUDIO/A0_IF/data_out[233] ),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000660_497 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge00011_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .O(N1741)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<0>11  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I1(\A_LCD/A1_LCD/raddr [4]),
    .I2(\A_LCD/A1_LCD/raddr [0]),
    .I3(\A_LCD/A1_LCD/raddr [1]),
    .I4(\A_LCD/A1_LCD/raddr [2]),
    .I5(\A_LCD/A1_LCD/raddr [3]),
    .O(N189)
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<9>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [10]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [9])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<8>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [11]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [8])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<7>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [12]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [7])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<6>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [13]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [6])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<5>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [14]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [5])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<4>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [15]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [4])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<3>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [16]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [3])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<2>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [17]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<19>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [19])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<18>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [1]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [18])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<17>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [2]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [17])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<16>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [3]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [16])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<15>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [4]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [15])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<14>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [5]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [14])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<13>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [6]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [13])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<12>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [7]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [12])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<11>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [8]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [11])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<10>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [9]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<0>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<1>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<2>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<3>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<4>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [4]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<5>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [5]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<6>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [6]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<7>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [7]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<8>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [8]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [8])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<9>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [9]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<1>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [18]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'h20A228AA ))
  \A_AUDIO/A0_IF/cnt_audio_rst_mux0000<0>2  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_rst_addsub0000 [19]),
    .I1(\A_AUDIO/A0_IF/curSTATE_CTRL [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_CTRL [1]),
    .I3(\A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C_232 ),
    .I4(\A_AUDIO/A0_IF/done_audio_rst_cmp_ge0000 ),
    .O(\A_AUDIO/A0_IF/cnt_audio_rst_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFDFDFFF20000020 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [6]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[5] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<6>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_6 )
  );
  LUT6 #(
    .INIT ( 64'hDFFF1000EFFF2000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [6]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<6>3 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[5] ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_6 )
  );
  LUT6 #(
    .INIT ( 64'hDFFF1000EFFF2000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [6]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<6>5 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[5] ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_6 )
  );
  LUT6 #(
    .INIT ( 64'h00FFFFC300AAFFC3 ))
  \A_AUDIO/A0_IF/data_out_234_mux000051  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_init [2]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I2(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I4(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I5(\A_AUDIO/A0_IF/N33 ),
    .O(\A_AUDIO/A0_IF/N47 )
  );
  LUT6 #(
    .INIT ( 64'h0FF90FF90FF900F9 ))
  \A_AUDIO/A0_IF/data_out_160_mux000041  (
    .I0(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I4(\A_AUDIO/A0_IF/data_out_255_or0000 ),
    .I5(\A_AUDIO/A0_IF/N33 ),
    .O(\A_AUDIO/A0_IF/N15 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131_SW2  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I1(\A_AUDIO/A0_IF/data_out[162] ),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I3(\A_AUDIO/A0_IF/data_out[161] ),
    .I4(\A_AUDIO/A0_IF/data_out[163] ),
    .I5(\A_AUDIO/A0_IF/data_out[160] ),
    .O(N260)
  );
  LUT4 #(
    .INIT ( 16'h8A02 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I2(N250),
    .I3(N260),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131_492 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000433_SW2  (
    .I0(\A_AUDIO/A0_IF/data_out[176] ),
    .I1(\A_AUDIO/A0_IF/data_out[179] ),
    .I2(\A_AUDIO/A0_IF/data_out[177] ),
    .I3(\A_AUDIO/A0_IF/data_out[178] ),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I5(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .O(N262)
  );
  LUT5 #(
    .INIT ( 32'hCCCC4CCC ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[1] )
  );
  LUT5 #(
    .INIT ( 32'hCCCC4CCC ))
  \A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[1] )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy<4>11  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_sync_addsub0000_cy[4] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \A_LCD/A1_LCD/inst/busy30  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I4(\A_LCD/A1_LCD/inst/busy17_5800 ),
    .I5(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .O(\A_LCD/A1_LCD/lc_busy )
  );
  LUT6 #(
    .INIT ( 64'hDF57CE469B138A02 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629_SW0  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I2(N255),
    .I3(N262),
    .I4(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000533_495 ),
    .I5(N258),
    .O(N264)
  );
  LUT4 #(
    .INIT ( 16'hABEF ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629_SW1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I2(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000231_494 ),
    .I3(N253),
    .O(N265)
  );
  LUT5 #(
    .INIT ( 32'hC4CC8088 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I2(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000131_492 ),
    .I3(N265),
    .I4(N264),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000629_496 )
  );
  LUT6 #(
    .INIT ( 64'h0000006000006000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1200_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0004 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [31]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1139_6292 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0002 ),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [0]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [20]),
    .O(N267)
  );
  LUT6 #(
    .INIT ( 64'h5555044004400440 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1200  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I1(N267),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/q [9]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/packet_good_xor0000 ),
    .I4(N27),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1200_6293 )
  );
  LUT4 #(
    .INIT ( 16'hD5F5 ))
  \A_DVI_TELE_TXRX/i_disp_adr<6>_SW3  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [6]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 ),
    .I2(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .I3(\A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001_4975 ),
    .O(N269)
  );
  LUT6 #(
    .INIT ( 64'hCCEC00A0FCECF0A0 ))
  \A_DVI_TELE_TXRX/i_disp_adr<6>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr [6]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_addr [3]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I3(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I4(N24),
    .I5(N269),
    .O(\A_DVI_TELE_TXRX/i_disp_adr [6])
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag65_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [11]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [9]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [1]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag38 ),
    .O(N271)
  );
  LUT6 #(
    .INIT ( 64'h0009000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag65  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [10]),
    .I1(N271),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [12]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [14]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [15]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2]),
    .O(N273)
  );
  LUT6 #(
    .INIT ( 64'hFF55FF55FF55FE54 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(N151),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I5(N273),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va_4296 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2]),
    .O(N275)
  );
  LUT6 #(
    .INIT ( 64'hFF55FF55FF55FE54 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(N144),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I5(N275),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va_2470 )
  );
  LUT6 #(
    .INIT ( 64'h4B69B4962DA5D25A ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Madd_tmp_add0000_Madd_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA0808080 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000134  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [13]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 )
  );
  LUT5 #(
    .INIT ( 32'h77757575 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>11111  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133_6300 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>160_6301 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>1111 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \A_LCD/A1_LCD/inst/divider_cmp_eq000057  (
    .I0(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I1(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I2(\A_LCD/A1_LCD/inst/divider [7]),
    .I3(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/divider_cmp_eq0000 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEEEEEEEEEEEEE ))
  \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In134  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In11_4865 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In47_4866 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In99_4867 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In103_4864 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h888F888F888F8888 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1146  (
    .I0(N27),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>168_6291 ),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1105_6282 ),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1113_6283 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1146_6284 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000198  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000178_6734 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000110_6732 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [2]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000129_6733 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0001 )
  );
  LUT6 #(
    .INIT ( 64'h00008080A000A000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_5_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut [2]),
    .O(N277)
  );
  LUT6 #(
    .INIT ( 64'hDFFF1000EFFF2000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_5  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [5]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<5>3 ),
    .I5(N277),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_5_2057 )
  );
  LUT6 #(
    .INIT ( 64'h00008080A000A000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_5_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut [2]),
    .O(N279)
  );
  LUT6 #(
    .INIT ( 64'hDFFF1000EFFF2000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_5  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [5]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<5>5 ),
    .I5(N279),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_5_1998 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va12_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2]),
    .O(N283)
  );
  LUT6 #(
    .INIT ( 64'h5555555757575757 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va12  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(N283),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .O(N151)
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va12_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2]),
    .O(N285)
  );
  LUT6 #(
    .INIT ( 64'h5555555757575757 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va12  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(N285),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .O(N144)
  );
  LUT6 #(
    .INIT ( 64'hFFFF000080000000 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge00001_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [0]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [2]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [3]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [5]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [4]),
    .O(N287)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0A0A0A080 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge00001  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I4(N287),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF000080000000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge00001_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [0]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [5]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [4]),
    .O(N289)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0A0A0A080 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I4(N289),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEA ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge00001_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [2]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [3]),
    .O(N291)
  );
  LUT6 #(
    .INIT ( 64'h8888888888808080 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge00001  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .I4(N291),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEA ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge00001_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [4]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [3]),
    .O(N293)
  );
  LUT6 #(
    .INIT ( 64'h8888888888808080 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .I4(N293),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \A_AUDIO/A0_IF/data_in_255_not0001_SW1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [3]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [5]),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [6]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .O(N295)
  );
  LUT6 #(
    .INIT ( 64'h5555555DFFFFFFFF ))
  \A_AUDIO/A0_IF/data_in_255_not0001  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(N295),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I4(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I5(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_255_not0001_960 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFFFFFFFFFFFE ))
  \A_LCD/valid_i_lcdclk_mux0000_SW3  (
    .I0(\A_LCD/recv_data_lcdclk [4]),
    .I1(\A_LCD/recv_data_lcdclk [7]),
    .I2(\A_LCD/recv_data_lcdclk [1]),
    .I3(\A_LCD/recv_data_lcdclk [2]),
    .I4(\A_LCD/recv_data_lcdclk [3]),
    .I5(\A_LCD/recv_data_lcdclk [5]),
    .O(N297)
  );
  LUT6 #(
    .INIT ( 64'h22AAAAAA20A8A8A8 ))
  \A_LCD/valid_i_lcdclk_mux0000  (
    .I0(\A_LCD/valid_i_lcdclk_tmp_6065 ),
    .I1(\A_LCD/recv_data_lcdclk [6]),
    .I2(\A_LCD/recv_data_lcdclk [0]),
    .I3(N86),
    .I4(\A_LCD/recv_data_lcdclk [7]),
    .I5(N297),
    .O(\A_LCD/valid_i_lcdclk_mux0000_6064 )
  );
  LUT6 #(
    .INIT ( 64'h1111131155555F55 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2-In_SW2  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 ),
    .O(N299)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAFA888888F8 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2-In  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4_6830 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out_6706 ),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I4(N299),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent_6697 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2-In_6827 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000006AAA ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<5>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [5])
  );
  LUT5 #(
    .INIT ( 32'hDDD78882 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_4  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .I3(N301),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<4>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_4_2075 )
  );
  LUT5 #(
    .INIT ( 32'h7DDD2888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_4  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [3]),
    .I3(N303),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<4>3 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_4_2056 )
  );
  LUT5 #(
    .INIT ( 32'h7DDD2888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_4  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [3]),
    .I3(N305),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Result<4>5 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_4_1997 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDD788888882 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_5  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq0000 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [5]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4]),
    .I4(N301),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<5>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_5_2076 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33_6368 ),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [6]),
    .O(N309)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [10]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [11]),
    .I5(N309),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done )
  );
  LUT5 #(
    .INIT ( 32'hE4E4E4EC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2_rstpot_3913 )
  );
  LUT6 #(
    .INIT ( 64'hEEEE444CEEEE4C4C ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [0]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1_rstpot_3911 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC8CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<4>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [4])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC8CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC8CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC8CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [8])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I5(N102),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_x_lut [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I5(N128),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_cmp_eq0000_inv )
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_and000011  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_gt0000_cy [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_and00001_6413 )
  );
  LUT6 #(
    .INIT ( 64'h6666666A66666666 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<8>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<31>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [0]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_cy<8>11  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_my_sub0000_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<9>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<8>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<4>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<3>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<11>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<10>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [10])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<8>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [8])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<9>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<8>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<4>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<3>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<11>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [11])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<10>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [10])
  );
  LUT4 #(
    .INIT ( 16'h9959 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [6])
  );
  LUT4 #(
    .INIT ( 16'h9959 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<6>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [5]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I4(N102),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_inv )
  );
  LUT4 #(
    .INIT ( 16'h9666 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<5>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h66669666 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<6>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h6666666669666666 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<7>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_0_mux00001  (
    .I0(audio_sdata_in_IBUF_7200),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_0_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<9>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<10>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [10]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not00001  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<11>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [11])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/send_command_inv1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/send_command_inv )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<2>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [2])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<2>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [9]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [2])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<1>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [10]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000<0>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my_share0000 [11]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_cy [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hEEAEAEAE77373737 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or00011  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I3(N134),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I5(DVI_RESET_B_OBUF1),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<1>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [10]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000<0>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_mx_cmp_lt0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_addsub0000 [11]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_mux0000 [0])
  );
  LUT4 #(
    .INIT ( 16'h55D5 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_and000011  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_gt0000_cy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_and00001_6448 )
  );
  LUT3 #(
    .INIT ( 8'h63 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [5])
  );
  LUT5 #(
    .INIT ( 32'h99999959 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [7])
  );
  LUT3 #(
    .INIT ( 8'h63 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<5>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [5])
  );
  LUT5 #(
    .INIT ( 32'h99999959 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<7>1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndx_addsub0000_cy [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [5]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_LCD/A1_LCD/inst/state_not00011  (
    .I0(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I1(\A_LCD/A1_LCD/lc_start_5919 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 ),
    .O(\A_LCD/A1_LCD/inst/state_not0001 )
  );
  LUT5 #(
    .INIT ( 32'hDCCC8CCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<0>5 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_0 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_9_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [8]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_9_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_99_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [98]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_99_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_98_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [97]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_98_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_97_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [96]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_97_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_96_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [95]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_96_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_95_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [94]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_95_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_94_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [93]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_94_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_93_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [92]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_93_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_92_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [91]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_92_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_91_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [90]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_91_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_90_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [89]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_90_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_8_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [7]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_8_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_89_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [88]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_89_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_88_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [87]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_88_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_87_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [86]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_87_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_86_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [85]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_86_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_85_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [84]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_85_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_84_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [83]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_84_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_83_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [82]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_83_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_82_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [81]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_82_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_81_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [80]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_81_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_80_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [79]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_80_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_7_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [6]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_7_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_79_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [78]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_79_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_78_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [77]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_78_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_77_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [76]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_77_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_76_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [75]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_76_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_75_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [74]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_75_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_74_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [73]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_74_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_73_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [72]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_73_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_72_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [71]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_72_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_71_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [70]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_71_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_70_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [69]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_70_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_6_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [5]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_6_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_69_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [68]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_69_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_68_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [67]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_68_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_67_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [66]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_67_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_66_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [65]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_66_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_65_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [64]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_65_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_64_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [63]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_64_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_63_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [62]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_63_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_62_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [61]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_62_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_61_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [60]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_61_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_60_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [59]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_60_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_5_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [4]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_5_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_59_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [58]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_59_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_58_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [57]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_58_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_57_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [56]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_57_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_56_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [55]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_56_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_55_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [54]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_55_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_54_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [53]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_54_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_53_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [52]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_53_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_52_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [51]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_52_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_51_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [50]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_51_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_50_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [49]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_50_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_4_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [3]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_4_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_49_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [48]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_49_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_48_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [47]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_48_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_47_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [46]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_47_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_46_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [45]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_46_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_45_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [44]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_45_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_44_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [43]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_44_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_43_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [42]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_43_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_42_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [41]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_42_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_41_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [40]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_41_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_40_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [39]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_40_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_3_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [2]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_3_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_39_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [38]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_39_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_38_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [37]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_38_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_37_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [36]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_37_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_36_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [35]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_36_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_35_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [34]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_35_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_34_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [33]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_34_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_33_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [32]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_33_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_32_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [31]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_32_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_31_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [30]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_31_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_30_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [29]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_30_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_2_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [1]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_2_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_29_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [28]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_29_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_28_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [27]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_28_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_27_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [26]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_27_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_26_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [25]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_26_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_25_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [24]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_25_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \A_AUDIO/A0_IF/data_in_255_mux00001  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/data_in_tmp [254]),
    .O(\A_AUDIO/A0_IF/data_in_255_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_254_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [253]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_254_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_253_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [252]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_253_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \A_AUDIO/A0_IF/data_in_252_mux00001  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/data_in_tmp [251]),
    .O(\A_AUDIO/A0_IF/data_in_252_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \A_AUDIO/A0_IF/data_in_251_mux00001  (
    .I0(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I2(\A_AUDIO/A0_IF/data_in_tmp [250]),
    .O(\A_AUDIO/A0_IF/data_in_251_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_250_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [249]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_250_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_24_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [23]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_24_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_249_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [248]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_249_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_248_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [247]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_248_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_247_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [246]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_247_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_246_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [245]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_246_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_245_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [244]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_245_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_244_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [243]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_244_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_243_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [242]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_243_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_242_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [241]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_242_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_241_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [240]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_241_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_240_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [239]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_240_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_23_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [22]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_23_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_239_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [238]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_239_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_238_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [237]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_238_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_237_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [236]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_237_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_236_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [235]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_236_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_235_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [234]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_235_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_234_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [233]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_234_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_233_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [232]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_233_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_232_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [231]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_232_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_231_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [230]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_231_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_230_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [229]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_230_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_22_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [21]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_22_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_229_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [228]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_229_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_228_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [227]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_228_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_227_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [226]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_227_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_226_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [225]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_226_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_225_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [224]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_225_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_224_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [223]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_224_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_223_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [222]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_223_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_222_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [221]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_222_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_221_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [220]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_221_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_220_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [219]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_220_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_21_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [20]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_21_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_219_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [218]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_219_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_218_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [217]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_218_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_217_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [216]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_217_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_216_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [215]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_216_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_215_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [214]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_215_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_214_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [213]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_214_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_213_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [212]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_213_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_212_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [211]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_212_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_211_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [210]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_211_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_210_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [209]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_210_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_20_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [19]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_20_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_209_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [208]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_209_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_208_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [207]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_208_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_207_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [206]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_207_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_206_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [205]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_206_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_205_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [204]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_205_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_204_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [203]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_204_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_203_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [202]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_203_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_202_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [201]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_202_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_201_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [200]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_201_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_200_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [199]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_200_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_1_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [0]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_1_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_19_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [18]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_19_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_199_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [198]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_199_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_198_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [197]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_198_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_197_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [196]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_197_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_196_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [195]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_196_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_195_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [194]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_195_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_194_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [193]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_194_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_193_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [192]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_193_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_192_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [191]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_192_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_191_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [190]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_191_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_190_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [189]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_190_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_18_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [17]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_18_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_189_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [188]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_189_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_188_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [187]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_188_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_187_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [186]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_187_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_186_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [185]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_186_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_185_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [184]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_185_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_184_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [183]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_184_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_183_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [182]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_183_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_182_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [181]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_182_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_181_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [180]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_181_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_180_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [179]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_180_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_17_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [16]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_17_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_179_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [178]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_179_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_178_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [177]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_178_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_177_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [176]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_177_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_176_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [175]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_176_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_175_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [174]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_175_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_174_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [173]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_174_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_173_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [172]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_173_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_172_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [171]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_172_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_171_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [170]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_171_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_170_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [169]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_170_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_16_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [15]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_16_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_169_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [168]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_169_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_168_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [167]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_168_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_167_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [166]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_167_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_166_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [165]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_166_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_165_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [164]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_165_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_164_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [163]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_164_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_163_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [162]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_163_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_162_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [161]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_162_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_161_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [160]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_161_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_160_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [159]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_160_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_15_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [14]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_15_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_159_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [158]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_159_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_158_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [157]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_158_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_157_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [156]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_157_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_156_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [155]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_156_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_155_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [154]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_155_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_154_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [153]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_154_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_153_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [152]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_153_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_152_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [151]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_152_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_151_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [150]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_151_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_150_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [149]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_150_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_14_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [13]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_14_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_149_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [148]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_149_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_148_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [147]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_148_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_147_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [146]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_147_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_146_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [145]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_146_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_145_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [144]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_145_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_144_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [143]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_144_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_143_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [142]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_143_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_142_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [141]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_142_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_141_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [140]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_141_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_140_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [139]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_140_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_13_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [12]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_13_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_139_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [138]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_139_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_138_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [137]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_138_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_137_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [136]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_137_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_136_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [135]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_136_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_135_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [134]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_135_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_134_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [133]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_134_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_133_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [132]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_133_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_132_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [131]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_132_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_131_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [130]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_131_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_130_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [129]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_130_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_12_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [11]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_12_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_129_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [128]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_129_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_128_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [127]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_128_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_127_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [126]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_127_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_126_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [125]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_126_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_125_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [124]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_125_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_124_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [123]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_124_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_123_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [122]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_123_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_122_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [121]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_122_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_121_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [120]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_121_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_120_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [119]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_120_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_11_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [10]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_11_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_119_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [118]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_119_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_118_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [117]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_118_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_117_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [116]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_117_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_116_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [115]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_116_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_115_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [114]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_115_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_114_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [113]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_114_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_113_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [112]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_113_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_112_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [111]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_112_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_111_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [110]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_111_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_110_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [109]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_110_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_10_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [9]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_10_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_109_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [108]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_109_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_108_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [107]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_108_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_107_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [106]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_107_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_106_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [105]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_106_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_105_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [104]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_105_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_104_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [103]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_104_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_103_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [102]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_103_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_102_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [101]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_102_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_101_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [100]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_101_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \A_AUDIO/A0_IF/data_in_100_mux00001  (
    .I0(\A_AUDIO/A0_IF/data_in_tmp [99]),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/data_in_100_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<0>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [1]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [2]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [3]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [4]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [4])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not00021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_not0002 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<5>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [5]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<6>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [6]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<7>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [7]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<8>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [8]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<9>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [9]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<10>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [10]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<11>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [11]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<12>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [12]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<13>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [13]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<14>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [14]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [14])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<15>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [15]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<16>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [16]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [16])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<17>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [17]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [17])
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000310_6737 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000346_6738 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000371_6739 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_not0000 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2-In2  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row_xor<0>11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<18>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [18]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [18])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<19>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [19]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [19])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<20>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [20]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [20])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<21>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [21]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [21])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<22>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [22]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [22])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<23>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [23]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [23])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<24>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [24]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [24])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<25>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [25]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [25])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<26>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [26]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [26])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<27>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [27]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [27])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<28>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [28]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [28])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<29>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [29]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [29])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<30>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [30]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [30])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In0  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In0_6717 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut<31>  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait [31]),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/Mcount_cnt_wait_lut [31])
  );
  LUT4 #(
    .INIT ( 16'hCAEA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2_rstpot_3901 )
  );
  LUT4 #(
    .INIT ( 16'hCEAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2_rstpot_3906 )
  );
  LUT6 #(
    .INIT ( 64'hA8882000AAAA2222 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or00001  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I2(N134),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I4(DVI_RESET_B_OBUF1),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \A_DVI_TELE_TXRX/CPG_VideoReady1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .O(\A_DVI_TELE_TXRX/CPG_VideoReady )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/Result<0>3 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_0 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \A_LCD/A1_LCD/inst/counter_not0001_inv1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/counter_not0001_inv )
  );
  LUT4 #(
    .INIT ( 16'h3222 ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd13-In1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd13_5874 ),
    .I1(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I2(\A_LCD/A1_LCD/lc_start_5919 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd1_5864 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd13-In )
  );
  LUT4 #(
    .INIT ( 16'h695A ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [1])
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039_6730 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010_6729 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row_xor<1>11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row1 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I1(DVI_RESET_B_OBUF1),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/Result<1>3 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_1 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<0>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_0 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/Result<2>3 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_2 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/Result<3>3 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_3 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_41  (
    .I0(\A_DVI_TELE_TXRX/Result<4>2 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_4 )
  );
  LUT5 #(
    .INIT ( 32'hDCCC8CCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<0>4 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_0 )
  );
  LUT5 #(
    .INIT ( 32'hDCCC8CCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<0>6 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_0 )
  );
  LUT5 #(
    .INIT ( 32'hF0F2AAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2_rstpot_3921 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<0>  (
    .I0(\A_LCD/A1_LCD/inst/counter [0]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<1>  (
    .I0(\A_LCD/A1_LCD/inst/counter [1]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [1])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<2>  (
    .I0(\A_LCD/A1_LCD/inst/counter [2]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<3>  (
    .I0(\A_LCD/A1_LCD/inst/counter [3]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<4>  (
    .I0(\A_LCD/A1_LCD/inst/counter [4]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<5>  (
    .I0(\A_LCD/A1_LCD/inst/counter [5]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h0000000080000080 ))
  \A_AUDIO/A0_IF/data_out_160_mux000021  (
    .I0(\A_AUDIO/A0_IF/mode_no_proc_1797 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I5(\A_AUDIO/A0_IF/mode_mute_1795 ),
    .O(\A_AUDIO/A0_IF/N7 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAEA ))
  \A_LCD/A1_LCD/lc_data_w_mux0000<6>4  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd9_5977 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd8_5975 ),
    .O(\A_LCD/A1_LCD/lc_data_w_mux0000<6>4_5917 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<6>  (
    .I0(\A_LCD/A1_LCD/inst/counter [6]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [6])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<7>  (
    .I0(\A_LCD/A1_LCD/inst/counter [7]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [7])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<8>  (
    .I0(\A_LCD/A1_LCD/inst/counter [8]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [8])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<9>  (
    .I0(\A_LCD/A1_LCD/inst/counter [9]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In26_4860 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In62_4861 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In117_4858 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1-In133_4859 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_not0001 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \A_LCD/A1_LCD/inst/Mcount_counter_lut<10>  (
    .I0(\A_LCD/A1_LCD/inst/counter [10]),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd7_5891 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd9_5895 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd11_5869 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .O(\A_LCD/A1_LCD/inst/Mcount_counter_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<2>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/update_disp_buf ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .I3(N42),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFDAAA8 ))
  \A_LCD/A1_LCD/raddr_mux0000<0>1  (
    .I0(\A_LCD/A1_LCD/raddr [0]),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .O(\A_LCD/A1_LCD/raddr_mux0000 [0])
  );
  LUT5 #(
    .INIT ( 32'h66666966 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1113  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1113_6283 )
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<4>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [4])
  );
  LUT5 #(
    .INIT ( 32'h28883CCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'h28883CCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row_xor<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [1]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mcount_r_cnt_row2 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_next_state1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_state_6311 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m3_next_state )
  );
  LUT5 #(
    .INIT ( 32'hAFAFAF8C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8-In1  (
    .I0(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8-In )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_51  (
    .I0(\A_DVI_TELE_TXRX/Result<5>2 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_5 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/Result<6>2 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_6 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/Result<7>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_7 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_81  (
    .I0(\A_DVI_TELE_TXRX/Result<8>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_8 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<30>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [1]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [30])
  );
  LUT4 #(
    .INIT ( 16'h96A5 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<1>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/my [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1_6710 ),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I5(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF0F4F0FCCCCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1_rstpot_3919 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \A_LCD/A1_LCD/lc_busy_inv1  (
    .I0(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I5(\A_LCD/A1_LCD/inst/busy17_5800 ),
    .O(\A_LCD/A1_LCD/lc_busy_inv )
  );
  LUT6 #(
    .INIT ( 64'h0009000000000000 ))
  \A_AUDIO/A0_IF/data_out_160_mux000031  (
    .I0(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I2(\A_AUDIO/A0_IF/mode_mute_1795 ),
    .I3(\A_AUDIO/A0_IF/mode_no_proc_1797 ),
    .I4(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I5(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .O(\A_AUDIO/A0_IF/N10 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [10]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [4]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [0])
  );
  LUT6 #(
    .INIT ( 64'hFFAAAAAAFDAAA8A8 ))
  \A_LCD/A1_LCD/raddr_mux0000<1>1  (
    .I0(\A_LCD/A1_LCD/raddr [1]),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd2_5963 ),
    .I3(\A_LCD/A1_LCD/raddr [0]),
    .I4(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .I5(\A_LCD/A1_LCD/state_FSM_FFd1_5953 ),
    .O(\A_LCD/A1_LCD/raddr_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'h6666666666696666 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/mx [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [8]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_mx_addsub0000_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/Result<5>1 )
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [5]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [3]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [5])
  );
  LUT6 #(
    .INIT ( 64'h288888883CCCCCCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [2]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFC4CCC4CCC4CC ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000039_6730 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [1]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000010_6729 ),
    .I4(\A_PS2_KEY_MOUSE/key_command_data [0]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8_6726 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7-In )
  );
  LUT6 #(
    .INIT ( 64'hFF8AFF8ACF8A8A8A ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ),
    .O(N15)
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_91  (
    .I0(\A_DVI_TELE_TXRX/Result<9>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_9 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<29>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [2]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [29])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_101  (
    .I0(\A_DVI_TELE_TXRX/Result<10>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_10 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<28>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [3]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [28])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_111  (
    .I0(\A_DVI_TELE_TXRX/Result<11>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_11_4754 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<27>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [4]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [27])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_01  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [0]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_0 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_121  (
    .I0(\A_DVI_TELE_TXRX/Result<12>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_12 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<26>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [5]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [26])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_131  (
    .I0(\A_DVI_TELE_TXRX/Result<13>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_13 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<25>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [6]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [25])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_141  (
    .I0(\A_DVI_TELE_TXRX/Result<14>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_14 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<24>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [7]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [24])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_151  (
    .I0(\A_DVI_TELE_TXRX/Result<15>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_15 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<23>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [8]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [23])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_161  (
    .I0(\A_DVI_TELE_TXRX/Result<16>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_16 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<22>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [9]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [22])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_171  (
    .I0(\A_DVI_TELE_TXRX/Result<17>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_17 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<21>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [10]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA88A888 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge00011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .I5(N1741),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_ge0001 )
  );
  LUT6 #(
    .INIT ( 64'hFF20FF20FF202020 ))
  \A_LCD/A1_LCD/state_FSM_FFd4-In1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I3(\A_LCD/A1_LCD/state_FSM_FFd4_5967 ),
    .I4(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I5(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFAEAEAEA ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000086  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or00002_4379 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x [6]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000063_4381 ),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_or000037_4380 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<2>  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd12_5871 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd14_5876 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd8_5893 ),
    .I3(\A_LCD/A1_LCD/inst/state_FSM_FFd10_5866 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .I5(N66),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'h0A02 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>155  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>138_6303 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<3>155_6304 )
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_181  (
    .I0(\A_DVI_TELE_TXRX/Result<18>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_18 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<20>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [11]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [20])
  );
  LUT5 #(
    .INIT ( 32'h88A8AAAA ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_191  (
    .I0(\A_DVI_TELE_TXRX/Result<19>1 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2-In ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_eqn_19 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<19>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [12]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [19])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<18>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [13]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [18])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<17>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [14]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [17])
  );
  LUT6 #(
    .INIT ( 64'h777F777F7F7F777F ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt000011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2115 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt0000 )
  );
  LUT6 #(
    .INIT ( 64'h8B00880088008800 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or00001  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h8BDD88DD88DD88DD ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or00011  (
    .I0(DVI_RESET_B_OBUF1),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out [0]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommandReady ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h888888F8AAAAAAFA ))
  \A_LCD/A1_LCD/state_FSM_FFd5-In1  (
    .I0(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A1_LCD/state_FSM_FFd6_5971 ),
    .I3(\A_LCD/A1_LCD/inst/busy10_5799 ),
    .I4(\A_LCD/A1_LCD/inst/busy26_5801 ),
    .I5(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ),
    .O(\A_LCD/A1_LCD/state_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFDFDFFF20000020 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<1>5 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_1 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFDFFF20000020 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<1>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_1 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFDFFF20000020 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r_and0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<1>6 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_1 )
  );
  LUT4 #(
    .INIT ( 16'h0405 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<4>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [4]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/ndy [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<16>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [15]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [16])
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_11  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<1>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_1 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<15>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [16]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [15])
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<2>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_2 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<14>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [17]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [14])
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<3>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_3 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<13>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [18]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [13])
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_41  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<4>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_4 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<12>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [19]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFBBFBF8F8BAFA ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In27  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2_6712 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0002 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In27_6718 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<0>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [31]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [0])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<1>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [30]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<2>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [29]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [2])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<3>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [28]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<4>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [27]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<5>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [26]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<6>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [25]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [6])
  );
  LUT5 #(
    .INIT ( 32'h00000090 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_and00001  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt00021_4295 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_va_4296 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0000 ),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/w_sync_hs_cmp_lt0001 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000090 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_and00001  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt00021_2469 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_va_2470 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0000 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/w_sync_hs_cmp_lt0001 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<7>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [24]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<8>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [23]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<9>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [22]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<10>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [21]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [10])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000<11>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_addsub0000 [20]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait_mux0000 [11])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not00021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N69 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_not0002 )
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFDF00202000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Msub_cnt_color_r_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<2>5 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_2 )
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFDF00202000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_g_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<2>4 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_2 )
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFDF00202000 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_lut [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/Madd_cnt_color_b_mux0000_cy[1] ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/Result<2>6 ),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_2 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_121  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<12>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_12 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_111  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<11>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_11_2029 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_101  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<10>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_10 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_91  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<9>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_9 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_81  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<8>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_8 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<7>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_7 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<6>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_6 )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_51  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result<5>1 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_eqn_5 )
  );
  LUT6 #(
    .INIT ( 64'h10115555FFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_lt000011  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2115 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_1_cmp_lt0000 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>188_SW0  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>173_2473 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .O(N228)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not00021  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_not0002 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_13  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_1 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_21  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [2]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_2 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [3]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_3 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_41  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [4]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555FFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>365  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_ge0001 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>349_2477 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [6]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_4_cmp_lt0000 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/w_7seg_area_0_cmp_lt0001 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>365_2478 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_71  (
    .I0(\A_AUDIO/A0_IF/Result<7>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_7 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_61  (
    .I0(\A_AUDIO/A0_IF/Result<6>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_6 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_51  (
    .I0(\A_AUDIO/A0_IF/Result<5>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_5 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAEA ))
  \A_LCD/A1_LCD/lc_system_mux0000_SW2  (
    .I0(\A_LCD/A1_LCD/lc_start_or0000 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd5_5969 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/valid_i_d_5555 ),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I4(\A_LCD/A1_LCD/lc_system_5922 ),
    .O(N141)
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_41  (
    .I0(\A_AUDIO/A0_IF/Result<4>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_4 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_31  (
    .I0(\A_AUDIO/A0_IF/Result<3>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_3 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_21  (
    .I0(\A_AUDIO/A0_IF/Result<2>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_2 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_11  (
    .I0(\A_AUDIO/A0_IF/Result<1>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_1 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_121  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [12]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_12 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_111  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [11]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_11 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_101  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_10 )
  );
  LUT5 #(
    .INIT ( 32'h888888C8 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1284  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1200_6293 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_6294 ),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1284_6295 )
  );
  LUT5 #(
    .INIT ( 32'hAA2828AA ))
  \A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_01  (
    .I0(\A_AUDIO/A0_IF/Result<0>1 ),
    .I1(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I2(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I3(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I4(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_eqn_0 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_91  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [9]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_9 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_81  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [8]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_8 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_71  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [7]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_7 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_61  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [6]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC4CCCCCCC ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_51  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_line [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/Result [5]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq00008_2370 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq000033_2369 ),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line [1]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_line [8]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_eqn_5 )
  );
  LUT5 #(
    .INIT ( 32'h04400550 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [5])
  );
  LUT5 #(
    .INIT ( 32'h04400550 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_h_addsub0000_cy [4]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [1])
  );
  LUT5 #(
    .INIT ( 32'hAAA2FFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .I4(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF301030103010 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0001 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0000 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h30BA301030103010 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3_6714 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0002 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not00011  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_cmp_eq0000_4405 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs_4264 ),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs_4262 ),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va_4263 ),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha_4261 ),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de_4259 ),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hE44EE444E444E444 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<7>  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [6]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I4(N52),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [7])
  );
  LUT6 #(
    .INIT ( 64'h0440055044005500 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h0440055044005500 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs_2438 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Madd_r_cnt_h_addsub0000_cy [4]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [6]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs_3833 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'h44F4440444F44444 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5-In1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0002 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5-In )
  );
  LUT4 #(
    .INIT ( 16'hCC4C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3-In_SW1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ),
    .I2(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I3(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(N311)
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3-In  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .I1(N311),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3-In_6829 )
  );
  LUT5 #(
    .INIT ( 32'hAECC0CCC ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM_DoneState [1]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1_rstpot_3899 )
  );
  LUT5 #(
    .INIT ( 32'hF222AAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM_DoneState [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [2]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1_rstpot_3904 )
  );
  LUT6 #(
    .INIT ( 64'hCCCEAAAA000AAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM_DoneState [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/_or0000 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0_rstpot_3909 )
  );
  LUT6 #(
    .INIT ( 64'hCCCE000AAAAAAAAA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0_rstpot  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out [2]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM_DoneState [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YReset_3969 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XReset ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0_rstpot_3917 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAFFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269_SW0  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I3(N169),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .O(N313)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA888A8888 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [0]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170_6285 ),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I4(N313),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1197 ),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269_6289 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [9])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h04CC ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h04CC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<6>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h04CC ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h04CC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<7>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv1  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [11]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [10]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [0]),
    .I5(N309),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done_inv )
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4C4C4CCC ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I4(N291),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4C4C4CCC ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<5>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I4(N293),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h00000002AAAAAAAA ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I4(N287),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h00000002AAAAAAAA ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I4(N289),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h11111115FFFFFFFF ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I4(N287),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_cmp_ge0000_inv )
  );
  LUT6 #(
    .INIT ( 64'h11111115FFFFFFFF ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I4(N289),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_cmp_ge0000_inv )
  );
  LUT6 #(
    .INIT ( 64'h040404040404040C ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut<10>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [10]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [9]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [7]),
    .I4(N287),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h [6]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_h_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h040404040404040C ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut<10>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [10]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [9]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [7]),
    .I4(N289),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h [6]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_h_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h9999999999699999 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<7>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [7]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h9999999999959999 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<8>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [8]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [7]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h4444444C44444C4C ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(N291),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h4444444C44444C4C ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<8>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(N293),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h7777777F77777F7F ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(N291),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_cmp_ge0000_inv )
  );
  LUT6 #(
    .INIT ( 64'h7777777F77777F7F ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(N293),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_cmp_ge0000_inv )
  );
  LUT6 #(
    .INIT ( 64'h4444444C44444C4C ))
  \A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [7]),
    .I3(N291),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A1_SYNC/Mcount_r_cnt_v_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h4444444C44444C4C ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut<9>  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [8]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [9]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [7]),
    .I3(N293),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [6]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v [5]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/Mcount_r_cnt_v_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h000400CC00CC00CC ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<13>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [13]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 ),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [13])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC8CCCCCCC ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [2]),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000178_6734 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000110_6732 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq000129_6733 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_01  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [0]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_0 )
  );
  LUT6 #(
    .INIT ( 64'h0100110033003300 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<15>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 ),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [13]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h99999969 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<2>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [2]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/flag_run_done )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_frame_not000111  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I3(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .I4(\A_DVI_TELE_TXRX/CPG_VideoReady ),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_line_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8080AAAA8000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>349  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [3]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [4]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [1]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [5]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>349_2477 )
  );
  LUT6 #(
    .INIT ( 64'h1115151555555555 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge000012_4454 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [13]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000110_4453 ),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000_inv )
  );
  LUT6 #(
    .INIT ( 64'h9999999999999969 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<3>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [3]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [1]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<6>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [6])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<5>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [5])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<3>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<2>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [2])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_mux0000 [0])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_color_and00001  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out [1]),
    .I2(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .I3(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I4(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_color_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h6999 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<5>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/my [5]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h96999999 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut<6>  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [6]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/my [6]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [5]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/Madd_ndy_addsub0000_cy [4]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Maddsub_my_share0000_lut [6])
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_11  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [1]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_1 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_21  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [2]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_2 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_31  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [3]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_3 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_41  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [4]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_4 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_131  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [13]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_13 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_121  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [12]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_12 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_111  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [11]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_11_5771 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_101  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [10]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_10 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_91  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [9]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_9 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_81  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [8]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_8 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_71  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [7]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_7 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_61  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [6]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_6 )
  );
  LUT5 #(
    .INIT ( 32'hCCCC8CCC ))
  \A_LCD/A1_LCD/inst/Mcount_divider_eqn_51  (
    .I0(\A_LCD/A1_LCD/inst/divider [7]),
    .I1(\A_LCD/A1_LCD/inst/Result [5]),
    .I2(\A_LCD/A1_LCD/inst/divider_cmp_eq000010_5840 ),
    .I3(\A_LCD/A1_LCD/inst/divider_cmp_eq000039_5841 ),
    .I4(\A_LCD/A1_LCD/inst/divider [8]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_eqn_5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \A_DVI_TELE_TXRX/A_CPG/cnt_frame_not00012  (
    .I0(\A_DVI_TELE_TXRX/CPG_VideoReady ),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000029_2301 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_cmp_eq000010_2300 ),
    .I4(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_color [10]),
    .O(\A_DVI_TELE_TXRX/A_CPG/cnt_frame_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h00000000090FF090 ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<7>1  (
    .I0(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [2]),
    .I1(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_d [1]),
    .I2(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I3(\A_AUDIO/A0_IF/curSTATE_AC97 [0]),
    .I4(\A_AUDIO/A0_IF/curSTATE_AC97 [1]),
    .I5(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [7])
  );
  LUT6 #(
    .INIT ( 64'hFF808080FFA0A0A0 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In591  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0001 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0003 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In27_6718 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4-In59 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF777 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In_SW2  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ),
    .I1(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [0]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ),
    .I4(\A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE [1]),
    .O(N315)
  );
  LUT6 #(
    .INIT ( 64'hDDDFDDDD88808888 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ),
    .I1(N315),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I5(N15),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5-In_6833 )
  );
  LUT6 #(
    .INIT ( 64'h88888888A8888888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_eqn_4_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .O(N303)
  );
  LUT6 #(
    .INIT ( 64'h88888888A8888888 ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_eqn_4_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [2]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [1]),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .O(N305)
  );
  LUT6 #(
    .INIT ( 64'hFFA2FFAAFFAAFFAA ))
  \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_eqn_4_SW2  (
    .I0(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1]),
    .I1(\A_DVI_TELE_TXRX/A_CPG/cnt_line_cmp_eq0000 ),
    .I2(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [2]),
    .I3(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .I4(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .I5(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [1]),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut<14>  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [14]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [17]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [18]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [19]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [15]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/Period [16]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/Mcount_Period_lut [14])
  );
  LUT5 #(
    .INIT ( 32'h0000060A ))
  \A_AUDIO/A0_IF/cnt_audio_sync_mux0000<0>1  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [7]),
    .I1(N210),
    .I2(\A_AUDIO/A0_IF/chg_state_ac97_to_init ),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync_cmp_ge00001 ),
    .I4(\A_AUDIO/A0_IF/chg_state_ac97_to_aud ),
    .O(\A_AUDIO/A0_IF/cnt_audio_sync_mux0000 [0])
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<10>_rt  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mcount_r_cnt_y_xor<10>_rt_4373 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<10>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [10]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<11>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [11]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [11])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<12>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [12]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [12])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<13>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [13]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [13])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<14>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [14]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [14])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<15>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [15]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [15])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<16>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [16]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [16])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<17>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [17]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [17])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<18>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [18]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [18])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<19>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [19]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [19])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<20>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [20]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [20])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<21>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [21]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [21])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<22>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [22]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [22])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<23>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [23]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [23])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut<24>  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait [24]),
    .I1(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/Mcount_cnt_wait_lut [24])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<4>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_34_5065 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_44_5073 ),
    .O(\A_LCD/A1_LCD/wdata [4])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<2>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_32_5063 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_42_5071 ),
    .O(\A_LCD/A1_LCD/wdata [2])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<0>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_3_5061 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_4_5069 ),
    .O(\A_LCD/A1_LCD/wdata [0])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<3>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_33_5064 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_43_5072 ),
    .O(\A_LCD/A1_LCD/wdata [3])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<1>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_31_5062 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_41_5070 ),
    .O(\A_LCD/A1_LCD/wdata [1])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<7>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_37_5068 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_47_5076 ),
    .O(\A_LCD/A1_LCD/wdata [7])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \A_LCD/A1_LCD/wdata<6>1  (
    .I0(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/state_FSM_FFd1_5534 ),
    .I1(\A_LCD/A1_LCD/state_FSM_FFd13_5961 ),
    .I2(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/counter [4]),
    .I3(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_36_5067 ),
    .I4(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mmux__varindex0000_46_5075 ),
    .O(\A_LCD/A1_LCD/wdata [6])
  );
  BUFGP   audio_bit_clk_BUFGP (
    .I(audio_bit_clk),
    .O(audio_bit_clk_BUFGP_7198)
  );
  BUFGP   CLK_27MHZ_FPGA_BUFGP (
    .I(CLK_27MHZ_FPGA),
    .O(CLK_27MHZ_FPGA_BUFGP_7000)
  );
  BUFG   DVI_RESET_B_OBUF_BUFG (
    .I(DVI_RESET_B_OBUF1),
    .O(DVI_RESET_B_OBUF_7032)
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/Mcount_idle_counter_lut [0])
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_transfer_counter_lut [0])
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_waiting_counter_lut [0])
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [1]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_command_initiate_counter_lut [0])
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut<5>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/my [11]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/Mcompar_my_cmp_lt0000_lut [5])
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_watchdog_timer_count_lut [0])
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_lut<0>_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_debounce_timer_count_lut [0])
  );
  INV   \A_LCD/A1_LCD/inst/Mcount_divider_lut<0>_INV_0  (
    .I(\A_LCD/A1_LCD/inst/divider [0]),
    .O(\A_LCD/A1_LCD/inst/Mcount_divider_lut [0])
  );
  INV   \A_LCD/rstmod/Mcount_counter_lut<0>_INV_0  (
    .I(\A_LCD/rstmod/counter [0]),
    .O(\A_LCD/rstmod/Mcount_counter_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_idle_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_rdy_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_b [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_b_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<7>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [7]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [7])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<6>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [6]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [6])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<5>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [5]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [5])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<4>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [4]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [4])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<3>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [3]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [3])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<2>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [2]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [2])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut<1>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_r [1]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_r_lut [1])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_idle [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_idle_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color_g [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_g_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_line [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_line_lut [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_lut<0>_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_color [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_color_lut [0])
  );
  INV   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_lut<0>_INV_0  (
    .I(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/cnt_wait [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Madd_cnt_wait_addsub0000_lut [0])
  );
  INV   \A_AUDIO/A0_IF/Mcount_cnt_audio_init_lut<0>_INV_0  (
    .I(\A_AUDIO/A0_IF/cnt_audio_init [0]),
    .O(\A_AUDIO/A0_IF/Mcount_cnt_audio_init_lut [0])
  );
  INV   \A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_lut<0>_INV_0  (
    .I(\A_AUDIO/A0_IF/cnt_audio_rst [0]),
    .O(\A_AUDIO/A0_IF/Madd_cnt_audio_rst_addsub0000_lut [0])
  );
  INV   \A_LCD/A1_LCD/RST_inv1_INV_0  (
    .I(\A_LCD/rstmod/rstgen_6060 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv )
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Mcount_cur_bit_xor<0>11_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/Result<0>3 )
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Mcount_data_count_xor<0>11_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/Result [0])
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/Mcount_bit_count_xor<0>11_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/Result [0])
  );
  INV   \A_LCD/valid_i_lvl_not00011_INV_0  (
    .I(\A_LCD/valid_i_lvl_6066 ),
    .O(\A_LCD/valid_i_lvl_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/Mcount_DISP_MODE_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(\A_DVI_TELE_TXRX/Result<0>4 )
  );
  INV   \A_DVI_TELE_TXRX/FPGA_MODE_4_not00011_INV_0  (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [4]),
    .O(\A_DVI_TELE_TXRX/FPGA_MODE_4_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/FPGA_MODE_3_not00011_INV_0  (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .O(\A_DVI_TELE_TXRX/FPGA_MODE_3_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/FPGA_MODE_2_not00011_INV_0  (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [2]),
    .O(\A_DVI_TELE_TXRX/FPGA_MODE_2_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/FPGA_MODE_1_not00011_INV_0  (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [1]),
    .O(\A_DVI_TELE_TXRX/FPGA_MODE_1_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/FPGA_MODE_0_not00011_INV_0  (
    .I(\A_DVI_TELE_TXRX/FPGA_MODE [0]),
    .O(\A_DVI_TELE_TXRX/FPGA_MODE_0_not0001 )
  );
  INV   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/Result<0>2 )
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Madd_RegIn_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/RegIn [0])
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Madd_RegIn_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/RegIn [0])
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Madd_RegIn_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/RegIn [0])
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Madd_RegIn_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/RegIn [0])
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Madd_RegIn_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/RegIn [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/Mcount_cnt_frame_xor<0>11_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_CPG/cnt_frame [0]),
    .O(\A_DVI_TELE_TXRX/A_CPG/Result<0>2 )
  );
  INV   \A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_Out01_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0003 )
  );
  INV   \A_LCD/A1_LCD/inst/e_not00031_INV_0  (
    .I(\A_LCD/A1_LCD/inst/e_5842 ),
    .O(\A_LCD/A1_LCD/inst/e_not0003 )
  );
  INV   \A_LCD/A1_LCD/Mcount_waddr_init_xor<0>11_INV_0  (
    .I(\A_LCD/A1_LCD/waddr_init [0]),
    .O(\A_LCD/A1_LCD/Result [0])
  );
  INV   \A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_not00011_INV_0  (
    .I(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_5552 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A1_LCD_CTRL/lcd_row_not0001 )
  );
  INV   \A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Mcount_w_pointer_xor<0>11_INV_0  (
    .I(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/w_pointer [0]),
    .O(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/Result [0])
  );
  INV   \A_AUDIO/A1_PROC/mode_mute_not00011_INV_0  (
    .I(\A_AUDIO/A1_PROC/mode_mute_1844 ),
    .O(\A_AUDIO/A1_PROC/mode_mute_not0001 )
  );
  INV   \A_AUDIO/A0_IF/mode_no_proc_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/mode_no_proc_1797 ),
    .O(\A_AUDIO/A0_IF/mode_no_proc_not0001 )
  );
  INV   \A_AUDIO/A0_IF/mode_mute_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/mode_mute_1795 ),
    .O(\A_AUDIO/A0_IF/mode_mute_not0001 )
  );
  INV   \A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_1792 ),
    .O(\A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk_not0001 )
  );
  INV   \A_AUDIO/A0_IF/data_in_chg_lvl_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/data_in_chg_lvl_1126 ),
    .O(\A_AUDIO/A0_IF/data_in_chg_lvl_not0001 )
  );
  INV   \A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_516 ),
    .O(\A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl_not0001 )
  );
  INV   \A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_not00011_INV_0  (
    .I(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_509 ),
    .O(\A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_not0001 )
  );
  INV   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0011_inv1_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_cmp_eq0011_inv )
  );
  INV   \A_LCD/A1_LCD/inst/lcddata_en_inv1_INV_0  (
    .I(\A_LCD/A1_LCD/inst/lcddata_en_5850 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_en_inv )
  );
  INV   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnable_inv1_INV_0  (
    .I(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDataEnable_inv )
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/my_mux00012_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [8]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_mux0001 )
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000<0>1_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/x_increment [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/mx_not0000 [0])
  );
  INV   \A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000<0>1_INV_0  (
    .I(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/y_increment [0]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/my_not0000 [0])
  );
  INV   \A_DVI_TELE_TXRX/A_CPG/VideoValid_inv1_INV_0  (
    .I(\A_DVI_TELE_TXRX/CPG_VideoValid ),
    .O(\A_DVI_TELE_TXRX/A_CPG/VideoValid_inv )
  );
  INV   \A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000_inv1_INV_0  (
    .I(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000 ),
    .O(\A_LCD/A0_LCD_CTRL_TOP/cnt_wait_cmp_ge0000_inv )
  );
  INV   DVI_RESET_B_OBUF_LUT1_INV_0 (
    .I(DVI_RESET_B_OBUF1),
    .O(DVI_RESET_B_OBUF_LUT1)
  );
  MUXF7   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In  (
    .I0(N317),
    .I1(N318),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In_6530 )
  );
  LUT6 #(
    .INIT ( 64'hAB00AB000100AB00 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In_F  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .O(N317)
  );
  LUT6 #(
    .INIT ( 64'h4444444464444444 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3-In_G  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_posedge ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [2]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [1]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [0]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count [3]),
    .O(N318)
  );
  MUXF7   \A_DVI_TELE_TXRX/i_disp_men  (
    .I0(N319),
    .I1(N320),
    .S(\A_DVI_TELE_TXRX/DISP_MODE [0]),
    .O(\A_DVI_TELE_TXRX/i_disp_men_4974 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \A_DVI_TELE_TXRX/i_disp_men_F  (
    .I0(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag_4843 ),
    .O(N319)
  );
  LUT6 #(
    .INIT ( 64'h151D1515FFFFFFFF ))
  \A_DVI_TELE_TXRX/i_disp_men_G  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag_4652 ),
    .I1(\A_DVI_TELE_TXRX/FPGA_MODE [3]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/o_flag_4625 ),
    .I3(\A_DVI_TELE_TXRX/w_rx_flag_cmp_le00001_4975 ),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr [6]),
    .I5(\A_DVI_TELE_TXRX/DISP_MODE [1]),
    .O(N320)
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>173  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .I1(N322),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>173_2473 )
  );
  LUT6 #(
    .INIT ( 64'hC000800080008000 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>173_G  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [2]),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [4]),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [5]),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [3]),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [1]),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h [0]),
    .O(N322)
  );
  MUXF7   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In  (
    .I0(N323),
    .I1(N324),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3_6529 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In_6528 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In_F  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1_6525 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en_6523 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .O(N323)
  );
  LUT4 #(
    .INIT ( 16'h8C9C ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2-In_G  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2_6527 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg_6823 ),
    .O(N324)
  );
  MUXF7   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247  (
    .I0(N331),
    .I1(N332),
    .S(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_6294 )
  );
  LUT6 #(
    .INIT ( 64'h00000002AAAAAAAA ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_F  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [5]),
    .O(N331)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_G  (
    .I0(N192),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [4]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [3]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count [1]),
    .I4(N27),
    .O(N332)
  );
  MUXF7   \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871  (
    .I0(N333),
    .I1(N334),
    .S(\A_AUDIO/A0_IF/cnt_audio_sync [1]),
    .O(\A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871_504 )
  );
  LUT5 #(
    .INIT ( 32'hA2008000 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871_F  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[194] ),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I4(\A_AUDIO/A0_IF/data_out[195] ),
    .O(N333)
  );
  LUT5 #(
    .INIT ( 32'hA2008000 ))
  \A_AUDIO/A0_IF/audio_sdata_out_tmp_mux0000871_G  (
    .I0(\A_AUDIO/A0_IF/cnt_audio_sync [2]),
    .I1(\A_AUDIO/A0_IF/cnt_audio_sync [0]),
    .I2(\A_AUDIO/A0_IF/data_out[192] ),
    .I3(\A_AUDIO/A0_IF/cnt_audio_sync [4]),
    .I4(\A_AUDIO/A0_IF/data_out[193] ),
    .O(N334)
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44  (
    .I0(N335),
    .I1(N336),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44_2479 )
  );
  LUT5 #(
    .INIT ( 32'h75D755D7 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44_F  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43_2633 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42_2632 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41_2631 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 ),
    .O(N335)
  );
  LUT5 #(
    .INIT ( 32'h75D755D7 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>44_G  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33_2629 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32_2628 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31_2627 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 ),
    .O(N336)
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF21121  (
    .I0(N337),
    .I1(N338),
    .S(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row [2]),
    .O(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00028200 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF21121_F  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_43_2633 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_41_2631 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_4_2630 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_42_2632 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2155_2675 ),
    .O(N337)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00028200 ))
  \A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF21121_G  (
    .I0(\A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de_2433 ),
    .I1(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_33_2629 ),
    .I2(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_31_2627 ),
    .I3(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_3_2626 ),
    .I4(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32_2628 ),
    .I5(\A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/SF2155_2675 ),
    .O(N338)
  );
  IOBUF   LCD_DATA_3_IOBUF (
    .I(\A_LCD/A1_LCD/inst/lcddata [3]),
    .T(\A_LCD/A1_LCD/inst/lcddata_en_inv ),
    .O(N199),
    .IO(LCD_DATA[3])
  );
  FDCE   \A_LCD/A1_LCD/inst/device_busy  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/device_busy_not0001 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(N199),
    .Q(\A_LCD/A1_LCD/inst/device_busy_5823 )
  );
  FDCE   \A_LCD/A1_LCD/inst/lcddata_3  (
    .C(\A_LCD/clk240 ),
    .CE(\A_LCD/A1_LCD/inst/fire_5845 ),
    .CLR(\A_LCD/A0_LCD_CTRL_TOP/A0_KEY2CHAR/RST_inv ),
    .D(\A_LCD/A1_LCD/inst/lcddata_mux0000 [0]),
    .Q(\A_LCD/A1_LCD/inst/lcddata [3])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>111  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>11 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>112  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [3]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>111_4780 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>11_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>111_4780 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_r_addr_xor<6>11 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [6]),
    .O(\A_DVI_TELE_TXRX/Result<6>1 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2F7808080D5 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst1  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [3]),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [8]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter [13]),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [7]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hBBB11B11 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst2  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit [3]),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [7]),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command [8]),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst1_6800 )
  );
  MUXF7   \A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst_f7  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst1_6800 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DATLogicTrst ),
    .S(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7_6724 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/PS2_DAT )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I2(DVI_RESET_B_OBUF1),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00001_6704 )
  );
  LUT6 #(
    .INIT ( 64'hAFFF8CCCFFFFFFFF ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00002  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg_6822 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4_6716 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk_6820 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5_6720 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6_6722 ),
    .I5(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00002_6705 )
  );
  MUXF7   \A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000_f7  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00002_6705 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or00001_6704 ),
    .S(N20),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hF3F3F3F3F3F3F3A2 ))
  \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or00001  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4_6830 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5_6832 ),
    .I2(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_cmp_eq0000_6834 ),
    .I3(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2_6826 ),
    .I4(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3_6828 ),
    .I5(\A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1_6824 ),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or00001_6819 )
  );
  MUXF7   \A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000_f7  (
    .I0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .I1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or00001_6819 ),
    .S(DVI_RESET_B_OBUF1),
    .O(\A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF888 ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<3>1  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I1(\A_LCD/A1_LCD/inst/data_w_r [4]),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I3(\A_LCD/A1_LCD/inst/data_w_r [0]),
    .I4(\A_LCD/A1_LCD/inst/lcddata_or0000 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000<3>1_5857 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFD8DF888 ))
  \A_LCD/A1_LCD/inst/lcddata_mux0000<3>2  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd4_5882 ),
    .I1(\A_LCD/A1_LCD/inst/data_w_r [4]),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .I3(\A_LCD/A1_LCD/inst/data_w_r [0]),
    .I4(\A_LCD/A1_LCD/inst/lcddata [0]),
    .I5(\A_LCD/A1_LCD/inst/lcddata_or0000 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000<3>2_5858 )
  );
  MUXF7   \A_LCD/A1_LCD/inst/lcddata_mux0000<3>_f7  (
    .I0(\A_LCD/A1_LCD/inst/lcddata_mux0000<3>2_5858 ),
    .I1(\A_LCD/A1_LCD/inst/lcddata_mux0000<3>1_5857 ),
    .S(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .O(\A_LCD/A1_LCD/inst/lcddata_mux0000 [3])
  );
  LUT6 #(
    .INIT ( 64'h0400FFFF04000400 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux000011  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux00001 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAEA ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux000012  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux000011_4040 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux00001_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux000011_4040 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux00001 ),
    .S(N134),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hDDD55D5588800800 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [4]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [12]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [3]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>1_4129 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>2  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [3]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>2_4130 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>2_4130 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<4>1_4129 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'hDDD55D5588800800 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [1]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [9]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>1_4120 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>2  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [0]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>2_4121 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>2_4121 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<1>1_4120 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'hDDD55D5588800800 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>1  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [0]),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [8]),
    .I5(N196),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>1_4117 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>2  (
    .I0(N196),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>2_4118 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>2_4118 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>1_4117 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [11]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>1_4623 )
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>2  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [19]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [3]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [15]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>2_4624 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>2_4624 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<19>1_4623 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [19])
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [10]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [2]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>1_4620 )
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>2  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [18]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [2]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [14]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>2_4621 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>2_4621 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<18>1_4620 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [18])
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [9]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [5]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>1_4617 )
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>2  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [17]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [1]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [13]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>2_4618 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>2_4618 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<17>1_4617 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [17])
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>1  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [8]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [4]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>1_4614 )
  );
  LUT6 #(
    .INIT ( 64'hAAA822208A880200 ))
  \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>2  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_cmp_ge0000 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [0]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [16]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt [12]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>2_4615 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>2_4615 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000<16>1_4614 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out [1]),
    .O(\A_DVI_TELE_TXRX/A_TELE_ERR/o_data_mux0000 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFBF7737DD9D5515 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000501  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000501_4848 )
  );
  LUT6 #(
    .INIT ( 64'hFBBB5B1BF1B15111 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000502  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [4]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [2]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000502_4849 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux000050_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000502_4849 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux0000501_4848 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/r_addr [6]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/o_tx_mux000050 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd5-In21  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I1(\A_LCD/A1_LCD/inst/e_5842 ),
    .I2(\A_LCD/A1_LCD/inst/fire_5845 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8888F7778000 ))
  \A_LCD/A1_LCD/inst/state_FSM_FFd5-In22  (
    .I0(\A_LCD/A1_LCD/inst/e_5842 ),
    .I1(\A_LCD/A1_LCD/inst/fire_5845 ),
    .I2(\A_LCD/A1_LCD/inst/state_FSM_FFd2_5878 ),
    .I3(\A_LCD/A1_LCD/inst/device_busy_5823 ),
    .I4(\A_LCD/A1_LCD/inst/state_FSM_FFd5_5884 ),
    .I5(\A_LCD/A1_LCD/inst/state_FSM_FFd3_5880 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In21_5887 )
  );
  MUXF7   \A_LCD/A1_LCD/inst/state_FSM_FFd5-In2_f7  (
    .I0(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In21_5887 ),
    .I1(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In2 ),
    .S(\A_LCD/A1_LCD/inst/state_FSM_FFd6_5888 ),
    .O(\A_LCD/A1_LCD/inst/state_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA6AAAAAAA ))
  \A_LCD/A1_LCD/raddr_mux0000<4>1  (
    .I0(\A_LCD/A1_LCD/raddr [4]),
    .I1(\A_LCD/A1_LCD/raddr [0]),
    .I2(\A_LCD/A1_LCD/raddr [1]),
    .I3(\A_LCD/A1_LCD/raddr [2]),
    .I4(\A_LCD/A1_LCD/raddr [3]),
    .I5(\A_LCD/A1_LCD/raddr_or0000 ),
    .O(\A_LCD/A1_LCD/raddr_mux0000<4>1_5950 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_LCD/A1_LCD/raddr_mux0000<4>2  (
    .I0(\A_LCD/A1_LCD/raddr [4]),
    .I1(\A_LCD/A1_LCD/raddr_or0000 ),
    .O(\A_LCD/A1_LCD/raddr_mux0000<4>2_5951 )
  );
  MUXF7   \A_LCD/A1_LCD/raddr_mux0000<4>_f7  (
    .I0(\A_LCD/A1_LCD/raddr_mux0000<4>2_5951 ),
    .I1(\A_LCD/A1_LCD/raddr_mux0000<4>1_5950 ),
    .S(\A_LCD/A1_LCD/state_FSM_FFd3_5965 ),
    .O(\A_LCD/A1_LCD/raddr_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag381  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [4]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [3]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [6]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag381_4673 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag382  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [5]),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [2]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [4]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [3]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [6]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [7]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag382_4674 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag38_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag382_4674 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag381_4673 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [8]),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/t_rx_flag38 )
  );
  LUT6 #(
    .INIT ( 64'hCC99336CCC9933CC ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>1  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>1_4430 )
  );
  LUT6 #(
    .INIT ( 64'h969A965A969A9A5A ))
  \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>2  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [10]),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [7]),
    .I2(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [8]),
    .I3(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [6]),
    .I4(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [5]),
    .I5(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [4]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>2_4431 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>_f7  (
    .I0(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>2_4431 ),
    .I1(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001<7>1_4430 ),
    .S(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y [9]),
    .O(\A_DVI_TELE_TXRX/A_RECT/A2_DRAW/tmp_mult0001 [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11971  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11971_6287 )
  );
  LUT6 #(
    .INIT ( 64'h2222222222220222 ))
  \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11972  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [3]),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [2]),
    .I2(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state [1]),
    .I3(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [0]),
    .I4(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [2]),
    .I5(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state [1]),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11972_6288 )
  );
  MUXF7   \A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1197_f7  (
    .I0(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11972_6288 ),
    .I1(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11971_6287 ),
    .S(N198),
    .O(\A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1197 )
  );
  LUT6 #(
    .INIT ( 64'h288888883CCCCCCC ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_31  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1_4857 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .I5(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_31_4777 )
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_32  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_cmp_eq0007 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [3]),
    .I2(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [1]),
    .I3(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [2]),
    .I4(\A_DVI_TELE_TXRX/A_TELE_TX/cnt_run [0]),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_32_4778 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_3_f7  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_32_4778 ),
    .I1(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_31_4777 ),
    .S(\A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2_4862 ),
    .O(\A_DVI_TELE_TXRX/A_TELE_TX/Mcount_cnt_run_eqn_3 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/LatchOutReady31  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3_4069 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2_4067 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1_4065 ),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/LatchOutReady3 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/LatchOutReady3_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/LatchOutReady3 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/DoneOp ),
    .O(N134)
  );
  LUT5 #(
    .INIT ( 32'hFF0AFF02 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000541  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycleCountEnd ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [0]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000023_4137 ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000054 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000542  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out [1]),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000541_4139 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000054_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000541_4139 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or000054 ),
    .S(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out [0]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hF7DDD5DDA2888088 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [13]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [5]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [4]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [4]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>11_4133 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>1_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>11_4133 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<5>1 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [5])
  );
  LUT6 #(
    .INIT ( 64'hF7DDD5DDA2888088 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [11]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [3]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [2]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [2]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>11_4127 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>1_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>11_4127 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<3>1 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [3])
  );
  LUT6 #(
    .INIT ( 64'hF7DDD5DDA2888088 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>11  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3_4033 ),
    .I2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [10]),
    .I3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2_4031 ),
    .I4(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out [2]),
    .I5(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [1]),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>12  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [1]),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LoadOp ),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>11_4124 )
  );
  MUXF7   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>1_f7  (
    .I0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>11_4124 ),
    .I1(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000<2>1 ),
    .S(N26),
    .O(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [2])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(BUTTON_E_IBUF_6992),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3_1948 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_3  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3_1948 ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(BUTTON_N_IBUF_6994),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3_1949 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_3  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3_1949 ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(BUTTON_S_IBUF_6996),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3_1950 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_3  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3_1950 ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(BUTTON_C_IBUF_6990),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3_1947 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_3  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3_1947 ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(BUTTON_W_IBUF_6998),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3_1951 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_3  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3_1951 ),
    .Q(\A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0  (
    .A0(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(Clock75),
    .D(\A_DVI_TELE_TXRX/W_TELE_RX ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0_4629 ),
    .Q15(\NLW_A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0_Q15_UNCONNECTED )
  );
  FDE   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0_4629 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01_4654 )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(BUTTON_W_IBUF_6998),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3_231 ),
    .Q15(\NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3_231 ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(BUTTON_C_IBUF_6990),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3_229 ),
    .Q15(\NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3_229 ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3  (
    .A0(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A1(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .A2(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .A3(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLK(CLK_27MHZ_FPGA_BUFGP_7000),
    .D(BUTTON_S_IBUF_6996),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3_230 ),
    .Q15(\NLW_A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3_Q15_UNCONNECTED )
  );
  FDE   \A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_3  (
    .C(CLK_27MHZ_FPGA_BUFGP_7000),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .D(\A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3_230 ),
    .Q(\A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D [3])
  );
  FDCE   DVI_RESET_B_OBUF_LUT1_shift1 (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .Q(DVI_RESET_B_OBUF_LUT1_shift1_7035)
  );
  FDCE   DVI_RESET_B_OBUF_LUT1_shift2 (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(DVI_RESET_B_OBUF_LUT1_shift1_7035),
    .Q(DVI_RESET_B_OBUF_LUT1_shift2_7036)
  );
  FDCE   DVI_RESET_B_OBUF_LUT1_shift3 (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(DVI_RESET_B_OBUF_LUT1_shift2_7036),
    .Q(DVI_RESET_B_OBUF_LUT1_shift3_7037)
  );
  FDCE   DVI_RESET_B_OBUF_LUT1_shift4 (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(DVI_RESET_B_OBUF_LUT1_shift3_7037),
    .Q(DVI_RESET_B_OBUF_LUT1_shift4_7038)
  );
  FDCE   DVI_RESET_B_OBUF_LUT1_shift5 (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(DVI_RESET_B_OBUF_LUT1_shift4_7038),
    .Q(DVI_RESET_B_OBUF_LUT1_shift5_7039)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_011  (
    .I0(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01_4654 ),
    .I1(DVI_RESET_B_OBUF_LUT1_shift5_7039),
    .O(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_011_4655 )
  );
  FDCE   \A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_0  (
    .C(Clock75),
    .CE(\A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_not0001 ),
    .CLR(DVI_RESET_B_OBUF_LUT1),
    .D(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_011_4655 ),
    .Q(\A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf [0])
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [2])
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [1])
  );
  FD   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/_mux0000 [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLLast [0])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [7]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SData )
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [6]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [6])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [5]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [5])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [4]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [4])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [3]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [3])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [2]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [2])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [1]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [1])
  );
  FDRE   \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/_mux0000 [0]),
    .R(DVI_RESET_B_OBUF_LUT1),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/POut [0])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [4]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid )
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [3]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [4])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [2]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [3])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [1]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [2])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [0]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [31]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [7])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [30]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [29]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [28]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [4])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [27]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [26]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [25]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [1])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [24]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_31  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [23]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_30  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [22]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [30])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_29  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [21]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_28  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [20]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_27  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [19]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_26  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [18]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_25  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [17]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [25])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_24  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [16]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_23  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [15]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_22  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [14]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [22])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_21  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [13]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [21])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_20  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [12]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [11]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [10]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [18])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [9]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [17])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [8]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [14])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [13])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [11])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [6])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [5])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [3])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [2])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/POut [0])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [31]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [7])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [30]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [29]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [28]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [27]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [26]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [25]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [24]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_31  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [23]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [22]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_29  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [21]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [20]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [28])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [19]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_26  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [18]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [17]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [25])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_24  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [16]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_23  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [15]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [14]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [13]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [12]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [11]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [19])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_18  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [10]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [18])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [9]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_16  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [8]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_15  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [14])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [11])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [10])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_8  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [8])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [7]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_6  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [6]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [6])
  );
  FDE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [5]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [4]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [3]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [2]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [1]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CData [0]),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut [0])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [4]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid )
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [3]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [4])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_3  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [2]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [3])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_2  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [1]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [2])
  );
  FDRE #(
    .INIT ( 1'b1 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_1  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [0]),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_0  (
    .C(Clock75),
    .CE(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/_or0000 ),
    .D(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT_InternalValid ),
    .R(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd1 ),
    .Q(\A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/POut [0])
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

    wire GSR;
    wire GTS;
    wire PRLD;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

