Registers:
  - RegName: TEST52.0.reg
    Width: 64
    Index: 0
    PseudoName: pseudoreg.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.1.reg
    Width: 64
    Index: 1
    PseudoName: pseudoreg.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.2.reg
    Width: 64
    Index: 2
    PseudoName: pseudoreg.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.3.reg
    Width: 64
    Index: 3
    PseudoName: pseudoreg.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.4.reg
    Width: 64
    Index: 4
    PseudoName: pseudoreg.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.5.reg
    Width: 64
    Index: 5
    PseudoName: pseudoreg.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.6.reg
    Width: 64
    Index: 6
    PseudoName: pseudoreg.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.7.reg
    Width: 64
    Index: 7
    PseudoName: pseudoreg.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.8.reg
    Width: 64
    Index: 8
    PseudoName: pseudoreg.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.9.reg
    Width: 64
    Index: 9
    PseudoName: pseudoreg.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.10.reg
    Width: 64
    Index: 10
    PseudoName: pseudoreg.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.11.reg
    Width: 64
    Index: 11
    PseudoName: pseudoreg.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.12.reg
    Width: 64
    Index: 12
    PseudoName: pseudoreg.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.13.reg
    Width: 64
    Index: 13
    PseudoName: pseudoreg.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.14.reg
    Width: 64
    Index: 14
    PseudoName: pseudoreg.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.15.reg
    Width: 64
    Index: 15
    PseudoName: pseudoreg.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.16.reg
    Width: 64
    Index: 16
    PseudoName: pseudoreg.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.17.reg
    Width: 64
    Index: 17
    PseudoName: pseudoreg.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.18.reg
    Width: 64
    Index: 18
    PseudoName: pseudoreg.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.19.reg
    Width: 64
    Index: 19
    PseudoName: pseudoreg.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.20.reg
    Width: 64
    Index: 20
    PseudoName: pseudoreg.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.21.reg
    Width: 64
    Index: 21
    PseudoName: pseudoreg.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.22.reg
    Width: 64
    Index: 22
    PseudoName: pseudoreg.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.23.reg
    Width: 64
    Index: 23
    PseudoName: pseudoreg.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.24.reg
    Width: 64
    Index: 24
    PseudoName: pseudoreg.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.25.reg
    Width: 64
    Index: 25
    PseudoName: pseudoreg.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.26.reg
    Width: 64
    Index: 26
    PseudoName: pseudoreg.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.27.reg
    Width: 64
    Index: 27
    PseudoName: pseudoreg.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.28.reg
    Width: 64
    Index: 28
    PseudoName: pseudoreg.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.29.reg
    Width: 64
    Index: 29
    PseudoName: pseudoreg.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.30.reg
    Width: 64
    Index: 30
    PseudoName: pseudoreg.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.31.reg
    Width: 64
    Index: 31
    PseudoName: pseudoreg.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.32.reg
    Width: 64
    Index: 32
    PseudoName: pseudoreg.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.33.reg
    Width: 64
    Index: 33
    PseudoName: pseudoreg.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.34.reg
    Width: 64
    Index: 34
    PseudoName: pseudoreg.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.35.reg
    Width: 64
    Index: 35
    PseudoName: pseudoreg.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.36.reg
    Width: 64
    Index: 36
    PseudoName: pseudoreg.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.37.reg
    Width: 64
    Index: 37
    PseudoName: pseudoreg.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.38.reg
    Width: 64
    Index: 38
    PseudoName: pseudoreg.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.39.reg
    Width: 64
    Index: 39
    PseudoName: pseudoreg.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.40.reg
    Width: 64
    Index: 40
    PseudoName: pseudoreg.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.41.reg
    Width: 64
    Index: 41
    PseudoName: pseudoreg.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.42.reg
    Width: 64
    Index: 42
    PseudoName: pseudoreg.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.43.reg
    Width: 64
    Index: 43
    PseudoName: pseudoreg.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.44.reg
    Width: 64
    Index: 44
    PseudoName: pseudoreg.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.45.reg
    Width: 64
    Index: 45
    PseudoName: pseudoreg.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.46.reg
    Width: 64
    Index: 46
    PseudoName: pseudoreg.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.47.reg
    Width: 64
    Index: 47
    PseudoName: pseudoreg.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.48.reg
    Width: 64
    Index: 48
    PseudoName: pseudoreg.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.49.reg
    Width: 64
    Index: 49
    PseudoName: pseudoreg.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.50.reg
    Width: 64
    Index: 50
    PseudoName: pseudoreg.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.51.reg
    Width: 64
    Index: 51
    PseudoName: pseudoreg.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.52.reg
    Width: 64
    Index: 52
    PseudoName: pseudoreg.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.53.reg
    Width: 64
    Index: 53
    PseudoName: pseudoreg.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.54.reg
    Width: 64
    Index: 54
    PseudoName: pseudoreg.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.55.reg
    Width: 64
    Index: 55
    PseudoName: pseudoreg.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.56.reg
    Width: 64
    Index: 56
    PseudoName: pseudoreg.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.57.reg
    Width: 64
    Index: 57
    PseudoName: pseudoreg.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.58.reg
    Width: 64
    Index: 58
    PseudoName: pseudoreg.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.59.reg
    Width: 64
    Index: 59
    PseudoName: pseudoreg.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.60.reg
    Width: 64
    Index: 60
    PseudoName: pseudoreg.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.61.reg
    Width: 64
    Index: 61
    PseudoName: pseudoreg.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.62.reg
    Width: 64
    Index: 62
    PseudoName: pseudoreg.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.63.reg
    Width: 64
    Index: 63
    PseudoName: pseudoreg.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.0.csr
    Width: 64
    Index: 0
    PseudoName: csr.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.1.csr
    Width: 64
    Index: 1
    PseudoName: csr.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.2.csr
    Width: 64
    Index: 2
    PseudoName: csr.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.3.csr
    Width: 64
    Index: 3
    PseudoName: csr.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.4.csr
    Width: 64
    Index: 4
    PseudoName: csr.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.5.csr
    Width: 64
    Index: 5
    PseudoName: csr.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.6.csr
    Width: 64
    Index: 6
    PseudoName: csr.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.7.csr
    Width: 64
    Index: 7
    PseudoName: csr.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.8.csr
    Width: 64
    Index: 8
    PseudoName: csr.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.9.csr
    Width: 64
    Index: 9
    PseudoName: csr.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.10.csr
    Width: 64
    Index: 10
    PseudoName: csr.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.11.csr
    Width: 64
    Index: 11
    PseudoName: csr.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.12.csr
    Width: 64
    Index: 12
    PseudoName: csr.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.13.csr
    Width: 64
    Index: 13
    PseudoName: csr.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.14.csr
    Width: 64
    Index: 14
    PseudoName: csr.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.15.csr
    Width: 64
    Index: 15
    PseudoName: csr.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.16.csr
    Width: 64
    Index: 16
    PseudoName: csr.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.17.csr
    Width: 64
    Index: 17
    PseudoName: csr.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.18.csr
    Width: 64
    Index: 18
    PseudoName: csr.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.19.csr
    Width: 64
    Index: 19
    PseudoName: csr.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.20.csr
    Width: 64
    Index: 20
    PseudoName: csr.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.21.csr
    Width: 64
    Index: 21
    PseudoName: csr.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.22.csr
    Width: 64
    Index: 22
    PseudoName: csr.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.23.csr
    Width: 64
    Index: 23
    PseudoName: csr.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.24.csr
    Width: 64
    Index: 24
    PseudoName: csr.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.25.csr
    Width: 64
    Index: 25
    PseudoName: csr.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.26.csr
    Width: 64
    Index: 26
    PseudoName: csr.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.27.csr
    Width: 64
    Index: 27
    PseudoName: csr.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.28.csr
    Width: 64
    Index: 28
    PseudoName: csr.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.29.csr
    Width: 64
    Index: 29
    PseudoName: csr.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.30.csr
    Width: 64
    Index: 30
    PseudoName: csr.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.31.csr
    Width: 64
    Index: 31
    PseudoName: csr.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.32.csr
    Width: 64
    Index: 32
    PseudoName: csr.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.33.csr
    Width: 64
    Index: 33
    PseudoName: csr.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.34.csr
    Width: 64
    Index: 34
    PseudoName: csr.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.35.csr
    Width: 64
    Index: 35
    PseudoName: csr.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.36.csr
    Width: 64
    Index: 36
    PseudoName: csr.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.37.csr
    Width: 64
    Index: 37
    PseudoName: csr.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.38.csr
    Width: 64
    Index: 38
    PseudoName: csr.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.39.csr
    Width: 64
    Index: 39
    PseudoName: csr.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.40.csr
    Width: 64
    Index: 40
    PseudoName: csr.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.41.csr
    Width: 64
    Index: 41
    PseudoName: csr.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.42.csr
    Width: 64
    Index: 42
    PseudoName: csr.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.43.csr
    Width: 64
    Index: 43
    PseudoName: csr.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.44.csr
    Width: 64
    Index: 44
    PseudoName: csr.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.45.csr
    Width: 64
    Index: 45
    PseudoName: csr.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.46.csr
    Width: 64
    Index: 46
    PseudoName: csr.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.47.csr
    Width: 64
    Index: 47
    PseudoName: csr.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.48.csr
    Width: 64
    Index: 48
    PseudoName: csr.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.49.csr
    Width: 64
    Index: 49
    PseudoName: csr.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.50.csr
    Width: 64
    Index: 50
    PseudoName: csr.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.51.csr
    Width: 64
    Index: 51
    PseudoName: csr.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.52.csr
    Width: 64
    Index: 52
    PseudoName: csr.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.53.csr
    Width: 64
    Index: 53
    PseudoName: csr.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.54.csr
    Width: 64
    Index: 54
    PseudoName: csr.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.55.csr
    Width: 64
    Index: 55
    PseudoName: csr.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.56.csr
    Width: 64
    Index: 56
    PseudoName: csr.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.57.csr
    Width: 64
    Index: 57
    PseudoName: csr.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.58.csr
    Width: 64
    Index: 58
    PseudoName: csr.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.59.csr
    Width: 64
    Index: 59
    PseudoName: csr.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.60.csr
    Width: 64
    Index: 60
    PseudoName: csr.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.61.csr
    Width: 64
    Index: 61
    PseudoName: csr.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.62.csr
    Width: 64
    Index: 62
    PseudoName: csr.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
  - RegName: TEST52.63.csr
    Width: 64
    Index: 63
    PseudoName: csr.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    Shared: false
RegClasses:
  - RegisterClassName: TEST52.regclass
    Registers:
      - TEST52.0.reg
      - TEST52.1.reg
      - TEST52.2.reg
      - TEST52.3.reg
      - TEST52.4.reg
      - TEST52.5.reg
      - TEST52.6.reg
      - TEST52.7.reg
      - TEST52.8.reg
      - TEST52.9.reg
      - TEST52.10.reg
      - TEST52.11.reg
      - TEST52.12.reg
      - TEST52.13.reg
      - TEST52.14.reg
      - TEST52.15.reg
      - TEST52.16.reg
      - TEST52.17.reg
      - TEST52.18.reg
      - TEST52.19.reg
      - TEST52.20.reg
      - TEST52.21.reg
      - TEST52.22.reg
      - TEST52.23.reg
      - TEST52.24.reg
      - TEST52.25.reg
      - TEST52.26.reg
      - TEST52.27.reg
      - TEST52.28.reg
      - TEST52.29.reg
      - TEST52.30.reg
      - TEST52.31.reg
      - TEST52.32.reg
      - TEST52.33.reg
      - TEST52.34.reg
      - TEST52.35.reg
      - TEST52.36.reg
      - TEST52.37.reg
      - TEST52.38.reg
      - TEST52.39.reg
      - TEST52.40.reg
      - TEST52.41.reg
      - TEST52.42.reg
      - TEST52.43.reg
      - TEST52.44.reg
      - TEST52.45.reg
      - TEST52.46.reg
      - TEST52.47.reg
      - TEST52.48.reg
      - TEST52.49.reg
      - TEST52.50.reg
      - TEST52.51.reg
      - TEST52.52.reg
      - TEST52.53.reg
      - TEST52.54.reg
      - TEST52.55.reg
      - TEST52.56.reg
      - TEST52.57.reg
      - TEST52.58.reg
      - TEST52.59.reg
      - TEST52.60.reg
      - TEST52.61.reg
      - TEST52.62.reg
      - TEST52.63.reg
  - RegisterClassName: TEST52.csrregclass
    Registers:
      - TEST52.0.csr
      - TEST52.1.csr
      - TEST52.2.csr
      - TEST52.3.csr
      - TEST52.4.csr
      - TEST52.5.csr
      - TEST52.6.csr
      - TEST52.7.csr
      - TEST52.8.csr
      - TEST52.9.csr
      - TEST52.10.csr
      - TEST52.11.csr
      - TEST52.12.csr
      - TEST52.13.csr
      - TEST52.14.csr
      - TEST52.15.csr
      - TEST52.16.csr
      - TEST52.17.csr
      - TEST52.18.csr
      - TEST52.19.csr
      - TEST52.20.csr
      - TEST52.21.csr
      - TEST52.22.csr
      - TEST52.23.csr
      - TEST52.24.csr
      - TEST52.25.csr
      - TEST52.26.csr
      - TEST52.27.csr
      - TEST52.28.csr
      - TEST52.29.csr
      - TEST52.30.csr
      - TEST52.31.csr
      - TEST52.32.csr
      - TEST52.33.csr
      - TEST52.34.csr
      - TEST52.35.csr
      - TEST52.36.csr
      - TEST52.37.csr
      - TEST52.38.csr
      - TEST52.39.csr
      - TEST52.40.csr
      - TEST52.41.csr
      - TEST52.42.csr
      - TEST52.43.csr
      - TEST52.44.csr
      - TEST52.45.csr
      - TEST52.46.csr
      - TEST52.47.csr
      - TEST52.48.csr
      - TEST52.49.csr
      - TEST52.50.csr
      - TEST52.51.csr
      - TEST52.52.csr
      - TEST52.53.csr
      - TEST52.54.csr
      - TEST52.55.csr
      - TEST52.56.csr
      - TEST52.57.csr
      - TEST52.58.csr
      - TEST52.59.csr
      - TEST52.60.csr
      - TEST52.61.csr
      - TEST52.62.csr
      - TEST52.63.csr
ISAs:
  - ISAName: TEST52.isa
InstFormats:
  - InstFormatName: TEST52.if
    ISA: TEST52.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: TEST52.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: TEST52.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: TEST52.csrregclass
Insts:
  - Inst: TEST52.inst0
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
  - Inst: TEST52.inst1
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
  - Inst: TEST52.inst2
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
  - Inst: TEST52.inst3
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
  - Inst: TEST52.inst4
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
  - Inst: TEST52.inst5
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
  - Inst: TEST52.inst6
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
  - Inst: TEST52.inst7
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
  - Inst: TEST52.inst8
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
  - Inst: TEST52.inst9
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
  - Inst: TEST52.inst10
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
  - Inst: TEST52.inst11
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
  - Inst: TEST52.inst12
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
  - Inst: TEST52.inst13
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
  - Inst: TEST52.inst14
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
  - Inst: TEST52.inst15
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
  - Inst: TEST52.inst16
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
  - Inst: TEST52.inst17
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
  - Inst: TEST52.inst18
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
  - Inst: TEST52.inst19
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
  - Inst: TEST52.inst20
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
  - Inst: TEST52.inst21
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
  - Inst: TEST52.inst22
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
  - Inst: TEST52.inst23
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
  - Inst: TEST52.inst24
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
  - Inst: TEST52.inst25
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
  - Inst: TEST52.inst26
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
  - Inst: TEST52.inst27
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
  - Inst: TEST52.inst28
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
  - Inst: TEST52.inst29
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
  - Inst: TEST52.inst30
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
  - Inst: TEST52.inst31
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
  - Inst: TEST52.inst32
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
  - Inst: TEST52.inst33
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
  - Inst: TEST52.inst34
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
  - Inst: TEST52.inst35
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
  - Inst: TEST52.inst36
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
  - Inst: TEST52.inst37
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
  - Inst: TEST52.inst38
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
  - Inst: TEST52.inst39
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
  - Inst: TEST52.inst40
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
  - Inst: TEST52.inst41
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
  - Inst: TEST52.inst42
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
  - Inst: TEST52.inst43
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
  - Inst: TEST52.inst44
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
  - Inst: TEST52.inst45
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
  - Inst: TEST52.inst46
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
  - Inst: TEST52.inst47
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
  - Inst: TEST52.inst48
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
  - Inst: TEST52.inst49
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
  - Inst: TEST52.inst50
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
  - Inst: TEST52.inst51
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
  - Inst: TEST52.inst52
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
  - Inst: TEST52.inst53
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
  - Inst: TEST52.inst54
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
  - Inst: TEST52.inst55
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
  - Inst: TEST52.inst56
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
  - Inst: TEST52.inst57
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
  - Inst: TEST52.inst58
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
  - Inst: TEST52.inst59
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
  - Inst: TEST52.inst60
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
  - Inst: TEST52.inst61
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
  - Inst: TEST52.inst62
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
  - Inst: TEST52.inst63
    ISA: TEST52.isa
    InstFormat: TEST52.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 64
PseudoInsts:
  - PseudoInst: TEST52.pinst0
    ISA: TEST52.isa
    Inst: TEST52.inst0
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 0
  - PseudoInst: TEST52.pinst1
    ISA: TEST52.isa
    Inst: TEST52.inst1
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 1
  - PseudoInst: TEST52.pinst2
    ISA: TEST52.isa
    Inst: TEST52.inst2
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 2
  - PseudoInst: TEST52.pinst3
    ISA: TEST52.isa
    Inst: TEST52.inst3
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 3
  - PseudoInst: TEST52.pinst4
    ISA: TEST52.isa
    Inst: TEST52.inst4
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 4
  - PseudoInst: TEST52.pinst5
    ISA: TEST52.isa
    Inst: TEST52.inst5
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 5
  - PseudoInst: TEST52.pinst6
    ISA: TEST52.isa
    Inst: TEST52.inst6
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 6
  - PseudoInst: TEST52.pinst7
    ISA: TEST52.isa
    Inst: TEST52.inst7
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 7
  - PseudoInst: TEST52.pinst8
    ISA: TEST52.isa
    Inst: TEST52.inst8
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 8
  - PseudoInst: TEST52.pinst9
    ISA: TEST52.isa
    Inst: TEST52.inst9
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 9
  - PseudoInst: TEST52.pinst10
    ISA: TEST52.isa
    Inst: TEST52.inst10
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 10
  - PseudoInst: TEST52.pinst11
    ISA: TEST52.isa
    Inst: TEST52.inst11
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 11
  - PseudoInst: TEST52.pinst12
    ISA: TEST52.isa
    Inst: TEST52.inst12
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 12
  - PseudoInst: TEST52.pinst13
    ISA: TEST52.isa
    Inst: TEST52.inst13
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 13
  - PseudoInst: TEST52.pinst14
    ISA: TEST52.isa
    Inst: TEST52.inst14
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 14
  - PseudoInst: TEST52.pinst15
    ISA: TEST52.isa
    Inst: TEST52.inst15
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 15
  - PseudoInst: TEST52.pinst16
    ISA: TEST52.isa
    Inst: TEST52.inst16
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 16
  - PseudoInst: TEST52.pinst17
    ISA: TEST52.isa
    Inst: TEST52.inst17
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 17
  - PseudoInst: TEST52.pinst18
    ISA: TEST52.isa
    Inst: TEST52.inst18
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 18
  - PseudoInst: TEST52.pinst19
    ISA: TEST52.isa
    Inst: TEST52.inst19
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 19
  - PseudoInst: TEST52.pinst20
    ISA: TEST52.isa
    Inst: TEST52.inst20
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 20
  - PseudoInst: TEST52.pinst21
    ISA: TEST52.isa
    Inst: TEST52.inst21
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 21
  - PseudoInst: TEST52.pinst22
    ISA: TEST52.isa
    Inst: TEST52.inst22
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 22
  - PseudoInst: TEST52.pinst23
    ISA: TEST52.isa
    Inst: TEST52.inst23
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 23
  - PseudoInst: TEST52.pinst24
    ISA: TEST52.isa
    Inst: TEST52.inst24
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 24
  - PseudoInst: TEST52.pinst25
    ISA: TEST52.isa
    Inst: TEST52.inst25
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 25
  - PseudoInst: TEST52.pinst26
    ISA: TEST52.isa
    Inst: TEST52.inst26
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 26
  - PseudoInst: TEST52.pinst27
    ISA: TEST52.isa
    Inst: TEST52.inst27
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 27
  - PseudoInst: TEST52.pinst28
    ISA: TEST52.isa
    Inst: TEST52.inst28
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 28
  - PseudoInst: TEST52.pinst29
    ISA: TEST52.isa
    Inst: TEST52.inst29
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 29
  - PseudoInst: TEST52.pinst30
    ISA: TEST52.isa
    Inst: TEST52.inst30
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 30
  - PseudoInst: TEST52.pinst31
    ISA: TEST52.isa
    Inst: TEST52.inst31
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 31
  - PseudoInst: TEST52.pinst32
    ISA: TEST52.isa
    Inst: TEST52.inst32
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 32
  - PseudoInst: TEST52.pinst33
    ISA: TEST52.isa
    Inst: TEST52.inst33
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 33
  - PseudoInst: TEST52.pinst34
    ISA: TEST52.isa
    Inst: TEST52.inst34
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 34
  - PseudoInst: TEST52.pinst35
    ISA: TEST52.isa
    Inst: TEST52.inst35
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 35
  - PseudoInst: TEST52.pinst36
    ISA: TEST52.isa
    Inst: TEST52.inst36
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 36
  - PseudoInst: TEST52.pinst37
    ISA: TEST52.isa
    Inst: TEST52.inst37
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 37
  - PseudoInst: TEST52.pinst38
    ISA: TEST52.isa
    Inst: TEST52.inst38
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 38
  - PseudoInst: TEST52.pinst39
    ISA: TEST52.isa
    Inst: TEST52.inst39
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 39
  - PseudoInst: TEST52.pinst40
    ISA: TEST52.isa
    Inst: TEST52.inst40
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 40
  - PseudoInst: TEST52.pinst41
    ISA: TEST52.isa
    Inst: TEST52.inst41
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 41
  - PseudoInst: TEST52.pinst42
    ISA: TEST52.isa
    Inst: TEST52.inst42
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 42
  - PseudoInst: TEST52.pinst43
    ISA: TEST52.isa
    Inst: TEST52.inst43
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 43
  - PseudoInst: TEST52.pinst44
    ISA: TEST52.isa
    Inst: TEST52.inst44
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 44
  - PseudoInst: TEST52.pinst45
    ISA: TEST52.isa
    Inst: TEST52.inst45
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 45
  - PseudoInst: TEST52.pinst46
    ISA: TEST52.isa
    Inst: TEST52.inst46
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 46
  - PseudoInst: TEST52.pinst47
    ISA: TEST52.isa
    Inst: TEST52.inst47
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 47
  - PseudoInst: TEST52.pinst48
    ISA: TEST52.isa
    Inst: TEST52.inst48
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 48
  - PseudoInst: TEST52.pinst49
    ISA: TEST52.isa
    Inst: TEST52.inst49
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 49
  - PseudoInst: TEST52.pinst50
    ISA: TEST52.isa
    Inst: TEST52.inst50
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 50
  - PseudoInst: TEST52.pinst51
    ISA: TEST52.isa
    Inst: TEST52.inst51
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 51
  - PseudoInst: TEST52.pinst52
    ISA: TEST52.isa
    Inst: TEST52.inst52
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 52
  - PseudoInst: TEST52.pinst53
    ISA: TEST52.isa
    Inst: TEST52.inst53
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 53
  - PseudoInst: TEST52.pinst54
    ISA: TEST52.isa
    Inst: TEST52.inst54
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 54
  - PseudoInst: TEST52.pinst55
    ISA: TEST52.isa
    Inst: TEST52.inst55
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 55
  - PseudoInst: TEST52.pinst56
    ISA: TEST52.isa
    Inst: TEST52.inst56
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 56
  - PseudoInst: TEST52.pinst57
    ISA: TEST52.isa
    Inst: TEST52.inst57
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 57
  - PseudoInst: TEST52.pinst58
    ISA: TEST52.isa
    Inst: TEST52.inst58
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 58
  - PseudoInst: TEST52.pinst59
    ISA: TEST52.isa
    Inst: TEST52.inst59
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 59
  - PseudoInst: TEST52.pinst60
    ISA: TEST52.isa
    Inst: TEST52.inst60
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 60
  - PseudoInst: TEST52.pinst61
    ISA: TEST52.isa
    Inst: TEST52.inst61
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 61
  - PseudoInst: TEST52.pinst62
    ISA: TEST52.isa
    Inst: TEST52.inst62
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 62
  - PseudoInst: TEST52.pinst63
    ISA: TEST52.isa
    Inst: TEST52.inst63
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 63
Caches:
  - Cache: TEST52.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST52.core0.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST52.L2.cache
  - Cache: TEST52.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST52.core1.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST52.L2.cache
  - Cache: TEST52.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST52.core2.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST52.L2.cache
  - Cache: TEST52.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST52.core3.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST52.L2.cache
  - Cache: TEST52.L2.cache
    Sets: 2
    Ways: 8
MemoryControllers:
  - MemoryController: TEST52.mctrl
    Ports: 2
Extensions:
  - Extension: TEST52.ext0
    MajorVersion: 13
    MinorVersion: 14
    Type: unknown
    ProjectInfo:
      - Project: TEST52.ext0
        Type: unknown
        ChiselMajorVersion: 3
        ChiselMinorVersion: 0
    Registers:
      - RegName: TEST52.ext0.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST52.ext0.regclass
        Registers:
          - TEST52.ext0.reg
    ISAs:
      - ISAName: TEST52.ext0.isa
    RTLFile: TEST52.ext0.v
  - Extension: TEST52.ext1
    MajorVersion: 13
    MinorVersion: 14
    Type: unknown
    ProjectInfo:
      - Project: TEST52.ext1
        Type: unknown
        ChiselMajorVersion: 3
        ChiselMinorVersion: 0
    Registers:
      - RegName: TEST52.ext1.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST52.ext1.regclass
        Registers:
          - TEST52.ext1.reg
    ISAs:
      - ISAName: TEST52.ext1.isa
    RTLFile: TEST52.ext1.v
  - Extension: TEST52.ext2
    MajorVersion: 13
    MinorVersion: 14
    Type: unknown
    ProjectInfo:
      - Project: TEST52.ext2
        Type: unknown
        ChiselMajorVersion: 3
        ChiselMinorVersion: 0
    Registers:
      - RegName: TEST52.ext2.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST52.ext2.regclass
        Registers:
          - TEST52.ext2.reg
    ISAs:
      - ISAName: TEST52.ext2.isa
    RTLFile: TEST52.ext2.v
  - Extension: TEST52.ext3
    MajorVersion: 13
    MinorVersion: 14
    Type: unknown
    ProjectInfo:
      - Project: TEST52.ext3
        Type: unknown
        ChiselMajorVersion: 3
        ChiselMinorVersion: 0
    Registers:
      - RegName: TEST52.ext3.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST52.ext3.regclass
        Registers:
          - TEST52.ext3.reg
    ISAs:
      - ISAName: TEST52.ext3.isa
    RTLFile: TEST52.ext3.v
Cores:
  - Core: TEST52.core0
    Cache: TEST52.core0.L1.cache
    ISA: TEST52.isa
    RegisterClasses:
      - RegClass: TEST52.regclass
      - RegClass: TEST52.csrregclass
    Extensions:
      - Extension: TEST52.ext0
  - Core: TEST52.core1
    Cache: TEST52.core1.L1.cache
    ISA: TEST52.isa
    RegisterClasses:
      - RegClass: TEST52.regclass
      - RegClass: TEST52.csrregclass
    Extensions:
      - Extension: TEST52.ext1
  - Core: TEST52.core2
    Cache: TEST52.core2.L1.cache
    ISA: TEST52.isa
    RegisterClasses:
      - RegClass: TEST52.regclass
      - RegClass: TEST52.csrregclass
    Extensions:
      - Extension: TEST52.ext2
  - Core: TEST52.core3
    Cache: TEST52.core3.L1.cache
    ISA: TEST52.isa
    RegisterClasses:
      - RegClass: TEST52.regclass
      - RegClass: TEST52.csrregclass
    Extensions:
      - Extension: TEST52.ext3
Socs:
  - Soc: TEST52.soc
    Cores:
      - Core: TEST52.core0
      - Core: TEST52.core1
      - Core: TEST52.core2
      - Core: TEST52.core3