// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SE110F1152I4 Package FBGA1152
// 

//
// This file contains Slow Corner delays for the design using part EP3SE110F1152I4,
// with speed grade 4, core voltage 1.1V, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Receiver")
  (DATE "05/27/2019 21:33:07")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_pll")
    (INSTANCE Clock_management_1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT fbin (1071:1071:1071) (1071:1071:1071))
        (PORT inclk[0] (1890:1890:1890) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (2984:2984:2984) (3299:3299:3299))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (3108:3108:3108) (2627:2627:2627))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (560:560:560) (602:602:602))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (606:606:606) (695:695:695))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (907:907:907) (898:898:898))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (303:303:303))
        (PORT datac (509:509:509) (563:563:563))
        (PORT datad (707:707:707) (780:780:780))
        (PORT dataf (625:625:625) (707:707:707))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2039:2039:2039))
        (PORT datab (678:678:678) (746:746:746))
        (PORT datac (284:284:284) (307:307:307))
        (PORT datad (527:527:527) (581:581:581))
        (PORT dataf (539:539:539) (617:617:617))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2028:2028:2028))
        (PORT datab (2943:2943:2943) (2423:2423:2423))
        (PORT datac (685:685:685) (776:776:776))
        (PORT dataf (277:277:277) (288:288:288))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (544:544:544))
        (PORT datab (129:129:129) (172:172:172))
        (PORT datac (139:139:139) (183:183:183))
        (PORT dataf (216:216:216) (266:266:266))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (369:369:369) (436:436:436))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (462:462:462) (438:438:438))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2028:2028:2028))
        (PORT dataf (435:435:435) (495:495:495))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (354:354:354))
        (PORT datab (314:314:314) (335:335:335))
        (PORT datac (342:342:342) (356:356:356))
        (PORT datad (294:294:294) (293:293:293))
        (PORT dataf (271:271:271) (291:291:291))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1061:1061:1061) (824:824:824))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (398:398:398))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (300:300:300))
        (PORT datab (305:305:305) (327:327:327))
        (PORT datac (332:332:332) (350:350:350))
        (PORT datad (293:293:293) (289:289:289))
        (PORT dataf (321:321:321) (326:326:326))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1061:1061:1061) (824:824:824))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (597:597:597) (640:640:640))
        (PORT ena (1047:1047:1047) (814:814:814))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (188:188:188))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (254:254:254) (276:276:276))
        (PORT datad (245:245:245) (258:258:258))
        (PORT dataf (206:206:206) (232:232:232))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (312:312:312))
        (PORT datab (318:318:318) (339:339:339))
        (PORT datac (346:346:346) (360:360:360))
        (PORT datad (298:298:298) (296:296:296))
        (PORT dataf (327:327:327) (336:336:336))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (596:596:596) (680:680:680))
        (PORT ena (1047:1047:1047) (814:814:814))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (188:188:188))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (253:253:253) (279:279:279))
        (PORT datad (191:191:191) (197:197:197))
        (PORT dataf (2748:2748:2748) (2258:2258:2258))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (397:397:397))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (659:659:659) (732:732:732))
        (PORT clrn (1910:1910:1910) (1895:1895:1895))
        (PORT sload (981:981:981) (924:924:924))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (622:622:622) (689:689:689))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (856:856:856) (880:880:880))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (597:597:597) (684:684:684))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (610:610:610) (680:680:680))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (913:913:913) (928:928:928))
        (PORT sclr (1313:1313:1313) (1306:1306:1306))
        (PORT sload (993:993:993) (861:861:861))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (887:887:887) (915:915:915))
        (PORT sclr (1313:1313:1313) (1306:1306:1306))
        (PORT sload (993:993:993) (861:861:861))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (910:910:910) (930:930:930))
        (PORT sclr (1313:1313:1313) (1306:1306:1306))
        (PORT sload (993:993:993) (861:861:861))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (884:884:884) (919:919:919))
        (PORT sclr (1313:1313:1313) (1306:1306:1306))
        (PORT sload (993:993:993) (861:861:861))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (887:887:887) (917:917:917))
        (PORT sclr (1313:1313:1313) (1306:1306:1306))
        (PORT sload (993:993:993) (861:861:861))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1901:1901:1901) (1884:1884:1884))
        (PORT sclr (1263:1263:1263) (1119:1119:1119))
        (PORT ena (1615:1615:1615) (1332:1332:1332))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (692:692:692) (775:775:775))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1319:1319:1319) (1069:1069:1069))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2117:2117:2117))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (582:582:582) (666:666:666))
        (PORT sload (1351:1351:1351) (1302:1302:1302))
        (PORT ena (1857:1857:1857) (1566:1566:1566))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (627:627:627) (692:692:692))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (PORT asdata (1031:1031:1031) (1062:1062:1062))
        (PORT clrn (1915:1915:1915) (1899:1899:1899))
        (PORT sclr (1270:1270:1270) (1130:1130:1130))
        (PORT ena (1822:1822:1822) (1509:1509:1509))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1089:1089:1089) (1227:1227:1227))
        (IOPATH datab sumout (1144:1144:1144) (1051:1051:1051))
        (IOPATH datab cout (856:856:856) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT asdata (495:495:495) (518:518:518))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (266:266:266))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (1016:1016:1016) (1015:1015:1015))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (220:220:220) (220:220:220))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (269:269:269) (277:277:277))
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (1016:1016:1016) (1015:1015:1015))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (220:220:220) (220:220:220))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (549:549:549))
        (IOPATH datac sumout (890:890:890) (868:868:868))
        (IOPATH datac cout (605:605:605) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (430:430:430) (486:486:486))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (465:465:465) (539:539:539))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (370:370:370))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (379:379:379))
        (IOPATH datab sumout (1144:1144:1144) (1051:1051:1051))
        (IOPATH datab cout (856:856:856) (856:856:856))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (369:369:369))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (549:549:549))
        (IOPATH datab sumout (1144:1144:1144) (1051:1051:1051))
        (IOPATH datab cout (856:856:856) (856:856:856))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataf (330:330:330) (344:344:344))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (472:472:472) (544:544:544))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (355:355:355))
        (IOPATH datac sumout (890:890:890) (868:868:868))
        (IOPATH datac cout (882:882:882) (882:882:882))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (124:124:124) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataf (330:330:330) (346:346:346))
        (IOPATH dataf sumout (770:770:770) (750:750:750))
        (IOPATH dataf cout (495:495:495) (495:495:495))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (382:382:382))
        (IOPATH dataa sumout (1134:1134:1134) (1042:1042:1042))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (703:703:703) (769:769:769))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (766:766:766) (780:780:780))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (908:908:908) (921:921:921))
        (PORT sclr (1366:1366:1366) (1205:1205:1205))
        (PORT sload (999:999:999) (866:866:866))
        (PORT ena (1117:1117:1117) (889:889:889))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (694:694:694) (760:760:760))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (673:673:673))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (906:906:906) (909:909:909))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2117:2117:2117))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (607:607:607) (680:680:680))
        (PORT sload (1351:1351:1351) (1302:1302:1302))
        (PORT ena (1857:1857:1857) (1566:1566:1566))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (715:715:715) (780:780:780))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT asdata (494:494:494) (524:524:524))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1319:1319:1319) (1069:1069:1069))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (1088:1088:1088) (1120:1120:1120))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT sclr (1700:1700:1700) (1519:1519:1519))
        (PORT ena (1320:1320:1320) (1048:1048:1048))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2117:2117:2117))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (612:612:612) (681:681:681))
        (PORT sload (1351:1351:1351) (1302:1302:1302))
        (PORT ena (1857:1857:1857) (1566:1566:1566))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (625:625:625) (692:692:692))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (690:690:690) (768:768:768))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT asdata (1002:1002:1002) (1004:1004:1004))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT sclr (1252:1252:1252) (1104:1104:1104))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2117:2117:2117))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (612:612:612) (681:681:681))
        (PORT sload (1351:1351:1351) (1302:1302:1302))
        (PORT ena (1857:1857:1857) (1566:1566:1566))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (617:617:617) (687:687:687))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (874:874:874) (897:897:897))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT asdata (1257:1257:1257) (1196:1196:1196))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT sclr (1252:1252:1252) (1104:1104:1104))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (609:609:609) (681:681:681))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (676:676:676))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (707:707:707) (773:773:773))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1319:1319:1319) (1069:1069:1069))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1736:1736:1736) (1454:1454:1454))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (609:609:609) (678:678:678))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (685:685:685))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (861:861:861) (887:887:887))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (581:581:581) (644:644:644))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (677:677:677))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (591:591:591) (677:677:677))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (681:681:681) (758:758:758))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1319:1319:1319) (1069:1069:1069))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (583:583:583) (667:667:667))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (612:612:612) (678:678:678))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (713:713:713) (778:778:778))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (570:570:570) (646:646:646))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1736:1736:1736) (1454:1454:1454))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (628:628:628) (694:694:694))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (693:693:693))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1068:1068:1068) (1082:1082:1082))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1311:1311:1311) (1061:1061:1061))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (575:575:575) (642:642:642))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (691:691:691))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (691:691:691) (756:756:756))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (950:950:950) (987:987:987))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT sclr (1670:1670:1670) (1470:1470:1470))
        (PORT ena (1736:1736:1736) (1454:1454:1454))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (688:688:688))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (600:600:600) (686:686:686))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1111:1111:1111) (1116:1116:1116))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (583:583:583) (638:638:638))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (670:670:670) (749:749:749))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (683:683:683))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (910:910:910) (925:925:925))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT sclr (1492:1492:1492) (1329:1329:1329))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (679:679:679) (734:734:734))
        (PORT sload (1327:1327:1327) (1283:1283:1283))
        (PORT ena (1875:1875:1875) (1578:1578:1578))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (691:691:691))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (698:698:698) (785:785:785))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (738:738:738) (771:771:771))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (619:619:619) (687:687:687))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (698:698:698) (781:781:781))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (621:621:621) (688:688:688))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (591:591:591) (676:676:676))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (914:914:914) (921:921:921))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (611:611:611) (681:681:681))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (685:685:685))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (722:722:722) (789:789:789))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (837:837:837) (857:857:857))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (944:944:944) (977:977:977))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT sload (1204:1204:1204) (1167:1167:1167))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (834:834:834) (879:879:879))
        (PORT clrn (1911:1911:1911) (1895:1895:1895))
        (PORT sload (1041:1041:1041) (979:979:979))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (673:673:673) (751:751:751))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (609:609:609) (677:677:677))
        (PORT clrn (1919:1919:1919) (1904:1904:1904))
        (PORT sload (1445:1445:1445) (1439:1439:1439))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (893:893:893) (928:928:928))
        (PORT clrn (1910:1910:1910) (1895:1895:1895))
        (PORT sload (981:981:981) (924:924:924))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (833:833:833) (858:858:858))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1139:1139:1139) (1129:1129:1129))
        (PORT clrn (1919:1919:1919) (1904:1904:1904))
        (PORT sload (1445:1445:1445) (1439:1439:1439))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (872:872:872) (891:891:891))
        (PORT clrn (1910:1910:1910) (1895:1895:1895))
        (PORT sload (981:981:981) (924:924:924))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (613:613:613) (680:680:680))
        (PORT sload (1544:1544:1544) (1530:1530:1530))
        (PORT ena (2375:2375:2375) (2016:2016:2016))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (613:613:613) (684:684:684))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (597:597:597) (684:684:684))
        (PORT sload (1104:1104:1104) (1020:1020:1020))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (723:723:723))
        (PORT d[1] (953:953:953) (855:855:855))
        (PORT d[2] (1002:1002:1002) (887:887:887))
        (PORT d[3] (936:936:936) (828:828:828))
        (PORT clk (2136:2136:2136) (2014:2014:2014))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (954:954:954))
        (PORT d[1] (1006:1006:1006) (946:946:946))
        (PORT d[2] (1049:1049:1049) (962:962:962))
        (PORT d[3] (2164:2164:2164) (2070:2070:2070))
        (PORT d[4] (1616:1616:1616) (1461:1461:1461))
        (PORT d[5] (1166:1166:1166) (1098:1098:1098))
        (PORT d[6] (982:982:982) (876:876:876))
        (PORT d[7] (1739:1739:1739) (1607:1607:1607))
        (PORT d[8] (1152:1152:1152) (1037:1037:1037))
        (PORT d[9] (1047:1047:1047) (940:940:940))
        (PORT d[10] (839:839:839) (796:796:796))
        (PORT clk (2015:2015:2015) (1930:1930:1930))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1222:1222:1222))
        (PORT clk (1971:1971:1971) (1904:1904:1904))
        (PORT ena (1462:1462:1462) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2014:2014:2014))
        (PORT d[0] (1462:1462:1462) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1006:1006:1006))
        (PORT d[1] (1636:1636:1636) (1499:1499:1499))
        (PORT d[2] (1486:1486:1486) (1419:1419:1419))
        (PORT d[3] (1685:1685:1685) (1590:1590:1590))
        (PORT d[4] (1226:1226:1226) (1095:1095:1095))
        (PORT d[5] (1442:1442:1442) (1325:1325:1325))
        (PORT d[6] (1477:1477:1477) (1379:1379:1379))
        (PORT d[7] (1561:1561:1561) (1471:1471:1471))
        (PORT d[8] (1076:1076:1076) (994:994:994))
        (PORT d[9] (1075:1075:1075) (993:993:993))
        (PORT d[10] (1596:1596:1596) (1489:1489:1489))
        (PORT clk (1981:1981:1981) (1933:1933:1933))
        (PORT ena (2423:2423:2423) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1933:1933:1933))
        (PORT d[0] (2423:2423:2423) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (591:591:591) (674:674:674))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (532:532:532) (595:595:595))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (558:558:558) (607:607:607))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (528:528:528) (591:591:591))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (555:555:555) (603:603:603))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (554:554:554) (603:603:603))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (527:527:527) (591:591:591))
        (PORT sclr (978:978:978) (923:923:923))
        (PORT sload (997:997:997) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (1271:1271:1271) (1115:1115:1115))
        (PORT ena (1305:1305:1305) (1043:1043:1043))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (615:615:615) (681:681:681))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (1016:1016:1016) (1015:1015:1015))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (124:124:124) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (685:685:685))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (705:705:705) (755:755:755))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (497:497:497) (443:443:443))
        (PORT d[1] (487:487:487) (438:438:438))
        (PORT d[2] (493:493:493) (443:443:443))
        (PORT d[3] (488:488:488) (436:436:436))
        (PORT clk (2162:2162:2162) (2037:2037:2037))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1537:1537:1537))
        (PORT d[1] (1771:1771:1771) (1641:1641:1641))
        (PORT d[2] (1852:1852:1852) (1688:1688:1688))
        (PORT d[3] (1955:1955:1955) (1821:1821:1821))
        (PORT d[4] (1829:1829:1829) (1684:1684:1684))
        (PORT d[5] (1316:1316:1316) (1199:1199:1199))
        (PORT d[6] (1384:1384:1384) (1254:1254:1254))
        (PORT d[7] (1479:1479:1479) (1331:1331:1331))
        (PORT d[8] (1463:1463:1463) (1342:1342:1342))
        (PORT d[9] (1768:1768:1768) (1621:1621:1621))
        (PORT d[10] (1414:1414:1414) (1269:1269:1269))
        (PORT clk (2041:2041:2041) (1953:1953:1953))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1872:1872:1872))
        (PORT clk (1997:1997:1997) (1927:1927:1927))
        (PORT ena (2185:2185:2185) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2037:2037:2037))
        (PORT d[0] (2185:2185:2185) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1505:1505:1505))
        (PORT d[1] (1638:1638:1638) (1518:1518:1518))
        (PORT d[2] (1644:1644:1644) (1522:1522:1522))
        (PORT d[3] (1781:1781:1781) (1609:1609:1609))
        (PORT d[4] (1604:1604:1604) (1453:1453:1453))
        (PORT d[5] (1546:1546:1546) (1409:1409:1409))
        (PORT d[6] (1568:1568:1568) (1454:1454:1454))
        (PORT d[7] (1724:1724:1724) (1592:1592:1592))
        (PORT d[8] (1553:1553:1553) (1435:1435:1435))
        (PORT d[9] (1607:1607:1607) (1494:1494:1494))
        (PORT d[10] (1694:1694:1694) (1541:1541:1541))
        (PORT clk (2007:2007:2007) (1956:1956:1956))
        (PORT ena (2406:2406:2406) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1956:1956:1956))
        (PORT d[0] (2406:2406:2406) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (693:693:693))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (688:688:688))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (679:679:679))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (615:615:615) (682:682:682))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (673:673:673) (609:609:609))
        (PORT d[1] (676:676:676) (623:623:623))
        (PORT d[2] (492:492:492) (439:439:439))
        (PORT d[3] (494:494:494) (445:445:445))
        (PORT clk (2160:2160:2160) (2036:2036:2036))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1243:1243:1243))
        (PORT d[1] (2167:2167:2167) (1963:1963:1963))
        (PORT d[2] (2239:2239:2239) (2007:2007:2007))
        (PORT d[3] (1905:1905:1905) (1779:1779:1779))
        (PORT d[4] (2209:2209:2209) (2000:2000:2000))
        (PORT d[5] (1428:1428:1428) (1276:1276:1276))
        (PORT d[6] (1873:1873:1873) (1670:1670:1670))
        (PORT d[7] (1434:1434:1434) (1286:1286:1286))
        (PORT d[8] (1845:1845:1845) (1656:1656:1656))
        (PORT d[9] (1716:1716:1716) (1595:1595:1595))
        (PORT d[10] (1250:1250:1250) (1187:1187:1187))
        (PORT clk (2039:2039:2039) (1952:1952:1952))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2118:2118:2118))
        (PORT clk (1995:1995:1995) (1926:1926:1926))
        (PORT ena (2448:2448:2448) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2036:2036:2036))
        (PORT d[0] (2448:2448:2448) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1755:1755:1755))
        (PORT d[1] (2048:2048:2048) (1916:1916:1916))
        (PORT d[2] (2034:2034:2034) (1862:1862:1862))
        (PORT d[3] (2019:2019:2019) (1832:1832:1832))
        (PORT d[4] (1757:1757:1757) (1602:1602:1602))
        (PORT d[5] (1518:1518:1518) (1396:1396:1396))
        (PORT d[6] (1834:1834:1834) (1699:1699:1699))
        (PORT d[7] (1989:1989:1989) (1829:1829:1829))
        (PORT d[8] (1949:1949:1949) (1751:1751:1751))
        (PORT d[9] (2010:2010:2010) (1855:1855:1855))
        (PORT d[10] (1657:1657:1657) (1521:1521:1521))
        (PORT clk (2005:2005:2005) (1955:1955:1955))
        (PORT ena (2805:2805:2805) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1955:1955:1955))
        (PORT d[0] (2805:2805:2805) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (624:624:624) (692:692:692))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (588:588:588) (671:671:671))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (684:684:684))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (588:588:588) (671:671:671))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (846:846:846))
        (PORT d[1] (745:745:745) (664:664:664))
        (PORT d[2] (930:930:930) (843:843:843))
        (PORT d[3] (937:937:937) (833:833:833))
        (PORT clk (2152:2152:2152) (2026:2026:2026))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1380:1380:1380))
        (PORT d[1] (1300:1300:1300) (1214:1214:1214))
        (PORT d[2] (1583:1583:1583) (1461:1461:1461))
        (PORT d[3] (1870:1870:1870) (1787:1787:1787))
        (PORT d[4] (1521:1521:1521) (1387:1387:1387))
        (PORT d[5] (1253:1253:1253) (1191:1191:1191))
        (PORT d[6] (1061:1061:1061) (961:961:961))
        (PORT d[7] (1446:1446:1446) (1310:1310:1310))
        (PORT d[8] (1209:1209:1209) (1103:1103:1103))
        (PORT d[9] (1074:1074:1074) (979:979:979))
        (PORT d[10] (1009:1009:1009) (925:925:925))
        (PORT clk (2031:2031:2031) (1942:1942:1942))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1509:1509:1509))
        (PORT clk (1987:1987:1987) (1916:1916:1916))
        (PORT ena (1763:1763:1763) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2026:2026:2026))
        (PORT d[0] (1763:1763:1763) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1101:1101:1101))
        (PORT d[1] (1193:1193:1193) (1127:1127:1127))
        (PORT d[2] (1193:1193:1193) (1133:1133:1133))
        (PORT d[3] (1150:1150:1150) (1080:1080:1080))
        (PORT d[4] (1287:1287:1287) (1162:1162:1162))
        (PORT d[5] (1494:1494:1494) (1382:1382:1382))
        (PORT d[6] (1145:1145:1145) (1074:1074:1074))
        (PORT d[7] (1290:1290:1290) (1208:1208:1208))
        (PORT d[8] (1216:1216:1216) (1134:1134:1134))
        (PORT d[9] (1582:1582:1582) (1465:1465:1465))
        (PORT d[10] (1249:1249:1249) (1169:1169:1169))
        (PORT clk (1997:1997:1997) (1946:1946:1946))
        (PORT ena (2353:2353:2353) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1946:1946:1946))
        (PORT d[0] (2353:2353:2353) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1947:1947:1947))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1947:1947:1947))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1947:1947:1947))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (685:685:685))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (593:593:593) (674:674:674))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (619:619:619) (687:687:687))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (688:688:688))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (711:711:711))
        (PORT d[1] (939:939:939) (810:810:810))
        (PORT d[2] (790:790:790) (723:723:723))
        (PORT d[3] (793:793:793) (723:723:723))
        (PORT clk (2153:2153:2153) (2028:2028:2028))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (695:695:695))
        (PORT d[1] (1575:1575:1575) (1478:1478:1478))
        (PORT d[2] (1881:1881:1881) (1737:1737:1737))
        (PORT d[3] (2068:2068:2068) (1906:1906:1906))
        (PORT d[4] (1412:1412:1412) (1347:1347:1347))
        (PORT d[5] (1389:1389:1389) (1263:1263:1263))
        (PORT d[6] (950:950:950) (919:919:919))
        (PORT d[7] (1320:1320:1320) (1230:1230:1230))
        (PORT d[8] (1021:1021:1021) (951:951:951))
        (PORT d[9] (1586:1586:1586) (1471:1471:1471))
        (PORT d[10] (886:886:886) (881:881:881))
        (PORT clk (2032:2032:2032) (1944:1944:1944))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1498:1498:1498))
        (PORT clk (1988:1988:1988) (1918:1918:1918))
        (PORT ena (1736:1736:1736) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2028:2028:2028))
        (PORT d[0] (1736:1736:1736) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1134:1134:1134))
        (PORT d[1] (1191:1191:1191) (1137:1137:1137))
        (PORT d[2] (1202:1202:1202) (1156:1156:1156))
        (PORT d[3] (1173:1173:1173) (1092:1092:1092))
        (PORT d[4] (1177:1177:1177) (1107:1107:1107))
        (PORT d[5] (1539:1539:1539) (1417:1417:1417))
        (PORT d[6] (1145:1145:1145) (1112:1112:1112))
        (PORT d[7] (1347:1347:1347) (1261:1261:1261))
        (PORT d[8] (1442:1442:1442) (1324:1324:1324))
        (PORT d[9] (1188:1188:1188) (1140:1140:1140))
        (PORT d[10] (1141:1141:1141) (1090:1090:1090))
        (PORT clk (1998:1998:1998) (1947:1947:1947))
        (PORT ena (1966:1966:1966) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1947:1947:1947))
        (PORT d[0] (1966:1966:1966) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (622:622:622) (689:689:689))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (686:686:686))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1022:1022:1022) (1048:1048:1048))
        (PORT clrn (1907:1907:1907) (1890:1890:1890))
        (PORT sload (1653:1653:1653) (1710:1710:1710))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (614:614:614) (680:680:680))
        (PORT clrn (1926:1926:1926) (1910:1910:1910))
        (PORT sload (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (864:864:864))
        (PORT d[1] (1150:1150:1150) (1029:1029:1029))
        (PORT d[2] (991:991:991) (866:866:866))
        (PORT d[3] (841:841:841) (786:786:786))
        (PORT clk (2155:2155:2155) (2034:2034:2034))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (996:996:996))
        (PORT d[1] (1388:1388:1388) (1304:1304:1304))
        (PORT d[2] (1419:1419:1419) (1302:1302:1302))
        (PORT d[3] (1337:1337:1337) (1251:1251:1251))
        (PORT d[4] (2139:2139:2139) (1955:1955:1955))
        (PORT d[5] (1255:1255:1255) (1186:1186:1186))
        (PORT d[6] (1619:1619:1619) (1503:1503:1503))
        (PORT d[7] (1584:1584:1584) (1416:1416:1416))
        (PORT d[8] (1247:1247:1247) (1141:1141:1141))
        (PORT d[9] (1170:1170:1170) (1082:1082:1082))
        (PORT d[10] (1556:1556:1556) (1438:1438:1438))
        (PORT clk (2034:2034:2034) (1950:1950:1950))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1164:1164:1164))
        (PORT clk (1990:1990:1990) (1924:1924:1924))
        (PORT ena (1381:1381:1381) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2034:2034:2034))
        (PORT d[0] (1381:1381:1381) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1222:1222:1222))
        (PORT d[1] (1094:1094:1094) (1013:1013:1013))
        (PORT d[2] (1088:1088:1088) (1020:1020:1020))
        (PORT d[3] (1303:1303:1303) (1224:1224:1224))
        (PORT d[4] (1071:1071:1071) (998:998:998))
        (PORT d[5] (1313:1313:1313) (1208:1208:1208))
        (PORT d[6] (1289:1289:1289) (1204:1204:1204))
        (PORT d[7] (903:903:903) (870:870:870))
        (PORT d[8] (1064:1064:1064) (985:985:985))
        (PORT d[9] (1094:1094:1094) (1015:1015:1015))
        (PORT d[10] (1271:1271:1271) (1195:1195:1195))
        (PORT clk (1998:1998:1998) (1951:1951:1951))
        (PORT ena (1695:1695:1695) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1951:1951:1951))
        (PORT d[0] (1695:1695:1695) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (607:607:607) (678:678:678))
        (PORT clrn (1926:1926:1926) (1910:1910:1910))
        (PORT sload (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (615:615:615) (681:681:681))
        (PORT clrn (1926:1926:1926) (1910:1910:1910))
        (PORT sload (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT clrn (1926:1926:1926) (1910:1910:1910))
        (PORT sload (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (920:920:920) (961:961:961))
        (PORT clrn (1926:1926:1926) (1910:1910:1910))
        (PORT sload (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1059:1059:1059))
        (PORT d[1] (1130:1130:1130) (1029:1029:1029))
        (PORT d[2] (1248:1248:1248) (1095:1095:1095))
        (PORT d[3] (720:720:720) (652:652:652))
        (PORT clk (2138:2138:2138) (2016:2016:2016))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1288:1288:1288))
        (PORT d[1] (1642:1642:1642) (1561:1561:1561))
        (PORT d[2] (2099:2099:2099) (1900:1900:1900))
        (PORT d[3] (1805:1805:1805) (1717:1717:1717))
        (PORT d[4] (1339:1339:1339) (1289:1289:1289))
        (PORT d[5] (1408:1408:1408) (1290:1290:1290))
        (PORT d[6] (876:876:876) (862:862:862))
        (PORT d[7] (1560:1560:1560) (1456:1456:1456))
        (PORT d[8] (985:985:985) (892:892:892))
        (PORT d[9] (1317:1317:1317) (1212:1212:1212))
        (PORT d[10] (842:842:842) (816:816:816))
        (PORT clk (2017:2017:2017) (1932:1932:1932))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1560:1560:1560))
        (PORT clk (1973:1973:1973) (1906:1906:1906))
        (PORT ena (1868:1868:1868) (1716:1716:1716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2016:2016:2016))
        (PORT d[0] (1868:1868:1868) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1059:1059:1059))
        (PORT d[1] (1462:1462:1462) (1393:1393:1393))
        (PORT d[2] (1140:1140:1140) (1085:1085:1085))
        (PORT d[3] (1678:1678:1678) (1575:1575:1575))
        (PORT d[4] (1138:1138:1138) (1067:1067:1067))
        (PORT d[5] (1499:1499:1499) (1374:1374:1374))
        (PORT d[6] (1102:1102:1102) (1068:1068:1068))
        (PORT d[7] (1292:1292:1292) (1206:1206:1206))
        (PORT d[8] (1130:1130:1130) (1049:1049:1049))
        (PORT d[9] (1153:1153:1153) (1067:1067:1067))
        (PORT d[10] (1444:1444:1444) (1394:1394:1394))
        (PORT clk (1983:1983:1983) (1936:1936:1936))
        (PORT ena (2407:2407:2407) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1936:1936:1936))
        (PORT d[0] (2407:2407:2407) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (597:597:597) (684:684:684))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (619:619:619) (685:685:685))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (685:685:685))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (684:684:684))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (674:674:674) (611:611:611))
        (PORT d[1] (682:682:682) (623:623:623))
        (PORT d[2] (1182:1182:1182) (1061:1061:1061))
        (PORT d[3] (872:872:872) (801:801:801))
        (PORT clk (2133:2133:2133) (2011:2011:2011))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (991:991:991))
        (PORT d[1] (1687:1687:1687) (1594:1594:1594))
        (PORT d[2] (1436:1436:1436) (1285:1285:1285))
        (PORT d[3] (1149:1149:1149) (1079:1079:1079))
        (PORT d[4] (1022:1022:1022) (948:948:948))
        (PORT d[5] (515:515:515) (486:486:486))
        (PORT d[6] (513:513:513) (482:482:482))
        (PORT d[7] (705:705:705) (614:614:614))
        (PORT d[8] (1624:1624:1624) (1543:1543:1543))
        (PORT d[9] (995:995:995) (904:904:904))
        (PORT d[10] (521:521:521) (497:497:497))
        (PORT clk (2012:2012:2012) (1927:1927:1927))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1138:1138:1138))
        (PORT clk (1968:1968:1968) (1901:1901:1901))
        (PORT ena (1379:1379:1379) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2011:2011:2011))
        (PORT d[0] (1379:1379:1379) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (723:723:723))
        (PORT d[1] (1513:1513:1513) (1449:1449:1449))
        (PORT d[2] (822:822:822) (755:755:755))
        (PORT d[3] (806:806:806) (739:739:739))
        (PORT d[4] (835:835:835) (776:776:776))
        (PORT d[5] (900:900:900) (828:828:828))
        (PORT d[6] (820:820:820) (750:750:750))
        (PORT d[7] (1727:1727:1727) (1571:1571:1571))
        (PORT d[8] (916:916:916) (844:844:844))
        (PORT d[9] (1525:1525:1525) (1466:1466:1466))
        (PORT d[10] (808:808:808) (740:740:740))
        (PORT clk (1978:1978:1978) (1930:1930:1930))
        (PORT ena (2462:2462:2462) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1930:1930:1930))
        (PORT d[0] (2462:2462:2462) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (694:694:694))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (676:676:676) (737:737:737))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (679:679:679))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (619:619:619) (686:686:686))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (945:945:945))
        (PORT d[1] (1204:1204:1204) (1064:1064:1064))
        (PORT d[2] (890:890:890) (773:773:773))
        (PORT d[3] (895:895:895) (794:794:794))
        (PORT clk (2151:2151:2151) (2029:2029:2029))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1070:1070:1070))
        (PORT d[1] (1094:1094:1094) (1035:1035:1035))
        (PORT d[2] (1157:1157:1157) (1069:1069:1069))
        (PORT d[3] (1070:1070:1070) (1013:1013:1013))
        (PORT d[4] (1654:1654:1654) (1506:1506:1506))
        (PORT d[5] (1201:1201:1201) (1119:1119:1119))
        (PORT d[6] (1679:1679:1679) (1572:1572:1572))
        (PORT d[7] (1483:1483:1483) (1331:1331:1331))
        (PORT d[8] (1153:1153:1153) (1049:1049:1049))
        (PORT d[9] (1563:1563:1563) (1445:1445:1445))
        (PORT d[10] (1635:1635:1635) (1514:1514:1514))
        (PORT clk (2030:2030:2030) (1945:1945:1945))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1111:1111:1111))
        (PORT clk (1986:1986:1986) (1919:1919:1919))
        (PORT ena (1367:1367:1367) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2029:2029:2029))
        (PORT d[0] (1367:1367:1367) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1127:1127:1127))
        (PORT d[1] (1019:1019:1019) (926:926:926))
        (PORT d[2] (1012:1012:1012) (927:927:927))
        (PORT d[3] (1253:1253:1253) (1141:1141:1141))
        (PORT d[4] (1010:1010:1010) (928:928:928))
        (PORT d[5] (1578:1578:1578) (1429:1429:1429))
        (PORT d[6] (1457:1457:1457) (1365:1365:1365))
        (PORT d[7] (846:846:846) (800:800:800))
        (PORT d[8] (996:996:996) (908:908:908))
        (PORT d[9] (1017:1017:1017) (929:929:929))
        (PORT d[10] (1864:1864:1864) (1743:1743:1743))
        (PORT clk (1994:1994:1994) (1947:1947:1947))
        (PORT ena (1425:1425:1425) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1947:1947:1947))
        (PORT d[0] (1425:1425:1425) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (622:622:622) (689:689:689))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (620:620:620) (690:690:690))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (587:587:587) (671:671:671))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (667:667:667) (601:601:601))
        (PORT d[1] (720:720:720) (623:623:623))
        (PORT d[2] (719:719:719) (630:630:630))
        (PORT d[3] (675:675:675) (616:616:616))
        (PORT clk (2156:2156:2156) (2035:2035:2035))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (741:741:741))
        (PORT d[1] (1417:1417:1417) (1333:1333:1333))
        (PORT d[2] (1449:1449:1449) (1328:1328:1328))
        (PORT d[3] (2274:2274:2274) (2071:2071:2071))
        (PORT d[4] (1780:1780:1780) (1631:1631:1631))
        (PORT d[5] (1292:1292:1292) (1224:1224:1224))
        (PORT d[6] (1348:1348:1348) (1232:1232:1232))
        (PORT d[7] (1316:1316:1316) (1216:1216:1216))
        (PORT d[8] (1288:1288:1288) (1216:1216:1216))
        (PORT d[9] (1824:1824:1824) (1671:1671:1671))
        (PORT d[10] (1302:1302:1302) (1174:1174:1174))
        (PORT clk (2035:2035:2035) (1951:1951:1951))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1646:1646:1646))
        (PORT clk (1991:1991:1991) (1925:1925:1925))
        (PORT ena (1895:1895:1895) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2035:2035:2035))
        (PORT d[0] (1895:1895:1895) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1033:1033:1033))
        (PORT d[1] (1092:1092:1092) (1041:1041:1041))
        (PORT d[2] (1122:1122:1122) (1063:1063:1063))
        (PORT d[3] (1065:1065:1065) (953:953:953))
        (PORT d[4] (1113:1113:1113) (1019:1019:1019))
        (PORT d[5] (952:952:952) (911:911:911))
        (PORT d[6] (1092:1092:1092) (1002:1002:1002))
        (PORT d[7] (971:971:971) (944:944:944))
        (PORT d[8] (1092:1092:1092) (1021:1021:1021))
        (PORT d[9] (1098:1098:1098) (1034:1034:1034))
        (PORT d[10] (1056:1056:1056) (993:993:993))
        (PORT clk (1999:1999:1999) (1952:1952:1952))
        (PORT ena (1739:1739:1739) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1952:1952:1952))
        (PORT d[0] (1739:1739:1739) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (615:615:615) (682:682:682))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (592:592:592) (674:674:674))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (622:622:622) (690:690:690))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (618:618:618) (688:688:688))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (893:893:893))
        (PORT d[1] (964:964:964) (873:873:873))
        (PORT d[2] (887:887:887) (774:774:774))
        (PORT d[3] (886:886:886) (778:778:778))
        (PORT clk (2153:2153:2153) (2032:2032:2032))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1025:1025:1025))
        (PORT d[1] (1106:1106:1106) (997:997:997))
        (PORT d[2] (1156:1156:1156) (1062:1062:1062))
        (PORT d[3] (1270:1270:1270) (1192:1192:1192))
        (PORT d[4] (2194:2194:2194) (2018:2018:2018))
        (PORT d[5] (1238:1238:1238) (1156:1156:1156))
        (PORT d[6] (1806:1806:1806) (1616:1616:1616))
        (PORT d[7] (1276:1276:1276) (1172:1172:1172))
        (PORT d[8] (1592:1592:1592) (1508:1508:1508))
        (PORT d[9] (1160:1160:1160) (1077:1077:1077))
        (PORT d[10] (1257:1257:1257) (1125:1125:1125))
        (PORT clk (2032:2032:2032) (1948:1948:1948))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1821:1821:1821))
        (PORT clk (1988:1988:1988) (1922:1922:1922))
        (PORT ena (2134:2134:2134) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2032:2032:2032))
        (PORT d[0] (2134:2134:2134) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1354:1354:1354))
        (PORT d[1] (1049:1049:1049) (976:976:976))
        (PORT d[2] (1072:1072:1072) (1006:1006:1006))
        (PORT d[3] (1033:1033:1033) (952:952:952))
        (PORT d[4] (1080:1080:1080) (984:984:984))
        (PORT d[5] (900:900:900) (868:868:868))
        (PORT d[6] (1051:1051:1051) (964:964:964))
        (PORT d[7] (917:917:917) (894:894:894))
        (PORT d[8] (1044:1044:1044) (959:959:959))
        (PORT d[9] (1072:1072:1072) (981:981:981))
        (PORT d[10] (1356:1356:1356) (1301:1301:1301))
        (PORT clk (1996:1996:1996) (1950:1950:1950))
        (PORT ena (1438:1438:1438) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1950:1950:1950))
        (PORT d[0] (1438:1438:1438) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (594:594:594) (680:680:680))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (683:683:683))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (616:616:616) (687:687:687))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1209:1209:1209) (1196:1196:1196))
        (PORT clrn (1924:1924:1924) (1908:1908:1908))
        (PORT sload (1450:1450:1450) (1467:1467:1467))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (845:845:845))
        (PORT d[1] (833:833:833) (771:771:771))
        (PORT clk (2146:2146:2146) (2025:2025:2025))
        (PORT ena (772:772:772) (658:658:658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1091:1091:1091))
        (PORT d[1] (1090:1090:1090) (1009:1009:1009))
        (PORT d[2] (1093:1093:1093) (1014:1014:1014))
        (PORT d[3] (1022:1022:1022) (977:977:977))
        (PORT d[4] (1004:1004:1004) (918:918:918))
        (PORT d[5] (889:889:889) (823:823:823))
        (PORT d[6] (1869:1869:1869) (1676:1676:1676))
        (PORT d[7] (940:940:940) (862:862:862))
        (PORT d[8] (1631:1631:1631) (1541:1541:1541))
        (PORT d[9] (1641:1641:1641) (1523:1523:1523))
        (PORT d[10] (1661:1661:1661) (1537:1537:1537))
        (PORT clk (2025:2025:2025) (1941:1941:1941))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1298:1298:1298))
        (PORT clk (1981:1981:1981) (1915:1915:1915))
        (PORT ena (1551:1551:1551) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (71:71:71))
      (SETUP ena (posedge clk) (71:71:71))
      (HOLD d (posedge clk) (69:69:69))
      (HOLD ena (posedge clk) (69:69:69))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2025:2025:2025))
        (PORT d[0] (1551:1551:1551) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1408:1408:1408))
        (PORT d[1] (548:548:548) (519:519:519))
        (PORT d[2] (545:545:545) (516:516:516))
        (PORT d[3] (555:555:555) (531:531:531))
        (PORT d[4] (545:545:545) (516:516:516))
        (PORT d[5] (555:555:555) (531:531:531))
        (PORT d[6] (732:732:732) (657:657:657))
        (PORT d[7] (544:544:544) (522:522:522))
        (PORT d[8] (722:722:722) (645:645:645))
        (PORT d[9] (543:543:543) (515:515:515))
        (PORT d[10] (1396:1396:1396) (1332:1332:1332))
        (PORT clk (1991:1991:1991) (1944:1944:1944))
        (PORT ena (1382:1382:1382) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (SETUP ena (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1944:1944:1944))
        (PORT d[0] (1382:1382:1382) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (322:322:322))
        (PORT datab (145:145:145) (191:191:191))
        (PORT datac (3344:3344:3344) (2763:2763:2763))
        (PORT datad (376:376:376) (403:403:403))
        (PORT datae (750:750:750) (830:830:830))
        (PORT dataf (487:487:487) (588:588:588))
        (PORT datag (273:273:273) (289:289:289))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (313:313:313))
        (PORT datab (150:150:150) (193:193:193))
        (PORT datac (275:275:275) (304:304:304))
        (PORT datad (376:376:376) (402:402:402))
        (PORT datae (745:745:745) (820:820:820))
        (PORT dataf (486:486:486) (574:574:574))
        (PORT datag (279:279:279) (293:293:293))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (316:316:316))
        (PORT datab (150:150:150) (194:194:194))
        (PORT datac (257:257:257) (284:284:284))
        (PORT datad (373:373:373) (385:385:385))
        (PORT datae (748:748:748) (828:828:828))
        (PORT dataf (445:445:445) (532:532:532))
        (PORT datag (284:284:284) (298:298:298))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (561:561:561))
        (PORT datab (267:267:267) (297:297:297))
        (PORT datac (258:258:258) (285:285:285))
        (PORT datad (158:158:158) (195:195:195))
        (PORT datae (733:733:733) (821:821:821))
        (PORT dataf (271:271:271) (292:292:292))
        (PORT datag (294:294:294) (306:306:306))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (685:685:685))
        (PORT datab (1032:1032:1032) (1089:1089:1089))
        (PORT datac (587:587:587) (664:664:664))
        (PORT datad (581:581:581) (628:628:628))
        (PORT datae (936:936:936) (1038:1038:1038))
        (PORT dataf (591:591:591) (628:628:628))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1915:1915:1915) (1900:1900:1900))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (662:662:662))
        (PORT datab (584:584:584) (640:640:640))
        (PORT datad (563:563:563) (612:612:612))
        (PORT dataf (835:835:835) (948:948:948))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (1008:1008:1008) (978:978:978))
        (PORT ena (1057:1057:1057) (821:821:821))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (543:543:543) (610:610:610))
        (PORT ena (1115:1115:1115) (879:879:879))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (662:662:662))
        (PORT datab (584:584:584) (640:640:640))
        (PORT datac (574:574:574) (638:638:638))
        (PORT dataf (835:835:835) (948:948:948))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (607:607:607) (680:680:680))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (665:665:665))
        (PORT datab (585:585:585) (644:644:644))
        (PORT datac (593:593:593) (664:664:664))
        (PORT datad (737:737:737) (840:840:840))
        (PORT dataf (760:760:760) (825:825:825))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (176:176:176))
        (PORT datab (129:129:129) (171:171:171))
        (PORT datac (678:678:678) (762:762:762))
        (PORT datad (359:359:359) (446:446:446))
        (PORT dataf (127:127:127) (163:163:163))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT asdata (6240:6240:6240) (5945:5945:5945))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (1434:1434:1434) (1360:1360:1360))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (6827:6827:6827) (6534:6534:6534))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (6369:6369:6369) (6089:6089:6089))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (6345:6345:6345) (6076:6076:6076))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT asdata (7065:7065:7065) (6714:6714:6714))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (6763:6763:6763) (6439:6439:6439))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (617:617:617) (695:695:695))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (1267:1267:1267) (1250:1250:1250))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (1433:1433:1433) (1360:1360:1360))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (1421:1421:1421) (1361:1361:1361))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (1018:1018:1018) (1010:1010:1010))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (1421:1421:1421) (1370:1370:1370))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (1024:1024:1024) (1020:1020:1020))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT asdata (1307:1307:1307) (1317:1317:1317))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT asdata (6984:6984:6984) (6679:6679:6679))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (6421:6421:6421) (6165:6165:6165))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT asdata (6254:6254:6254) (5967:5967:5967))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT asdata (6620:6620:6620) (6330:6330:6330))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT asdata (6568:6568:6568) (6285:6285:6285))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT asdata (6336:6336:6336) (6056:6056:6056))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (6530:6530:6530) (6261:6261:6261))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (6775:6775:6775) (6438:6438:6438))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (6375:6375:6375) (6083:6083:6083))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT asdata (704:704:704) (798:798:798))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (1351:1351:1351) (1338:1338:1338))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (1068:1068:1068) (1080:1080:1080))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (988:988:988) (986:986:986))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (986:986:986) (984:984:984))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT asdata (1271:1271:1271) (1275:1275:1275))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (1269:1269:1269) (1256:1256:1256))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (1348:1348:1348) (1318:1318:1318))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (1033:1033:1033) (1023:1023:1023))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT asdata (1324:1324:1324) (1301:1301:1301))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT asdata (1129:1129:1129) (1090:1090:1090))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT asdata (1204:1204:1204) (1223:1223:1223))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT asdata (894:894:894) (929:929:929))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2651:2651:2651) (2161:2161:2161))
        (PORT datad (617:617:617) (692:692:692))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (462:462:462) (438:438:438))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1584:1584:1584) (1283:1283:1283))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (891:891:891) (945:945:945))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (800:800:800))
        (PORT datab (536:536:536) (586:586:586))
        (PORT datac (533:533:533) (592:592:592))
        (PORT datad (515:515:515) (557:557:557))
        (PORT dataf (545:545:545) (621:621:621))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (249:249:249))
        (PORT datad (719:719:719) (833:833:833))
        (PORT datae (544:544:544) (604:604:604))
        (PORT dataf (268:268:268) (276:276:276))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1046:1046:1046) (808:808:808))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1087:1087:1087))
        (PORT datab (782:782:782) (856:856:856))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1031:1031:1031) (869:869:869))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1031:1031:1031) (869:869:869))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1031:1031:1031) (869:869:869))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1031:1031:1031) (869:869:869))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (659:659:659))
        (PORT datab (596:596:596) (646:646:646))
        (PORT datac (958:958:958) (1080:1080:1080))
        (PORT datad (742:742:742) (793:793:793))
        (PORT dataf (632:632:632) (662:662:662))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1910:1910:1910) (1895:1895:1895))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (592:592:592))
        (PORT datac (548:548:548) (615:615:615))
        (PORT dataf (707:707:707) (780:780:780))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (586:586:586) (630:630:630))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (664:664:664))
        (PORT datac (955:955:955) (1081:1081:1081))
        (PORT datad (570:570:570) (621:621:621))
        (PORT dataf (610:610:610) (666:666:666))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (709:709:709))
        (PORT datac (734:734:734) (815:815:815))
        (PORT datad (1308:1308:1308) (1470:1470:1470))
        (PORT dataf (638:638:638) (673:673:673))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (278:278:278))
        (PORT datab (259:259:259) (283:283:283))
        (PORT dataf (262:262:262) (274:274:274))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (315:315:315))
        (PORT datab (362:362:362) (455:455:455))
        (PORT datac (471:471:471) (559:559:559))
        (PORT datad (303:303:303) (304:304:304))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1584:1584:1584) (1283:1283:1283))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2118:2118:2118))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1896:1896:1896) (1879:1879:1879))
        (PORT ena (1293:1293:1293) (1049:1049:1049))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (296:296:296))
        (PORT datab (731:731:731) (827:827:827))
        (PORT datac (610:610:610) (674:674:674))
        (PORT datad (480:480:480) (534:534:534))
        (PORT dataf (717:717:717) (823:823:823))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (553:553:553) (595:595:595))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (286:286:286))
        (PORT datab (264:264:264) (290:290:290))
        (PORT datac (818:818:818) (937:937:937))
        (PORT dataf (245:245:245) (264:264:264))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (674:674:674) (777:777:777))
        (PORT dataf (603:603:603) (647:647:647))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1902:1902:1902) (1885:1885:1885))
        (PORT ena (1698:1698:1698) (1432:1432:1432))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1897:1897:1897) (1880:1880:1880))
        (PORT ena (1687:1687:1687) (1409:1409:1409))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1902:1902:1902) (1885:1885:1885))
        (PORT ena (1698:1698:1698) (1432:1432:1432))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (300:300:300))
        (PORT datab (485:485:485) (547:547:547))
        (PORT datac (650:650:650) (770:770:770))
        (PORT datad (323:323:323) (340:340:340))
        (PORT datae (315:315:315) (314:314:314))
        (PORT dataf (292:292:292) (321:321:321))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (288:288:288))
        (PORT datab (273:273:273) (294:294:294))
        (PORT datac (501:501:501) (559:559:559))
        (PORT datad (254:254:254) (275:275:275))
        (PORT datae (482:482:482) (541:541:541))
        (PORT dataf (483:483:483) (560:560:560))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT asdata (860:860:860) (908:908:908))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1502:1502:1502) (1254:1254:1254))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (575:575:575))
        (PORT datab (266:266:266) (288:288:288))
        (PORT datac (264:264:264) (284:284:284))
        (PORT datad (495:495:495) (572:572:572))
        (PORT dataf (454:454:454) (505:505:505))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1902:1902:1902) (1885:1885:1885))
        (PORT ena (1698:1698:1698) (1432:1432:1432))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1902:1902:1902) (1885:1885:1885))
        (PORT ena (1698:1698:1698) (1432:1432:1432))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1902:1902:1902) (1885:1885:1885))
        (PORT ena (1698:1698:1698) (1432:1432:1432))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (276:276:276))
        (PORT datab (342:342:342) (375:375:375))
        (PORT datac (349:349:349) (386:386:386))
        (PORT datad (306:306:306) (340:340:340))
        (PORT datae (229:229:229) (226:226:226))
        (PORT dataf (338:338:338) (365:365:365))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (186:186:186))
        (PORT datab (360:360:360) (443:443:443))
        (PORT datac (293:293:293) (328:328:328))
        (PORT datad (380:380:380) (453:453:453))
        (PORT dataf (239:239:239) (263:263:263))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (292:292:292))
        (PORT datab (279:279:279) (294:294:294))
        (PORT datac (277:277:277) (295:295:295))
        (PORT datad (258:258:258) (246:246:246))
        (PORT dataf (277:277:277) (279:279:279))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (319:319:319))
        (PORT datab (273:273:273) (290:290:290))
        (PORT datac (340:340:340) (402:402:402))
        (PORT datad (361:361:361) (398:398:398))
        (PORT dataf (256:256:256) (264:264:264))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (405:405:405))
        (PORT datac (331:331:331) (430:430:430))
        (PORT datad (181:181:181) (210:210:210))
        (PORT dataf (314:314:314) (327:327:327))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (200:200:200))
        (PORT dataf (362:362:362) (409:409:409))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (594:594:594) (681:681:681))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataf (276:276:276) (283:283:283))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (381:381:381))
        (PORT datab (507:507:507) (570:570:570))
        (PORT datac (253:253:253) (281:281:281))
        (PORT datad (425:425:425) (459:459:459))
        (PORT dataf (693:693:693) (797:797:797))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1046:1046:1046) (808:808:808))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (306:306:306))
        (PORT datab (962:962:962) (1090:1090:1090))
        (PORT datac (310:310:310) (337:337:337))
        (PORT datad (745:745:745) (828:828:828))
        (PORT dataf (468:468:468) (568:568:568))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1071:1071:1071))
        (PORT datab (759:759:759) (837:837:837))
        (PORT datac (606:606:606) (656:656:656))
        (PORT datad (565:565:565) (593:593:593))
        (PORT dataf (623:623:623) (657:657:657))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1071:1071:1071))
        (PORT datab (760:760:760) (837:837:837))
        (PORT dataf (459:459:459) (535:535:535))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1088:1088:1088))
        (PORT datab (782:782:782) (857:857:857))
        (PORT datac (485:485:485) (569:569:569))
        (PORT dataf (499:499:499) (588:588:588))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (556:556:556))
        (PORT datab (968:968:968) (1101:1101:1101))
        (PORT datac (308:308:308) (335:335:335))
        (PORT datad (754:754:754) (841:841:841))
        (PORT dataf (475:475:475) (569:569:569))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (198:198:198))
        (PORT datac (368:368:368) (446:446:446))
        (PORT datad (128:128:128) (160:160:160))
        (PORT dataf (229:229:229) (255:255:255))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1915:1915:1915) (1899:1899:1899))
        (PORT ena (1822:1822:1822) (1509:1509:1509))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (283:283:283))
        (PORT datab (261:261:261) (287:287:287))
        (PORT datad (736:736:736) (789:789:789))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (236:236:236))
        (PORT datab (359:359:359) (404:404:404))
        (PORT datac (172:172:172) (222:222:222))
        (PORT datad (723:723:723) (790:790:790))
        (PORT dataf (314:314:314) (327:327:327))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datac (331:331:331) (369:369:369))
        (PORT dataf (372:372:372) (421:421:421))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (243:243:243))
        (PORT datad (365:365:365) (409:409:409))
        (PORT dataf (273:273:273) (295:295:295))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1372:1372:1372))
        (PORT datab (455:455:455) (534:534:534))
        (PORT datac (233:233:233) (263:263:263))
        (PORT dataf (463:463:463) (537:537:537))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (598:598:598) (668:668:668))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT asdata (1156:1156:1156) (1128:1128:1128))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (PORT asdata (881:881:881) (908:908:908))
        (PORT ena (1825:1825:1825) (1543:1543:1543))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (315:315:315))
        (PORT datab (363:363:363) (455:455:455))
        (PORT datac (317:317:317) (332:332:332))
        (PORT dataf (119:119:119) (151:151:151))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (588:588:588) (673:673:673))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (858:858:858) (954:954:954))
        (PORT dataf (860:860:860) (932:932:932))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (440:440:440))
        (PORT datab (214:214:214) (247:247:247))
        (PORT datac (728:728:728) (816:816:816))
        (PORT dataf (278:278:278) (299:299:299))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (440:440:440))
        (PORT datab (214:214:214) (247:247:247))
        (PORT datac (630:630:630) (711:711:711))
        (PORT datad (590:590:590) (691:691:691))
        (PORT dataf (279:279:279) (300:300:300))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (186:186:186))
        (PORT datab (143:143:143) (188:188:188))
        (PORT datac (150:150:150) (188:188:188))
        (PORT datad (225:225:225) (270:270:270))
        (PORT dataf (345:345:345) (419:419:419))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (170:170:170))
        (PORT datad (130:130:130) (160:160:160))
        (PORT dataf (131:131:131) (168:168:168))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (167:167:167))
        (PORT datab (582:582:582) (667:667:667))
        (PORT datac (141:141:141) (186:186:186))
        (PORT datad (106:106:106) (122:122:122))
        (PORT dataf (625:625:625) (723:723:723))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1910:1910:1910) (1895:1895:1895))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (661:661:661))
        (PORT datab (251:251:251) (277:277:277))
        (PORT datac (339:339:339) (371:371:371))
        (PORT datad (267:267:267) (291:291:291))
        (PORT datae (236:236:236) (238:238:238))
        (PORT dataf (360:360:360) (403:403:403))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (345:345:345))
        (PORT datab (270:270:270) (297:297:297))
        (PORT datac (244:244:244) (265:265:265))
        (PORT datad (316:316:316) (351:351:351))
        (PORT datae (252:252:252) (270:270:270))
        (PORT dataf (468:468:468) (531:531:531))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (499:499:499))
        (PORT datab (268:268:268) (290:290:290))
        (PORT datac (251:251:251) (275:275:275))
        (PORT datad (314:314:314) (352:352:352))
        (PORT datae (238:238:238) (251:251:251))
        (PORT dataf (308:308:308) (336:336:336))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (281:281:281))
        (PORT datab (260:260:260) (285:285:285))
        (PORT datac (260:260:260) (280:280:280))
        (PORT datad (483:483:483) (541:541:541))
        (PORT datae (303:303:303) (325:325:325))
        (PORT dataf (287:287:287) (314:314:314))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (291:291:291))
        (PORT datab (255:255:255) (280:280:280))
        (PORT datac (1080:1080:1080) (1223:1223:1223))
        (PORT datad (252:252:252) (273:273:273))
        (PORT datae (524:524:524) (567:567:567))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (547:547:547))
        (PORT datab (486:486:486) (557:557:557))
        (PORT datad (473:473:473) (553:553:553))
        (PORT datae (257:257:257) (270:270:270))
        (PORT dataf (251:251:251) (267:267:267))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (584:584:584))
        (PORT datab (374:374:374) (438:438:438))
        (PORT datac (245:245:245) (266:266:266))
        (PORT datad (359:359:359) (444:444:444))
        (PORT datae (332:332:332) (383:383:383))
        (PORT dataf (603:603:603) (697:697:697))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (289:289:289))
        (PORT datac (305:305:305) (341:341:341))
        (PORT datae (242:242:242) (240:240:240))
        (PORT dataf (483:483:483) (529:529:529))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (293:293:293))
        (PORT datad (256:256:256) (280:280:280))
        (PORT datae (241:241:241) (237:237:237))
        (PORT dataf (254:254:254) (267:267:267))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (278:278:278))
        (PORT datab (385:385:385) (479:479:479))
        (PORT datac (820:820:820) (960:960:960))
        (PORT datad (565:565:565) (634:634:634))
        (PORT dataf (445:445:445) (492:492:492))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (628:628:628))
        (PORT datab (565:565:565) (628:628:628))
        (PORT datac (123:123:123) (161:161:161))
        (PORT datad (760:760:760) (869:869:869))
        (PORT dataf (670:670:670) (738:738:738))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (827:827:827) (864:864:864))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (884:884:884))
        (PORT datab (757:757:757) (839:839:839))
        (PORT datac (631:631:631) (681:681:681))
        (PORT dataf (252:252:252) (268:268:268))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (572:572:572) (622:622:622))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (592:592:592) (675:675:675))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (558:558:558) (601:601:601))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (593:593:593) (638:638:638))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (592:592:592) (635:635:635))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (586:586:586) (631:631:631))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (240:240:240))
        (PORT dataf (160:160:160) (199:199:199))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datac (872:872:872) (972:972:972))
        (PORT dataf (383:383:383) (443:443:443))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (354:354:354) (368:368:368))
        (PORT datac (209:209:209) (251:251:251))
        (PORT datad (348:348:348) (385:385:385))
        (PORT datae (712:712:712) (776:776:776))
        (PORT dataf (188:188:188) (220:220:220))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (426:426:426) (503:503:503))
        (PORT dataf (155:155:155) (196:196:196))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (228:228:228))
        (PORT datab (358:358:358) (395:395:395))
        (PORT datac (205:205:205) (247:247:247))
        (PORT datad (348:348:348) (358:358:358))
        (PORT datae (725:725:725) (789:789:789))
        (PORT dataf (194:194:194) (223:223:223))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (354:354:354) (368:368:368))
        (PORT datac (348:348:348) (385:385:385))
        (PORT datad (209:209:209) (251:251:251))
        (PORT datae (729:729:729) (805:805:805))
        (PORT dataf (328:328:328) (403:403:403))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (227:227:227))
        (PORT datab (332:332:332) (352:352:352))
        (PORT datac (354:354:354) (395:395:395))
        (PORT datad (204:204:204) (246:246:246))
        (PORT datae (749:749:749) (827:827:827))
        (PORT dataf (184:184:184) (216:216:216))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (242:242:242))
        (PORT datab (353:353:353) (391:391:391))
        (PORT datac (203:203:203) (251:251:251))
        (PORT datad (338:338:338) (362:362:362))
        (PORT datae (705:705:705) (779:779:779))
        (PORT dataf (320:320:320) (384:384:384))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (218:218:218))
        (PORT datab (771:771:771) (858:858:858))
        (PORT datac (173:173:173) (223:223:223))
        (PORT datad (364:364:364) (403:403:403))
        (PORT datae (167:167:167) (178:178:178))
        (PORT dataf (310:310:310) (328:328:328))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (227:227:227))
        (PORT datab (332:332:332) (352:352:352))
        (PORT datac (204:204:204) (246:246:246))
        (PORT datad (354:354:354) (395:395:395))
        (PORT datae (732:732:732) (798:798:798))
        (PORT dataf (191:191:191) (219:219:219))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (242:242:242))
        (PORT datab (353:353:353) (391:391:391))
        (PORT datac (338:338:338) (362:362:362))
        (PORT datad (203:203:203) (251:251:251))
        (PORT datae (722:722:722) (808:808:808))
        (PORT dataf (316:316:316) (381:381:381))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (228:228:228))
        (PORT datab (358:358:358) (395:395:395))
        (PORT datac (348:348:348) (358:358:358))
        (PORT datad (205:205:205) (247:247:247))
        (PORT datae (743:743:743) (818:818:818))
        (PORT dataf (332:332:332) (412:412:412))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (250:250:250))
        (PORT datab (749:749:749) (843:843:843))
        (PORT datac (188:188:188) (230:230:230))
        (PORT datad (344:344:344) (429:429:429))
        (PORT dataf (330:330:330) (333:333:333))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (589:589:589) (672:672:672))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (502:502:502))
        (PORT datab (493:493:493) (573:573:573))
        (PORT datad (234:234:234) (232:232:232))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1046:1046:1046) (808:808:808))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (297:297:297))
        (PORT datab (732:732:732) (828:828:828))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (PORT asdata (597:597:597) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (PORT ena (1584:1584:1584) (1283:1283:1283))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (380:380:380))
        (PORT datac (716:716:716) (803:803:803))
        (PORT dataf (328:328:328) (350:350:350))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (296:296:296))
        (PORT datab (272:272:272) (289:289:289))
        (PORT datad (715:715:715) (801:801:801))
        (PORT dataf (313:313:313) (335:335:335))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT asdata (1444:1444:1444) (1454:1454:1454))
        (PORT ena (1614:1614:1614) (1369:1369:1369))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT asdata (1456:1456:1456) (1454:1454:1454))
        (PORT ena (1634:1634:1634) (1348:1348:1348))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (590:590:590) (674:674:674))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (552:552:552))
        (PORT datae (504:504:504) (547:547:547))
        (PORT dataf (289:289:289) (295:295:295))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (618:618:618) (691:691:691))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (613:613:613) (683:683:683))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (602:602:602) (650:650:650))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (294:294:294))
        (PORT datab (271:271:271) (297:297:297))
        (PORT datac (269:269:269) (292:292:292))
        (PORT datad (249:249:249) (270:270:270))
        (PORT datae (251:251:251) (247:247:247))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (593:593:593) (677:677:677))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (295:295:295))
        (PORT datac (256:256:256) (278:278:278))
        (PORT datad (265:265:265) (295:295:295))
        (PORT datae (253:253:253) (264:264:264))
        (PORT dataf (265:265:265) (281:281:281))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (594:594:594) (677:677:677))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (619:619:619) (689:689:689))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (599:599:599) (646:646:646))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (561:561:561) (603:603:603))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (295:295:295))
        (PORT datab (280:280:280) (298:298:298))
        (PORT datac (269:269:269) (294:294:294))
        (PORT datad (267:267:267) (287:287:287))
        (PORT datae (251:251:251) (249:249:249))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (617:617:617) (684:684:684))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (595:595:595) (638:638:638))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (615:615:615) (686:686:686))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (291:291:291))
        (PORT datab (266:266:266) (291:291:291))
        (PORT datac (263:263:263) (291:291:291))
        (PORT datad (265:265:265) (290:290:290))
        (PORT datae (247:247:247) (245:245:245))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (554:554:554) (598:598:598))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (612:612:612) (685:685:685))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (291:291:291))
        (PORT datac (269:269:269) (294:294:294))
        (PORT datad (254:254:254) (276:276:276))
        (PORT datae (237:237:237) (235:235:235))
        (PORT dataf (245:245:245) (259:259:259))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (PORT asdata (618:618:618) (700:700:700))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (1184:1184:1184) (1176:1176:1176))
        (PORT clrn (1927:1927:1927) (1911:1911:1911))
        (PORT ena (1816:1816:1816) (1529:1529:1529))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (592:592:592) (673:673:673))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (564:564:564) (613:613:613))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (748:748:748))
        (PORT datab (763:763:763) (863:863:863))
        (PORT datac (670:670:670) (744:744:744))
        (PORT datae (784:784:784) (840:840:840))
        (PORT dataf (249:249:249) (266:266:266))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (607:607:607) (689:689:689))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (606:606:606) (692:692:692))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datac (259:259:259) (281:281:281))
        (PORT datad (266:266:266) (296:296:296))
        (PORT datae (261:261:261) (275:275:275))
        (PORT dataf (348:348:348) (401:401:401))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (598:598:598) (643:643:643))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (604:604:604) (686:686:686))
        (PORT clrn (1929:1929:1929) (1913:1913:1913))
        (PORT ena (2256:2256:2256) (1913:1913:1913))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (297:297:297))
        (PORT datac (260:260:260) (284:284:284))
        (PORT datad (270:270:270) (297:297:297))
        (PORT datae (246:246:246) (258:258:258))
        (PORT dataf (253:253:253) (269:269:269))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (619:619:619) (689:689:689))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (606:606:606) (693:693:693))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (302:302:302))
        (PORT datab (259:259:259) (284:284:284))
        (PORT datac (273:273:273) (301:301:301))
        (PORT datad (277:277:277) (291:291:291))
        (PORT datae (257:257:257) (253:253:253))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (618:618:618) (685:685:685))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (614:614:614) (687:687:687))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (612:612:612) (683:683:683))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (293:293:293))
        (PORT datab (266:266:266) (295:295:295))
        (PORT datac (267:267:267) (296:296:296))
        (PORT datae (247:247:247) (248:248:248))
        (PORT dataf (258:258:258) (275:275:275))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (598:598:598) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (614:614:614) (683:683:683))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1854:1854:1854) (1562:1562:1562))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1854:1854:1854) (1562:1562:1562))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (839:839:839))
        (PORT datab (265:265:265) (293:293:293))
        (PORT datac (262:262:262) (287:287:287))
        (PORT datad (275:275:275) (289:289:289))
        (PORT datae (247:247:247) (245:245:245))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (606:606:606) (690:690:690))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (609:609:609) (693:693:693))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (854:854:854) (898:898:898))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (PORT asdata (573:573:573) (616:616:616))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2136:2136:2136) (1825:1825:1825))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (303:303:303))
        (PORT datac (283:283:283) (302:302:302))
        (PORT datad (284:284:284) (308:308:308))
        (PORT datae (243:243:243) (255:255:255))
        (PORT dataf (250:250:250) (266:266:266))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (609:609:609) (694:694:694))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (609:609:609) (679:679:679))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (610:610:610) (680:680:680))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (566:566:566) (610:610:610))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (289:289:289))
        (PORT datab (265:265:265) (289:289:289))
        (PORT datac (277:277:277) (302:302:302))
        (PORT datae (241:241:241) (240:240:240))
        (PORT dataf (254:254:254) (271:271:271))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (612:612:612) (695:695:695))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (614:614:614) (668:668:668))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (621:621:621) (689:689:689))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (289:289:289))
        (PORT datab (260:260:260) (284:284:284))
        (PORT datac (258:258:258) (282:282:282))
        (PORT datad (272:272:272) (304:304:304))
        (PORT datae (267:267:267) (281:281:281))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (887:887:887) (865:865:865))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (609:609:609) (697:697:697))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (607:607:607) (677:677:677))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (669:669:669) (742:742:742))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2147:2147:2147) (1819:1819:1819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (274:274:274))
        (PORT datab (322:322:322) (356:356:356))
        (PORT datad (340:340:340) (374:374:374))
        (PORT datae (270:270:270) (286:286:286))
        (PORT dataf (474:474:474) (558:558:558))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (617:617:617) (695:695:695))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (610:610:610) (697:697:697))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (667:667:667) (703:703:703))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (569:569:569) (610:610:610))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (307:307:307))
        (PORT datac (345:345:345) (375:375:375))
        (PORT datad (277:277:277) (296:296:296))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (359:359:359) (376:376:376))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (596:596:596) (682:682:682))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (739:739:739) (777:777:777))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (285:285:285))
        (PORT datab (303:303:303) (346:346:346))
        (PORT datac (254:254:254) (277:277:277))
        (PORT datad (257:257:257) (288:288:288))
        (PORT datae (254:254:254) (263:263:263))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (678:678:678) (739:739:739))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (618:618:618) (686:686:686))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (620:620:620) (693:693:693))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (289:289:289))
        (PORT datab (263:263:263) (289:289:289))
        (PORT datac (273:273:273) (300:300:300))
        (PORT datae (301:301:301) (309:309:309))
        (PORT dataf (312:312:312) (340:340:340))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT asdata (723:723:723) (737:737:737))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (606:606:606) (688:688:688))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1928:1928:1928) (1913:1913:1913))
        (PORT ena (2098:2098:2098) (1780:1780:1780))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (559:559:559))
        (PORT datac (765:765:765) (868:868:868))
        (PORT datad (253:253:253) (280:280:280))
        (PORT datae (354:354:354) (397:397:397))
        (PORT dataf (347:347:347) (394:394:394))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT asdata (616:616:616) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (593:593:593) (636:636:636))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (677:677:677) (757:757:757))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (612:612:612) (679:679:679))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (294:294:294))
        (PORT datab (258:258:258) (283:283:283))
        (PORT datac (256:256:256) (277:277:277))
        (PORT datad (275:275:275) (302:302:302))
        (PORT datae (260:260:260) (274:274:274))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (618:618:618) (691:691:691))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (592:592:592) (635:635:635))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (631:631:631) (699:699:699))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (295:295:295))
        (PORT datac (345:345:345) (406:406:406))
        (PORT datad (264:264:264) (283:283:283))
        (PORT datae (237:237:237) (235:235:235))
        (PORT dataf (282:282:282) (287:287:287))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (559:559:559) (603:603:603))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (606:606:606) (688:688:688))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (620:620:620) (689:689:689))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (304:304:304))
        (PORT datac (283:283:283) (307:307:307))
        (PORT datad (259:259:259) (286:286:286))
        (PORT datae (252:252:252) (252:252:252))
        (PORT dataf (250:250:250) (264:264:264))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT asdata (603:603:603) (692:692:692))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (599:599:599) (678:678:678))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (748:748:748))
        (PORT datab (680:680:680) (794:794:794))
        (PORT datac (270:270:270) (293:293:293))
        (PORT datad (310:310:310) (348:348:348))
        (PORT dataf (259:259:259) (275:275:275))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (616:616:616) (694:694:694))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (604:604:604) (685:685:685))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (615:615:615) (683:683:683))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (2239:2239:2239) (1919:1919:1919))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (837:837:837))
        (PORT datab (262:262:262) (289:289:289))
        (PORT datac (264:264:264) (289:289:289))
        (PORT datae (245:245:245) (244:244:244))
        (PORT dataf (614:614:614) (656:656:656))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (613:613:613) (683:683:683))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (560:560:560) (603:603:603))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (972:972:972) (961:961:961))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (293:293:293))
        (PORT datab (260:260:260) (285:285:285))
        (PORT datac (273:273:273) (300:300:300))
        (PORT datae (261:261:261) (252:252:252))
        (PORT dataf (608:608:608) (677:677:677))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (623:623:623) (672:672:672))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (610:610:610) (677:677:677))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (301:301:301))
        (PORT datab (261:261:261) (287:287:287))
        (PORT datad (256:256:256) (278:278:278))
        (PORT datae (245:245:245) (244:244:244))
        (PORT dataf (250:250:250) (265:265:265))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (597:597:597) (681:681:681))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (290:290:290))
        (PORT datab (323:323:323) (356:356:356))
        (PORT datac (257:257:257) (284:284:284))
        (PORT datad (264:264:264) (297:297:297))
        (PORT datae (249:249:249) (262:262:262))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT asdata (613:613:613) (682:682:682))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (604:604:604) (690:690:690))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT asdata (937:937:937) (925:925:925))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1922:1922:1922) (1907:1907:1907))
        (PORT ena (2023:2023:2023) (1688:1688:1688))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (304:304:304))
        (PORT datac (260:260:260) (286:286:286))
        (PORT datad (271:271:271) (299:299:299))
        (PORT datae (270:270:270) (279:279:279))
        (PORT dataf (259:259:259) (273:273:273))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (614:614:614) (666:666:666))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (578:578:578) (629:629:629))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (287:287:287))
        (PORT datac (253:253:253) (274:274:274))
        (PORT datad (351:351:351) (373:373:373))
        (PORT datae (334:334:334) (342:342:342))
        (PORT dataf (326:326:326) (347:347:347))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (825:825:825) (855:855:855))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (2252:2252:2252) (1927:1927:1927))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (299:299:299))
        (PORT datac (447:447:447) (526:526:526))
        (PORT datad (263:263:263) (295:295:295))
        (PORT datae (249:249:249) (267:267:267))
        (PORT dataf (244:244:244) (262:262:262))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (611:611:611) (698:698:698))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (593:593:593) (675:675:675))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (285:285:285))
        (PORT datac (269:269:269) (284:284:284))
        (PORT datad (260:260:260) (288:288:288))
        (PORT datae (271:271:271) (280:280:280))
        (PORT dataf (255:255:255) (271:271:271))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (622:622:622) (695:695:695))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (608:608:608) (693:693:693))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (570:570:570) (611:611:611))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (603:603:603) (646:646:646))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (289:289:289))
        (PORT datac (265:265:265) (285:285:285))
        (PORT datad (276:276:276) (301:301:301))
        (PORT datae (252:252:252) (267:267:267))
        (PORT dataf (256:256:256) (276:276:276))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (597:597:597) (685:685:685))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1924:1924:1924) (1909:1909:1909))
        (PORT ena (1796:1796:1796) (1501:1501:1501))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (284:284:284))
        (PORT datac (263:263:263) (289:289:289))
        (PORT datad (274:274:274) (302:302:302))
        (PORT datae (256:256:256) (269:269:269))
        (PORT dataf (486:486:486) (567:567:567))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (611:611:611) (681:681:681))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (609:609:609) (651:651:651))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (298:298:298))
        (PORT datab (260:260:260) (285:285:285))
        (PORT datad (248:248:248) (269:269:269))
        (PORT datae (241:241:241) (239:239:239))
        (PORT dataf (258:258:258) (274:274:274))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (597:597:597) (680:680:680))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (611:611:611) (658:658:658))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (602:602:602) (645:645:645))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2137:2137:2137))
        (PORT asdata (611:611:611) (678:678:678))
        (PORT clrn (1928:1928:1928) (1912:1912:1912))
        (PORT ena (2215:2215:2215) (1868:1868:1868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (295:295:295))
        (PORT datab (427:427:427) (519:519:519))
        (PORT datac (266:266:266) (289:289:289))
        (PORT datad (273:273:273) (291:291:291))
        (PORT datae (252:252:252) (265:265:265))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (602:602:602) (673:673:673))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (613:613:613) (687:687:687))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (294:294:294))
        (PORT datab (257:257:257) (280:280:280))
        (PORT datac (269:269:269) (294:294:294))
        (PORT datae (240:240:240) (239:239:239))
        (PORT dataf (429:429:429) (486:486:486))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (607:607:607) (675:675:675))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (565:565:565) (603:603:603))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (602:602:602) (684:684:684))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (284:284:284))
        (PORT datab (264:264:264) (289:289:289))
        (PORT datac (267:267:267) (292:292:292))
        (PORT datad (256:256:256) (280:280:280))
        (PORT datae (256:256:256) (249:249:249))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2138:2138:2138))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (601:601:601) (687:687:687))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (912:912:912) (950:950:950))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2126:2126:2126))
        (PORT asdata (607:607:607) (693:693:693))
        (PORT clrn (1906:1906:1906) (1889:1889:1889))
        (PORT ena (1992:1992:1992) (1684:1684:1684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (290:290:290))
        (PORT datab (264:264:264) (289:289:289))
        (PORT datac (255:255:255) (275:275:275))
        (PORT datad (263:263:263) (289:289:289))
        (PORT datae (259:259:259) (268:268:268))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT asdata (568:568:568) (609:609:609))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2130:2130:2130))
        (PORT asdata (616:616:616) (686:686:686))
        (PORT clrn (1910:1910:1910) (1893:1893:1893))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2130:2130:2130))
        (PORT asdata (562:562:562) (606:606:606))
        (PORT clrn (1910:1910:1910) (1893:1893:1893))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2130:2130:2130))
        (PORT asdata (607:607:607) (678:678:678))
        (PORT clrn (1910:1910:1910) (1893:1893:1893))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (291:291:291))
        (PORT datab (261:261:261) (286:286:286))
        (PORT datac (258:258:258) (285:285:285))
        (PORT datad (286:286:286) (297:297:297))
        (PORT datae (239:239:239) (237:237:237))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (697:697:697) (766:766:766))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (573:573:573) (613:613:613))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (595:595:595) (678:678:678))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (296:296:296))
        (PORT datab (272:272:272) (305:305:305))
        (PORT datac (284:284:284) (308:308:308))
        (PORT datad (252:252:252) (276:276:276))
        (PORT datae (328:328:328) (329:329:329))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1910:1910:1910) (1893:1893:1893))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2130:2130:2130))
        (PORT asdata (610:610:610) (696:696:696))
        (PORT clrn (1911:1911:1911) (1894:1894:1894))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2130:2130:2130))
        (PORT asdata (668:668:668) (725:725:725))
        (PORT clrn (1910:1910:1910) (1893:1893:1893))
        (PORT ena (1801:1801:1801) (1517:1517:1517))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (295:295:295))
        (PORT datab (263:263:263) (287:287:287))
        (PORT datac (259:259:259) (285:285:285))
        (PORT datad (259:259:259) (281:281:281))
        (PORT datae (281:281:281) (293:293:293))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (611:611:611) (682:682:682))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (596:596:596) (682:682:682))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (287:287:287))
        (PORT datab (264:264:264) (286:286:286))
        (PORT datac (266:266:266) (286:286:286))
        (PORT datad (261:261:261) (288:288:288))
        (PORT datae (247:247:247) (262:262:262))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (666:666:666) (741:741:741))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (601:601:601) (688:688:688))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (371:371:371))
        (PORT datab (269:269:269) (291:291:291))
        (PORT datad (294:294:294) (312:312:312))
        (PORT datae (252:252:252) (269:269:269))
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (609:609:609) (700:700:700))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (604:604:604) (686:686:686))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (606:606:606) (683:683:683))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (616:616:616) (695:695:695))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (553:553:553))
        (PORT datab (262:262:262) (288:288:288))
        (PORT datad (519:519:519) (627:627:627))
        (PORT datae (260:260:260) (274:274:274))
        (PORT dataf (319:319:319) (341:341:341))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT asdata (828:828:828) (827:827:827))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (618:618:618) (690:690:690))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (285:285:285))
        (PORT datab (323:323:323) (356:356:356))
        (PORT datac (263:263:263) (290:290:290))
        (PORT datae (246:246:246) (247:247:247))
        (PORT dataf (474:474:474) (533:533:533))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT asdata (587:587:587) (632:632:632))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (894:894:894) (929:929:929))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (610:610:610) (679:679:679))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (PORT asdata (599:599:599) (682:682:682))
        (PORT clrn (1909:1909:1909) (1892:1892:1892))
        (PORT ena (1746:1746:1746) (1468:1468:1468))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (278:278:278))
        (PORT datab (277:277:277) (301:301:301))
        (PORT datad (271:271:271) (301:301:301))
        (PORT datae (497:497:497) (563:563:563))
        (PORT dataf (242:242:242) (258:258:258))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (597:597:597) (683:683:683))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (886:886:886))
        (PORT datab (767:767:767) (840:840:840))
        (PORT datac (837:837:837) (923:923:923))
        (PORT datad (1235:1235:1235) (1343:1343:1343))
        (PORT datae (1152:1152:1152) (1268:1268:1268))
        (PORT dataf (325:325:325) (377:377:377))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (658:658:658))
        (PORT datab (595:595:595) (645:645:645))
        (PORT datac (977:977:977) (1092:1092:1092))
        (PORT dataf (630:630:630) (661:661:661))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (710:710:710))
        (PORT datab (455:455:455) (543:543:543))
        (PORT datad (336:336:336) (371:371:371))
        (PORT dataf (675:675:675) (734:734:734))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datae (128:128:128) (155:155:155))
        (PORT dataf (273:273:273) (279:279:279))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (279:279:279))
        (PORT datab (260:260:260) (284:284:284))
        (PORT datac (269:269:269) (287:287:287))
        (PORT datad (282:282:282) (290:290:290))
        (PORT dataf (339:339:339) (386:386:386))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (1170:1170:1170) (1184:1184:1184))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2130:2130:2130))
        (PORT asdata (1192:1192:1192) (1210:1210:1210))
        (PORT clrn (1912:1912:1912) (1897:1897:1897))
        (PORT ena (1056:1056:1056) (819:819:819))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (502:502:502))
        (PORT datac (272:272:272) (288:288:288))
        (PORT datad (243:243:243) (255:255:255))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT asdata (564:564:564) (615:615:615))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1614:1614:1614) (1369:1369:1369))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1634:1634:1634) (1348:1348:1348))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (PORT asdata (602:602:602) (683:683:683))
        (PORT clrn (1925:1925:1925) (1909:1909:1909))
        (PORT ena (1707:1707:1707) (1471:1471:1471))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (879:879:879))
        (PORT datab (1183:1183:1183) (1304:1304:1304))
        (PORT datac (829:829:829) (916:916:916))
        (PORT datad (1251:1251:1251) (1353:1353:1353))
        (PORT datae (836:836:836) (915:915:915))
        (PORT dataf (243:243:243) (260:260:260))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT asdata (734:734:734) (774:774:774))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT asdata (1180:1180:1180) (1212:1212:1212))
        (PORT ena (1614:1614:1614) (1369:1369:1369))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT asdata (1183:1183:1183) (1215:1215:1215))
        (PORT ena (1634:1634:1634) (1348:1348:1348))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (596:596:596) (677:677:677))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (879:879:879))
        (PORT datab (1183:1183:1183) (1304:1304:1304))
        (PORT datac (1251:1251:1251) (1353:1353:1353))
        (PORT datad (830:830:830) (916:916:916))
        (PORT datae (818:818:818) (883:883:883))
        (PORT dataf (251:251:251) (266:266:266))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1614:1614:1614) (1369:1369:1369))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1634:1634:1634) (1348:1348:1348))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (607:607:607) (681:681:681))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1364:1364:1364))
        (PORT datab (1195:1195:1195) (1316:1316:1316))
        (PORT datac (820:820:820) (909:909:909))
        (PORT datad (782:782:782) (886:886:886))
        (PORT datae (845:845:845) (915:915:915))
        (PORT dataf (417:417:417) (477:477:477))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (610:610:610) (690:690:690))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (1012:1012:1012) (1032:1032:1032))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (1006:1006:1006) (1031:1031:1031))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (589:589:589) (634:634:634))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1364:1364:1364))
        (PORT datab (1195:1195:1195) (1316:1316:1316))
        (PORT datac (782:782:782) (886:886:886))
        (PORT datad (820:820:820) (909:909:909))
        (PORT datae (827:827:827) (887:887:887))
        (PORT dataf (432:432:432) (517:517:517))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (816:816:816) (796:796:796))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (885:885:885))
        (PORT datab (1195:1195:1195) (1315:1315:1315))
        (PORT datac (1271:1271:1271) (1365:1365:1365))
        (PORT datad (819:819:819) (906:906:906))
        (PORT datae (823:823:823) (882:882:882))
        (PORT dataf (246:246:246) (262:262:262))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT asdata (1019:1019:1019) (1016:1016:1016))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT asdata (613:613:613) (678:678:678))
        (PORT clrn (1908:1908:1908) (1891:1891:1891))
        (PORT ena (1894:1894:1894) (1644:1644:1644))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (885:885:885))
        (PORT datab (1194:1194:1194) (1315:1315:1315))
        (PORT datac (818:818:818) (906:906:906))
        (PORT datad (1271:1271:1271) (1364:1364:1364))
        (PORT datae (841:841:841) (912:912:912))
        (PORT dataf (305:305:305) (334:334:334))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (602:602:602) (693:693:693))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1559:1559:1559) (1280:1280:1280))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT asdata (1215:1215:1215) (1182:1182:1182))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1348:1348:1348))
        (PORT datab (1194:1194:1194) (1302:1302:1302))
        (PORT datac (785:785:785) (873:873:873))
        (PORT datad (821:821:821) (908:908:908))
        (PORT datae (820:820:820) (878:878:878))
        (PORT dataf (441:441:441) (505:505:505))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (615:615:615) (694:694:694))
        (PORT ena (1422:1422:1422) (1153:1153:1153))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT asdata (983:983:983) (1043:1043:1043))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1348:1348:1348))
        (PORT datab (1194:1194:1194) (1302:1302:1302))
        (PORT datac (820:820:820) (908:908:908))
        (PORT datad (784:784:784) (872:872:872))
        (PORT datae (839:839:839) (908:908:908))
        (PORT dataf (244:244:244) (260:260:260))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (861:861:861) (908:908:908))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (672:672:672) (733:733:733))
        (PORT ena (1422:1422:1422) (1153:1153:1153))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT asdata (984:984:984) (1041:1041:1041))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1360:1360:1360))
        (PORT datab (1189:1189:1189) (1312:1312:1312))
        (PORT datac (829:829:829) (920:920:920))
        (PORT datad (784:784:784) (885:885:885))
        (PORT datae (840:840:840) (916:916:916))
        (PORT dataf (298:298:298) (324:324:324))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1559:1559:1559) (1280:1280:1280))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1360:1360:1360))
        (PORT datab (1189:1189:1189) (1312:1312:1312))
        (PORT datac (784:784:784) (885:885:885))
        (PORT datad (829:829:829) (920:920:920))
        (PORT datae (822:822:822) (889:889:889))
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2133:2133:2133))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1322:1322:1322) (1058:1058:1058))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1351:1351:1351))
        (PORT datab (1165:1165:1165) (1304:1304:1304))
        (PORT datac (834:834:834) (920:920:920))
        (PORT datad (785:785:785) (868:868:868))
        (PORT datae (831:831:831) (910:910:910))
        (PORT dataf (445:445:445) (527:527:527))
        (IOPATH dataa combout (562:562:562) (473:473:473))
        (IOPATH datab combout (567:567:567) (470:470:470))
        (IOPATH datac combout (384:384:384) (427:427:427))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT asdata (674:674:674) (749:749:749))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1633:1633:1633) (1377:1377:1377))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT asdata (1200:1200:1200) (1166:1166:1166))
        (PORT ena (1649:1649:1649) (1356:1356:1356))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1351:1351:1351))
        (PORT datab (1165:1165:1165) (1304:1304:1304))
        (PORT datac (786:786:786) (868:868:868))
        (PORT datad (834:834:834) (920:920:920))
        (PORT datae (813:813:813) (880:880:880))
        (PORT dataf (3102:3102:3102) (2549:2549:2549))
        (IOPATH dataa combout (552:552:552) (468:468:468))
        (IOPATH datab combout (560:560:560) (464:464:464))
        (IOPATH datac combout (315:315:315) (292:292:292))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2119:2119:2119))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1559:1559:1559) (1280:1280:1280))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1559:1559:1559) (1280:1280:1280))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2134:2134:2134))
        (PORT asdata (906:906:906) (916:916:916))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (2065:2065:2065) (1925:1925:1925))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (1760:1760:1760) (1724:1724:1724))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1919:1919:1919) (1903:1903:1903))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (1002:1002:1002) (1027:1027:1027))
        (PORT ena (1553:1553:1553) (1273:1273:1273))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2127:2127:2127))
        (PORT asdata (990:990:990) (1028:1028:1028))
        (PORT ena (1589:1589:1589) (1305:1305:1305))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (320:320:320))
        (PORT datab (468:468:468) (559:559:559))
        (PORT datad (321:321:321) (336:336:336))
        (PORT datae (347:347:347) (427:427:427))
        (PORT dataf (485:485:485) (569:569:569))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (718:718:718))
        (PORT datac (1315:1315:1315) (1488:1488:1488))
        (PORT datad (728:728:728) (797:797:797))
        (PORT dataf (638:638:638) (673:673:673))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (283:283:283))
        (PORT datab (252:252:252) (275:275:275))
        (PORT datac (256:256:256) (275:275:275))
        (PORT datad (246:246:246) (255:255:255))
        (PORT dataf (253:253:253) (266:266:266))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (416:416:416))
        (PORT datac (318:318:318) (394:394:394))
        (PORT datad (138:138:138) (164:164:164))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (1080:1080:1080) (1080:1080:1080))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1559:1559:1559) (1280:1280:1280))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1474:1474:1474) (1202:1202:1202))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (178:178:178))
        (PORT datad (286:286:286) (342:342:342))
        (PORT dataf (362:362:362) (413:413:413))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT asdata (607:607:607) (677:677:677))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (719:719:719))
        (PORT datab (461:461:461) (553:553:553))
        (PORT datac (359:359:359) (423:423:423))
        (PORT dataf (675:675:675) (733:733:733))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (421:421:421))
        (PORT datab (681:681:681) (749:749:749))
        (PORT datac (643:643:643) (719:719:719))
        (PORT datad (366:366:366) (423:423:423))
        (PORT datae (291:291:291) (343:343:343))
        (PORT dataf (455:455:455) (525:525:525))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2132:2132:2132))
        (PORT asdata (596:596:596) (667:667:667))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT asdata (596:596:596) (666:666:666))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2128:2128:2128))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (599:599:599) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT asdata (592:592:592) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (600:600:600) (673:673:673))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (593:593:593) (676:676:676))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (592:592:592) (664:664:664))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (PORT asdata (611:611:611) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (589:589:589) (674:674:674))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (601:601:601) (686:686:686))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (600:600:600) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (603:603:603) (674:674:674))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT asdata (592:592:592) (676:676:676))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT asdata (597:597:597) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2141:2141:2141))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT asdata (595:595:595) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT asdata (596:596:596) (666:666:666))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT asdata (593:593:593) (665:665:665))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2153:2153:2153))
        (PORT asdata (584:584:584) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT asdata (585:585:585) (670:670:670))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT asdata (608:608:608) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT asdata (604:604:604) (677:677:677))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT asdata (583:583:583) (667:667:667))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (599:599:599) (682:682:682))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT asdata (598:598:598) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (596:596:596) (681:681:681))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT asdata (600:600:600) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (586:586:586) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT asdata (599:599:599) (686:686:686))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (598:598:598) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (592:592:592) (664:664:664))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (593:593:593) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (591:591:591) (675:675:675))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (587:587:587) (670:670:670))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (600:600:600) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (588:588:588) (675:675:675))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (610:610:610) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT asdata (589:589:589) (670:670:670))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2135:2135:2135))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (583:583:583) (667:667:667))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT asdata (589:589:589) (672:672:672))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (597:597:597) (680:680:680))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (597:597:597) (667:667:667))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT asdata (588:588:588) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (584:584:584) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (595:595:595) (677:677:677))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (611:611:611) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (726:726:726) (781:781:781))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (595:595:595) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (598:598:598) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2136:2136:2136))
        (PORT asdata (597:597:597) (666:666:666))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT asdata (597:597:597) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (597:597:597) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (609:609:609) (679:679:679))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (588:588:588) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (594:594:594) (680:680:680))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT asdata (593:593:593) (679:679:679))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (585:585:585) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (589:589:589) (674:674:674))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT asdata (592:592:592) (664:664:664))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT asdata (586:586:586) (673:673:673))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2143:2143:2143))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (594:594:594) (665:665:665))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (597:597:597) (669:669:669))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (597:597:597) (684:684:684))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT asdata (595:595:595) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (721:721:721) (756:756:756))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (PORT asdata (592:592:592) (678:678:678))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (599:599:599) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (584:584:584) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (596:596:596) (682:682:682))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (590:590:590) (675:675:675))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT asdata (599:599:599) (668:668:668))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (610:610:610) (681:681:681))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (601:601:601) (686:686:686))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (715:715:715) (768:768:768))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT asdata (823:823:823) (860:860:860))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT asdata (593:593:593) (665:665:665))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1916:1916:1916) (1900:1900:1900))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT asdata (589:589:589) (673:673:673))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT asdata (601:601:601) (672:672:672))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (701:701:701) (749:749:749))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (183:183:183))
        (PORT datac (359:359:359) (416:416:416))
        (PORT datad (300:300:300) (373:373:373))
        (PORT dataf (221:221:221) (260:260:260))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (586:586:586) (671:671:671))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT asdata (598:598:598) (670:670:670))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (593:593:593) (677:677:677))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT asdata (591:591:591) (676:676:676))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (377:377:377))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (439:439:439))
        (IOPATH dataa combout (543:543:543) (455:455:455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datae (570:570:570) (664:664:664))
        (IOPATH datae combout (239:239:239) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataf (377:377:377) (486:486:486))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (428:428:428))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataf (378:378:378) (451:451:451))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (467:467:467))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataf (374:374:374) (443:443:443))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (434:434:434))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (422:422:422))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (377:377:377) (442:442:442))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataf (387:387:387) (490:490:490))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (656:656:656) (457:457:457))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (666:666:666) (467:467:467))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (636:636:636) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (636:636:636) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (761:761:761) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (761:761:761) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (741:741:741) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (646:646:646) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (646:646:646) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (626:626:626) (427:427:427))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (417:417:417))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (751:751:751) (554:554:554))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (761:761:761) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (741:741:741) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (409:409:409) (430:430:430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1948:1948:1948) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (3678:3678:3678) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (687:687:687) (831:831:831))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (662:662:662) (775:775:775))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (769:769:769) (859:859:859))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (761:761:761) (879:879:879))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (861:861:861) (981:981:981))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (654:654:654) (709:709:709))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (655:655:655) (709:709:709))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (741:741:741))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (773:773:773))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (635:635:635))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (777:777:777) (866:866:866))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (708:708:708) (845:845:845))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1237:1237:1237) (1342:1342:1342))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1291:1291:1291) (1416:1416:1416))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (499:499:499) (546:546:546))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (683:683:683) (779:779:779))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (362:362:362))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (546:546:546) (607:607:607))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (711:711:711) (800:800:800))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (557:557:557) (586:586:586))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (590:590:590) (614:614:614))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1372:1372:1372) (1507:1507:1507))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (799:799:799) (890:890:890))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (622:622:622) (678:678:678))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (614:614:614) (672:672:672))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (983:983:983) (1083:1083:1083))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (991:991:991) (1093:1093:1093))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1002:1002:1002) (1096:1096:1096))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (697:697:697) (744:744:744))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (696:696:696) (745:745:745))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (718:718:718) (799:799:799))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (716:716:716) (796:796:796))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (170:170:170))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (170:170:170))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (535:535:535) (619:619:619))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (544:544:544) (623:623:623))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (619:619:619))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (535:535:535) (619:619:619))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (547:547:547) (627:627:627))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (537:537:537) (618:618:618))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2977:2977:2977) (2464:2464:2464))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (327:327:327) (349:349:349))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (555:555:555))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (282:282:282))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (580:580:580))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (715:715:715) (814:814:814))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (601:601:601) (676:676:676))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (453:453:453) (511:511:511))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (312:312:312) (336:336:336))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1109:1109:1109) (1207:1207:1207))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (434:434:434))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (164:164:164))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (217:217:217) (239:239:239))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (227:227:227) (248:248:248))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (220:220:220) (248:248:248))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (217:217:217) (242:242:242))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (185:185:185))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (186:186:186))
        (IOPATH dataa combout (543:543:543) (453:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (597:597:597) (666:666:666))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (606:606:606) (675:675:675))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (593:593:593) (666:666:666))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (166:166:166))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (353:353:353) (430:430:430))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (341:341:341) (425:425:425))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (272:272:272))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (367:367:367))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (262:262:262))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (472:472:472) (542:542:542))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (271:271:271))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (566:566:566))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (285:285:285))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (508:508:508))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (265:265:265))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (681:681:681) (760:760:760))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (282:282:282))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (469:469:469) (519:519:519))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (338:338:338) (357:357:357))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (550:550:550))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (276:276:276))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (269:269:269))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (336:336:336))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (294:294:294))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (439:439:439) (520:520:520))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (334:334:334))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (345:345:345))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (271:271:271))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (427:427:427) (479:479:479))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (299:299:299) (327:327:327))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (283:283:283))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (334:334:334) (356:356:356))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (290:290:290))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (452:452:452) (516:516:516))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (336:336:336) (355:355:355))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (330:330:330))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (289:289:289))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (318:318:318))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (783:783:783))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (285:285:285))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (800:800:800) (873:873:873))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (275:275:275))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (823:823:823) (973:973:973))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (341:341:341))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (330:330:330) (353:353:353))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (324:324:324) (377:377:377))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (336:336:336) (365:365:365))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1209:1209:1209) (1315:1315:1315))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (627:627:627) (743:743:743))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (667:667:667) (754:754:754))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (511:511:511) (597:597:597))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (705:705:705) (796:796:796))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (796:796:796) (948:948:948))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (816:816:816) (927:927:927))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (831:831:831) (984:984:984))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (963:963:963))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (569:569:569) (653:653:653))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (671:671:671))
        (IOPATH dataa combout (543:543:543) (453:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (736:736:736))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (532:532:532) (651:651:651))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (271:271:271))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (411:411:411) (496:496:496))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (276:276:276))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (429:429:429) (488:488:488))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (674:674:674))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (667:667:667) (755:755:755))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (580:580:580) (680:680:680))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (664:664:664) (768:768:768))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (223:223:223) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (502:502:502))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (275:275:275))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (484:484:484))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (792:792:792) (936:936:936))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (452:452:452))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (414:414:414) (513:513:513))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (420:420:420) (510:510:510))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (806:806:806))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (786:786:786))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (866:866:866) (987:987:987))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (670:670:670) (751:751:751))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (715:715:715))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (730:730:730))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (586:586:586) (703:703:703))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (869:869:869))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (578:578:578))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (700:700:700) (817:817:817))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (752:752:752))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (721:721:721) (836:836:836))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (217:217:217) (254:254:254))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (516:516:516))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (277:277:277))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (398:398:398) (493:493:493))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (609:609:609) (725:725:725))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (265:265:265))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (259:259:259))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (295:295:295) (321:321:321))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (254:254:254))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (261:261:261))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (256:256:256))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (267:267:267))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (267:267:267))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (261:261:261))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (705:705:705) (786:786:786))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (254:254:254))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (254:254:254))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (270:270:270))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (256:256:256))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (258:258:258))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (329:329:329))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (272:272:272))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (269:269:269))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (257:257:257) (276:276:276))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (280:280:280))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (266:266:266))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (263:263:263) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (277:277:277))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (270:270:270) (283:283:283))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (337:337:337) (388:388:388))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (271:271:271))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (265:265:265) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (272:272:272))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (269:269:269))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (274:274:274) (288:288:288))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (301:301:301) (331:331:331))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (753:753:753) (856:856:856))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (495:495:495) (576:576:576))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (277:277:277))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (271:271:271))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (268:268:268))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (469:469:469) (519:519:519))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (268:268:268))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (774:774:774) (861:861:861))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (253:253:253))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (308:308:308))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (275:275:275))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (334:334:334) (351:351:351))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (346:346:346) (398:398:398))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (301:301:301))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (329:329:329))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (737:737:737) (814:814:814))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (257:257:257) (274:274:274))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (283:283:283))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (474:474:474) (535:535:535))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (322:322:322) (376:376:376))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (321:321:321))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (270:270:270))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (271:271:271))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (272:272:272))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (728:728:728) (798:798:798))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (266:266:266))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (275:275:275))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (266:266:266))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (264:264:264) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (275:275:275))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (592:592:592) (663:663:663))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (297:297:297))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (269:269:269))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (286:286:286))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (517:517:517) (588:588:588))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (424:424:424) (486:486:486))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (820:820:820) (922:922:922))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (262:262:262) (278:278:278))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (290:290:290))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (270:270:270))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (323:323:323) (344:344:344))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (270:270:270))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (275:275:275))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (707:707:707) (764:764:764))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (706:706:706) (764:764:764))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (255:255:255))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (867:867:867))
        (IOPATH datab combout (552:552:552) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (867:867:867))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (281:281:281))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (273:273:273))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (278:278:278))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (696:696:696))
        (IOPATH dataa combout (543:543:543) (453:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (696:696:696))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (268:268:268))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (614:614:614) (664:664:664))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (625:625:625) (671:671:671))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (625:625:625) (690:690:690))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (254:254:254))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (792:792:792) (886:886:886))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (668:668:668))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (593:593:593) (650:650:650))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (267:267:267))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (952:952:952))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (952:952:952))
        (IOPATH datab combout (552:552:552) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (680:680:680) (720:720:720))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (678:678:678) (715:715:715))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (251:251:251) (276:276:276))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (776:776:776) (871:871:871))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (283:283:283))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (672:672:672) (703:703:703))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (712:712:712))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (280:280:280))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (691:691:691))
        (IOPATH dataa combout (551:551:551) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (691:691:691))
        (IOPATH dataa combout (543:543:543) (453:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (441:441:441) (498:498:498))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (436:436:436) (493:493:493))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (284:284:284))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1572:1572:1572) (1769:1769:1769))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (261:261:261))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (461:461:461) (529:529:529))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (455:455:455) (529:529:529))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (280:280:280))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1334:1334:1334) (1431:1431:1431))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (250:250:250) (273:273:273))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (282:282:282))
        (IOPATH datab combout (544:544:544) (448:448:448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1281:1281:1281) (1394:1394:1394))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1291:1291:1291) (1404:1404:1404))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (262:262:262))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (256:256:256))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (264:264:264))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (261:261:261))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (266:266:266))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (264:264:264))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (259:259:259))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (253:253:253))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (260:260:260))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (258:258:258))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (258:258:258))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (267:267:267))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (264:264:264))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (261:261:261))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (258:258:258))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (265:265:265))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (261:261:261))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (267:267:267))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (268:268:268))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (262:262:262))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (258:258:258))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (258:258:258))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (263:263:263))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (254:254:254))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (254:254:254))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (262:262:262))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (264:264:264))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (256:256:256))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (257:257:257) (269:269:269))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (254:254:254))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (261:261:261))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (256:256:256))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (255:255:255))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (262:262:262))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (260:260:260))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (258:258:258))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (261:261:261))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (258:258:258))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (266:266:266))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (254:254:254))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (268:268:268))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (264:264:264))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (304:304:304) (330:330:330))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (251:251:251) (267:267:267))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (269:269:269))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (264:264:264))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (263:263:263))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (257:257:257))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (259:259:259))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (255:255:255))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (258:258:258))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (259:259:259))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (255:255:255))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5783:5783:5783) (6142:6142:6142))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5820:5820:5820) (6189:6189:6189))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5760:5760:5760) (6149:6149:6149))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6396:6396:6396) (6883:6883:6883))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5526:5526:5526) (5882:5882:5882))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (6373:6373:6373) (6805:6805:6805))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5833:5833:5833) (6185:6185:6185))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5929:5929:5929) (6311:6311:6311))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5795:5795:5795) (6158:6158:6158))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5731:5731:5731) (6098:6098:6098))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5581:5581:5581) (5962:5962:5962))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5565:5565:5565) (5950:5950:5950))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (5594:5594:5594) (5969:5969:5969))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1527:1527:1527) (1620:1620:1620))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1515:1515:1515) (1613:1613:1613))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE da_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1697:1697:1697) (1617:1617:1617))
        (IOPATH i o (2443:2443:2443) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1889:1889:1889) (1696:1696:1696))
        (IOPATH i o (2486:2486:2486) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3717:3717:3717) (3440:3440:3440))
        (IOPATH i o (2486:2486:2486) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4047:4047:4047) (3695:3695:3695))
        (IOPATH i o (2463:2463:2463) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2392:2392:2392) (2109:2109:2109))
        (IOPATH i o (2473:2473:2473) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3803:3803:3803) (3471:3471:3471))
        (IOPATH i o (2443:2443:2443) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2710:2710:2710) (2484:2484:2484))
        (IOPATH i o (2443:2443:2443) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3855:3855:3855) (3510:3510:3510))
        (IOPATH i o (2443:2443:2443) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3907:3907:3907) (3637:3637:3637))
        (IOPATH i o (2443:2443:2443) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2054:2054:2054) (1773:1773:1773))
        (IOPATH i o (2433:2433:2433) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3777:3777:3777) (3523:3523:3523))
        (IOPATH i o (2426:2426:2426) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3840:3840:3840) (3497:3497:3497))
        (IOPATH i o (2476:2476:2476) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2969:2969:2969) (2668:2668:2668))
        (IOPATH i o (2456:2456:2456) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2589:2589:2589) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|pll\~FBOUTclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1443:1443:1443) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (786:786:786) (590:590:590))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|_clk0\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1360:1360:1360) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE address\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (306:306:306))
        (IOPATH datab sumout (1144:1144:1144) (1051:1051:1051))
        (IOPATH datab cout (856:856:856) (856:856:856))
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (1016:1016:1016) (1015:1015:1015))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (124:124:124) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (741:741:741))
        (PORT d[1] (1626:1626:1626) (1488:1488:1488))
        (PORT d[2] (810:810:810) (745:745:745))
        (PORT d[3] (798:798:798) (781:781:781))
        (PORT d[4] (1601:1601:1601) (1453:1453:1453))
        (PORT d[5] (843:843:843) (793:793:793))
        (PORT d[6] (1708:1708:1708) (1560:1560:1560))
        (PORT d[7] (941:941:941) (877:877:877))
        (PORT d[8] (1412:1412:1412) (1336:1336:1336))
        (PORT d[9] (945:945:945) (849:849:849))
        (PORT d[10] (820:820:820) (759:759:759))
        (PORT d[11] (938:938:938) (845:845:845))
        (PORT clk (2025:2025:2025) (1939:1939:1939))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1910:1910:1910))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (624:624:624))
        (PORT d[1] (760:760:760) (696:696:696))
        (PORT d[2] (666:666:666) (613:613:613))
        (PORT d[3] (766:766:766) (701:701:701))
        (PORT d[4] (712:712:712) (639:639:639))
        (PORT d[5] (758:758:758) (705:705:705))
        (PORT d[6] (722:722:722) (668:668:668))
        (PORT d[7] (757:757:757) (691:691:691))
        (PORT d[8] (748:748:748) (678:678:678))
        (PORT d[9] (695:695:695) (625:625:625))
        (PORT d[10] (1420:1420:1420) (1335:1335:1335))
        (PORT d[11] (939:939:939) (846:846:846))
        (PORT clk (2008:2008:2008) (1922:1922:1922))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1893:1893:1893))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1014:1014:1014))
        (PORT d[1] (1185:1185:1185) (1091:1091:1091))
        (PORT d[2] (1059:1059:1059) (964:964:964))
        (PORT d[3] (1188:1188:1188) (1096:1096:1096))
        (PORT d[4] (1665:1665:1665) (1519:1519:1519))
        (PORT d[5] (1249:1249:1249) (1125:1125:1125))
        (PORT d[6] (1207:1207:1207) (1079:1079:1079))
        (PORT d[7] (1030:1030:1030) (1004:1004:1004))
        (PORT d[8] (1141:1141:1141) (1071:1071:1071))
        (PORT d[9] (1059:1059:1059) (969:969:969))
        (PORT d[10] (1122:1122:1122) (1051:1051:1051))
        (PORT d[11] (1028:1028:1028) (928:928:928))
        (PORT clk (2023:2023:2023) (1937:1937:1937))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1908:1908:1908))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1552:1552:1552))
        (PORT d[1] (1803:1803:1803) (1650:1650:1650))
        (PORT d[2] (1223:1223:1223) (1126:1126:1126))
        (PORT d[3] (1884:1884:1884) (1681:1681:1681))
        (PORT d[4] (1127:1127:1127) (1050:1050:1050))
        (PORT d[5] (1515:1515:1515) (1349:1349:1349))
        (PORT d[6] (1488:1488:1488) (1338:1338:1338))
        (PORT d[7] (1484:1484:1484) (1316:1316:1316))
        (PORT d[8] (1846:1846:1846) (1676:1676:1676))
        (PORT d[9] (968:968:968) (892:892:892))
        (PORT d[10] (1152:1152:1152) (1074:1074:1074))
        (PORT d[11] (1282:1282:1282) (1194:1194:1194))
        (PORT clk (2010:2010:2010) (1923:1923:1923))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1894:1894:1894))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1468:1468:1468))
        (PORT d[1] (1674:1674:1674) (1551:1551:1551))
        (PORT d[2] (1083:1083:1083) (991:991:991))
        (PORT d[3] (1653:1653:1653) (1497:1497:1497))
        (PORT d[4] (1195:1195:1195) (1111:1111:1111))
        (PORT d[5] (1120:1120:1120) (1064:1064:1064))
        (PORT d[6] (1196:1196:1196) (1066:1066:1066))
        (PORT d[7] (1218:1218:1218) (1087:1087:1087))
        (PORT d[8] (1600:1600:1600) (1464:1464:1464))
        (PORT d[9] (1066:1066:1066) (991:991:991))
        (PORT d[10] (1169:1169:1169) (1094:1094:1094))
        (PORT d[11] (1038:1038:1038) (1000:1000:1000))
        (PORT clk (2026:2026:2026) (1941:1941:1941))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1912:1912:1912))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (893:893:893))
        (PORT d[1] (1122:1122:1122) (1025:1025:1025))
        (PORT d[2] (985:985:985) (888:888:888))
        (PORT d[3] (1126:1126:1126) (1028:1028:1028))
        (PORT d[4] (1923:1923:1923) (1732:1732:1732))
        (PORT d[5] (998:998:998) (936:936:936))
        (PORT d[6] (1470:1470:1470) (1329:1329:1329))
        (PORT d[7] (1787:1787:1787) (1653:1653:1653))
        (PORT d[8] (1078:1078:1078) (1002:1002:1002))
        (PORT d[9] (963:963:963) (868:868:868))
        (PORT d[10] (1465:1465:1465) (1395:1395:1395))
        (PORT d[11] (970:970:970) (873:873:873))
        (PORT clk (2010:2010:2010) (1923:1923:1923))
        (PORT ena (644:644:644) (564:564:564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (79:79:79))
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1894:1894:1894))
        (IOPATH (posedge clk) q (136:136:136) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (64:64:64))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (636:636:636) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (741:741:741) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (646:646:646) (447:447:447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_ntrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (721:721:721) (524:524:524))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (327:327:327))
        (PORT dataf (2542:2542:2542) (2141:2141:2141))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datae (2131:2131:2131) (1783:1783:1783))
        (PORT dataf (508:508:508) (549:549:549))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (352:352:352))
        (PORT dataf (482:482:482) (552:552:552))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (2633:2633:2633) (2900:2900:2900))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (1795:1795:1795))
        (PORT datab (267:267:267) (292:292:292))
        (PORT dataf (475:475:475) (548:548:548))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataf (433:433:433) (498:498:498))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (2633:2633:2633) (2900:2900:2900))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (1795:1795:1795))
        (PORT dataf (421:421:421) (484:484:484))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (352:352:352))
        (PORT datad (2098:2098:2098) (1764:1764:1764))
        (PORT dataf (421:421:421) (490:490:490))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (317:317:317))
        (PORT datae (2381:2381:2381) (2005:2005:2005))
        (PORT dataf (455:455:455) (536:536:536))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (282:282:282))
        (PORT datad (366:366:366) (424:424:424))
        (PORT dataf (2544:2544:2544) (2143:2143:2143))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (579:579:579))
        (PORT datac (296:296:296) (308:308:308))
        (PORT dataf (529:529:529) (605:605:605))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datac combout (368:368:368) (411:411:411))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (2984:2984:2984) (3299:3299:3299))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (630:630:630))
        (PORT datac (284:284:284) (301:301:301))
        (PORT datad (2398:2398:2398) (2021:2021:2021))
        (PORT dataf (469:469:469) (554:554:554))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2039:2039:2039))
        (PORT datad (307:307:307) (330:330:330))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (282:282:282))
        (PORT datac (359:359:359) (377:377:377))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (2984:2984:2984) (3299:3299:3299))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2920:2920:2920) (2404:2404:2404))
        (PORT dataf (619:619:619) (655:655:655))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2950:2950:2950) (2444:2444:2444))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2265:2265:2265) (1888:1888:1888))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (274:274:274))
        (PORT datac (313:313:313) (342:342:342))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (3108:3108:3108) (2627:2627:2627))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (1803:1803:1803))
        (PORT datab (293:293:293) (330:330:330))
        (PORT dataf (503:503:503) (542:542:542))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (607:607:607) (689:689:689))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (421:421:421) (486:486:486))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (568:568:568) (610:610:610))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (597:597:597) (649:649:649))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (675:675:675) (712:712:712))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (621:621:621) (696:696:696))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (304:304:304))
        (IOPATH datac combout (343:343:343) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT asdata (614:614:614) (657:657:657))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1167:1167:1167) (950:950:950))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (292:292:292))
        (PORT datab (270:270:270) (298:298:298))
        (PORT datac (349:349:349) (406:406:406))
        (PORT dataf (324:324:324) (347:347:347))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (291:291:291))
        (PORT datab (270:270:270) (302:302:302))
        (PORT datac (281:281:281) (303:303:303))
        (PORT datad (273:273:273) (291:291:291))
        (PORT datae (337:337:337) (368:368:368))
        (PORT dataf (240:240:240) (293:293:293))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1060:1060:1060) (828:828:828))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (290:290:290))
        (PORT datab (693:693:693) (755:755:755))
        (PORT datac (704:704:704) (787:787:787))
        (PORT datad (356:356:356) (419:419:419))
        (PORT dataf (2535:2535:2535) (2133:2133:2133))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (757:757:757) (804:804:804))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (846:846:846) (867:867:867))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (851:851:851) (817:817:817))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (846:846:846))
        (PORT datad (276:276:276) (296:296:296))
        (PORT datae (361:361:361) (391:391:391))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (289:289:289))
        (PORT datab (693:693:693) (755:755:755))
        (PORT datac (367:367:367) (446:446:446))
        (PORT dataf (2535:2535:2535) (2134:2134:2134))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (999:999:999) (1048:1048:1048))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (641:641:641))
        (PORT datae (460:460:460) (524:524:524))
        (PORT dataf (537:537:537) (591:591:591))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1220:1220:1220) (1156:1156:1156))
        (PORT ena (1304:1304:1304) (1030:1030:1030))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (570:570:570))
        (PORT datab (701:701:701) (788:788:788))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (566:566:566) (600:600:600))
        (PORT dataf (443:443:443) (500:500:500))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (368:368:368) (410:410:410))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (907:907:907) (898:898:898))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (392:392:392))
        (PORT datab (368:368:368) (418:418:418))
        (PORT datac (276:276:276) (292:292:292))
        (PORT datad (491:491:491) (574:574:574))
        (PORT datae (739:739:739) (821:821:821))
        (PORT dataf (684:684:684) (745:745:745))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (299:299:299))
        (PORT datad (352:352:352) (367:367:367))
        (PORT dataf (432:432:432) (523:523:523))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (298:298:298))
        (PORT datad (369:369:369) (396:396:396))
        (PORT dataf (433:433:433) (522:522:522))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (293:293:293))
        (PORT datac (332:332:332) (364:364:364))
        (PORT datad (382:382:382) (411:411:411))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (840:840:840) (816:816:816))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (572:572:572))
        (PORT datab (706:706:706) (769:769:769))
        (PORT datac (772:772:772) (854:854:854))
        (PORT datad (338:338:338) (364:364:364))
        (PORT datae (273:273:273) (277:277:277))
        (PORT dataf (520:520:520) (592:592:592))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (393:393:393))
        (PORT datab (261:261:261) (286:286:286))
        (PORT datac (132:132:132) (172:172:172))
        (PORT datad (698:698:698) (767:767:767))
        (PORT dataf (509:509:509) (580:580:580))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (346:346:346))
        (PORT datad (380:380:380) (399:399:399))
        (PORT dataf (462:462:462) (539:539:539))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT asdata (895:895:895) (883:883:883))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1100:1100:1100) (868:868:868))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (286:286:286))
        (PORT datad (359:359:359) (390:390:390))
        (PORT dataf (521:521:521) (586:586:586))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (PORT ena (1260:1260:1260) (992:992:992))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (856:856:856))
        (PORT datae (358:358:358) (398:398:398))
        (PORT dataf (304:304:304) (327:327:327))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (565:565:565))
        (PORT datab (754:754:754) (854:854:854))
        (PORT datac (380:380:380) (439:439:439))
        (PORT datad (611:611:611) (663:663:663))
        (PORT dataf (372:372:372) (445:445:445))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (978:978:978) (961:961:961))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (361:361:361))
        (PORT datac (134:134:134) (182:182:182))
        (PORT datad (628:628:628) (673:673:673))
        (PORT dataf (429:429:429) (513:513:513))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2126:2126:2126))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1325:1325:1325) (1387:1387:1387))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (349:349:349))
        (PORT dataf (467:467:467) (536:536:536))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2125:2125:2125))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2130:2130:2130))
        (PORT d (111:111:111) (109:109:109))
        (PORT asdata (1355:1355:1355) (1332:1332:1332))
        (PORT clrn (1281:1281:1281) (1231:1231:1231))
        (PORT sload (1969:1969:1969) (1787:1787:1787))
        (PORT ena (1951:1951:1951) (1640:1640:1640))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (294:294:294))
        (PORT datab (272:272:272) (302:302:302))
        (PORT datac (351:351:351) (409:409:409))
        (PORT datad (289:289:289) (311:311:311))
        (PORT datae (142:142:142) (176:176:176))
        (PORT dataf (267:267:267) (285:285:285))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2136:2136:2136))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (903:903:903) (915:915:915))
        (PORT ena (1060:1060:1060) (828:828:828))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (847:847:847))
        (PORT datab (829:829:829) (884:884:884))
        (PORT datac (767:767:767) (854:854:854))
        (PORT datad (774:774:774) (864:864:864))
        (PORT datae (800:800:800) (851:851:851))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (996:996:996) (869:869:869))
        (PORT ena (1041:1041:1041) (806:806:806))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (996:996:996) (869:869:869))
        (PORT ena (1041:1041:1041) (806:806:806))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (819:819:819))
        (PORT dataf (798:798:798) (866:866:866))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (301:301:301))
        (PORT datab (457:457:457) (518:518:518))
        (PORT datac (307:307:307) (316:316:316))
        (PORT datad (316:316:316) (332:332:332))
        (PORT datae (361:361:361) (430:430:430))
        (PORT dataf (293:293:293) (304:304:304))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datac combout (343:343:343) (298:298:298))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (996:996:996) (869:869:869))
        (PORT ena (1041:1041:1041) (806:806:806))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (996:996:996) (869:869:869))
        (PORT ena (1041:1041:1041) (806:806:806))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT sclr (996:996:996) (869:869:869))
        (PORT ena (1041:1041:1041) (806:806:806))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sclr (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sclr (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (323:323:323))
        (PORT datac (288:288:288) (310:310:310))
        (PORT datad (357:357:357) (390:390:390))
        (PORT dataf (328:328:328) (347:347:347))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (827:827:827) (879:879:879))
        (PORT datac (3578:3578:3578) (2969:2969:2969))
        (PORT datad (280:280:280) (269:269:269))
        (PORT dataf (218:218:218) (270:270:270))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (868:868:868))
        (PORT datab (784:784:784) (873:873:873))
        (PORT datac (898:898:898) (1018:1018:1018))
        (PORT datae (807:807:807) (842:842:842))
        (PORT dataf (817:817:817) (879:879:879))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1098:1098:1098) (867:867:867))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (309:309:309))
        (PORT datab (458:458:458) (524:524:524))
        (PORT datac (308:308:308) (326:326:326))
        (PORT datad (315:315:315) (316:316:316))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (456:456:456))
        (PORT datab (304:304:304) (323:323:323))
        (PORT datac (254:254:254) (278:278:278))
        (PORT datad (801:801:801) (847:847:847))
        (PORT dataf (187:187:187) (214:214:214))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1098:1098:1098) (867:867:867))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (309:309:309))
        (PORT datab (458:458:458) (524:524:524))
        (PORT datac (328:328:328) (343:343:343))
        (PORT datad (357:357:357) (390:390:390))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (445:445:445))
        (PORT datab (827:827:827) (879:879:879))
        (PORT datac (278:278:278) (300:300:300))
        (PORT datad (244:244:244) (254:254:254))
        (PORT dataf (284:284:284) (349:349:349))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1098:1098:1098) (867:867:867))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (455:455:455))
        (PORT datab (301:301:301) (320:320:320))
        (PORT datac (269:269:269) (289:289:289))
        (PORT datad (301:301:301) (314:314:314))
        (PORT datae (797:797:797) (824:824:824))
        (PORT dataf (453:453:453) (505:505:505))
        (PORT datag (311:311:311) (313:313:313))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1098:1098:1098) (867:867:867))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (659:659:659))
        (PORT datac (2810:2810:2810) (2329:2329:2329))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (563:563:563) (622:622:622))
        (PORT dataf (558:558:558) (635:635:635))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1260:1260:1260) (993:993:993))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (659:659:659))
        (PORT datad (336:336:336) (363:363:363))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1260:1260:1260) (993:993:993))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (655:655:655))
        (PORT datac (317:317:317) (348:348:348))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2115:2115:2115))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1260:1260:1260) (993:993:993))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (655:655:655))
        (PORT datad (231:231:231) (229:229:229))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datad combout (334:334:334) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (PORT asdata (515:515:515) (549:549:549))
        (PORT ena (1106:1106:1106) (880:880:880))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (632:632:632))
        (PORT datac (277:277:277) (293:293:293))
        (PORT dataf (487:487:487) (554:554:554))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (632:632:632))
        (PORT datab (496:496:496) (572:572:572))
        (PORT datac (371:371:371) (420:420:420))
        (IOPATH dataa combout (543:543:543) (453:453:453))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3571:3571:3571) (2963:2963:2963))
        (PORT datac (824:824:824) (871:871:871))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2121:2121:2121))
        (PORT d (111:111:111) (109:109:109))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (562:562:562))
        (PORT datab (286:286:286) (303:303:303))
        (PORT datac (529:529:529) (631:631:631))
        (PORT datad (560:560:560) (617:617:617))
        (PORT datae (709:709:709) (780:780:780))
        (PORT dataf (487:487:487) (560:560:560))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (3295:3295:3295) (3969:3969:3969))
        (PORT ena (1426:1426:1426) (1149:1149:1149))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (611:611:611) (685:685:685))
        (PORT ena (1426:1426:1426) (1149:1149:1149))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (598:598:598) (641:641:641))
        (PORT ena (1426:1426:1426) (1149:1149:1149))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (888:888:888))
        (PORT datab (616:616:616) (686:686:686))
        (PORT datad (794:794:794) (859:859:859))
        (PORT datae (616:616:616) (704:704:704))
        (PORT dataf (878:878:878) (990:990:990))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datab combout (551:551:551) (454:454:454))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (601:601:601) (671:671:671))
        (PORT ena (1047:1047:1047) (814:814:814))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH cin sumout (481:481:481) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1044:1044:1044))
        (PORT datad (576:576:576) (655:655:655))
        (PORT datae (817:817:817) (879:879:879))
        (PORT dataf (788:788:788) (858:858:858))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datad combout (346:346:346) (324:324:324))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sload (997:997:997) (863:863:863))
        (PORT ena (1039:1039:1039) (805:805:805))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (360:360:360))
        (PORT datab (313:313:313) (335:335:335))
        (PORT datac (282:282:282) (304:304:304))
        (PORT datad (126:126:126) (169:169:169))
        (PORT datae (300:300:300) (298:298:298))
        (PORT dataf (328:328:328) (333:333:333))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sload (997:997:997) (863:863:863))
        (PORT ena (1039:1039:1039) (805:805:805))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sload (997:997:997) (863:863:863))
        (PORT ena (1039:1039:1039) (805:805:805))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (1080:1080:1080) (1062:1062:1062))
        (IOPATH datad cout (761:761:761) (760:760:760))
        (IOPATH cin sumout (481:481:481) (398:398:398))
        (IOPATH cin cout (27:27:27) (27:27:27))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sload (997:997:997) (863:863:863))
        (PORT ena (1039:1039:1039) (805:805:805))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2140:2140:2140))
        (PORT d (111:111:111) (109:109:109))
        (PORT sload (997:997:997) (863:863:863))
        (PORT ena (1039:1039:1039) (805:805:805))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP sload (posedge clk) (126:126:126))
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD sload (posedge clk) (55:55:55))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (300:300:300))
        (PORT datab (305:305:305) (327:327:327))
        (PORT datac (323:323:323) (337:337:337))
        (PORT datad (351:351:351) (363:363:363))
        (PORT dataf (319:319:319) (330:330:330))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (311:311:311))
        (PORT datab (317:317:317) (338:338:338))
        (PORT datac (369:369:369) (391:391:391))
        (PORT datad (317:317:317) (324:324:324))
        (PORT dataf (326:326:326) (336:336:336))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (791:791:791) (830:830:830))
        (PORT dataf (872:872:872) (991:991:991))
        (IOPATH datad combout (334:334:334) (282:282:282))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (288:288:288))
        (PORT datab (269:269:269) (292:292:292))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (351:351:351) (432:432:432))
        (PORT dataf (124:124:124) (161:161:161))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (311:311:311) (278:278:278))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (1008:1008:1008))
        (PORT datae (808:808:808) (858:858:858))
        (PORT dataf (805:805:805) (869:869:869))
        (IOPATH dataa combout (546:546:546) (457:457:457))
        (IOPATH datae combout (267:267:267) (243:243:243))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT d (111:111:111) (109:109:109))
        (PORT ena (1061:1061:1061) (824:824:824))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (602:602:602) (673:673:673))
        (PORT ena (1426:1426:1426) (1149:1149:1149))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2120:2120:2120))
        (PORT asdata (591:591:591) (635:635:635))
        (PORT ena (1047:1047:1047) (814:814:814))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (249:249:249))
        (PORT datab (266:266:266) (288:288:288))
        (PORT datac (354:354:354) (452:452:452))
        (PORT dataf (144:144:144) (175:175:175))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (315:315:315) (286:286:286))
        (IOPATH datae combout (462:462:462) (438:438:438))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (PORT asdata (863:863:863) (873:873:873))
        (PORT ena (1420:1420:1420) (1141:1141:1141))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD asdata (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (642:642:642))
        (PORT datab (286:286:286) (303:303:303))
        (PORT datac (569:569:569) (646:646:646))
        (PORT dataf (497:497:497) (564:564:564))
        (IOPATH dataa combout (551:551:551) (459:459:459))
        (IOPATH datab combout (552:552:552) (454:454:454))
        (IOPATH datac combout (295:295:295) (287:287:287))
        (IOPATH datad combout (561:561:561) (509:509:509))
        (IOPATH dataf combout (111:111:111) (100:100:100))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (175:175:175))
        (PORT datab (744:744:744) (836:836:836))
        (PORT datac (590:590:590) (674:674:674))
        (PORT datad (122:122:122) (161:161:161))
        (PORT datae (104:104:104) (121:121:121))
        (PORT dataf (515:515:515) (552:552:552))
        (PORT datag (121:121:121) (150:150:150))
        (IOPATH dataa combout (543:543:543) (455:455:455))
        (IOPATH datab combout (544:544:544) (448:448:448))
        (IOPATH datac combout (286:286:286) (276:276:276))
        (IOPATH datad combout (343:343:343) (302:302:302))
        (IOPATH datae combout (239:239:239) (218:218:218))
        (IOPATH dataf combout (106:106:106) (97:97:97))
        (IOPATH datag combout (344:344:344) (284:284:284))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (205:205:205) (228:228:228))
        (IOPATH dataf combout (106:106:106) (97:97:97))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2032:2032:2032))
        (PORT d (111:111:111) (109:109:109))
        (PORT clrn (1225:1225:1225) (1157:1157:1157))
        (PORT ena (1260:1260:1260) (993:993:993))
        (IOPATH (posedge clk) q (91:91:91) (91:91:91))
        (IOPATH (negedge clrn) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (126:126:126))
      (SETUP ena (posedge clk) (126:126:126))
      (HOLD d (posedge clk) (55:55:55))
      (HOLD ena (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (531:531:531) (601:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (824:824:824) (938:938:938))
      )
    )
  )
)
