verilog // Test diode model

attach ../vams/diode.so
options trace

module main(n, g)
	diode #(.is(1e-15) .tf(1u) .cjo(1pf) .level(0)) D1(n g);
endmodule

main m(n,0);

spice

.model dd d cjo=1pf is=1e-15

.parameter v=0
V1  (n, 0) vsource dc=v ac=1
V2  (n2, 0) vsource dc=v ac=1
D1  (n2 0) dd

.print dc v(nodes) i(V1) i(V2) z(m.D1) iter(0)
.dc v -1 0.65 .05

.status notime
