#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 26 18:38:51 2018
# Process ID: 6412
# Current directory: /mnt/castor/seas_home/j/jamaalh/cis371/lab1
# Command line: vivado -mode batch -source ../common/tcl/synthesize.tcl
# Log file: /mnt/castor/seas_home/j/jamaalh/cis371/lab1/vivado.log
# Journal file: /mnt/castor/seas_home/j/jamaalh/cis371/lab1/vivado.jou
#-----------------------------------------------------------
source ../common/tcl/synthesize.tcl
# set outputDir ./output
# file mkdir $outputDir
# proc get_file_contents { filename } {
#     if {[catch {
#         set FH [open $filename r]
#         set content [read $FH]
#         close $FH
#     } errorstring]} {
#         error " File $filename could not be opened : $errorstring "
#     }
#     return $content
# }
# read_verilog [get_file_contents .synthesis-source-files]
# if { [string length [get_file_contents .constraint-files]] > 0 } {
#     read_xdc [get_file_contents .constraint-files]
# }
# synth_design -top [get_file_contents .top-level-module] -part xc7z020clg484-1
Command: synth_design -top rca4 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6417 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.855 ; gain = 61.996 ; free physical = 631 ; free virtual = 4949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rca4' [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:47]
INFO: [Synth 8-638] synthesizing module 'fulladder2' [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:33]
INFO: [Synth 8-638] synthesizing module 'fulladder' [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:20]
INFO: [Synth 8-638] synthesizing module 'halfadder' [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:10]
INFO: [Synth 8-256] done synthesizing module 'halfadder' (1#1) [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:10]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (2#1) [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:20]
INFO: [Synth 8-256] done synthesizing module 'fulladder2' (3#1) [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:33]
WARNING: [Synth 8-689] width (3) of port connection 'a' does not match port width (2) of module 'fulladder2' [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:51]
INFO: [Synth 8-256] done synthesizing module 'rca4' (4#1) [/mnt/castor/seas_home/j/jamaalh/cis371/lab1/rca.v:47]
WARNING: [Synth 8-3917] design rca4 has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[4] driven by constant 0
WARNING: [Synth 8-3331] design rca4 has unconnected port SWITCH[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.449 ; gain = 104.590 ; free physical = 645 ; free virtual = 4963
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.449 ; gain = 104.590 ; free physical = 645 ; free virtual = 4963
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/j/jamaalh/cis371/common/xdc/physical-leds-switches.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/j/jamaalh/cis371/common/xdc/physical-leds-switches.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/castor/seas_home/j/jamaalh/cis371/common/xdc/physical-leds-switches.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rca4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rca4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.238 ; gain = 0.000 ; free physical = 379 ; free virtual = 4697
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 449 ; free virtual = 4767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 449 ; free virtual = 4767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 451 ; free virtual = 4769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 442 ; free virtual = 4760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module halfadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design rca4 has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design rca4 has port LED[4] driven by constant 0
WARNING: [Synth 8-3331] design rca4 has unconnected port SWITCH[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 434 ; free virtual = 4752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 278 ; free virtual = 4596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 278 ; free virtual = 4596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     4|
|3     |LUT4 |     1|
|4     |IBUF |     7|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    21|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 277 ; free virtual = 4595
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.238 ; gain = 104.590 ; free physical = 334 ; free virtual = 4653
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1613.238 ; gain = 450.379 ; free physical = 342 ; free virtual = 4660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/castor/seas_home/j/jamaalh/cis371/common/xdc/physical-leds-switches.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/j/jamaalh/cis371/common/xdc/physical-leds-switches.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 1634.258 ; gain = 484.742 ; free physical = 326 ; free virtual = 4644
# report_timing_summary -file $outputDir/post_synth_timing_summary_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2009.426 ; gain = 375.168 ; free physical = 134 ; free virtual = 4342
# report_utilization -file $outputDir/post_synth_utilization.txt
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2009.426 ; gain = 0.000 ; free physical = 134 ; free virtual = 4342
# report_drc -file $outputDir/post_synth_drc_report.txt
Command: report_drc -file ./output/post_synth_drc_report.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home1/c/cis371/software/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/castor/seas_home/j/jamaalh/cis371/lab1/output/post_synth_drc_report.txt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 18:40:26 2018...
