{
  "name": "SystemVerilog",
  "aliases": [],
  "evidence_url": "https://en.wikipedia.org/wiki/SystemVerilog",
  "added_at": "2025-10-23T10:35:51Z"
}