// Seed: 1938215648
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  assign id_3 = id_5;
  logic id_7 = id_2;
  type_13 id_8 (
      .id_0(id_4),
      .id_1(1),
      .id_2((1)),
      .id_3((id_7))
  );
  logic id_9;
  assign id_7 = (id_6);
endmodule
