<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/experimental/group/reduction/row_reduce_store_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('row__reduce__store__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">row_reduce_store_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="row__reduce__store__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="experimental_2group_2reduction_2reduction__api_8hpp.html">experimental/group/reduction/reduction_api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_acc, <span class="keyword">typename</span> dtype_out, uint32_t row_size,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html">   28</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">group_row_reduce_store_t</a>&lt;dtype_acc, dtype_out, row_size, wg_size_x,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        wg_size_y, max_simd_len, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt; {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">   30</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd&lt;row_size, max_simd_len&gt;::value</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="keyword">static_assert</span>(block_size_x &gt;= 8,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>            <span class="stringliteral">&quot;if block_size_x is less than 8, the efficiency will be low. &quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>            <span class="stringliteral">&quot;Please choose another tile_size_x&quot;</span>);</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">   35</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_x = row_size / block_size_x;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="keyword">static_assert</span>((num_block_x &lt; wg_size_y) || (num_block_x % wg_size_y == 0),</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>            <span class="stringliteral">&quot;num_block_x should be less than wg_size_y or num_block_x should &quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>            <span class="stringliteral">&quot;be a multiple of wg_size_y&quot;</span>);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad74975994b97bc0c7c11bed656ae7313">   39</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_per_thd</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>            = (num_block_x &lt; wg_size_y) ? 1 : num_block_x / wg_size_y;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad9baf5091737aec99be8721fe8f6de83">   41</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cooperative_thd_num</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>            = (num_block_x &lt; wg_size_y) ? num_block_x : wg_size_y;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">   43</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t local_tile_size_x</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>            = num_block_per_thd * block_size_x;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">   45</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_st_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;row_size, 1,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>            block_size_x, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af602281f9e69e199b2c1ee0dcc3b0ac8">   47</a></span>    <span class="keyword">using </span><a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_st_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_acc, local_st_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ae8bc934f48b57c6298fc882fed34235f">   48</a></span>    <span class="keyword">using </span><a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_st_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_acc, mem_layout::row_major, mem_space::local&gt;</a>,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_st_tile_desc_t</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>            subgroup::msg_type_v&lt;local_st_tile_desc_t, mem_space::local&gt;,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">   53</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_ld_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;local_tile_size_x,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>            wg_size_y, block_size_x, wg_size_y, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aae84d353eb5499712d7ed2e0bfcbc188">   55</a></span>    <span class="keyword">using </span><a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_ld_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_acc, local_ld_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a798ea7e6b10f0299964516204d77ca63">   56</a></span>    <span class="keyword">using </span><a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_ld_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_acc, mem_layout::row_major, mem_space::local&gt;</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_ld_tile_desc_t</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>            subgroup::msg_type_v&lt;local_ld_tile_desc_t, mem_space::local&gt;,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">//If the local tile size is small, we still can use 2D block store</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">   63</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">global_st_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;local_tile_size_x, 1,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>            block_size_x, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af50dc02c78218fe5f18ad412a68c474e">   65</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">global_st_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_out, global_st_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ab055500bf6dfff71875cf7ec1493f057">   66</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">global_st_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_out, mem_layout::row_major, mem_space::global&gt;</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">global_st_tile_desc_t</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            (local_tile_size_x * <span class="keyword">sizeof</span>(dtype_out) &gt; 64) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                                                         : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a35503465edee0d4249fa3c8c6574b871">   72</a></span>    <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size_y, wg_size_y, gpu_arch::Xe&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a35503465edee0d4249fa3c8c6574b871">nbarrier</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a2f30ca246e086e8fadd42dd4b94728a1">   73</a></span>    <a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_st_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a2f30ca246e086e8fadd42dd4b94728a1">local_st</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2d62c6b8826df53dbe3aa13c9c99c83">   74</a></span>    <a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_st_payload_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2d62c6b8826df53dbe3aa13c9c99c83">local_st_payload</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#acdf8a2afca632d65fcadaccc8fe5c92a">   75</a></span>    <a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_ld_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#acdf8a2afca632d65fcadaccc8fe5c92a">local_ld</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac8579616a11712ca21097934de8fd9ab">   76</a></span>    <a class="code hl_class" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_ld_payload_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac8579616a11712ca21097934de8fd9ab">local_ld_payload</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a27e6c131a71bfd8f3ddcf138576adc35">   77</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a27e6c131a71bfd8f3ddcf138576adc35">sg_idx</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a36c73cecba8323540ec145b9d5e11b5d">   78</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a36c73cecba8323540ec145b9d5e11b5d">sg_idy</a>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a3e59acbbb1608149bf8c316b75176ece">   79</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a3e59acbbb1608149bf8c316b75176ece">init</a>(uint32_t sg_idx_ = 0, uint32_t sg_idy_ = 0,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>            uint32_t slm_base = 0, uint32_t nbarrier_base = 0) {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        sg_idx = sg_idx_;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        sg_idy = sg_idy_;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a961229d92480c2b239e72d504c27db88">init_nbarrier</a>(</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                sg_idx + nbarrier_base, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        local_st_payload.init(slm_base, row_size * wg_size_x, wg_size_y,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                row_size * wg_size_x, row_size * sg_idx, sg_idy);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        local_ld_payload.init(slm_base, row_size * wg_size_x, wg_size_y,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                row_size * wg_size_x,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                row_size * sg_idx + local_tile_size_x * sg_idy, 0);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    }</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad7363cd9d55eb3c430e56618a30b3a8a">   92</a></span>    <span class="keyword">inline</span> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad7363cd9d55eb3c430e56618a30b3a8a">operator()</a>(dtype_out *ptr, uint32_t st_width,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            uint32_t st_height, uint32_t st_pitch, <span class="keywordtype">int</span> start_n_base,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            <span class="keywordtype">int</span> start_m_base, <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_acc, row_size&gt;</a> buffer) {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        local_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = buffer;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(local_st, local_st_payload);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>        xetla_fence&lt;memory_kind::shared_local&gt;();</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a1da68dc186c272389a9d3c7b8bd3aa2f">arrive</a>();</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#afe087e26b4ac29ed521787cad5069953">wait</a>();</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <span class="keywordflow">if</span> (sg_idy &lt; cooperative_thd_num) {</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#ae110043dd5332ce2a7ef91d2c8ae79ef">subgroup::tile_load</a>(local_ld, local_ld_payload);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">global_st_t</a> global_st;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">global_st_payload_t</a> global_st_payload(ptr, st_width, st_height,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                    st_pitch, start_n_base + local_tile_size_x * sg_idy,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                    start_m_base);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>            global_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aff74a26ba150032a8a6ca874740c21b2">subgroup::tile_reduce</a>&lt;<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609a1d623b89683f9ce4e074de1676d12416">reduce_op::sum</a>, dtype_out,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                    dtype_acc, 0&gt;(local_ld);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>            subgroup::tile_store&lt;cache_hint::uncached&gt;(</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                    global_st, global_st_payload);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        }</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a1da68dc186c272389a9d3c7b8bd3aa2f">arrive</a>();</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#afe087e26b4ac29ed521787cad5069953">wait</a>();</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    }</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>};</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_acc, <span class="keyword">typename</span> dtype_out, uint32_t row_size,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        uint32_t wg_size_x, uint32_t max_simd_len&gt;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html">  118</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">group_row_reduce_store_t</a>&lt;dtype_acc, dtype_out, row_size, wg_size_x, 1,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        max_simd_len, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt; {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a81b12182a1979353f17d4812414127ab">  120</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd&lt;row_size, max_simd_len&gt;::value</a>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#adda421153a9adc725c34da9fd4e0db6a">  123</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">global_st_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;row_size, 1,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>            block_size_x, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a464fea8dde1c134ca7160ccd8f17e2b1">  125</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">global_st_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_out, global_st_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a3bcc47a28bf9fe2d58f5b2879c7371bf">  126</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">global_st_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_out, mem_layout::row_major, mem_space::global&gt;</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">global_st_tile_desc_t</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>            (row_size * <span class="keyword">sizeof</span>(dtype_out) &gt; 64) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                                : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a99c088c40898b424a49a0f7617c3c247">  132</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a99c088c40898b424a49a0f7617c3c247">init</a>([[maybe_unused]] uint32_t sg_idx_ = 0,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>            [[maybe_unused]] uint32_t sg_idy_ = 0,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>            [[maybe_unused]] uint32_t slm_base = 0,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>            [[maybe_unused]] uint32_t nbarrier_base = 0) {}</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#aab9819f0560d1c795d7e320c0e429969">  137</a></span>    <span class="keyword">inline</span> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#aab9819f0560d1c795d7e320c0e429969">operator()</a>(dtype_out *ptr, uint32_t st_width,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>            uint32_t st_height, uint32_t st_pitch, <span class="keywordtype">int</span> start_n_base,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>            <span class="keywordtype">int</span> start_m_base, <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_acc, row_size&gt;</a> buffer) {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">global_st_t</a> global_st;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">global_st_payload_t</a> global_st_payload;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>        global_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;dtype_out, dtype_acc, row_size&gt;(buffer);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        global_st_payload.init(</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                ptr, st_width, st_height, st_pitch, start_n_base, start_m_base);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        subgroup::tile_store&lt;cache_hint::uncached&gt;(</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                global_st, global_st_payload);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    }</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>};</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>} <span class="comment">// namespace gpu::xetla::group</span></div>
<div class="ttc" id="aexperimental_2group_2reduction_2reduction__api_8hpp_html"><div class="ttname"><a href="experimental_2group_2reduction_2reduction__api_8hpp.html">reduction_api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition</b> base_types.hpp:149</div></div>
<div class="ttc" id="agroup__xetla__core_html_gafb2a0442e367d71b79a2f932d0d39c8b"><div class="ttname"><a href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a></div><div class="ttdeci">#define KERNEL_FUNC</div><div class="ttdoc">KERNEL_FUNC macro.</div><div class="ttdef"><b>Definition</b> common.hpp:39</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1group_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a></div><div class="ttdef"><b>Definition</b> limitation.hpp:607</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_aca86d85d16cd70ce167a4819af5d29ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">gpu::xetla::subgroup::tile_store</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_store_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_store(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">Is the func storing data from register file to global memory.</div><div class="ttdef"><b>Definition</b> store_xe.hpp:91</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_ae110043dd5332ce2a7ef91d2c8ae79ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#ae110043dd5332ce2a7ef91d2c8ae79ef">gpu::xetla::subgroup::tile_load</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_load_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_load(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">This function loads data from 2D memory surface.</div><div class="ttdef"><b>Definition</b> load_xe.hpp:76</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_aff74a26ba150032a8a6ca874740c21b2"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#aff74a26ba150032a8a6ca874740c21b2">gpu::xetla::subgroup::tile_reduce</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt;(dim==1), xetla_vector&lt; dtype_out, mat_t::tile_size_y &gt; &gt; tile_reduce(mat_t &amp;src)</div><div class="ttdef"><b>Definition</b> reduction.hpp:33</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7bbd70f1164d3a7251729e89fffc0609a1d623b89683f9ce4e074de1676d12416"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609a1d623b89683f9ce4e074de1676d12416">gpu::xetla::reduce_op::sum</a></div><div class="ttdeci">@ sum</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition</b> common.hpp:73</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">gpu::xetla::msg_type::block_1d</a></div><div class="ttdeci">@ block_1d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb_html_a99c088c40898b424a49a0f7617c3c247"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#a99c088c40898b424a49a0f7617c3c247">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, 1, max_simd_len, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">void init(uint32_t sg_idx_=0, uint32_t sg_idy_=0, uint32_t slm_base=0, uint32_t nbarrier_base=0)</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:132</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb_html_aab9819f0560d1c795d7e320c0e429969"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html#aab9819f0560d1c795d7e320c0e429969">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, 1, max_simd_len, gpu_arch::Xe &gt;::operator()</a></div><div class="ttdeci">KERNEL_FUNC void operator()(dtype_out *ptr, uint32_t st_width, uint32_t st_height, uint32_t st_pitch, int start_n_base, int start_m_base, xetla_vector&lt; dtype_acc, row_size &gt; buffer)</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:137</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_a27e6c131a71bfd8f3ddcf138576adc35"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a27e6c131a71bfd8f3ddcf138576adc35">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::sg_idx</a></div><div class="ttdeci">uint32_t sg_idx</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:77</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_a2f30ca246e086e8fadd42dd4b94728a1"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a2f30ca246e086e8fadd42dd4b94728a1">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::local_st</a></div><div class="ttdeci">local_st_t local_st</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:73</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_a35503465edee0d4249fa3c8c6574b871"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a35503465edee0d4249fa3c8c6574b871">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::nbarrier</a></div><div class="ttdeci">xetla_nbarrier_t&lt; wg_size_y, wg_size_y, gpu_arch::Xe &gt; nbarrier</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:72</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_a36c73cecba8323540ec145b9d5e11b5d"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a36c73cecba8323540ec145b9d5e11b5d">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::sg_idy</a></div><div class="ttdeci">uint32_t sg_idy</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:78</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_a3e59acbbb1608149bf8c316b75176ece"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a3e59acbbb1608149bf8c316b75176ece">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">void init(uint32_t sg_idx_=0, uint32_t sg_idy_=0, uint32_t slm_base=0, uint32_t nbarrier_base=0)</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:79</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_ac8579616a11712ca21097934de8fd9ab"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac8579616a11712ca21097934de8fd9ab">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::local_ld_payload</a></div><div class="ttdeci">local_ld_payload_t local_ld_payload</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:76</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_acdf8a2afca632d65fcadaccc8fe5c92a"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#acdf8a2afca632d65fcadaccc8fe5c92a">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::local_ld</a></div><div class="ttdeci">local_ld_t local_ld</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_ad7363cd9d55eb3c430e56618a30b3a8a"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad7363cd9d55eb3c430e56618a30b3a8a">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::operator()</a></div><div class="ttdeci">KERNEL_FUNC void operator()(dtype_out *ptr, uint32_t st_width, uint32_t st_height, uint32_t st_pitch, int start_n_base, int start_m_base, xetla_vector&lt; dtype_acc, row_size &gt; buffer)</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:92</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906_html_af2d62c6b8826df53dbe3aa13c9c99c83"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2d62c6b8826df53dbe3aa13c9c99c83">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;::local_st_payload</a></div><div class="ttdeci">local_st_payload_t local_st_payload</div><div class="ttdef"><b>Definition</b> row_reduce_store_xe.hpp:74</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a></div><div class="ttdoc">This is the group row reduction(reduce_sum) + cooperative write out.</div><div class="ttdef"><b>Definition</b> reduction_api.hpp:39</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1mem__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1mem__desc__t.html">gpu::xetla::mem_desc_t</a></div><div class="ttdef"><b>Definition</b> memory_descriptor.hpp:139</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition</b> common.hpp:80</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_acc, mem_layout::row_major, mem_space::local &gt;, local_st_tile_desc_t, subgroup::msg_type_v&lt; local_st_tile_desc_t, mem_space::local &gt;, gpu_arch::Xe &gt;</a></div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition</b> api.hpp:64</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t&lt; dtype_acc, local_st_tile_desc_t &gt;</a></div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html_a7985ceac15e399ebf3000e5693d8801e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">gpu::xetla::subgroup::tile_t::reg</a></div><div class="ttdeci">xetla_vector&lt; dtype, tile_desc::tile_elems &gt; reg</div><div class="ttdef"><b>Definition</b> api.hpp:102</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:43</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_a1da68dc186c272389a9d3c7b8bd3aa2f"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a1da68dc186c272389a9d3c7b8bd3aa2f">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:65</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_a961229d92480c2b239e72d504c27db88"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a961229d92480c2b239e72d504c27db88">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:55</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_afe087e26b4ac29ed521787cad5069953"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#afe087e26b4ac29ed521787cad5069953">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:76</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_8966848d4591654ab1db845bb311f08b.html">experimental</a></li><li class="navelem"><a class="el" href="dir_6cebb349e4d63b3d4aebac2b846d4ac3.html">group</a></li><li class="navelem"><a class="el" href="dir_36674c3a6eb672523dfb54a834a8c284.html">reduction</a></li><li class="navelem"><a class="el" href="row__reduce__store__xe_8hpp.html">row_reduce_store_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
