
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.556491                       # Number of seconds simulated
sim_ticks                                556490549000                       # Number of ticks simulated
final_tick                               556490549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 695293                       # Simulator instruction rate (inst/s)
host_op_rate                                  1145824                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8696932218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660852                       # Number of bytes of host memory used
host_seconds                                    63.99                       # Real time elapsed on the host
sim_insts                                    44489700                       # Number of instructions simulated
sim_ops                                      73317828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1028224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1050816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     81448896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81448896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1272639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1272639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1847694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1888291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       146361688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146361688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       146361688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1847694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148249979                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1112981098                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489700                       # Number of instructions committed
system.cpu.committedOps                      73317828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1112981098                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443763     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.401407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.461796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            769000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.401407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20838999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20838999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804106                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643105                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643105                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38737                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012422                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5051159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5051159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5051159                       # number of overall misses
system.cpu.dcache.overall_misses::total       5051159                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6445215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6445215500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 468782061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 468782061000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 475227276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 475227276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 475227276500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 475227276500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861755                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189223                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 166383.961071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 166383.961071                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93524.061023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93524.061023                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94082.818715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94082.818715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94082.818715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94082.818715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11124                       # number of writebacks
system.cpu.dcache.writebacks::total             11124                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012422                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5051159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5051159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5051159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5051159                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6406478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6406478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 463769639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 463769639000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 470176117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 470176117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 470176117500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 470176117500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189223                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189223                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 165383.961071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 165383.961071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92524.061023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92524.061023                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93082.818715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93082.818715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93082.818715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93082.818715                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44928                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.442640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168603.084986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.442640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516536                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516536                       # number of overall hits
system.cpu.icache.overall_hits::total        59516536                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103634500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103634500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103634500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103634500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103634500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 293582.152975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 293582.152975                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 293582.152975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 293582.152975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 293582.152975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 293582.152975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103281500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103281500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103281500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103281500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103281500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103281500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 292582.152975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 292582.152975                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 292582.152975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 292582.152975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 292582.152975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 292582.152975                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.421594                       # Cycle average of tags in use
system.l2.tags.total_refs                    10119873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    418.574389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.322529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.416482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2010.682583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987022                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1887                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80983193                       # Number of tag accesses
system.l2.tags.data_accesses                 80983193                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11124                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11124                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5023394                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5023394                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2504342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2504342                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   134                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21365                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21499                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21499                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21499                       # number of overall hits
system.l2.overall_hits::total                   21499                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2501377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2501377                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6569                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17372                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23941                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24294                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23941                       # number of overall misses
system.l2.overall_misses::total                 24294                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 426765260000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 426765260000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3045522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3045522500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    102742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102742000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   6124040500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6124040500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     102742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    9169563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9272305000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    102742000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   9169563000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9272305000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5023394                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5023394                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005719                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45793                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45793                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499704                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980009                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448460                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.526871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.530518                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.526871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.530518                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 170612.130838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 170612.130838                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 463620.414066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 463620.414066                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 291053.824363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 291053.824363                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 352523.629979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 352523.629979                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 291053.824363                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 383006.683096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 381670.577097                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 291053.824363                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 383006.683096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 381670.577097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21743                       # number of writebacks
system.l2.writebacks::total                     21743                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2501377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2501377                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6569                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17372                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24294                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 401751601000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 401751601000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2979832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2979832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     99212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5950320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5950320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     99212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   8930153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9029365000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     99212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   8930153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9029365000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499704                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448460                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.526871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.530518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.526871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.530518                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 160612.175214                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 160612.175214                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 453620.414066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 453620.414066                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 281053.824363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 281053.824363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 342523.629979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 342523.629979                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 281053.824363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 373006.683096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 371670.577097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 281053.824363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 373006.683096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 371670.577097                       # average overall mshr miss latency
system.l2.replacements                          22129                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3957.160430                       # Cycle average of tags in use
system.l3.tags.total_refs                     5064467                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17367                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    291.614384                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       70.393433                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         19.334994                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3867.432003                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.017186                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.004720                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.944197                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.966104                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4033                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  20275255                       # Number of tag accesses
system.l3.tags.data_accesses                 20275255                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21743                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21743                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2516951                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2516951                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1254365                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1254365                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           7707                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              7707                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  7732                       # number of demand (read+write) hits
system.l3.demand_hits::total                     7732                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 7732                       # number of overall hits
system.l3.overall_hits::total                    7732                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1247140                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1247140                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6416                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6416                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         9665                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10018                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               16081                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16434                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              16081                       # number of overall misses
system.l3.overall_misses::total                 16434                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 348526991000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 348526991000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   2902041500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2902041500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     95329000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5601235000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5696564000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      95329000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    8503276500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8598605500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     95329000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   8503276500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8598605500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21743                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21743                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2516951                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2516951                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2501505                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2501505                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17372                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17725                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23813                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24166                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23813                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24166                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.498556                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.498556                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996119                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996119                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.556355                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.565190                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.675303                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.680046                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.675303                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.680046                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 279460.999567                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 279460.999567                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 452313.201372                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 452313.201372                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 270053.824363                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 579538.023797                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 568632.860850                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 270053.824363                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 528777.843418                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 523220.488013                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 270053.824363                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 528777.843418                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 523220.488013                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                12519                       # number of writebacks
system.l3.writebacks::total                     12519                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1247140                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1247140                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6416                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6416                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         9665                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10018                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          16081                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             16434                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         16081                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            16434                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 323584191000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 323584191000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2773721500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2773721500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     88269000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5407935000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5496204000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     88269000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   8181656500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   8269925500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     88269000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   8181656500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   8269925500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.498556                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.498556                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996119                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996119                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.556355                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.565190                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.675303                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.680046                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.675303                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.680046                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 259460.999567                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 259460.999567                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 432313.201372                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 432313.201372                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 250053.824363                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 559538.023797                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 548632.860850                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 250053.824363                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 508777.843418                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 503220.488013                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 250053.824363                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 508777.843418                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 503220.488013                       # average overall mshr miss latency
system.l3.replacements                          13271                       # number of replacements
system.membus.snoop_filter.tot_requests       1276312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1259893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12519                       # Transaction distribution
system.membus.trans_dist::WriteClean          1260120                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1247155                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6401                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10018                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2552679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2552679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2552679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     82499712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     82499712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82499712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1263574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1263574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1263574                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9304115500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83738500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096483                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3777639                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3777639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8800465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15170640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15171389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    325117312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325142656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3800434                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243157632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8851946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426758                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5074307     57.32%     57.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3777639     42.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8851946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10094499500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2571019500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2547521                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2523355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1261354                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1261354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 556490549000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17725                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34262                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3777071                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             859                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2501505                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2501505                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17725                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7590143                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    164023040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1273391                       # Total snoops (count)
system.tol3bus.snoopTraffic                  81448896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3799062                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.332017                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470937                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2537708     66.80%     66.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1261354     33.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3799062                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5070930000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1287001500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
