

================================================================
== Vitis HLS Report for 'updateRequestSender'
================================================================
* Date:           Tue Jul 19 06:12:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.172 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %sessionInsert_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:202]   --->   Operation 6 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.98ns)   --->   "%tmp = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %sessionInsert_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'read' 'tmp' <Predicate = (tmp_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %sessionDelete_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 8 'nbreadreq' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp_2_i, void %updateRequestSender.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:208]   --->   Operation 9 'br' 'br_ln208' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.98ns)   --->   "%sessionDelete_req_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %sessionDelete_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'sessionDelete_req_read' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_0 = partselect i14 @_ssdm_op_PartSelect.i14.i160.i32.i32, i160 %sessionDelete_req_read, i32 96, i32 109"   --->   Operation 11 'partselect' 'p_0' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i160P128A, i160 %m_axis_session_upd_req_V, i160 %sessionDelete_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 12 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 13 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i14P0A, i14 %slc_sessionIdFinFifo, i14 %p_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 13 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 2> <FIFO>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i160P128A, i160 %m_axis_session_upd_req_V, i160 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 14 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.17>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFinFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFinFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFinFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFinFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %m_axis_session_upd_req_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:190]   --->   Operation 28 'specpipeline' 'specpipeline_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%usedSessionIDs_V_load = load i16 %usedSessionIDs_V"   --->   Operation 29 'load' 'usedSessionIDs_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i160P128A, i160 %m_axis_session_upd_req_V, i160 %sessionDelete_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln692 = add i16 %usedSessionIDs_V_load, i16 65535"   --->   Operation 31 'add' 'add_ln692' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln692 = store i16 %add_ln692, i16 %usedSessionIDs_V"   --->   Operation 32 'store' 'store_ln692' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.38>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regSessionCount, i16 %add_ln692" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:214]   --->   Operation 33 'write' 'write_ln214' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln215 = br void %updateRequestSender.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:215]   --->   Operation 34 'br' 'br_ln215' <Predicate = (!tmp_i & tmp_2_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i160P128A, i160 %m_axis_session_upd_req_V, i160 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %usedSessionIDs_V_load, i16 1"   --->   Operation 36 'add' 'add_ln691' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln691 = store i16 %add_ln691, i16 %usedSessionIDs_V"   --->   Operation 37 'store' 'store_ln691' <Predicate = (tmp_i)> <Delay = 0.38>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regSessionCount, i16 %add_ln691" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:206]   --->   Operation 38 'write' 'write_ln206' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln207 = br void %updateRequestSender.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:207]   --->   Operation 39 'br' 'br_ln207' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_session_upd_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regSessionCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sessionInsert_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ usedSessionIDs_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sessionDelete_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_sessionIdFinFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                  (nbreadreq    ) [ 01111]
br_ln202               (br           ) [ 00000]
tmp                    (read         ) [ 01111]
tmp_2_i                (nbreadreq    ) [ 01111]
br_ln208               (br           ) [ 00000]
sessionDelete_req_read (read         ) [ 01011]
p_0                    (partselect   ) [ 01010]
write_ln174            (write        ) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specpipeline_ln190     (specpipeline ) [ 00000]
usedSessionIDs_V_load  (load         ) [ 00000]
write_ln174            (write        ) [ 00000]
add_ln692              (add          ) [ 00000]
store_ln692            (store        ) [ 00000]
write_ln214            (write        ) [ 00000]
br_ln215               (br           ) [ 00000]
write_ln174            (write        ) [ 00000]
add_ln691              (add          ) [ 00000]
store_ln691            (store        ) [ 00000]
write_ln206            (write        ) [ 00000]
br_ln207               (br           ) [ 00000]
ret_ln0                (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_session_upd_req_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_session_upd_req_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regSessionCount">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSessionCount"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sessionInsert_req">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionInsert_req"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="usedSessionIDs_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="usedSessionIDs_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sessionDelete_req">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionDelete_req"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="slc_sessionIdFinFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionIdFinFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i160P128A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_i_nbreadreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="160" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="160" slack="0"/>
<pin id="58" dir="0" index="1" bw="160" slack="0"/>
<pin id="59" dir="1" index="2" bw="160" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_2_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="160" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sessionDelete_req_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="160" slack="0"/>
<pin id="72" dir="0" index="1" bw="160" slack="0"/>
<pin id="73" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sessionDelete_req_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="160" slack="0"/>
<pin id="79" dir="0" index="2" bw="160" slack="1"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln174_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="14" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="1"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln214/4 write_ln206/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_0_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="160" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="0" index="3" bw="8" slack="0"/>
<pin id="102" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="usedSessionIDs_V_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="usedSessionIDs_V_load/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln692_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln692_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln691_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln691_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="160" slack="2"/>
<pin id="143" dir="1" index="1" bw="160" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_2_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="150" class="1005" name="sessionDelete_req_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="160" slack="1"/>
<pin id="152" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="sessionDelete_req_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="1"/>
<pin id="157" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="70" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="122"><net_src comp="111" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="107" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="48" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="56" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="149"><net_src comp="62" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="158"><net_src comp="97" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_session_upd_req_V | {4 }
	Port: regSessionCount | {4 }
	Port: usedSessionIDs_V | {4 }
	Port: slc_sessionIdFinFifo | {3 }
 - Input state : 
	Port: updateRequestSender : sessionInsert_req | {1 }
	Port: updateRequestSender : usedSessionIDs_V | {4 }
	Port: updateRequestSender : sessionDelete_req | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		add_ln692 : 1
		store_ln692 : 2
		write_ln214 : 2
		add_ln691 : 1
		store_ln691 : 2
		write_ln206 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln692_fu_111         |    0    |    23   |
|          |          add_ln691_fu_124         |    0    |    23   |
|----------|-----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_48       |    0    |    0    |
|          |      tmp_2_i_nbreadreq_fu_62      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   read   |           tmp_read_fu_56          |    0    |    0    |
|          | sessionDelete_req_read_read_fu_70 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          grp_write_fu_76          |    0    |    0    |
|   write  |      write_ln174_write_fu_83      |    0    |    0    |
|          |          grp_write_fu_90          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|             p_0_fu_97             |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    46   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          p_0_reg_155         |   14   |
|sessionDelete_req_read_reg_150|   160  |
|        tmp_2_i_reg_146       |    1   |
|         tmp_i_reg_137        |    1   |
|          tmp_reg_141         |   160  |
+------------------------------+--------+
|             Total            |   336  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p2  |   2  |  160 |   320  ||    9    |
| grp_write_fu_90 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   352  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   336  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   336  |   64   |
+-----------+--------+--------+--------+
