#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c531a3b4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c531b09fd0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f6bf0d4e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c531b06620_0 .net "clk", 0 0, o0x7f6bf0d4e018;  0 drivers
o0x7f6bf0d4e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c531b0ad50_0 .net "data_address", 31 0, o0x7f6bf0d4e048;  0 drivers
o0x7f6bf0d4e078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c531b10010_0 .net "data_read", 0 0, o0x7f6bf0d4e078;  0 drivers
v0x55c531b10340_0 .var "data_readdata", 31 0;
o0x7f6bf0d4e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c531b113c0_0 .net "data_write", 0 0, o0x7f6bf0d4e0d8;  0 drivers
o0x7f6bf0d4e108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c531b133e0_0 .net "data_writedata", 31 0, o0x7f6bf0d4e108;  0 drivers
S_0x55c531ae4790 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f6bf0d4e258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c531b2a660_0 .net "instr_address", 31 0, o0x7f6bf0d4e258;  0 drivers
v0x55c531b2a760_0 .var "instr_readdata", 31 0;
S_0x55c531af7080 .scope module, "sllv_tb" "sllv_tb" 5 1;
 .timescale 0 0;
v0x55c531b38ce0_0 .net "active", 0 0, L_0x55c531b53040;  1 drivers
v0x55c531b38da0_0 .var "clk", 0 0;
v0x55c531b38e40_0 .var "clk_enable", 0 0;
v0x55c531b38f30_0 .net "data_address", 31 0, L_0x55c531b50c10;  1 drivers
v0x55c531b38fd0_0 .net "data_read", 0 0, L_0x55c531b4e790;  1 drivers
v0x55c531b390c0_0 .var "data_readdata", 31 0;
v0x55c531b39190_0 .net "data_write", 0 0, L_0x55c531b4e5b0;  1 drivers
v0x55c531b39260_0 .net "data_writedata", 31 0, L_0x55c531b50900;  1 drivers
v0x55c531b39330_0 .net "instr_address", 31 0, L_0x55c531b51f70;  1 drivers
v0x55c531b39490_0 .var "instr_readdata", 31 0;
v0x55c531b39530_0 .net "register_v0", 31 0, L_0x55c531b50890;  1 drivers
v0x55c531b39620_0 .var "reset", 0 0;
S_0x55c531af7450 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55c531af7080;
 .timescale 0 0;
v0x55c531b2a930_0 .var "expected", 31 0;
v0x55c531b2aa30_0 .var "funct", 5 0;
v0x55c531b2ab10_0 .var "i", 4 0;
v0x55c531b2abd0_0 .var "imm", 15 0;
v0x55c531b2acb0_0 .var "imm_instr", 31 0;
v0x55c531b2ade0_0 .var "opcode", 5 0;
v0x55c531b2aec0_0 .var "r_instr", 31 0;
v0x55c531b2afa0_0 .var "rd", 4 0;
v0x55c531b2b080_0 .var "rs", 4 0;
v0x55c531b2b160_0 .var "rt", 4 0;
v0x55c531b2b240_0 .var "shamt", 4 0;
v0x55c531b2b320_0 .var "test", 31 0;
E_0x55c531a83c90 .event posedge, v0x55c531b2d180_0;
S_0x55c531af7880 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55c531af7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c531b06500 .functor OR 1, L_0x55c531b49f90, L_0x55c531b4a210, C4<0>, C4<0>;
L_0x55c531a70d80 .functor BUFZ 1, L_0x55c531b499f0, C4<0>, C4<0>, C4<0>;
L_0x55c531b10220 .functor BUFZ 1, L_0x55c531b49b90, C4<0>, C4<0>, C4<0>;
L_0x55c531b112a0 .functor BUFZ 1, L_0x55c531b49b90, C4<0>, C4<0>, C4<0>;
L_0x55c531b4a750 .functor AND 1, L_0x55c531b499f0, L_0x55c531b4aa50, C4<1>, C4<1>;
L_0x55c531b132c0 .functor OR 1, L_0x55c531b4a750, L_0x55c531b4a630, C4<0>, C4<0>;
L_0x55c531ab4d40 .functor OR 1, L_0x55c531b132c0, L_0x55c531b4a860, C4<0>, C4<0>;
L_0x55c531b4acf0 .functor OR 1, L_0x55c531ab4d40, L_0x55c531b4c350, C4<0>, C4<0>;
L_0x55c531b4ae00 .functor OR 1, L_0x55c531b4acf0, L_0x55c531b4bab0, C4<0>, C4<0>;
L_0x55c531b4aec0 .functor BUFZ 1, L_0x55c531b49cb0, C4<0>, C4<0>, C4<0>;
L_0x55c531b4b9a0 .functor AND 1, L_0x55c531b4b410, L_0x55c531b4b770, C4<1>, C4<1>;
L_0x55c531b4bab0 .functor OR 1, L_0x55c531b4b110, L_0x55c531b4b9a0, C4<0>, C4<0>;
L_0x55c531b4c350 .functor AND 1, L_0x55c531b4be80, L_0x55c531b4c130, C4<1>, C4<1>;
L_0x55c531b4cb00 .functor OR 1, L_0x55c531b4c5a0, L_0x55c531b4c8c0, C4<0>, C4<0>;
L_0x55c531b4bc10 .functor OR 1, L_0x55c531b4d070, L_0x55c531b4d370, C4<0>, C4<0>;
L_0x55c531b4d250 .functor AND 1, L_0x55c531b4cd80, L_0x55c531b4bc10, C4<1>, C4<1>;
L_0x55c531b4db70 .functor OR 1, L_0x55c531b4d800, L_0x55c531b4da80, C4<0>, C4<0>;
L_0x55c531b4de70 .functor OR 1, L_0x55c531b4db70, L_0x55c531b4dc80, C4<0>, C4<0>;
L_0x55c531b4e020 .functor AND 1, L_0x55c531b499f0, L_0x55c531b4de70, C4<1>, C4<1>;
L_0x55c531b4e1d0 .functor AND 1, L_0x55c531b499f0, L_0x55c531b4e0e0, C4<1>, C4<1>;
L_0x55c531b4e4f0 .functor AND 1, L_0x55c531b499f0, L_0x55c531b4df80, C4<1>, C4<1>;
L_0x55c531b4e790 .functor BUFZ 1, L_0x55c531b10220, C4<0>, C4<0>, C4<0>;
L_0x55c531b4f420 .functor AND 1, L_0x55c531b53040, L_0x55c531b4ae00, C4<1>, C4<1>;
L_0x55c531b4f530 .functor OR 1, L_0x55c531b4bab0, L_0x55c531b4c350, C4<0>, C4<0>;
L_0x55c531b50900 .functor BUFZ 32, L_0x55c531b50780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b509c0 .functor BUFZ 32, L_0x55c531b4f710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b50b10 .functor BUFZ 32, L_0x55c531b50780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b50c10 .functor BUFZ 32, v0x55c531b2c210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b51c10 .functor AND 1, v0x55c531b38e40_0, L_0x55c531b4e020, C4<1>, C4<1>;
L_0x55c531b51c80 .functor AND 1, L_0x55c531b51c10, v0x55c531b35e70_0, C4<1>, C4<1>;
L_0x55c531b51f70 .functor BUFZ 32, v0x55c531b2d240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b53040 .functor BUFZ 1, v0x55c531b35e70_0, C4<0>, C4<0>, C4<0>;
L_0x55c531b531c0 .functor AND 1, v0x55c531b38e40_0, v0x55c531b35e70_0, C4<1>, C4<1>;
v0x55c531b2ff60_0 .net *"_ivl_100", 31 0, L_0x55c531b4bc80;  1 drivers
L_0x7f6bf0d05498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30060_0 .net *"_ivl_103", 25 0, L_0x7f6bf0d05498;  1 drivers
L_0x7f6bf0d054e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30140_0 .net/2u *"_ivl_104", 31 0, L_0x7f6bf0d054e0;  1 drivers
v0x55c531b30200_0 .net *"_ivl_106", 0 0, L_0x55c531b4be80;  1 drivers
v0x55c531b302c0_0 .net *"_ivl_109", 5 0, L_0x55c531b4c090;  1 drivers
L_0x7f6bf0d05528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c531b303a0_0 .net/2u *"_ivl_110", 5 0, L_0x7f6bf0d05528;  1 drivers
v0x55c531b30480_0 .net *"_ivl_112", 0 0, L_0x55c531b4c130;  1 drivers
v0x55c531b30540_0 .net *"_ivl_116", 31 0, L_0x55c531b4c4b0;  1 drivers
L_0x7f6bf0d05570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30620_0 .net *"_ivl_119", 25 0, L_0x7f6bf0d05570;  1 drivers
L_0x7f6bf0d050a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c531b30700_0 .net/2u *"_ivl_12", 5 0, L_0x7f6bf0d050a8;  1 drivers
L_0x7f6bf0d055b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c531b307e0_0 .net/2u *"_ivl_120", 31 0, L_0x7f6bf0d055b8;  1 drivers
v0x55c531b308c0_0 .net *"_ivl_122", 0 0, L_0x55c531b4c5a0;  1 drivers
v0x55c531b30980_0 .net *"_ivl_124", 31 0, L_0x55c531b4c7d0;  1 drivers
L_0x7f6bf0d05600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30a60_0 .net *"_ivl_127", 25 0, L_0x7f6bf0d05600;  1 drivers
L_0x7f6bf0d05648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c531b30b40_0 .net/2u *"_ivl_128", 31 0, L_0x7f6bf0d05648;  1 drivers
v0x55c531b30c20_0 .net *"_ivl_130", 0 0, L_0x55c531b4c8c0;  1 drivers
v0x55c531b30ce0_0 .net *"_ivl_134", 31 0, L_0x55c531b4cc90;  1 drivers
L_0x7f6bf0d05690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30ed0_0 .net *"_ivl_137", 25 0, L_0x7f6bf0d05690;  1 drivers
L_0x7f6bf0d056d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b30fb0_0 .net/2u *"_ivl_138", 31 0, L_0x7f6bf0d056d8;  1 drivers
v0x55c531b31090_0 .net *"_ivl_140", 0 0, L_0x55c531b4cd80;  1 drivers
v0x55c531b31150_0 .net *"_ivl_143", 5 0, L_0x55c531b4cfd0;  1 drivers
L_0x7f6bf0d05720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c531b31230_0 .net/2u *"_ivl_144", 5 0, L_0x7f6bf0d05720;  1 drivers
v0x55c531b31310_0 .net *"_ivl_146", 0 0, L_0x55c531b4d070;  1 drivers
v0x55c531b313d0_0 .net *"_ivl_149", 5 0, L_0x55c531b4d2d0;  1 drivers
L_0x7f6bf0d05768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c531b314b0_0 .net/2u *"_ivl_150", 5 0, L_0x7f6bf0d05768;  1 drivers
v0x55c531b31590_0 .net *"_ivl_152", 0 0, L_0x55c531b4d370;  1 drivers
v0x55c531b31650_0 .net *"_ivl_155", 0 0, L_0x55c531b4bc10;  1 drivers
v0x55c531b31710_0 .net *"_ivl_159", 1 0, L_0x55c531b4d710;  1 drivers
L_0x7f6bf0d050f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c531b317f0_0 .net/2u *"_ivl_16", 5 0, L_0x7f6bf0d050f0;  1 drivers
L_0x7f6bf0d057b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c531b318d0_0 .net/2u *"_ivl_160", 1 0, L_0x7f6bf0d057b0;  1 drivers
v0x55c531b319b0_0 .net *"_ivl_162", 0 0, L_0x55c531b4d800;  1 drivers
L_0x7f6bf0d057f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c531b31a70_0 .net/2u *"_ivl_164", 5 0, L_0x7f6bf0d057f8;  1 drivers
v0x55c531b31b50_0 .net *"_ivl_166", 0 0, L_0x55c531b4da80;  1 drivers
v0x55c531b31e20_0 .net *"_ivl_169", 0 0, L_0x55c531b4db70;  1 drivers
L_0x7f6bf0d05840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c531b31ee0_0 .net/2u *"_ivl_170", 5 0, L_0x7f6bf0d05840;  1 drivers
v0x55c531b31fc0_0 .net *"_ivl_172", 0 0, L_0x55c531b4dc80;  1 drivers
v0x55c531b32080_0 .net *"_ivl_175", 0 0, L_0x55c531b4de70;  1 drivers
L_0x7f6bf0d05888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c531b32140_0 .net/2u *"_ivl_178", 5 0, L_0x7f6bf0d05888;  1 drivers
v0x55c531b32220_0 .net *"_ivl_180", 0 0, L_0x55c531b4e0e0;  1 drivers
L_0x7f6bf0d058d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c531b322e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f6bf0d058d0;  1 drivers
v0x55c531b323c0_0 .net *"_ivl_186", 0 0, L_0x55c531b4df80;  1 drivers
L_0x7f6bf0d05918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c531b32480_0 .net/2u *"_ivl_190", 0 0, L_0x7f6bf0d05918;  1 drivers
v0x55c531b32560_0 .net *"_ivl_20", 31 0, L_0x55c531b49e50;  1 drivers
L_0x7f6bf0d05960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c531b32640_0 .net/2u *"_ivl_200", 4 0, L_0x7f6bf0d05960;  1 drivers
v0x55c531b32720_0 .net *"_ivl_203", 4 0, L_0x55c531b4ecb0;  1 drivers
v0x55c531b32800_0 .net *"_ivl_205", 4 0, L_0x55c531b4eed0;  1 drivers
v0x55c531b328e0_0 .net *"_ivl_206", 4 0, L_0x55c531b4ef70;  1 drivers
v0x55c531b329c0_0 .net *"_ivl_213", 0 0, L_0x55c531b4f530;  1 drivers
L_0x7f6bf0d059a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c531b32a80_0 .net/2u *"_ivl_214", 31 0, L_0x7f6bf0d059a8;  1 drivers
v0x55c531b32b60_0 .net *"_ivl_216", 31 0, L_0x55c531b4f670;  1 drivers
v0x55c531b32c40_0 .net *"_ivl_218", 31 0, L_0x55c531b4f920;  1 drivers
v0x55c531b32d20_0 .net *"_ivl_220", 31 0, L_0x55c531b4fab0;  1 drivers
v0x55c531b32e00_0 .net *"_ivl_222", 31 0, L_0x55c531b4fdf0;  1 drivers
L_0x7f6bf0d05138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b32ee0_0 .net *"_ivl_23", 25 0, L_0x7f6bf0d05138;  1 drivers
v0x55c531b32fc0_0 .net *"_ivl_235", 0 0, L_0x55c531b51c10;  1 drivers
L_0x7f6bf0d05ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c531b33080_0 .net/2u *"_ivl_238", 31 0, L_0x7f6bf0d05ac8;  1 drivers
L_0x7f6bf0d05180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c531b33160_0 .net/2u *"_ivl_24", 31 0, L_0x7f6bf0d05180;  1 drivers
v0x55c531b33240_0 .net *"_ivl_243", 15 0, L_0x55c531b520d0;  1 drivers
v0x55c531b33320_0 .net *"_ivl_244", 17 0, L_0x55c531b52340;  1 drivers
L_0x7f6bf0d05b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c531b33400_0 .net *"_ivl_247", 1 0, L_0x7f6bf0d05b10;  1 drivers
v0x55c531b334e0_0 .net *"_ivl_250", 15 0, L_0x55c531b52480;  1 drivers
L_0x7f6bf0d05b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c531b335c0_0 .net *"_ivl_252", 1 0, L_0x7f6bf0d05b58;  1 drivers
v0x55c531b336a0_0 .net *"_ivl_255", 0 0, L_0x55c531b52890;  1 drivers
L_0x7f6bf0d05ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c531b33780_0 .net/2u *"_ivl_256", 13 0, L_0x7f6bf0d05ba0;  1 drivers
L_0x7f6bf0d05be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b33860_0 .net/2u *"_ivl_258", 13 0, L_0x7f6bf0d05be8;  1 drivers
v0x55c531b33d50_0 .net *"_ivl_26", 0 0, L_0x55c531b49f90;  1 drivers
v0x55c531b33e10_0 .net *"_ivl_260", 13 0, L_0x55c531b52b70;  1 drivers
v0x55c531b33ef0_0 .net *"_ivl_28", 31 0, L_0x55c531b4a120;  1 drivers
L_0x7f6bf0d051c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b33fd0_0 .net *"_ivl_31", 25 0, L_0x7f6bf0d051c8;  1 drivers
L_0x7f6bf0d05210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c531b340b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f6bf0d05210;  1 drivers
v0x55c531b34190_0 .net *"_ivl_34", 0 0, L_0x55c531b4a210;  1 drivers
v0x55c531b34250_0 .net *"_ivl_4", 31 0, L_0x55c531b39890;  1 drivers
v0x55c531b34330_0 .net *"_ivl_45", 2 0, L_0x55c531b4a500;  1 drivers
L_0x7f6bf0d05258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c531b34410_0 .net/2u *"_ivl_46", 2 0, L_0x7f6bf0d05258;  1 drivers
v0x55c531b344f0_0 .net *"_ivl_51", 2 0, L_0x55c531b4a7c0;  1 drivers
L_0x7f6bf0d052a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c531b345d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f6bf0d052a0;  1 drivers
v0x55c531b346b0_0 .net *"_ivl_57", 0 0, L_0x55c531b4aa50;  1 drivers
v0x55c531b34770_0 .net *"_ivl_59", 0 0, L_0x55c531b4a750;  1 drivers
v0x55c531b34830_0 .net *"_ivl_61", 0 0, L_0x55c531b132c0;  1 drivers
v0x55c531b348f0_0 .net *"_ivl_63", 0 0, L_0x55c531ab4d40;  1 drivers
v0x55c531b349b0_0 .net *"_ivl_65", 0 0, L_0x55c531b4acf0;  1 drivers
L_0x7f6bf0d05018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b34a70_0 .net *"_ivl_7", 25 0, L_0x7f6bf0d05018;  1 drivers
v0x55c531b34b50_0 .net *"_ivl_70", 31 0, L_0x55c531b4afe0;  1 drivers
L_0x7f6bf0d052e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b34c30_0 .net *"_ivl_73", 25 0, L_0x7f6bf0d052e8;  1 drivers
L_0x7f6bf0d05330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c531b34d10_0 .net/2u *"_ivl_74", 31 0, L_0x7f6bf0d05330;  1 drivers
v0x55c531b34df0_0 .net *"_ivl_76", 0 0, L_0x55c531b4b110;  1 drivers
v0x55c531b34eb0_0 .net *"_ivl_78", 31 0, L_0x55c531b4b280;  1 drivers
L_0x7f6bf0d05060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b34f90_0 .net/2u *"_ivl_8", 31 0, L_0x7f6bf0d05060;  1 drivers
L_0x7f6bf0d05378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b35070_0 .net *"_ivl_81", 25 0, L_0x7f6bf0d05378;  1 drivers
L_0x7f6bf0d053c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c531b35150_0 .net/2u *"_ivl_82", 31 0, L_0x7f6bf0d053c0;  1 drivers
v0x55c531b35230_0 .net *"_ivl_84", 0 0, L_0x55c531b4b410;  1 drivers
v0x55c531b352f0_0 .net *"_ivl_87", 0 0, L_0x55c531b4b580;  1 drivers
v0x55c531b353d0_0 .net *"_ivl_88", 31 0, L_0x55c531b4b320;  1 drivers
L_0x7f6bf0d05408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b354b0_0 .net *"_ivl_91", 30 0, L_0x7f6bf0d05408;  1 drivers
L_0x7f6bf0d05450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c531b35590_0 .net/2u *"_ivl_92", 31 0, L_0x7f6bf0d05450;  1 drivers
v0x55c531b35670_0 .net *"_ivl_94", 0 0, L_0x55c531b4b770;  1 drivers
v0x55c531b35730_0 .net *"_ivl_97", 0 0, L_0x55c531b4b9a0;  1 drivers
v0x55c531b357f0_0 .net "active", 0 0, L_0x55c531b53040;  alias, 1 drivers
v0x55c531b358b0_0 .net "alu_op1", 31 0, L_0x55c531b509c0;  1 drivers
v0x55c531b35970_0 .net "alu_op2", 31 0, L_0x55c531b50b10;  1 drivers
v0x55c531b35a30_0 .net "alui_instr", 0 0, L_0x55c531b4a630;  1 drivers
v0x55c531b35af0_0 .net "b_flag", 0 0, v0x55c531b2bd40_0;  1 drivers
v0x55c531b35b90_0 .net "b_imm", 17 0, L_0x55c531b52750;  1 drivers
v0x55c531b35c50_0 .net "b_offset", 31 0, L_0x55c531b52d00;  1 drivers
v0x55c531b35d30_0 .net "clk", 0 0, v0x55c531b38da0_0;  1 drivers
v0x55c531b35dd0_0 .net "clk_enable", 0 0, v0x55c531b38e40_0;  1 drivers
v0x55c531b35e70_0 .var "cpu_active", 0 0;
v0x55c531b35f10_0 .net "curr_addr", 31 0, v0x55c531b2d240_0;  1 drivers
v0x55c531b36000_0 .net "curr_addr_p4", 31 0, L_0x55c531b51ed0;  1 drivers
v0x55c531b360c0_0 .net "data_address", 31 0, L_0x55c531b50c10;  alias, 1 drivers
v0x55c531b361a0_0 .net "data_read", 0 0, L_0x55c531b4e790;  alias, 1 drivers
v0x55c531b36260_0 .net "data_readdata", 31 0, v0x55c531b390c0_0;  1 drivers
v0x55c531b36340_0 .net "data_write", 0 0, L_0x55c531b4e5b0;  alias, 1 drivers
v0x55c531b36400_0 .net "data_writedata", 31 0, L_0x55c531b50900;  alias, 1 drivers
v0x55c531b364e0_0 .net "funct_code", 5 0, L_0x55c531b39760;  1 drivers
v0x55c531b365c0_0 .net "hi_out", 31 0, v0x55c531b2d900_0;  1 drivers
v0x55c531b366b0_0 .net "hl_reg_enable", 0 0, L_0x55c531b51c80;  1 drivers
v0x55c531b36750_0 .net "instr_address", 31 0, L_0x55c531b51f70;  alias, 1 drivers
v0x55c531b36810_0 .net "instr_opcode", 5 0, L_0x55c531b396c0;  1 drivers
v0x55c531b368f0_0 .net "instr_readdata", 31 0, v0x55c531b39490_0;  1 drivers
v0x55c531b369b0_0 .net "j_imm", 0 0, L_0x55c531b4cb00;  1 drivers
v0x55c531b36a50_0 .net "j_reg", 0 0, L_0x55c531b4d250;  1 drivers
v0x55c531b36b10_0 .net "l_type", 0 0, L_0x55c531b4a860;  1 drivers
v0x55c531b36bd0_0 .net "link_const", 0 0, L_0x55c531b4bab0;  1 drivers
v0x55c531b36c90_0 .net "link_reg", 0 0, L_0x55c531b4c350;  1 drivers
v0x55c531b36d50_0 .net "lo_out", 31 0, v0x55c531b2e150_0;  1 drivers
v0x55c531b36e40_0 .net "lw", 0 0, L_0x55c531b49b90;  1 drivers
v0x55c531b36ee0_0 .net "mem_read", 0 0, L_0x55c531b10220;  1 drivers
v0x55c531b36fa0_0 .net "mem_to_reg", 0 0, L_0x55c531b112a0;  1 drivers
v0x55c531b37870_0 .net "mem_write", 0 0, L_0x55c531b4aec0;  1 drivers
v0x55c531b37930_0 .net "memaddroffset", 31 0, v0x55c531b2c210_0;  1 drivers
v0x55c531b37a20_0 .net "mfhi", 0 0, L_0x55c531b4e1d0;  1 drivers
v0x55c531b37ac0_0 .net "mflo", 0 0, L_0x55c531b4e4f0;  1 drivers
v0x55c531b37b80_0 .net "movefrom", 0 0, L_0x55c531b06500;  1 drivers
v0x55c531b37c40_0 .net "muldiv", 0 0, L_0x55c531b4e020;  1 drivers
v0x55c531b37d00_0 .var "next_instr_addr", 31 0;
v0x55c531b37df0_0 .net "pc_enable", 0 0, L_0x55c531b531c0;  1 drivers
v0x55c531b37ec0_0 .net "r_format", 0 0, L_0x55c531b499f0;  1 drivers
v0x55c531b37f60_0 .net "reg_a_read_data", 31 0, L_0x55c531b4f710;  1 drivers
v0x55c531b38030_0 .net "reg_a_read_index", 4 0, L_0x55c531b4e960;  1 drivers
v0x55c531b38100_0 .net "reg_b_read_data", 31 0, L_0x55c531b50780;  1 drivers
v0x55c531b381d0_0 .net "reg_b_read_index", 4 0, L_0x55c531b4ebc0;  1 drivers
v0x55c531b382a0_0 .net "reg_dst", 0 0, L_0x55c531a70d80;  1 drivers
v0x55c531b38340_0 .net "reg_write", 0 0, L_0x55c531b4ae00;  1 drivers
v0x55c531b38400_0 .net "reg_write_data", 31 0, L_0x55c531b4ff80;  1 drivers
v0x55c531b384f0_0 .net "reg_write_enable", 0 0, L_0x55c531b4f420;  1 drivers
v0x55c531b385c0_0 .net "reg_write_index", 4 0, L_0x55c531b4f290;  1 drivers
v0x55c531b38690_0 .net "register_v0", 31 0, L_0x55c531b50890;  alias, 1 drivers
v0x55c531b38760_0 .net "reset", 0 0, v0x55c531b39620_0;  1 drivers
v0x55c531b38890_0 .net "result", 31 0, v0x55c531b2c670_0;  1 drivers
v0x55c531b38960_0 .net "result_hi", 31 0, v0x55c531b2bf70_0;  1 drivers
v0x55c531b38a00_0 .net "result_lo", 31 0, v0x55c531b2c130_0;  1 drivers
v0x55c531b38aa0_0 .net "sw", 0 0, L_0x55c531b49cb0;  1 drivers
E_0x55c531a85750/0 .event anyedge, v0x55c531b2bd40_0, v0x55c531b36000_0, v0x55c531b35c50_0, v0x55c531b369b0_0;
E_0x55c531a85750/1 .event anyedge, v0x55c531b2c050_0, v0x55c531b36a50_0, v0x55c531b2ef40_0;
E_0x55c531a85750 .event/or E_0x55c531a85750/0, E_0x55c531a85750/1;
L_0x55c531b396c0 .part v0x55c531b39490_0, 26, 6;
L_0x55c531b39760 .part v0x55c531b39490_0, 0, 6;
L_0x55c531b39890 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05018;
L_0x55c531b499f0 .cmp/eq 32, L_0x55c531b39890, L_0x7f6bf0d05060;
L_0x55c531b49b90 .cmp/eq 6, L_0x55c531b396c0, L_0x7f6bf0d050a8;
L_0x55c531b49cb0 .cmp/eq 6, L_0x55c531b396c0, L_0x7f6bf0d050f0;
L_0x55c531b49e50 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05138;
L_0x55c531b49f90 .cmp/eq 32, L_0x55c531b49e50, L_0x7f6bf0d05180;
L_0x55c531b4a120 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d051c8;
L_0x55c531b4a210 .cmp/eq 32, L_0x55c531b4a120, L_0x7f6bf0d05210;
L_0x55c531b4a500 .part L_0x55c531b396c0, 3, 3;
L_0x55c531b4a630 .cmp/eq 3, L_0x55c531b4a500, L_0x7f6bf0d05258;
L_0x55c531b4a7c0 .part L_0x55c531b396c0, 3, 3;
L_0x55c531b4a860 .cmp/eq 3, L_0x55c531b4a7c0, L_0x7f6bf0d052a0;
L_0x55c531b4aa50 .reduce/nor L_0x55c531b4e020;
L_0x55c531b4afe0 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d052e8;
L_0x55c531b4b110 .cmp/eq 32, L_0x55c531b4afe0, L_0x7f6bf0d05330;
L_0x55c531b4b280 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05378;
L_0x55c531b4b410 .cmp/eq 32, L_0x55c531b4b280, L_0x7f6bf0d053c0;
L_0x55c531b4b580 .part v0x55c531b39490_0, 20, 1;
L_0x55c531b4b320 .concat [ 1 31 0 0], L_0x55c531b4b580, L_0x7f6bf0d05408;
L_0x55c531b4b770 .cmp/eq 32, L_0x55c531b4b320, L_0x7f6bf0d05450;
L_0x55c531b4bc80 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05498;
L_0x55c531b4be80 .cmp/eq 32, L_0x55c531b4bc80, L_0x7f6bf0d054e0;
L_0x55c531b4c090 .part v0x55c531b39490_0, 0, 6;
L_0x55c531b4c130 .cmp/eq 6, L_0x55c531b4c090, L_0x7f6bf0d05528;
L_0x55c531b4c4b0 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05570;
L_0x55c531b4c5a0 .cmp/eq 32, L_0x55c531b4c4b0, L_0x7f6bf0d055b8;
L_0x55c531b4c7d0 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05600;
L_0x55c531b4c8c0 .cmp/eq 32, L_0x55c531b4c7d0, L_0x7f6bf0d05648;
L_0x55c531b4cc90 .concat [ 6 26 0 0], L_0x55c531b396c0, L_0x7f6bf0d05690;
L_0x55c531b4cd80 .cmp/eq 32, L_0x55c531b4cc90, L_0x7f6bf0d056d8;
L_0x55c531b4cfd0 .part v0x55c531b39490_0, 0, 6;
L_0x55c531b4d070 .cmp/eq 6, L_0x55c531b4cfd0, L_0x7f6bf0d05720;
L_0x55c531b4d2d0 .part v0x55c531b39490_0, 0, 6;
L_0x55c531b4d370 .cmp/eq 6, L_0x55c531b4d2d0, L_0x7f6bf0d05768;
L_0x55c531b4d710 .part L_0x55c531b39760, 3, 2;
L_0x55c531b4d800 .cmp/eq 2, L_0x55c531b4d710, L_0x7f6bf0d057b0;
L_0x55c531b4da80 .cmp/eq 6, L_0x55c531b39760, L_0x7f6bf0d057f8;
L_0x55c531b4dc80 .cmp/eq 6, L_0x55c531b39760, L_0x7f6bf0d05840;
L_0x55c531b4e0e0 .cmp/eq 6, L_0x55c531b39760, L_0x7f6bf0d05888;
L_0x55c531b4df80 .cmp/eq 6, L_0x55c531b39760, L_0x7f6bf0d058d0;
L_0x55c531b4e5b0 .functor MUXZ 1, L_0x7f6bf0d05918, L_0x55c531b4aec0, L_0x55c531b53040, C4<>;
L_0x55c531b4e960 .part v0x55c531b39490_0, 21, 5;
L_0x55c531b4ebc0 .part v0x55c531b39490_0, 16, 5;
L_0x55c531b4ecb0 .part v0x55c531b39490_0, 11, 5;
L_0x55c531b4eed0 .part v0x55c531b39490_0, 16, 5;
L_0x55c531b4ef70 .functor MUXZ 5, L_0x55c531b4eed0, L_0x55c531b4ecb0, L_0x55c531a70d80, C4<>;
L_0x55c531b4f290 .functor MUXZ 5, L_0x55c531b4ef70, L_0x7f6bf0d05960, L_0x55c531b4bab0, C4<>;
L_0x55c531b4f670 .arith/sum 32, L_0x55c531b51ed0, L_0x7f6bf0d059a8;
L_0x55c531b4f920 .functor MUXZ 32, v0x55c531b2c670_0, v0x55c531b390c0_0, L_0x55c531b112a0, C4<>;
L_0x55c531b4fab0 .functor MUXZ 32, L_0x55c531b4f920, v0x55c531b2e150_0, L_0x55c531b4e4f0, C4<>;
L_0x55c531b4fdf0 .functor MUXZ 32, L_0x55c531b4fab0, v0x55c531b2d900_0, L_0x55c531b4e1d0, C4<>;
L_0x55c531b4ff80 .functor MUXZ 32, L_0x55c531b4fdf0, L_0x55c531b4f670, L_0x55c531b4f530, C4<>;
L_0x55c531b51ed0 .arith/sum 32, v0x55c531b2d240_0, L_0x7f6bf0d05ac8;
L_0x55c531b520d0 .part v0x55c531b39490_0, 0, 16;
L_0x55c531b52340 .concat [ 16 2 0 0], L_0x55c531b520d0, L_0x7f6bf0d05b10;
L_0x55c531b52480 .part L_0x55c531b52340, 0, 16;
L_0x55c531b52750 .concat [ 2 16 0 0], L_0x7f6bf0d05b58, L_0x55c531b52480;
L_0x55c531b52890 .part L_0x55c531b52750, 17, 1;
L_0x55c531b52b70 .functor MUXZ 14, L_0x7f6bf0d05be8, L_0x7f6bf0d05ba0, L_0x55c531b52890, C4<>;
L_0x55c531b52d00 .concat [ 18 14 0 0], L_0x55c531b52750, L_0x55c531b52b70;
S_0x55c531b09c00 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55c531af7880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c531b2b6d0_0 .net *"_ivl_10", 15 0, L_0x55c531b515d0;  1 drivers
L_0x7f6bf0d05a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c531b2b7d0_0 .net/2u *"_ivl_14", 15 0, L_0x7f6bf0d05a80;  1 drivers
v0x55c531b2b8b0_0 .net *"_ivl_17", 15 0, L_0x55c531b51840;  1 drivers
v0x55c531b2b970_0 .net *"_ivl_5", 0 0, L_0x55c531b50eb0;  1 drivers
v0x55c531b2ba50_0 .net *"_ivl_6", 15 0, L_0x55c531b50f50;  1 drivers
v0x55c531b2bb80_0 .net *"_ivl_9", 15 0, L_0x55c531b51320;  1 drivers
v0x55c531b2bc60_0 .net "addr_rt", 4 0, L_0x55c531b51b70;  1 drivers
v0x55c531b2bd40_0 .var "b_flag", 0 0;
v0x55c531b2be00_0 .net "funct", 5 0, L_0x55c531b50e10;  1 drivers
v0x55c531b2bf70_0 .var "hi", 31 0;
v0x55c531b2c050_0 .net "instructionword", 31 0, v0x55c531b39490_0;  alias, 1 drivers
v0x55c531b2c130_0 .var "lo", 31 0;
v0x55c531b2c210_0 .var "memaddroffset", 31 0;
v0x55c531b2c2f0_0 .var "multresult", 63 0;
v0x55c531b2c3d0_0 .net "op1", 31 0, L_0x55c531b509c0;  alias, 1 drivers
v0x55c531b2c4b0_0 .net "op2", 31 0, L_0x55c531b50b10;  alias, 1 drivers
v0x55c531b2c590_0 .net "opcode", 5 0, L_0x55c531b50d70;  1 drivers
v0x55c531b2c670_0 .var "result", 31 0;
v0x55c531b2c750_0 .net "shamt", 4 0, L_0x55c531b51a70;  1 drivers
v0x55c531b2c830_0 .net/s "sign_op1", 31 0, L_0x55c531b509c0;  alias, 1 drivers
v0x55c531b2c8f0_0 .net/s "sign_op2", 31 0, L_0x55c531b50b10;  alias, 1 drivers
v0x55c531b2c990_0 .net "simmediatedata", 31 0, L_0x55c531b516b0;  1 drivers
v0x55c531b2ca50_0 .net "simmediatedatas", 31 0, L_0x55c531b516b0;  alias, 1 drivers
v0x55c531b2cb10_0 .net "uimmediatedata", 31 0, L_0x55c531b51930;  1 drivers
v0x55c531b2cbd0_0 .net "unsign_op1", 31 0, L_0x55c531b509c0;  alias, 1 drivers
v0x55c531b2cc90_0 .net "unsign_op2", 31 0, L_0x55c531b50b10;  alias, 1 drivers
v0x55c531b2cda0_0 .var "unsigned_result", 31 0;
E_0x55c531a5d7b0/0 .event anyedge, v0x55c531b2c590_0, v0x55c531b2be00_0, v0x55c531b2c4b0_0, v0x55c531b2c750_0;
E_0x55c531a5d7b0/1 .event anyedge, v0x55c531b2c3d0_0, v0x55c531b2c2f0_0, v0x55c531b2bc60_0, v0x55c531b2c990_0;
E_0x55c531a5d7b0/2 .event anyedge, v0x55c531b2cb10_0, v0x55c531b2cda0_0;
E_0x55c531a5d7b0 .event/or E_0x55c531a5d7b0/0, E_0x55c531a5d7b0/1, E_0x55c531a5d7b0/2;
L_0x55c531b50d70 .part v0x55c531b39490_0, 26, 6;
L_0x55c531b50e10 .part v0x55c531b39490_0, 0, 6;
L_0x55c531b50eb0 .part v0x55c531b39490_0, 15, 1;
LS_0x55c531b50f50_0_0 .concat [ 1 1 1 1], L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0;
LS_0x55c531b50f50_0_4 .concat [ 1 1 1 1], L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0;
LS_0x55c531b50f50_0_8 .concat [ 1 1 1 1], L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0;
LS_0x55c531b50f50_0_12 .concat [ 1 1 1 1], L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0, L_0x55c531b50eb0;
L_0x55c531b50f50 .concat [ 4 4 4 4], LS_0x55c531b50f50_0_0, LS_0x55c531b50f50_0_4, LS_0x55c531b50f50_0_8, LS_0x55c531b50f50_0_12;
L_0x55c531b51320 .part v0x55c531b39490_0, 0, 16;
L_0x55c531b515d0 .concat [ 16 0 0 0], L_0x55c531b51320;
L_0x55c531b516b0 .concat [ 16 16 0 0], L_0x55c531b515d0, L_0x55c531b50f50;
L_0x55c531b51840 .part v0x55c531b39490_0, 0, 16;
L_0x55c531b51930 .concat [ 16 16 0 0], L_0x55c531b51840, L_0x7f6bf0d05a80;
L_0x55c531b51a70 .part v0x55c531b39490_0, 6, 5;
L_0x55c531b51b70 .part v0x55c531b39490_0, 16, 5;
S_0x55c531b2cfd0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55c531af7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c531b2d180_0 .net "clk", 0 0, v0x55c531b38da0_0;  alias, 1 drivers
v0x55c531b2d240_0 .var "curr_addr", 31 0;
v0x55c531b2d320_0 .net "enable", 0 0, L_0x55c531b531c0;  alias, 1 drivers
v0x55c531b2d3c0_0 .net "next_addr", 31 0, v0x55c531b37d00_0;  1 drivers
v0x55c531b2d4a0_0 .net "reset", 0 0, v0x55c531b39620_0;  alias, 1 drivers
S_0x55c531b2d650 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55c531af7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c531b2d830_0 .net "clk", 0 0, v0x55c531b38da0_0;  alias, 1 drivers
v0x55c531b2d900_0 .var "data", 31 0;
v0x55c531b2d9c0_0 .net "data_in", 31 0, v0x55c531b2bf70_0;  alias, 1 drivers
v0x55c531b2dac0_0 .net "data_out", 31 0, v0x55c531b2d900_0;  alias, 1 drivers
v0x55c531b2db80_0 .net "enable", 0 0, L_0x55c531b51c80;  alias, 1 drivers
v0x55c531b2dc90_0 .net "reset", 0 0, v0x55c531b39620_0;  alias, 1 drivers
S_0x55c531b2dde0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55c531af7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c531b2e040_0 .net "clk", 0 0, v0x55c531b38da0_0;  alias, 1 drivers
v0x55c531b2e150_0 .var "data", 31 0;
v0x55c531b2e230_0 .net "data_in", 31 0, v0x55c531b2c130_0;  alias, 1 drivers
v0x55c531b2e300_0 .net "data_out", 31 0, v0x55c531b2e150_0;  alias, 1 drivers
v0x55c531b2e3c0_0 .net "enable", 0 0, L_0x55c531b51c80;  alias, 1 drivers
v0x55c531b2e4b0_0 .net "reset", 0 0, v0x55c531b39620_0;  alias, 1 drivers
S_0x55c531b2e620 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55c531af7880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c531b4f710 .functor BUFZ 32, L_0x55c531b50320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c531b50780 .functor BUFZ 32, L_0x55c531b505a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c531b2f3a0_2 .array/port v0x55c531b2f3a0, 2;
L_0x55c531b50890 .functor BUFZ 32, v0x55c531b2f3a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c531b2e850_0 .net *"_ivl_0", 31 0, L_0x55c531b50320;  1 drivers
v0x55c531b2e950_0 .net *"_ivl_10", 6 0, L_0x55c531b50640;  1 drivers
L_0x7f6bf0d05a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c531b2ea30_0 .net *"_ivl_13", 1 0, L_0x7f6bf0d05a38;  1 drivers
v0x55c531b2eaf0_0 .net *"_ivl_2", 6 0, L_0x55c531b503c0;  1 drivers
L_0x7f6bf0d059f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c531b2ebd0_0 .net *"_ivl_5", 1 0, L_0x7f6bf0d059f0;  1 drivers
v0x55c531b2ed00_0 .net *"_ivl_8", 31 0, L_0x55c531b505a0;  1 drivers
v0x55c531b2ede0_0 .net "r_clk", 0 0, v0x55c531b38da0_0;  alias, 1 drivers
v0x55c531b2ee80_0 .net "r_clk_enable", 0 0, v0x55c531b38e40_0;  alias, 1 drivers
v0x55c531b2ef40_0 .net "read_data1", 31 0, L_0x55c531b4f710;  alias, 1 drivers
v0x55c531b2f020_0 .net "read_data2", 31 0, L_0x55c531b50780;  alias, 1 drivers
v0x55c531b2f100_0 .net "read_reg1", 4 0, L_0x55c531b4e960;  alias, 1 drivers
v0x55c531b2f1e0_0 .net "read_reg2", 4 0, L_0x55c531b4ebc0;  alias, 1 drivers
v0x55c531b2f2c0_0 .net "register_v0", 31 0, L_0x55c531b50890;  alias, 1 drivers
v0x55c531b2f3a0 .array "registers", 0 31, 31 0;
v0x55c531b2f970_0 .net "reset", 0 0, v0x55c531b39620_0;  alias, 1 drivers
v0x55c531b2fa10_0 .net "write_control", 0 0, L_0x55c531b4f420;  alias, 1 drivers
v0x55c531b2fad0_0 .net "write_data", 31 0, L_0x55c531b4ff80;  alias, 1 drivers
v0x55c531b2fcc0_0 .net "write_reg", 4 0, L_0x55c531b4f290;  alias, 1 drivers
L_0x55c531b50320 .array/port v0x55c531b2f3a0, L_0x55c531b503c0;
L_0x55c531b503c0 .concat [ 5 2 0 0], L_0x55c531b4e960, L_0x7f6bf0d059f0;
L_0x55c531b505a0 .array/port v0x55c531b2f3a0, L_0x55c531b50640;
L_0x55c531b50640 .concat [ 5 2 0 0], L_0x55c531b4ebc0, L_0x7f6bf0d05a38;
    .scope S_0x55c531b2e620;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c531b2f3a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c531b2e620;
T_1 ;
    %wait E_0x55c531a83c90;
    %load/vec4 v0x55c531b2f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c531b2ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c531b2fa10_0;
    %load/vec4 v0x55c531b2fcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c531b2fad0_0;
    %load/vec4 v0x55c531b2fcc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c531b2f3a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c531b09c00;
T_2 ;
    %wait E_0x55c531a5d7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %load/vec4 v0x55c531b2c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c531b2be00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %ix/getv 4, v0x55c531b2c750_0;
    %shiftl 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %ix/getv 4, v0x55c531b2c750_0;
    %shiftr 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %ix/getv 4, v0x55c531b2c750_0;
    %shiftr/s 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %load/vec4 v0x55c531b2cbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %load/vec4 v0x55c531b2cbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c531b2c8f0_0;
    %load/vec4 v0x55c531b2cbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c531b2c830_0;
    %pad/s 64;
    %load/vec4 v0x55c531b2c8f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c531b2c2f0_0, 0, 64;
    %load/vec4 v0x55c531b2c2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c531b2bf70_0, 0, 32;
    %load/vec4 v0x55c531b2c2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c531b2c130_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %pad/u 64;
    %load/vec4 v0x55c531b2cc90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c531b2c2f0_0, 0, 64;
    %load/vec4 v0x55c531b2c2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c531b2bf70_0, 0, 32;
    %load/vec4 v0x55c531b2c2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c531b2c130_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c8f0_0;
    %mod/s;
    %store/vec4 v0x55c531b2bf70_0, 0, 32;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c8f0_0;
    %div/s;
    %store/vec4 v0x55c531b2c130_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %mod;
    %store/vec4 v0x55c531b2bf70_0, 0, 32;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %div;
    %store/vec4 v0x55c531b2c130_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c531b2c3d0_0;
    %store/vec4 v0x55c531b2bf70_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c531b2c3d0_0;
    %store/vec4 v0x55c531b2c130_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c8f0_0;
    %add;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %add;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %sub;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %and;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %or;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %xor;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %or;
    %inv;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c8f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cc90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c531b2bc60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c8f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c4b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c531b2c830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b2bd40_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2ca50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cb10_0;
    %and;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cb10_0;
    %or;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c531b2cbd0_0;
    %load/vec4 v0x55c531b2cb10_0;
    %xor;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c531b2cb10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c531b2cda0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c531b2c830_0;
    %load/vec4 v0x55c531b2c990_0;
    %add;
    %store/vec4 v0x55c531b2c210_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c531b2cda0_0;
    %store/vec4 v0x55c531b2c670_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c531b2dde0;
T_3 ;
    %wait E_0x55c531a83c90;
    %load/vec4 v0x55c531b2e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c531b2e150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c531b2e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c531b2e230_0;
    %assign/vec4 v0x55c531b2e150_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c531b2d650;
T_4 ;
    %wait E_0x55c531a83c90;
    %load/vec4 v0x55c531b2dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c531b2d900_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c531b2db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c531b2d9c0_0;
    %assign/vec4 v0x55c531b2d900_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c531b2cfd0;
T_5 ;
    %wait E_0x55c531a83c90;
    %load/vec4 v0x55c531b2d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c531b2d240_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c531b2d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c531b2d3c0_0;
    %assign/vec4 v0x55c531b2d240_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c531af7880;
T_6 ;
    %wait E_0x55c531a83c90;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55c531b38760_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c531b368f0_0, v0x55c531b357f0_0, v0x55c531b38340_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c531b38030_0, v0x55c531b381d0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c531b37f60_0, v0x55c531b38100_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c531b38400_0, v0x55c531b38890_0, v0x55c531b385c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c531b37c40_0, v0x55c531b38a00_0, v0x55c531b38960_0, v0x55c531b36d50_0, v0x55c531b365c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55c531b35f10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c531af7880;
T_7 ;
    %wait E_0x55c531a85750;
    %load/vec4 v0x55c531b35af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c531b36000_0;
    %load/vec4 v0x55c531b35c50_0;
    %add;
    %store/vec4 v0x55c531b37d00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c531b369b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c531b36000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c531b368f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c531b37d00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c531b36a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c531b37f60_0;
    %store/vec4 v0x55c531b37d00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c531b36000_0;
    %store/vec4 v0x55c531b37d00_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c531af7880;
T_8 ;
    %wait E_0x55c531a83c90;
    %load/vec4 v0x55c531b38760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b35e70_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c531b35f10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c531b35e70_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c531af7080;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b38da0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c531b38da0_0;
    %inv;
    %store/vec4 v0x55c531b38da0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c531af7080;
T_10 ;
    %fork t_1, S_0x55c531af7450;
    %jmp t_0;
    .scope S_0x55c531af7450;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b39620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c531b38e40_0, 0, 1;
    %wait E_0x55c531a83c90;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c531b39620_0, 0, 1;
    %wait E_0x55c531a83c90;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c531b390c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c531b2ade0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c531b2b080_0, 0, 5;
    %load/vec4 v0x55c531b2ab10_0;
    %store/vec4 v0x55c531b2b160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c531b2abd0_0, 0, 16;
    %load/vec4 v0x55c531b2ade0_0;
    %load/vec4 v0x55c531b2b080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2b160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2abd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c531b2acb0_0, 0, 32;
    %load/vec4 v0x55c531b2acb0_0;
    %store/vec4 v0x55c531b39490_0, 0, 32;
    %load/vec4 v0x55c531b390c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c531b390c0_0, 0, 32;
    %vpi_call/w 5 76 "$display", "%h", v0x55c531b390c0_0 {0 0 0};
    %wait E_0x55c531a83c90;
    %delay 2, 0;
    %load/vec4 v0x55c531b39190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c531b38fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c531b2ab10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c531b2ade0_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55c531b2aa30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c531b2b240_0, 0, 5;
    %load/vec4 v0x55c531b2ab10_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55c531b2b080_0, 0, 5;
    %load/vec4 v0x55c531b2ab10_0;
    %store/vec4 v0x55c531b2b160_0, 0, 5;
    %load/vec4 v0x55c531b2ab10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c531b2afa0_0, 0, 5;
    %load/vec4 v0x55c531b2ade0_0;
    %load/vec4 v0x55c531b2b080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2b160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2afa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2b240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2aa30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c531b2aec0_0, 0, 32;
    %load/vec4 v0x55c531b2aec0_0;
    %store/vec4 v0x55c531b39490_0, 0, 32;
    %wait E_0x55c531a83c90;
    %delay 2, 0;
    %load/vec4 v0x55c531b2ab10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c531b2b320_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c531b2ade0_0, 0, 6;
    %load/vec4 v0x55c531b2ab10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c531b2b080_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c531b2b160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c531b2abd0_0, 0, 16;
    %load/vec4 v0x55c531b2ade0_0;
    %load/vec4 v0x55c531b2b080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2b160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c531b2abd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c531b2acb0_0, 0, 32;
    %load/vec4 v0x55c531b2acb0_0;
    %store/vec4 v0x55c531b39490_0, 0, 32;
    %wait E_0x55c531a83c90;
    %delay 2, 0;
    %load/vec4 v0x55c531b2b320_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x55c531b2ab10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55c531b2b320_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c531b2a930_0, 0, 32;
    %load/vec4 v0x55c531b2ab10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %load/vec4 v0x55c531b2b320_0;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %load/vec4 v0x55c531b2b320_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 5 118 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x55c531b39530_0;
    %load/vec4 v0x55c531b2a930_0;
    %cmp/e;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 119 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c531b2a930_0, v0x55c531b39530_0 {0 0 0};
T_10.15 ;
    %load/vec4 v0x55c531b2ab10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c531b2ab10_0, 0, 5;
    %load/vec4 v0x55c531b2b320_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c531b2b320_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c531af7080;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sllv_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
