digraph "CFG for '_Z9ge_lgammaiiPKfiiPfii' function" {
	label="CFG for '_Z9ge_lgammaiiPKfiiPfii' function";

	Node0x5614510 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %0\l  %27 = icmp slt i32 %25, %1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %339\l|{<s0>T|<s1>F}}"];
	Node0x5614510:s0 -> Node0x5617f50;
	Node0x5614510:s1 -> Node0x5617fe0;
	Node0x5617f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %17, %3\l  %31 = mul nsw i32 %25, %4\l  %32 = add nsw i32 %30, %31\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = tail call float @llvm.fabs.f32(float %35)\l  %37 = fcmp olt float %36, 1.562500e-02\l  br i1 %37, label %38, label %57\l|{<s0>T|<s1>F}}"];
	Node0x5617f50:s0 -> Node0x56193a0;
	Node0x5617f50:s1 -> Node0x5619430;
	Node0x56193a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%38:\l38:                                               \l  %39 = tail call float @llvm.fmuladd.f32(float %36, float 0x3FD1513220000000,\l... float 0xBFD9A4D560000000)\l  %40 = tail call float @llvm.fmuladd.f32(float %36, float %39, float\l... 0x3FEA51A660000000)\l  %41 = tail call float @llvm.fmuladd.f32(float %36, float %40, float\l... 0xBFE2788D00000000)\l  %42 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %43 = select i1 %42, float 0x41F0000000000000, float 1.000000e+00\l  %44 = fmul float %36, %43\l  %45 = tail call float @llvm.log2.f32(float %44)\l  %46 = fmul float %45, 0x3FE62E42E0000000\l  %47 = tail call i1 @llvm.amdgcn.class.f32(float %45, i32 519)\l  %48 = fneg float %46\l  %49 = tail call float @llvm.fma.f32(float %45, float 0x3FE62E42E0000000,\l... float %48)\l  %50 = tail call float @llvm.fma.f32(float %45, float 0x3E6EFA39E0000000,\l... float %49)\l  %51 = fadd float %46, %50\l  %52 = select i1 %47, float %45, float %51\l  %53 = select i1 %42, float 0x40362E4300000000, float 0.000000e+00\l  %54 = fsub float %52, %53\l  %55 = fneg float %54\l  %56 = tail call float @llvm.fmuladd.f32(float %36, float %41, float %55)\l  br label %251\l}"];
	Node0x56193a0 -> Node0x561ad50;
	Node0x5619430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%57:\l57:                                               \l  %58 = fcmp olt float %36, 2.000000e+00\l  br i1 %58, label %59, label %153\l|{<s0>T|<s1>F}}"];
	Node0x5619430:s0 -> Node0x561aea0;
	Node0x5619430:s1 -> Node0x561af30;
	Node0x561aea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%59:\l59:                                               \l  %60 = fcmp ugt float %36, 0x3FECCCCCC0000000\l  br i1 %60, label %84, label %61\l|{<s0>T|<s1>F}}"];
	Node0x561aea0:s0 -> Node0x561b100;
	Node0x561aea0:s1 -> Node0x561b190;
	Node0x561b190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%61:\l61:                                               \l  %62 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %63 = select i1 %62, float 0x41F0000000000000, float 1.000000e+00\l  %64 = fmul float %36, %63\l  %65 = tail call float @llvm.log2.f32(float %64)\l  %66 = fmul float %65, 0x3FE62E42E0000000\l  %67 = tail call i1 @llvm.amdgcn.class.f32(float %65, i32 519)\l  %68 = fneg float %66\l  %69 = tail call float @llvm.fma.f32(float %65, float 0x3FE62E42E0000000,\l... float %68)\l  %70 = tail call float @llvm.fma.f32(float %65, float 0x3E6EFA39E0000000,\l... float %69)\l  %71 = fadd float %66, %70\l  %72 = select i1 %67, float %65, float %71\l  %73 = select i1 %62, float 0x40362E4300000000, float 0.000000e+00\l  %74 = fsub float %72, %73\l  %75 = fneg float %74\l  %76 = fsub float 1.000000e+00, %36\l  %77 = fcmp olt float %36, 0x3FE7694460000000\l  %78 = fadd float %36, 0xBFDD8B6180000000\l  %79 = select i1 %77, float %78, float %76\l  %80 = zext i1 %77 to i32\l  %81 = fcmp olt float %36, 0x3FCDA66120000000\l  %82 = select i1 %81, float %36, float %79\l  %83 = select i1 %81, i32 2, i32 %80\l  br label %95\l}"];
	Node0x561b190 -> Node0x561c4b0;
	Node0x561b100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%84:\l84:                                               \l  %85 = fsub float 2.000000e+00, %36\l  %86 = fcmp olt float %36, 0x3FFBB4A240000000\l  %87 = fadd float %36, 0xBFF762D860000000\l  %88 = select i1 %86, float %87, float %85\l  %89 = select i1 %86, float 1.000000e+00, float %85\l  %90 = fptosi float %89 to i32\l  %91 = fcmp olt float %36, 0x3FF3AE1480000000\l  %92 = fadd float %36, -1.000000e+00\l  %93 = select i1 %91, float %92, float %88\l  %94 = select i1 %91, i32 2, i32 %90\l  br label %95\l}"];
	Node0x561b100 -> Node0x561c4b0;
	Node0x561c4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%95:\l95:                                               \l  %96 = phi float [ %82, %61 ], [ %93, %84 ]\l  %97 = phi i32 [ %83, %61 ], [ %94, %84 ]\l  %98 = phi float [ %75, %61 ], [ 0.000000e+00, %84 ]\l  switch i32 %97, label %251 [\l    i32 0, label %99\l    i32 1, label %115\l    i32 2, label %137\l  ]\l|{<s0>def|<s1>0|<s2>1|<s3>2}}"];
	Node0x561c4b0:s0 -> Node0x561ad50;
	Node0x561c4b0:s1 -> Node0x561cef0;
	Node0x561c4b0:s2 -> Node0x561cf70;
	Node0x561c4b0:s3 -> Node0x561d000;
	Node0x561cef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%99:\l99:                                               \l  %100 = fmul float %96, %96\l  %101 = tail call float @llvm.fmuladd.f32(float %100, float\l... 0x3EFA707440000000, float 0x3F2CF2ECE0000000)\l  %102 = tail call float @llvm.fmuladd.f32(float %100, float %101, float\l... 0x3F538A9420000000)\l  %103 = tail call float @llvm.fmuladd.f32(float %100, float %102, float\l... 0x3F7E404FC0000000)\l  %104 = tail call float @llvm.fmuladd.f32(float %100, float %103, float\l... 0x3FB13E0020000000)\l  %105 = tail call float @llvm.fmuladd.f32(float %100, float %104, float\l... 0x3FB3C467E0000000)\l  %106 = tail call float @llvm.fmuladd.f32(float %100, float\l... 0x3F07858EA0000000, float 0x3F1C5088A0000000)\l  %107 = tail call float @llvm.fmuladd.f32(float %100, float %106, float\l... 0x3F40B6C680000000)\l  %108 = tail call float @llvm.fmuladd.f32(float %100, float %107, float\l... 0x3F67ADD8C0000000)\l  %109 = tail call float @llvm.fmuladd.f32(float %100, float %108, float\l... 0x3F951322A0000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %100, float %109, float\l... 0x3FD4A34CC0000000)\l  %111 = fmul float %100, %110\l  %112 = tail call float @llvm.fmuladd.f32(float %96, float %105, float %111)\l  %113 = tail call float @llvm.fmuladd.f32(float %96, float -5.000000e-01,\l... float %112)\l  %114 = fadd float %98, %113\l  br label %251\l}"];
	Node0x561cef0 -> Node0x561ad50;
	Node0x561cf70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%115:\l115:                                              \l  %116 = fmul float %96, %96\l  %117 = fmul float %96, %116\l  %118 = tail call float @llvm.fmuladd.f32(float %117, float\l... 0x3F34AF6D60000000, float 0xBF56FE8EC0000000)\l  %119 = tail call float @llvm.fmuladd.f32(float %117, float %118, float\l... 0x3F78FCE0E0000000)\l  %120 = tail call float @llvm.fmuladd.f32(float %117, float %119, float\l... 0xBFA0C9A8E0000000)\l  %121 = tail call float @llvm.fmuladd.f32(float %117, float %120, float\l... 0x3FDEF72BC0000000)\l  %122 = tail call float @llvm.fmuladd.f32(float %117, float\l... 0xBF347F24E0000000, float 0x3F4CDF0CE0000000)\l  %123 = tail call float @llvm.fmuladd.f32(float %117, float %122, float\l... 0xBF6E2EFFC0000000)\l  %124 = tail call float @llvm.fmuladd.f32(float %117, float %123, float\l... 0x3F9266E7A0000000)\l  %125 = tail call float @llvm.fmuladd.f32(float %117, float %124, float\l... 0xBFC2E42780000000)\l  %126 = tail call float @llvm.fmuladd.f32(float %117, float\l... 0x3F35FD3EE0000000, float 0xBF41A610A0000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %117, float %126, float\l... 0x3F6282D320000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %117, float %127, float\l... 0xBF851F9FC0000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %117, float %128, float\l... 0x3FB08B42A0000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %96, float %129, float %125)\l  %131 = fneg float %130\l  %132 = tail call float @llvm.fmuladd.f32(float %117, float %131, float\l... 0xBC50C7CAA0000000)\l  %133 = fneg float %132\l  %134 = tail call float @llvm.fmuladd.f32(float %116, float %121, float %133)\l  %135 = fadd float %134, 0xBFBF19B9C0000000\l  %136 = fadd float %98, %135\l  br label %251\l}"];
	Node0x561cf70 -> Node0x561ad50;
	Node0x561d000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%137:\l137:                                              \l  %138 = tail call float @llvm.fmuladd.f32(float %96, float\l... 0x3F8B678BC0000000, float 0x3FCD4EAF00000000)\l  %139 = tail call float @llvm.fmuladd.f32(float %96, float %138, float\l... 0x3FEF497640000000)\l  %140 = tail call float @llvm.fmuladd.f32(float %96, float %139, float\l... 0x3FF7475CE0000000)\l  %141 = tail call float @llvm.fmuladd.f32(float %96, float %140, float\l... 0x3FE4401E80000000)\l  %142 = tail call float @llvm.fmuladd.f32(float %96, float %141, float\l... 0xBFB3C467E0000000)\l  %143 = fmul float %96, %142\l  %144 = tail call float @llvm.fmuladd.f32(float %96, float\l... 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000)\l  %145 = tail call float @llvm.fmuladd.f32(float %96, float %144, float\l... 0x3FE89DFBE0000000)\l  %146 = tail call float @llvm.fmuladd.f32(float %96, float %145, float\l... 0x40010725A0000000)\l  %147 = tail call float @llvm.fmuladd.f32(float %96, float %146, float\l... 0x4003A5D7C0000000)\l  %148 = tail call float @llvm.fmuladd.f32(float %96, float %147, float\l... 1.000000e+00)\l  %149 = tail call float @llvm.amdgcn.rcp.f32(float %148)\l  %150 = fmul float %143, %149\l  %151 = tail call float @llvm.fmuladd.f32(float %96, float -5.000000e-01,\l... float %150)\l  %152 = fadd float %98, %151\l  br label %251\l}"];
	Node0x561d000 -> Node0x561ad50;
	Node0x561af30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%153:\l153:                                              \l  %154 = fcmp olt float %36, 8.000000e+00\l  br i1 %154, label %155, label %208\l|{<s0>T|<s1>F}}"];
	Node0x561af30:s0 -> Node0x5622190;
	Node0x561af30:s1 -> Node0x56221e0;
	Node0x5622190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%155:\l155:                                              \l  %156 = fptosi float %36 to i32\l  %157 = sitofp i32 %156 to float\l  %158 = fsub float %36, %157\l  %159 = tail call float @llvm.fmuladd.f32(float %158, float\l... 0x3F00BFECE0000000, float 0x3F5E26B680000000)\l  %160 = tail call float @llvm.fmuladd.f32(float %158, float %159, float\l... 0x3F9B481C80000000)\l  %161 = tail call float @llvm.fmuladd.f32(float %158, float %160, float\l... 0x3FC2BB9CC0000000)\l  %162 = tail call float @llvm.fmuladd.f32(float %158, float %161, float\l... 0x3FD4D98F40000000)\l  %163 = tail call float @llvm.fmuladd.f32(float %158, float %162, float\l... 0x3FCB848B40000000)\l  %164 = tail call float @llvm.fmuladd.f32(float %158, float %163, float\l... 0xBFB3C467E0000000)\l  %165 = fmul float %158, %164\l  %166 = tail call float @llvm.fmuladd.f32(float %158, float\l... 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000)\l  %167 = tail call float @llvm.fmuladd.f32(float %158, float %166, float\l... 0x3F9317EA80000000)\l  %168 = tail call float @llvm.fmuladd.f32(float %158, float %167, float\l... 0x3FC601EDC0000000)\l  %169 = tail call float @llvm.fmuladd.f32(float %158, float %168, float\l... 0x3FE71A18A0000000)\l  %170 = tail call float @llvm.fmuladd.f32(float %158, float %169, float\l... 0x3FF645A760000000)\l  %171 = tail call float @llvm.fmuladd.f32(float %158, float %170, float\l... 1.000000e+00)\l  %172 = tail call float @llvm.amdgcn.rcp.f32(float %171)\l  %173 = fmul float %165, %172\l  %174 = tail call float @llvm.fmuladd.f32(float %158, float 5.000000e-01,\l... float %173)\l  %175 = fadd float %158, 2.000000e+00\l  %176 = fadd float %158, 3.000000e+00\l  %177 = fadd float %158, 4.000000e+00\l  %178 = fadd float %158, 5.000000e+00\l  %179 = fadd float %158, 6.000000e+00\l  %180 = icmp sgt i32 %156, 2\l  %181 = select i1 %180, float %175, float 1.000000e+00\l  %182 = icmp sgt i32 %156, 3\l  %183 = select i1 %182, float %176, float 1.000000e+00\l  %184 = fmul float %181, %183\l  %185 = icmp sgt i32 %156, 4\l  %186 = select i1 %185, float %177, float 1.000000e+00\l  %187 = fmul float %186, %184\l  %188 = icmp sgt i32 %156, 5\l  %189 = select i1 %188, float %178, float 1.000000e+00\l  %190 = fmul float %189, %187\l  %191 = icmp sgt i32 %156, 6\l  %192 = select i1 %191, float %179, float 1.000000e+00\l  %193 = fmul float %192, %190\l  %194 = tail call i1 @llvm.amdgcn.class.f32(float %193, i32 144)\l  %195 = select i1 %194, float 0x41F0000000000000, float 1.000000e+00\l  %196 = fmul float %193, %195\l  %197 = tail call float @llvm.log2.f32(float %196)\l  %198 = fmul float %197, 0x3FE62E42E0000000\l  %199 = tail call i1 @llvm.amdgcn.class.f32(float %197, i32 519)\l  %200 = fneg float %198\l  %201 = tail call float @llvm.fma.f32(float %197, float 0x3FE62E42E0000000,\l... float %200)\l  %202 = tail call float @llvm.fma.f32(float %197, float 0x3E6EFA39E0000000,\l... float %201)\l  %203 = fadd float %198, %202\l  %204 = select i1 %199, float %197, float %203\l  %205 = select i1 %194, float 0x40362E4300000000, float 0.000000e+00\l  %206 = fsub float %204, %205\l  %207 = fadd float %174, %206\l  br label %251\l}"];
	Node0x5622190 -> Node0x561ad50;
	Node0x56221e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%208:\l208:                                              \l  %209 = fcmp olt float %36, 0x4390000000000000\l  br i1 %209, label %210, label %235\l|{<s0>T|<s1>F}}"];
	Node0x56221e0:s0 -> Node0x5625230;
	Node0x56221e0:s1 -> Node0x5625280;
	Node0x5625230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%210:\l210:                                              \l  %211 = tail call float @llvm.amdgcn.rcp.f32(float %36)\l  %212 = fmul float %211, %211\l  %213 = tail call float @llvm.fmuladd.f32(float %212, float\l... 0xBF5AB89D00000000, float 0x3F4B67BA40000000)\l  %214 = tail call float @llvm.fmuladd.f32(float %212, float %213, float\l... 0xBF4380CB80000000)\l  %215 = tail call float @llvm.fmuladd.f32(float %212, float %214, float\l... 0x3F4A019FA0000000)\l  %216 = tail call float @llvm.fmuladd.f32(float %212, float %215, float\l... 0xBF66C16C20000000)\l  %217 = tail call float @llvm.fmuladd.f32(float %212, float %216, float\l... 0x3FB5555560000000)\l  %218 = tail call float @llvm.fmuladd.f32(float %211, float %217, float\l... 0x3FDACFE3A0000000)\l  %219 = fadd float %36, -5.000000e-01\l  %220 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %221 = select i1 %220, float 0x41F0000000000000, float 1.000000e+00\l  %222 = fmul float %36, %221\l  %223 = tail call float @llvm.log2.f32(float %222)\l  %224 = fmul float %223, 0x3FE62E42E0000000\l  %225 = tail call i1 @llvm.amdgcn.class.f32(float %223, i32 519)\l  %226 = fneg float %224\l  %227 = tail call float @llvm.fma.f32(float %223, float 0x3FE62E42E0000000,\l... float %226)\l  %228 = tail call float @llvm.fma.f32(float %223, float 0x3E6EFA39E0000000,\l... float %227)\l  %229 = fadd float %224, %228\l  %230 = select i1 %225, float %223, float %229\l  %231 = select i1 %220, float 0x40362E4300000000, float 0.000000e+00\l  %232 = fsub float %230, %231\l  %233 = fadd float %232, -1.000000e+00\l  %234 = tail call float @llvm.fmuladd.f32(float %219, float %233, float %218)\l  br label %251\l}"];
	Node0x5625230 -> Node0x561ad50;
	Node0x5625280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%235:\l235:                                              \l  %236 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %237 = select i1 %236, float 0x41F0000000000000, float 1.000000e+00\l  %238 = fmul float %36, %237\l  %239 = tail call float @llvm.log2.f32(float %238)\l  %240 = fmul float %239, 0x3FE62E42E0000000\l  %241 = tail call i1 @llvm.amdgcn.class.f32(float %239, i32 519)\l  %242 = fneg float %240\l  %243 = tail call float @llvm.fma.f32(float %239, float 0x3FE62E42E0000000,\l... float %242)\l  %244 = tail call float @llvm.fma.f32(float %239, float 0x3E6EFA39E0000000,\l... float %243)\l  %245 = fadd float %240, %244\l  %246 = select i1 %241, float %239, float %245\l  %247 = select i1 %236, float 0x40362E4300000000, float 0.000000e+00\l  %248 = fsub float %246, %247\l  %249 = fneg float %36\l  %250 = tail call float @llvm.fmuladd.f32(float %36, float %248, float %249)\l  br label %251\l}"];
	Node0x5625280 -> Node0x561ad50;
	Node0x561ad50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%251:\l251:                                              \l  %252 = phi float [ %56, %38 ], [ %207, %155 ], [ %234, %210 ], [ %250, %235\l... ], [ %98, %95 ], [ %152, %137 ], [ %136, %115 ], [ %114, %99 ]\l  %253 = fcmp oge float %35, 0.000000e+00\l  br i1 %253, label %254, label %259\l|{<s0>T|<s1>F}}"];
	Node0x561ad50:s0 -> Node0x5627980;
	Node0x561ad50:s1 -> Node0x56279d0;
	Node0x5627980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%254:\l254:                                              \l  %255 = fcmp oeq float %35, 1.000000e+00\l  %256 = fcmp oeq float %35, 2.000000e+00\l  %257 = or i1 %255, %256\l  %258 = select i1 %257, float 0.000000e+00, float %252\l  br label %323\l}"];
	Node0x5627980 -> Node0x561f870;
	Node0x56279d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%259:\l259:                                              \l  %260 = fcmp olt float %36, 0x4160000000000000\l  %261 = fcmp ogt float %36, 0x3EA0000000000000\l  %262 = and i1 %260, %261\l  br i1 %262, label %263, label %323\l|{<s0>T|<s1>F}}"];
	Node0x56279d0:s0 -> Node0x561fae0;
	Node0x56279d0:s1 -> Node0x561f870;
	Node0x561fae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%263:\l263:                                              \l  %264 = fmul float %36, 5.000000e-01\l  %265 = tail call float @llvm.amdgcn.fract.f32(float %264)\l  %266 = tail call i1 @llvm.amdgcn.class.f32(float %264, i32 516)\l  %267 = fmul float %265, 2.000000e+00\l  %268 = select i1 %266, float 0.000000e+00, float %267\l  %269 = fcmp ogt float %36, 1.000000e+00\l  %270 = select i1 %269, float %268, float %36\l  %271 = fmul float %270, 2.000000e+00\l  %272 = tail call float @llvm.rint.f32(float %271)\l  %273 = tail call float @llvm.fmuladd.f32(float %272, float -5.000000e-01,\l... float %270)\l  %274 = fptosi float %272 to i32\l  %275 = fmul float %273, %273\l  %276 = tail call float @llvm.fmuladd.f32(float %275, float\l... 0x3FCEB54820000000, float 0xBFE3E497C0000000)\l  %277 = tail call float @llvm.fmuladd.f32(float %275, float %276, float\l... 0x400468E6C0000000)\l  %278 = tail call float @llvm.fmuladd.f32(float %275, float %277, float\l... 0xC014ABC1C0000000)\l  %279 = fmul float %273, %275\l  %280 = fmul float %279, %278\l  %281 = tail call float @llvm.fmuladd.f32(float %273, float\l... 0x400921FB60000000, float %280)\l  %282 = tail call float @llvm.fmuladd.f32(float %275, float\l... 0x3FA97CA880000000, float 0x3FCC85D3A0000000)\l  %283 = tail call float @llvm.fmuladd.f32(float %275, float %282, float\l... 0xBFF55A3B40000000)\l  %284 = tail call float @llvm.fmuladd.f32(float %275, float %283, float\l... 0x40103C1A60000000)\l  %285 = tail call float @llvm.fmuladd.f32(float %275, float %284, float\l... 0xC013BD3CC0000000)\l  %286 = tail call float @llvm.fmuladd.f32(float %275, float %285, float\l... 1.000000e+00)\l  %287 = and i32 %274, 1\l  %288 = icmp eq i32 %287, 0\l  %289 = select i1 %288, float %281, float %286\l  %290 = bitcast float %289 to i32\l  %291 = shl i32 %274, 30\l  %292 = and i32 %291, -2147483648\l  %293 = bitcast float %35 to i32\l  %294 = bitcast float %36 to i32\l  %295 = xor i32 %294, %293\l  %296 = xor i32 %295, %292\l  %297 = xor i32 %296, %290\l  %298 = bitcast i32 %297 to float\l  %299 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 504)\l  %300 = select i1 %299, float %298, float 0x7FF8000000000000\l  %301 = fmul float %35, %300\l  %302 = tail call float @llvm.fabs.f32(float %301)\l  %303 = fdiv float 0x400921FB60000000, %302, !fpmath !11\l  %304 = tail call i1 @llvm.amdgcn.class.f32(float %303, i32 144)\l  %305 = select i1 %304, float 0x41F0000000000000, float 1.000000e+00\l  %306 = fmul float %303, %305\l  %307 = tail call float @llvm.log2.f32(float %306)\l  %308 = fmul float %307, 0x3FE62E42E0000000\l  %309 = tail call i1 @llvm.amdgcn.class.f32(float %307, i32 519)\l  %310 = fneg float %308\l  %311 = tail call float @llvm.fma.f32(float %307, float 0x3FE62E42E0000000,\l... float %310)\l  %312 = tail call float @llvm.fma.f32(float %307, float 0x3E6EFA39E0000000,\l... float %311)\l  %313 = fadd float %308, %312\l  %314 = select i1 %309, float %307, float %313\l  %315 = select i1 %304, float 0x40362E4300000000, float 0.000000e+00\l  %316 = fsub float %314, %315\l  %317 = fsub float %316, %252\l  %318 = tail call float @llvm.amdgcn.fract.f32(float %35)\l  %319 = tail call i1 @llvm.amdgcn.class.f32(float %35, i32 516)\l  %320 = select i1 %319, float 0.000000e+00, float %318\l  %321 = fcmp oeq float %320, 0.000000e+00\l  %322 = select i1 %321, float 0x7FF0000000000000, float %317\l  br label %323\l}"];
	Node0x561fae0 -> Node0x561f870;
	Node0x561f870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%323:\l323:                                              \l  %324 = phi float [ %258, %254 ], [ %322, %263 ], [ %252, %259 ]\l  %325 = fcmp uno float %35, 0.000000e+00\l  %326 = fcmp oeq float %35, 0.000000e+00\l  %327 = fcmp oeq float %36, 0x7FF0000000000000\l  %328 = select i1 %326, i1 true, i1 %327\l  %329 = fcmp olt float %36, 0x4160000000000000\l  %330 = select i1 %253, i1 true, i1 %329\l  %331 = select i1 %330, float %324, float 0x7FF0000000000000\l  %332 = select i1 %328, float 0x7FF0000000000000, float %331\l  %333 = select i1 %325, float %35, float %332\l  %334 = add nsw i32 %17, %6\l  %335 = mul nsw i32 %25, %7\l  %336 = add nsw i32 %334, %335\l  %337 = sext i32 %336 to i64\l  %338 = getelementptr inbounds float, float addrspace(1)* %5, i64 %337\l  store float %333, float addrspace(1)* %338, align 4, !tbaa !7\l  br label %339\l}"];
	Node0x561f870 -> Node0x5617fe0;
	Node0x5617fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%339:\l339:                                              \l  ret void\l}"];
}
