{
  "name": "core_arch::x86::sse::_mm_getcsr",
  "safe": false,
  "callees": {
    "core_arch::x86::sse::stmxcsr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sse::_mm_getcsr"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse.rs:1474:1: 1480:2",
  "src": "pub unsafe fn _mm_getcsr() -> u32 {\n    unsafe {\n        let mut result = 0_i32;\n        stmxcsr(ptr::addr_of_mut!(result) as *mut i8);\n        result as u32\n    }\n}",
  "mir": "fn core_arch::x86::sse::_mm_getcsr() -> u32 {\n    let mut _0: u32;\n    let mut _1: i32;\n    let  _2: ();\n    let mut _3: *mut i8;\n    let mut _4: *mut i32;\n    let mut _5: i32;\n    debug result => _1;\n    bb0: {\n        StorageLive(_1);\n        _1 = 0_i32;\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = &raw mut _1;\n        _3 = move _4 as *mut i8;\n        StorageDead(_4);\n        _2 = core_arch::x86::sse::stmxcsr(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageLive(_5);\n        _5 = _1;\n        _0 = move _5 as u32;\n        StorageDead(_5);\n        StorageDead(_1);\n        return;\n    }\n}\n",
  "doc": " Gets the unsigned 32-bit value of the MXCSR control and status register.\n\n Note that Rust makes no guarantees whatsoever about the contents of this register: Rust\n floating-point operations may or may not result in this register getting updated with exception\n state, and the register can change between two invocations of this function even when no\n floating-point operations appear in the source code (since floating-point operations appearing\n earlier or later can be reordered).\n\n If you need to perform some floating-point operations and check whether they raised an\n exception, use an inline assembly block for the entire sequence of operations.\n\n For more info see [`_mm_setcsr`](fn._mm_setcsr.html)\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_getcsr)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}