// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/08/2025 15:33:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vec_mul_avalon_interface_32 (
	clock,
	resetn,
	read,
	write,
	chipselect,
	address,
	writedata,
	readdata,
	avm_address,
	avm_read,
	avm_readdata,
	avm_readdatavalid,
	avm_waitrequest,
	avm_bytenable,
	avm_burstcount);
input 	logic clock ;
input 	logic resetn ;
input 	logic read ;
input 	logic write ;
input 	logic chipselect ;
input 	logic [2:0] address ;
input 	logic [31:0] writedata ;
output 	logic [31:0] readdata ;
output 	logic [31:0] avm_address ;
output 	logic avm_read ;
input 	logic [31:0] avm_readdata ;
input 	logic avm_readdatavalid ;
input 	logic avm_waitrequest ;
output 	logic [3:0] avm_bytenable ;
output 	logic [7:0] avm_burstcount ;

// Design Ports Information
// readdata[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[3]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[8]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[13]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[14]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[15]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[16]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[17]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[18]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[19]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[20]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[21]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[22]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[23]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[25]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[26]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[27]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[29]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[30]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[31]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[2]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[5]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[6]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[7]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[8]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[9]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[10]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[12]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[13]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[14]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[15]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[16]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[17]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[18]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[19]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[21]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[24]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[25]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[26]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[27]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[28]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[29]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[30]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_address[31]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_read	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_bytenable[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_bytenable[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_bytenable[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_bytenable[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[4]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[5]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[6]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_burstcount[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chipselect	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[8]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[9]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[10]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[11]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[15]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[16]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[17]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[18]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[19]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[20]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[21]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[23]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[24]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[25]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[26]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[27]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[28]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[29]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[30]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[31]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_waitrequest	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdatavalid	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[0]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[1]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[2]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[7]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[9]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[10]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[11]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[12]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[13]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[14]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[15]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[18]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[19]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[20]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[21]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[22]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[23]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[24]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[25]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[26]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[27]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[28]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[29]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[30]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// avm_readdata[31]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \coreComp|Mult0~318 ;
wire \coreComp|Mult0~319 ;
wire \coreComp|Mult0~320 ;
wire \coreComp|Mult0~321 ;
wire \coreComp|Mult0~322 ;
wire \coreComp|Mult0~323 ;
wire \coreComp|Mult0~324 ;
wire \coreComp|Mult0~325 ;
wire \coreComp|Mult0~326 ;
wire \coreComp|Mult0~327 ;
wire \coreComp|Mult0~646 ;
wire \coreComp|Mult0~647 ;
wire \coreComp|Mult0~648 ;
wire \coreComp|Mult0~649 ;
wire \coreComp|Mult0~650 ;
wire \coreComp|Mult0~651 ;
wire \coreComp|Mult0~652 ;
wire \coreComp|Mult0~653 ;
wire \coreComp|Mult0~654 ;
wire \coreComp|Mult0~655 ;
wire \coreComp|Mult0~656 ;
wire \coreComp|Mult0~657 ;
wire \coreComp|Mult0~658 ;
wire \coreComp|Mult0~659 ;
wire \coreComp|Mult0~660 ;
wire \coreComp|Mult0~661 ;
wire \coreComp|Mult0~662 ;
wire \coreComp|Mult0~663 ;
wire \coreComp|Mult0~664 ;
wire \coreComp|Mult0~665 ;
wire \coreComp|Mult0~666 ;
wire \coreComp|Mult0~667 ;
wire \coreComp|Mult0~668 ;
wire \coreComp|Mult0~669 ;
wire \coreComp|Mult0~670 ;
wire \coreComp|Mult0~671 ;
wire \coreComp|Mult0~672 ;
wire \coreComp|Mult0~1171 ;
wire \coreComp|Mult0~1172 ;
wire \coreComp|Mult0~1173 ;
wire \coreComp|Mult0~1174 ;
wire \coreComp|Mult0~1175 ;
wire \coreComp|Mult0~1176 ;
wire \coreComp|Mult0~1177 ;
wire \coreComp|Mult0~1178 ;
wire \coreComp|Mult0~1179 ;
wire \coreComp|Mult0~1180 ;
wire \coreComp|Mult0~1181 ;
wire \coreComp|Mult0~1182 ;
wire \coreComp|Mult0~1183 ;
wire \coreComp|Mult0~1184 ;
wire \coreComp|Mult0~1185 ;
wire \coreComp|Mult0~1186 ;
wire \coreComp|Mult0~1187 ;
wire \coreComp|Mult0~1188 ;
wire \coreComp|Mult0~1189 ;
wire \coreComp|Mult0~1190 ;
wire \coreComp|Mult0~1191 ;
wire \coreComp|Mult0~1192 ;
wire \coreComp|Mult0~1193 ;
wire \coreComp|Mult0~1194 ;
wire \coreComp|Mult0~1195 ;
wire \coreComp|Mult0~1196 ;
wire \coreComp|Mult0~1197 ;
wire \coreComp|Mult0~1485 ;
wire \coreComp|Mult0~1486 ;
wire \coreComp|Mult0~1487 ;
wire \coreComp|Mult0~1488 ;
wire \coreComp|Mult0~1489 ;
wire \coreComp|Mult0~1490 ;
wire \coreComp|Mult0~1491 ;
wire \coreComp|Mult0~1492 ;
wire \coreComp|Mult0~1493 ;
wire \coreComp|Mult0~1494 ;
wire \coreComp|Mult0~1495 ;
wire \coreComp|Mult0~1496 ;
wire \coreComp|Mult0~1497 ;
wire \coreComp|Mult0~1498 ;
wire \coreComp|Mult0~1499 ;
wire \coreComp|Mult0~1500 ;
wire \coreComp|Mult0~1501 ;
wire \coreComp|Mult0~1502 ;
wire \coreComp|Mult0~1503 ;
wire \coreComp|Mult0~1504 ;
wire \coreComp|Mult0~1505 ;
wire \coreComp|Mult0~1506 ;
wire \coreComp|Mult0~1507 ;
wire \coreComp|Mult0~1508 ;
wire \coreComp|Mult0~1509 ;
wire \coreComp|Mult0~1510 ;
wire \coreComp|Mult0~1511 ;
wire \coreComp|Mult0~1512 ;
wire \coreComp|Mult0~1513 ;
wire \coreComp|Mult0~1514 ;
wire \coreComp|Mult0~1515 ;
wire \coreComp|Mult0~1516 ;
wire \coreComp|Mult0~1517 ;
wire \coreComp|Mult0~1518 ;
wire \coreComp|Mult0~1519 ;
wire \coreComp|Mult0~1520 ;
wire \coreComp|Mult0~1521 ;
wire \coreComp|Mult0~1522 ;
wire \coreComp|Mult0~1523 ;
wire \coreComp|Mult0~1524 ;
wire \coreComp|Mult0~1525 ;
wire \coreComp|Mult0~1526 ;
wire \coreComp|Mult0~1527 ;
wire \coreComp|Mult0~1528 ;
wire \coreComp|Mult0~1529 ;
wire \coreComp|Mult0~1530 ;
wire \coreComp|Mult0~1531 ;
wire \coreComp|Mult0~1532 ;
wire \coreComp|Mult0~1533 ;
wire \coreComp|Mult0~1534 ;
wire \coreComp|Mult0~1535 ;
wire \coreComp|Mult0~1536 ;
wire \coreComp|Mult0~1537 ;
wire \coreComp|Mult0~1538 ;
wire \coreComp|Mult0~1826 ;
wire \coreComp|Mult0~1827 ;
wire \coreComp|Mult0~1828 ;
wire \coreComp|Mult0~1829 ;
wire \coreComp|Mult0~1830 ;
wire \coreComp|Mult0~1831 ;
wire \coreComp|Mult0~1832 ;
wire \coreComp|Mult0~1833 ;
wire \coreComp|Mult0~1834 ;
wire \coreComp|Mult0~1835 ;
wire \coreComp|Mult0~1836 ;
wire \coreComp|Mult0~1837 ;
wire \coreComp|Mult0~1838 ;
wire \coreComp|Mult0~1839 ;
wire \coreComp|Mult0~1840 ;
wire \coreComp|Mult0~1841 ;
wire \coreComp|Mult0~1842 ;
wire \coreComp|Mult0~1843 ;
wire \coreComp|Mult0~1844 ;
wire \coreComp|Mult0~1845 ;
wire \coreComp|Mult0~1846 ;
wire \coreComp|Mult0~1847 ;
wire \coreComp|Mult0~1848 ;
wire \coreComp|Mult0~1849 ;
wire \coreComp|Mult0~1850 ;
wire \coreComp|Mult0~1851 ;
wire \coreComp|Mult0~1852 ;
wire \coreComp|Mult0~1853 ;
wire \coreComp|Mult0~1854 ;
wire \coreComp|Mult0~1855 ;
wire \coreComp|Mult0~1856 ;
wire \coreComp|Mult0~1857 ;
wire \coreComp|Mult0~1858 ;
wire \coreComp|Mult0~1859 ;
wire \coreComp|Mult0~1860 ;
wire \coreComp|Mult0~1861 ;
wire \coreComp|Mult0~1862 ;
wire \coreComp|Mult0~1863 ;
wire \coreComp|Mult0~1864 ;
wire \coreComp|Mult0~1865 ;
wire \coreComp|Mult0~1866 ;
wire \coreComp|Mult0~1867 ;
wire \coreComp|Mult0~1868 ;
wire \coreComp|Mult0~1869 ;
wire \coreComp|Mult0~1870 ;
wire \coreComp|Mult0~1871 ;
wire \coreComp|Mult0~1872 ;
wire \coreComp|Mult0~1873 ;
wire \coreComp|Mult0~1874 ;
wire \coreComp|Mult0~1875 ;
wire \coreComp|Mult0~1876 ;
wire \coreComp|Mult0~1877 ;
wire \coreComp|Mult0~1878 ;
wire \coreComp|Mult0~1879 ;
wire \coreComp|Mult0~2167 ;
wire \coreComp|Mult0~2168 ;
wire \coreComp|Mult0~2169 ;
wire \coreComp|Mult0~2170 ;
wire \coreComp|Mult0~2171 ;
wire \coreComp|Mult0~2172 ;
wire \coreComp|Mult0~2173 ;
wire \coreComp|Mult0~2174 ;
wire \coreComp|Mult0~2175 ;
wire \coreComp|Mult0~2176 ;
wire \coreComp|Mult0~2177 ;
wire \coreComp|Mult0~2178 ;
wire \coreComp|Mult0~2179 ;
wire \coreComp|Mult0~2180 ;
wire \coreComp|Mult0~2181 ;
wire \coreComp|Mult0~2182 ;
wire \coreComp|Mult0~2183 ;
wire \coreComp|Mult0~2184 ;
wire \coreComp|Mult0~2185 ;
wire \coreComp|Mult0~2186 ;
wire \coreComp|Mult0~2187 ;
wire \coreComp|Mult0~2188 ;
wire \coreComp|Mult0~2189 ;
wire \coreComp|Mult0~2190 ;
wire \coreComp|Mult0~2191 ;
wire \coreComp|Mult0~2192 ;
wire \coreComp|Mult0~2193 ;
wire \coreComp|Mult0~2194 ;
wire \coreComp|Mult0~2195 ;
wire \coreComp|Mult0~2196 ;
wire \coreComp|Mult0~2197 ;
wire \coreComp|Mult0~2198 ;
wire \coreComp|Mult0~2199 ;
wire \coreComp|Mult0~2200 ;
wire \coreComp|Mult0~2201 ;
wire \coreComp|Mult0~2202 ;
wire \coreComp|Mult0~2203 ;
wire \coreComp|Mult0~2204 ;
wire \coreComp|Mult0~2205 ;
wire \coreComp|Mult0~2206 ;
wire \coreComp|Mult0~2207 ;
wire \coreComp|Mult0~2208 ;
wire \coreComp|Mult0~2209 ;
wire \coreComp|Mult0~2210 ;
wire \coreComp|Mult0~2211 ;
wire \coreComp|Mult0~2212 ;
wire \coreComp|Mult0~2213 ;
wire \coreComp|Mult0~2214 ;
wire \coreComp|Mult0~2215 ;
wire \coreComp|Mult0~2216 ;
wire \coreComp|Mult0~2217 ;
wire \coreComp|Mult0~2218 ;
wire \coreComp|Mult0~2219 ;
wire \coreComp|Mult0~2220 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \chipselect~input_o ;
wire \address[1]~input_o ;
wire \address[2]~input_o ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \write~input_o ;
wire \address[0]~input_o ;
wire \dot_start~combout ;
wire \writedata[30]~input_o ;
wire \resetn~input_o ;
wire \vec_length[0]~0_combout ;
wire \resetn~inputCLKENA0_outclk ;
wire \coreComp|Add10~49_sumout ;
wire \avm_readdatavalid~input_o ;
wire \coreComp|dataRecv_b~0_combout ;
wire \coreComp|dataRecv_b~q ;
wire \coreComp|Add6~25_sumout ;
wire \coreComp|FIFO_B_count[6]~0_combout ;
wire \coreComp|Add6~26 ;
wire \coreComp|Add6~21_sumout ;
wire \writedata[4]~input_o ;
wire \writedata[5]~input_o ;
wire \writedata[3]~input_o ;
wire \coreComp|Equal0~5_combout ;
wire \writedata[0]~input_o ;
wire \writedata[2]~input_o ;
wire \writedata[1]~input_o ;
wire \coreComp|Equal0~4_combout ;
wire \writedata[14]~input_o ;
wire \coreComp|vec_length[14]~feeder_combout ;
wire \writedata[12]~input_o ;
wire \coreComp|vec_length[12]~feeder_combout ;
wire \writedata[13]~input_o ;
wire \coreComp|vec_length[13]~feeder_combout ;
wire \coreComp|Equal0~1_combout ;
wire \writedata[6]~input_o ;
wire \writedata[7]~input_o ;
wire \writedata[8]~input_o ;
wire \coreComp|Equal0~3_combout ;
wire \writedata[9]~input_o ;
wire \writedata[11]~input_o ;
wire \writedata[10]~input_o ;
wire \coreComp|Equal0~2_combout ;
wire \coreComp|Equal0~6_combout ;
wire \writedata[17]~input_o ;
wire \writedata[15]~input_o ;
wire \writedata[16]~input_o ;
wire \coreComp|Equal0~0_combout ;
wire \coreComp|Selector1~1_combout ;
wire \coreComp|state.RUN~q ;
wire \coreComp|Add4~25_sumout ;
wire \coreComp|FIFO_A_count[6]~0_combout ;
wire \coreComp|Add4~26 ;
wire \coreComp|Add4~21_sumout ;
wire \coreComp|Add4~22 ;
wire \coreComp|Add4~17_sumout ;
wire \coreComp|Add4~18 ;
wire \coreComp|Add4~13_sumout ;
wire \coreComp|Add4~14 ;
wire \coreComp|Add4~9_sumout ;
wire \coreComp|Add4~10 ;
wire \coreComp|Add4~5_sumout ;
wire \coreComp|Add4~6 ;
wire \coreComp|Add4~1_sumout ;
wire \coreComp|LessThan3~0_combout ;
wire \coreComp|Add6~22 ;
wire \coreComp|Add6~17_sumout ;
wire \coreComp|Add6~18 ;
wire \coreComp|Add6~13_sumout ;
wire \coreComp|Add6~14 ;
wire \coreComp|Add6~9_sumout ;
wire \coreComp|Add6~10 ;
wire \coreComp|Add6~5_sumout ;
wire \coreComp|Add6~6 ;
wire \coreComp|Add6~1_sumout ;
wire \coreComp|LessThan4~0_combout ;
wire \coreComp|always1~0_combout ;
wire \coreComp|accum[63]~0_combout ;
wire \coreComp|Add10~50 ;
wire \coreComp|Add10~53_sumout ;
wire \coreComp|Add10~54 ;
wire \coreComp|Add10~57_sumout ;
wire \coreComp|Add10~58 ;
wire \coreComp|Add10~61_sumout ;
wire \coreComp|Add10~62 ;
wire \coreComp|Add10~65_sumout ;
wire \coreComp|Add10~66 ;
wire \coreComp|Add10~69_sumout ;
wire \coreComp|Add10~70 ;
wire \coreComp|Add10~37_sumout ;
wire \coreComp|Add10~38 ;
wire \coreComp|Add10~41_sumout ;
wire \coreComp|Add10~42 ;
wire \coreComp|Add10~45_sumout ;
wire \coreComp|Add10~46 ;
wire \coreComp|Add10~25_sumout ;
wire \coreComp|Add10~26 ;
wire \coreComp|Add10~29_sumout ;
wire \coreComp|Add10~30 ;
wire \coreComp|Add10~33_sumout ;
wire \coreComp|Add10~34 ;
wire \coreComp|Add10~13_sumout ;
wire \coreComp|Add10~14 ;
wire \coreComp|Add10~17_sumout ;
wire \coreComp|Add10~18 ;
wire \coreComp|Add10~21_sumout ;
wire \coreComp|Add10~22 ;
wire \coreComp|Add10~1_sumout ;
wire \coreComp|Add10~2 ;
wire \coreComp|Add10~5_sumout ;
wire \coreComp|Add10~6 ;
wire \coreComp|Add10~9_sumout ;
wire \coreComp|Add10~10 ;
wire \coreComp|Add10~105_sumout ;
wire \coreComp|Add10~106 ;
wire \coreComp|Add10~109_sumout ;
wire \coreComp|Add10~110 ;
wire \coreComp|Add10~113_sumout ;
wire \coreComp|Add10~114 ;
wire \coreComp|Add10~117_sumout ;
wire \coreComp|Add10~118 ;
wire \coreComp|Add10~121_sumout ;
wire \coreComp|Add10~122 ;
wire \coreComp|Add10~125_sumout ;
wire \coreComp|Add10~126 ;
wire \coreComp|Add10~93_sumout ;
wire \coreComp|Add10~94 ;
wire \coreComp|Add10~97_sumout ;
wire \coreComp|Add10~98 ;
wire \coreComp|Add10~101_sumout ;
wire \coreComp|Add10~102 ;
wire \coreComp|Add10~81_sumout ;
wire \coreComp|Add10~82 ;
wire \coreComp|Add10~85_sumout ;
wire \coreComp|Add10~86 ;
wire \coreComp|Add10~89_sumout ;
wire \coreComp|Add10~90 ;
wire \coreComp|Add10~73_sumout ;
wire \coreComp|Add10~74 ;
wire \coreComp|Add10~77_sumout ;
wire \writedata[31]~input_o ;
wire \coreComp|Equal0~7_combout ;
wire \writedata[24]~input_o ;
wire \writedata[25]~input_o ;
wire \writedata[26]~input_o ;
wire \coreComp|Equal0~9_combout ;
wire \writedata[21]~input_o ;
wire \writedata[23]~input_o ;
wire \writedata[22]~input_o ;
wire \coreComp|Equal0~11_combout ;
wire \writedata[18]~input_o ;
wire \writedata[20]~input_o ;
wire \writedata[19]~input_o ;
wire \coreComp|Equal0~10_combout ;
wire \writedata[29]~input_o ;
wire \writedata[28]~input_o ;
wire \writedata[27]~input_o ;
wire \coreComp|Equal0~8_combout ;
wire \coreComp|Equal0~12_combout ;
wire \coreComp|Selector2~0_combout ;
wire \coreComp|state.DONE~q ;
wire \coreComp|Selector0~0_combout ;
wire \coreComp|state.IDLE~q ;
wire \coreComp|Selector1~0_combout ;
wire \coreComp|read_A_ptr~1_combout ;
wire \coreComp|read_A_ptr~2_combout ;
wire \coreComp|read_A_ptr~3_combout ;
wire \coreComp|read_A_ptr~4_combout ;
wire \coreComp|Add8~0_combout ;
wire \coreComp|read_A_ptr~5_combout ;
wire \coreComp|read_A_ptr~0_combout ;
wire \coreComp|write_B_ptr~2_combout ;
wire \coreComp|write_B_ptr[5]~1_combout ;
wire \coreComp|write_B_ptr~3_combout ;
wire \coreComp|write_B_ptr~4_combout ;
wire \coreComp|write_B_ptr~5_combout ;
wire \coreComp|Add5~0_combout ;
wire \coreComp|write_B_ptr~6_combout ;
wire \coreComp|FIFO_B~34_combout ;
wire \coreComp|write_B_ptr~0_combout ;
wire \coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ;
wire \coreComp|comb~0_combout ;
wire \coreComp|FIFO_B_rtl_0_bypass[2]~feeder_combout ;
wire \coreComp|FIFO_B~33_combout ;
wire \avm_readdata[0]~input_o ;
wire \coreComp|FIFO_B~0feeder_combout ;
wire \coreComp|FIFO_B~0_q ;
wire \coreComp|FIFO_B~99_combout ;
wire \coreComp|FIFO_B~100_combout ;
wire \coreComp|FIFO_B~1_q ;
wire \avm_readdata[1]~input_o ;
wire \avm_readdata[2]~input_o ;
wire \avm_readdata[3]~input_o ;
wire \avm_readdata[4]~input_o ;
wire \avm_readdata[5]~input_o ;
wire \avm_readdata[6]~input_o ;
wire \avm_readdata[7]~input_o ;
wire \avm_readdata[8]~input_o ;
wire \avm_readdata[9]~input_o ;
wire \avm_readdata[10]~input_o ;
wire \avm_readdata[11]~input_o ;
wire \avm_readdata[12]~input_o ;
wire \avm_readdata[13]~input_o ;
wire \avm_readdata[14]~input_o ;
wire \avm_readdata[15]~input_o ;
wire \avm_readdata[16]~input_o ;
wire \avm_readdata[17]~input_o ;
wire \avm_readdata[18]~input_o ;
wire \avm_readdata[19]~input_o ;
wire \avm_readdata[20]~input_o ;
wire \avm_readdata[21]~input_o ;
wire \avm_readdata[22]~input_o ;
wire \avm_readdata[23]~input_o ;
wire \avm_readdata[24]~input_o ;
wire \avm_readdata[25]~input_o ;
wire \avm_readdata[26]~input_o ;
wire \avm_readdata[27]~input_o ;
wire \avm_readdata[28]~input_o ;
wire \avm_readdata[29]~input_o ;
wire \avm_readdata[30]~input_o ;
wire \avm_readdata[31]~input_o ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \coreComp|FIFO_B~35_combout ;
wire \coreComp|FIFO_B~36_combout ;
wire \coreComp|FIFO_B~2_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a1 ;
wire \coreComp|FIFO_B~37_combout ;
wire \coreComp|FIFO_B~38_combout ;
wire \coreComp|FIFO_B~3_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a2 ;
wire \coreComp|FIFO_B~39_combout ;
wire \coreComp|FIFO_B~40_combout ;
wire \coreComp|FIFO_B~4_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a3 ;
wire \coreComp|FIFO_B~41_combout ;
wire \coreComp|FIFO_B~42_combout ;
wire \coreComp|FIFO_B~5_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a4 ;
wire \coreComp|FIFO_B~43_combout ;
wire \coreComp|FIFO_B~44_combout ;
wire \coreComp|FIFO_B~6_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a5 ;
wire \coreComp|FIFO_B~45_combout ;
wire \coreComp|FIFO_B~46_combout ;
wire \coreComp|FIFO_B~7_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a6 ;
wire \coreComp|FIFO_B~47_combout ;
wire \coreComp|FIFO_B~48_combout ;
wire \coreComp|FIFO_B~8_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a7 ;
wire \coreComp|FIFO_B~49_combout ;
wire \coreComp|FIFO_B~50_combout ;
wire \coreComp|FIFO_B~9_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a8 ;
wire \coreComp|FIFO_B~51_combout ;
wire \coreComp|FIFO_B~52_combout ;
wire \coreComp|FIFO_B~10_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9 ;
wire \coreComp|FIFO_B~53_combout ;
wire \coreComp|FIFO_B~54_combout ;
wire \coreComp|FIFO_B~11_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10 ;
wire \coreComp|FIFO_B~55_combout ;
wire \coreComp|FIFO_B~56_combout ;
wire \coreComp|FIFO_B~12_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a11 ;
wire \coreComp|FIFO_B~57_combout ;
wire \coreComp|FIFO_B~58_combout ;
wire \coreComp|FIFO_B~13_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12 ;
wire \coreComp|FIFO_B~59_combout ;
wire \coreComp|FIFO_B~60_combout ;
wire \coreComp|FIFO_B~0DUPLICATE_q ;
wire \coreComp|FIFO_B~14_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a13 ;
wire \coreComp|FIFO_B~61_combout ;
wire \coreComp|FIFO_B~62_combout ;
wire \coreComp|FIFO_B~15_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a14 ;
wire \coreComp|FIFO_B~63_combout ;
wire \coreComp|FIFO_B~64_combout ;
wire \coreComp|FIFO_B~16_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a15 ;
wire \coreComp|FIFO_B~65_combout ;
wire \coreComp|FIFO_B~66_combout ;
wire \coreComp|FIFO_B~17_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a16 ;
wire \coreComp|FIFO_B~67_combout ;
wire \coreComp|FIFO_B~68_combout ;
wire \coreComp|FIFO_B~18_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a17 ;
wire \coreComp|FIFO_B~69_combout ;
wire \coreComp|FIFO_B~70_combout ;
wire \coreComp|FIFO_B~19_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a18 ;
wire \coreComp|FIFO_B~71_combout ;
wire \coreComp|FIFO_B~72_combout ;
wire \coreComp|FIFO_B~20_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a19 ;
wire \coreComp|FIFO_B~73_combout ;
wire \coreComp|FIFO_B~74_combout ;
wire \coreComp|FIFO_B~21_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a20 ;
wire \coreComp|FIFO_B~75_combout ;
wire \coreComp|FIFO_B~76_combout ;
wire \coreComp|FIFO_B~22_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a21 ;
wire \coreComp|FIFO_B~77_combout ;
wire \coreComp|FIFO_B~78_combout ;
wire \coreComp|FIFO_B~23_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a22 ;
wire \coreComp|FIFO_B~79_combout ;
wire \coreComp|FIFO_B~80_combout ;
wire \coreComp|FIFO_B~24_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a23 ;
wire \coreComp|FIFO_B~81_combout ;
wire \coreComp|FIFO_B~82_combout ;
wire \coreComp|FIFO_B~25_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a24 ;
wire \coreComp|FIFO_B~83_combout ;
wire \coreComp|FIFO_B~84_combout ;
wire \coreComp|FIFO_B~26_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a25 ;
wire \coreComp|FIFO_B~85_combout ;
wire \coreComp|FIFO_B~86_combout ;
wire \coreComp|FIFO_B~27_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a26 ;
wire \coreComp|FIFO_B~87_combout ;
wire \coreComp|FIFO_B~88_combout ;
wire \coreComp|write_A_ptr~2_combout ;
wire \coreComp|write_A_ptr[2]~1_combout ;
wire \coreComp|write_A_ptr~3_combout ;
wire \coreComp|write_A_ptr~4_combout ;
wire \coreComp|write_A_ptr~5_combout ;
wire \coreComp|Add3~0_combout ;
wire \coreComp|write_A_ptr~6_combout ;
wire \coreComp|write_A_ptr~0_combout ;
wire \coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ;
wire \coreComp|FIFO_A~34_combout ;
wire \coreComp|FIFO_A_rtl_0_bypass[2]~feeder_combout ;
wire \coreComp|comb~1_combout ;
wire \coreComp|FIFO_A~33_combout ;
wire \coreComp|FIFO_A~0feeder_combout ;
wire \coreComp|FIFO_A~0_q ;
wire \coreComp|FIFO_A~89_combout ;
wire \coreComp|FIFO_A~90_combout ;
wire \coreComp|FIFO_A~1_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \coreComp|FIFO_A~35_combout ;
wire \coreComp|FIFO_A~36_combout ;
wire \coreComp|FIFO_A~2_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1 ;
wire \coreComp|FIFO_A~37_combout ;
wire \coreComp|FIFO_A~38_combout ;
wire \coreComp|FIFO_A~0DUPLICATE_q ;
wire \coreComp|FIFO_A~3_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a2 ;
wire \coreComp|FIFO_A~39_combout ;
wire \coreComp|FIFO_A~40_combout ;
wire \coreComp|FIFO_A~4_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a3 ;
wire \coreComp|FIFO_A~41_combout ;
wire \coreComp|FIFO_A~42_combout ;
wire \coreComp|FIFO_A~5_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a4 ;
wire \coreComp|FIFO_A~43_combout ;
wire \coreComp|FIFO_A~44_combout ;
wire \coreComp|FIFO_A~6_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a5 ;
wire \coreComp|FIFO_A~45_combout ;
wire \coreComp|FIFO_A~46_combout ;
wire \coreComp|FIFO_A~7_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a6 ;
wire \coreComp|FIFO_A~47_combout ;
wire \coreComp|FIFO_A~48_combout ;
wire \coreComp|FIFO_A~8_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a7 ;
wire \coreComp|FIFO_A~49_combout ;
wire \coreComp|FIFO_A~50_combout ;
wire \coreComp|FIFO_A~9_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a8 ;
wire \coreComp|FIFO_A~51_combout ;
wire \coreComp|FIFO_A~52_combout ;
wire \coreComp|FIFO_A~10_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a9 ;
wire \coreComp|FIFO_A~53_combout ;
wire \coreComp|FIFO_A~54_combout ;
wire \coreComp|FIFO_A~11_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a10 ;
wire \coreComp|FIFO_A~55_combout ;
wire \coreComp|FIFO_A~56_combout ;
wire \coreComp|FIFO_A~12_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a11 ;
wire \coreComp|FIFO_A~57_combout ;
wire \coreComp|FIFO_A~58_combout ;
wire \coreComp|FIFO_A~13_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a12 ;
wire \coreComp|FIFO_A~59_combout ;
wire \coreComp|FIFO_A~60_combout ;
wire \coreComp|FIFO_A~14_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a13 ;
wire \coreComp|FIFO_A~61_combout ;
wire \coreComp|FIFO_A~62_combout ;
wire \coreComp|FIFO_A~15_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a14 ;
wire \coreComp|FIFO_A~63_combout ;
wire \coreComp|FIFO_A~64_combout ;
wire \coreComp|FIFO_A~16_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a15 ;
wire \coreComp|FIFO_A~65_combout ;
wire \coreComp|FIFO_A~66_combout ;
wire \coreComp|FIFO_A~17_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a16 ;
wire \coreComp|FIFO_A~67_combout ;
wire \coreComp|FIFO_A~68_combout ;
wire \coreComp|FIFO_A~18_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a17 ;
wire \coreComp|FIFO_A~69_combout ;
wire \coreComp|FIFO_A~70_combout ;
wire \coreComp|FIFO_A~19_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a18 ;
wire \coreComp|FIFO_A~71_combout ;
wire \coreComp|FIFO_A~72_combout ;
wire \coreComp|FIFO_A~20_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19 ;
wire \coreComp|FIFO_A~73_combout ;
wire \coreComp|FIFO_A~74_combout ;
wire \coreComp|FIFO_A~21_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20 ;
wire \coreComp|FIFO_A~75_combout ;
wire \coreComp|FIFO_A~76_combout ;
wire \coreComp|FIFO_A~22_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21 ;
wire \coreComp|FIFO_A~77_combout ;
wire \coreComp|FIFO_A~78_combout ;
wire \coreComp|FIFO_A~23_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a22 ;
wire \coreComp|FIFO_A~79_combout ;
wire \coreComp|FIFO_A~80_combout ;
wire \coreComp|FIFO_A~24_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a23 ;
wire \coreComp|FIFO_A~81_combout ;
wire \coreComp|FIFO_A~82_combout ;
wire \coreComp|FIFO_A~25_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a24 ;
wire \coreComp|FIFO_A~83_combout ;
wire \coreComp|FIFO_A~84_combout ;
wire \coreComp|FIFO_A~26_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a25 ;
wire \coreComp|FIFO_A~85_combout ;
wire \coreComp|FIFO_A~86_combout ;
wire \coreComp|FIFO_A~27_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a26 ;
wire \coreComp|FIFO_A~87_combout ;
wire \coreComp|FIFO_A~88_combout ;
wire \coreComp|Mult0~264_resulta ;
wire \coreComp|Mult0~1_sumout ;
wire \RES_LO[0]~feeder_combout ;
wire \dot_busy_prev~q ;
wire \always0~0_combout ;
wire \coreComp|FIFO_B~28_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a27 ;
wire \coreComp|FIFO_B~89_combout ;
wire \coreComp|FIFO_B~90_combout ;
wire \coreComp|FIFO_B~29_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a28 ;
wire \coreComp|FIFO_B~91_combout ;
wire \coreComp|FIFO_B~92_combout ;
wire \coreComp|FIFO_B~30_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a29 ;
wire \coreComp|FIFO_B~93_combout ;
wire \coreComp|FIFO_B~94_combout ;
wire \coreComp|FIFO_B~31_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a30 ;
wire \coreComp|FIFO_B~95_combout ;
wire \coreComp|FIFO_B~96_combout ;
wire \coreComp|FIFO_B~32_q ;
wire \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a31 ;
wire \coreComp|FIFO_B~97_combout ;
wire \coreComp|FIFO_B~98_combout ;
wire \coreComp|Mult0~614 ;
wire \coreComp|Mult0~296 ;
wire \coreComp|FIFO_A~28_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a27 ;
wire \coreComp|FIFO_A~91_combout ;
wire \coreComp|FIFO_A~92_combout ;
wire \coreComp|FIFO_A~29_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a28 ;
wire \coreComp|FIFO_A~93_combout ;
wire \coreComp|FIFO_A~94_combout ;
wire \coreComp|FIFO_A~30feeder_combout ;
wire \coreComp|FIFO_A~30_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29 ;
wire \coreComp|FIFO_A~95_combout ;
wire \coreComp|FIFO_A~96_combout ;
wire \coreComp|FIFO_A~31_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30 ;
wire \coreComp|FIFO_A~97_combout ;
wire \coreComp|FIFO_A~98_combout ;
wire \coreComp|FIFO_A~32_q ;
wire \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31 ;
wire \coreComp|FIFO_A~99_combout ;
wire \coreComp|FIFO_A~100_combout ;
wire \coreComp|Mult0~1139 ;
wire \coreComp|Mult0~1138 ;
wire \coreComp|Mult0~613 ;
wire \coreComp|Mult0~295 ;
wire \coreComp|Mult0~1137 ;
wire \coreComp|Mult0~612 ;
wire \coreComp|Mult0~294 ;
wire \coreComp|Mult0~1136 ;
wire \coreComp|Mult0~293 ;
wire \coreComp|Mult0~292 ;
wire \coreComp|Mult0~1135 ;
wire \coreComp|Mult0~291 ;
wire \coreComp|Mult0~1134_resulta ;
wire \coreComp|Mult0~609_resulta ;
wire \coreComp|Mult0~1075_sumout ;
wire \coreComp|Mult0~290 ;
wire \coreComp|Mult0~289 ;
wire \coreComp|Mult0~288 ;
wire \coreComp|Mult0~287 ;
wire \coreComp|Mult0~286 ;
wire \coreComp|Mult0~285 ;
wire \coreComp|Mult0~284 ;
wire \coreComp|Mult0~283 ;
wire \coreComp|Mult0~282 ;
wire \coreComp|Mult0~281 ;
wire \coreComp|Mult0~280 ;
wire \coreComp|Mult0~279 ;
wire \coreComp|Mult0~278 ;
wire \coreComp|Mult0~277 ;
wire \coreComp|Mult0~276 ;
wire \coreComp|Mult0~275 ;
wire \coreComp|Mult0~274 ;
wire \coreComp|Mult0~273 ;
wire \coreComp|Mult0~272 ;
wire \coreComp|Mult0~271 ;
wire \coreComp|Mult0~270 ;
wire \coreComp|Mult0~269 ;
wire \coreComp|Mult0~268 ;
wire \coreComp|Mult0~267 ;
wire \coreComp|Mult0~266 ;
wire \coreComp|Mult0~265 ;
wire \coreComp|Mult0~2 ;
wire \coreComp|Mult0~3 ;
wire \coreComp|Mult0~13_sumout ;
wire \coreComp|Mult0~14 ;
wire \coreComp|Mult0~15 ;
wire \coreComp|Mult0~21_sumout ;
wire \coreComp|Mult0~22 ;
wire \coreComp|Mult0~23 ;
wire \coreComp|Mult0~29_sumout ;
wire \coreComp|Mult0~30 ;
wire \coreComp|Mult0~31 ;
wire \coreComp|Mult0~37_sumout ;
wire \coreComp|Mult0~38 ;
wire \coreComp|Mult0~39 ;
wire \coreComp|Mult0~45_sumout ;
wire \coreComp|Mult0~46 ;
wire \coreComp|Mult0~47 ;
wire \coreComp|Mult0~53_sumout ;
wire \coreComp|Mult0~54 ;
wire \coreComp|Mult0~55 ;
wire \coreComp|Mult0~61_sumout ;
wire \coreComp|Mult0~62 ;
wire \coreComp|Mult0~63 ;
wire \coreComp|Mult0~69_sumout ;
wire \coreComp|Mult0~70 ;
wire \coreComp|Mult0~71 ;
wire \coreComp|Mult0~77_sumout ;
wire \coreComp|Mult0~78 ;
wire \coreComp|Mult0~79 ;
wire \coreComp|Mult0~85_sumout ;
wire \coreComp|Mult0~86 ;
wire \coreComp|Mult0~87 ;
wire \coreComp|Mult0~93_sumout ;
wire \coreComp|Mult0~94 ;
wire \coreComp|Mult0~95 ;
wire \coreComp|Mult0~101_sumout ;
wire \coreComp|Mult0~102 ;
wire \coreComp|Mult0~103 ;
wire \coreComp|Mult0~109_sumout ;
wire \coreComp|Mult0~110 ;
wire \coreComp|Mult0~111 ;
wire \coreComp|Mult0~117_sumout ;
wire \coreComp|Mult0~118 ;
wire \coreComp|Mult0~119 ;
wire \coreComp|Mult0~125_sumout ;
wire \coreComp|Mult0~126 ;
wire \coreComp|Mult0~127 ;
wire \coreComp|Mult0~133_sumout ;
wire \coreComp|Mult0~134 ;
wire \coreComp|Mult0~135 ;
wire \coreComp|Mult0~141_sumout ;
wire \coreComp|Mult0~142 ;
wire \coreComp|Mult0~143 ;
wire \coreComp|Mult0~149_sumout ;
wire \coreComp|Mult0~150 ;
wire \coreComp|Mult0~151 ;
wire \coreComp|Mult0~157_sumout ;
wire \coreComp|Mult0~158 ;
wire \coreComp|Mult0~159 ;
wire \coreComp|Mult0~165_sumout ;
wire \coreComp|Mult0~166 ;
wire \coreComp|Mult0~167 ;
wire \coreComp|Mult0~173_sumout ;
wire \coreComp|Mult0~174 ;
wire \coreComp|Mult0~175 ;
wire \coreComp|Mult0~181_sumout ;
wire \coreComp|Mult0~182 ;
wire \coreComp|Mult0~183 ;
wire \coreComp|Mult0~189_sumout ;
wire \coreComp|Mult0~190 ;
wire \coreComp|Mult0~191 ;
wire \coreComp|Mult0~197_sumout ;
wire \coreComp|Mult0~198 ;
wire \coreComp|Mult0~199 ;
wire \coreComp|Mult0~205_sumout ;
wire \coreComp|Mult0~206 ;
wire \coreComp|Mult0~207 ;
wire \coreComp|Mult0~213_sumout ;
wire \coreComp|Mult0~214 ;
wire \coreComp|Mult0~215 ;
wire \coreComp|Mult0~221_sumout ;
wire \coreComp|Mult0~1076 ;
wire \coreComp|Mult0~1077 ;
wire \coreComp|Mult0~1087_sumout ;
wire \coreComp|Mult0~610 ;
wire \coreComp|Mult0~222 ;
wire \coreComp|Mult0~223 ;
wire \coreComp|Mult0~229_sumout ;
wire \coreComp|Mult0~1088 ;
wire \coreComp|Mult0~1089 ;
wire \coreComp|Mult0~1099_sumout ;
wire \coreComp|Mult0~611 ;
wire \coreComp|Mult0~230 ;
wire \coreComp|Mult0~231 ;
wire \coreComp|Mult0~237_sumout ;
wire \coreComp|Mult0~1100 ;
wire \coreComp|Mult0~1101 ;
wire \coreComp|Mult0~1111_sumout ;
wire \coreComp|Mult0~238 ;
wire \coreComp|Mult0~239 ;
wire \coreComp|Mult0~245_sumout ;
wire \coreComp|Mult0~1112 ;
wire \coreComp|Mult0~1113 ;
wire \coreComp|Mult0~1123_sumout ;
wire \coreComp|Mult0~246 ;
wire \coreComp|Mult0~247 ;
wire \coreComp|Mult0~253_sumout ;
wire \coreComp|Mult0~1124 ;
wire \coreComp|Mult0~1125 ;
wire \coreComp|Mult0~598_sumout ;
wire \coreComp|Mult0~254 ;
wire \coreComp|Mult0~255 ;
wire \coreComp|Mult0~5_sumout ;
wire \readdata~0_combout ;
wire \vecB_baseAddr[0]~0_combout ;
wire \vecA_baseAddr[0]~0_combout ;
wire \Mux31~0_combout ;
wire \read~input_o ;
wire \readdata~1_combout ;
wire \readdata~2_combout ;
wire \readdata~4_combout ;
wire \readdata~3_combout ;
wire \coreComp|Mult0~615 ;
wire \coreComp|Mult0~1140 ;
wire \coreComp|Mult0~297 ;
wire \coreComp|Mult0~599 ;
wire \coreComp|Mult0~600 ;
wire \coreComp|Mult0~943_sumout ;
wire \coreComp|Mult0~6 ;
wire \coreComp|Mult0~7 ;
wire \coreComp|Mult0~9_sumout ;
wire \readdata~5_combout ;
wire \readdata~6_combout ;
wire \coreComp|Mult0~616 ;
wire \coreComp|Mult0~298 ;
wire \coreComp|Mult0~1141 ;
wire \coreComp|Mult0~944 ;
wire \coreComp|Mult0~945 ;
wire \coreComp|Mult0~947_sumout ;
wire \coreComp|Mult0~10 ;
wire \coreComp|Mult0~11 ;
wire \coreComp|Mult0~17_sumout ;
wire \readdata~7_combout ;
wire \coreComp|Mult0~617 ;
wire \coreComp|Mult0~1142 ;
wire \coreComp|Mult0~299 ;
wire \coreComp|Mult0~948 ;
wire \coreComp|Mult0~949 ;
wire \coreComp|Mult0~951_sumout ;
wire \coreComp|Mult0~18 ;
wire \coreComp|Mult0~19 ;
wire \coreComp|Mult0~25_sumout ;
wire \vecB_baseAddr[3]~feeder_combout ;
wire \readdata~8_combout ;
wire \readdata~9_combout ;
wire \coreComp|Mult0~1143 ;
wire \coreComp|Mult0~300 ;
wire \coreComp|Mult0~952 ;
wire \coreComp|Mult0~953 ;
wire \coreComp|Mult0~955_sumout ;
wire \coreComp|Mult0~618 ;
wire \coreComp|Mult0~26 ;
wire \coreComp|Mult0~27 ;
wire \coreComp|Mult0~33_sumout ;
wire \readdata~10_combout ;
wire \readdata~11_combout ;
wire \coreComp|Mult0~301 ;
wire \coreComp|Mult0~1144 ;
wire \coreComp|Mult0~956 ;
wire \coreComp|Mult0~957 ;
wire \coreComp|Mult0~959_sumout ;
wire \coreComp|Mult0~619 ;
wire \coreComp|Mult0~34 ;
wire \coreComp|Mult0~35 ;
wire \coreComp|Mult0~41_sumout ;
wire \readdata~12_combout ;
wire \readdata~13_combout ;
wire \readdata~14_combout ;
wire \coreComp|Mult0~620 ;
wire \coreComp|Mult0~1145 ;
wire \coreComp|Mult0~302 ;
wire \coreComp|Mult0~960 ;
wire \coreComp|Mult0~961 ;
wire \coreComp|Mult0~963_sumout ;
wire \coreComp|Mult0~42 ;
wire \coreComp|Mult0~43 ;
wire \coreComp|Mult0~49_sumout ;
wire \readdata~15_combout ;
wire \readdata~16_combout ;
wire \coreComp|Mult0~621 ;
wire \coreComp|Mult0~1146 ;
wire \coreComp|Mult0~303 ;
wire \coreComp|Mult0~964 ;
wire \coreComp|Mult0~965 ;
wire \coreComp|Mult0~967_sumout ;
wire \coreComp|Mult0~50 ;
wire \coreComp|Mult0~51 ;
wire \coreComp|Mult0~57_sumout ;
wire \readdata~17_combout ;
wire \vecB_baseAddr[8]~feeder_combout ;
wire \vecA_baseAddr[8]~feeder_combout ;
wire \readdata~18_combout ;
wire \coreComp|Mult0~622 ;
wire \coreComp|Mult0~304 ;
wire \coreComp|Mult0~1147 ;
wire \coreComp|Mult0~968 ;
wire \coreComp|Mult0~969 ;
wire \coreComp|Mult0~971_sumout ;
wire \coreComp|Mult0~58 ;
wire \coreComp|Mult0~59 ;
wire \coreComp|Mult0~65_sumout ;
wire \readdata~19_combout ;
wire \readdata~20_combout ;
wire \coreComp|Mult0~1148 ;
wire \coreComp|Mult0~305 ;
wire \coreComp|Mult0~972 ;
wire \coreComp|Mult0~973 ;
wire \coreComp|Mult0~975_sumout ;
wire \coreComp|Mult0~623 ;
wire \coreComp|Mult0~66 ;
wire \coreComp|Mult0~67 ;
wire \coreComp|Mult0~73_sumout ;
wire \readdata~21_combout ;
wire \vecA_baseAddr[10]~feeder_combout ;
wire \readdata~22_combout ;
wire \coreComp|Mult0~1149 ;
wire \coreComp|Mult0~306 ;
wire \coreComp|Mult0~976 ;
wire \coreComp|Mult0~977 ;
wire \coreComp|Mult0~979_sumout ;
wire \coreComp|Mult0~624 ;
wire \coreComp|Mult0~74 ;
wire \coreComp|Mult0~75 ;
wire \coreComp|Mult0~81_sumout ;
wire \readdata~23_combout ;
wire \coreComp|Mult0~625 ;
wire \coreComp|Mult0~307 ;
wire \coreComp|Mult0~1150 ;
wire \coreComp|Mult0~980 ;
wire \coreComp|Mult0~981 ;
wire \coreComp|Mult0~983_sumout ;
wire \coreComp|Mult0~82 ;
wire \coreComp|Mult0~83 ;
wire \coreComp|Mult0~89_sumout ;
wire \vecB_baseAddr[11]~feeder_combout ;
wire \readdata~24_combout ;
wire \readdata~25_combout ;
wire \coreComp|Mult0~1151 ;
wire \coreComp|Mult0~308 ;
wire \coreComp|Mult0~984 ;
wire \coreComp|Mult0~985 ;
wire \coreComp|Mult0~987_sumout ;
wire \coreComp|Mult0~626 ;
wire \coreComp|Mult0~90 ;
wire \coreComp|Mult0~91 ;
wire \coreComp|Mult0~97_sumout ;
wire \readdata~26_combout ;
wire \readdata~27_combout ;
wire \vecA_baseAddr[13]~feeder_combout ;
wire \vecB_baseAddr[13]~feeder_combout ;
wire \readdata~28_combout ;
wire \coreComp|Mult0~627 ;
wire \coreComp|Mult0~309 ;
wire \coreComp|Mult0~1152 ;
wire \coreComp|Mult0~988 ;
wire \coreComp|Mult0~989 ;
wire \coreComp|Mult0~991_sumout ;
wire \coreComp|Mult0~98 ;
wire \coreComp|Mult0~99 ;
wire \coreComp|Mult0~105_sumout ;
wire \readdata~29_combout ;
wire \vecA_baseAddr[14]~feeder_combout ;
wire \readdata~30_combout ;
wire \coreComp|Mult0~628 ;
wire \coreComp|Mult0~310 ;
wire \coreComp|Mult0~1153 ;
wire \coreComp|Mult0~992 ;
wire \coreComp|Mult0~993 ;
wire \coreComp|Mult0~995_sumout ;
wire \coreComp|Mult0~106 ;
wire \coreComp|Mult0~107 ;
wire \coreComp|Mult0~113_sumout ;
wire \readdata~31_combout ;
wire \vecA_baseAddr[15]~feeder_combout ;
wire \vecB_baseAddr[15]~feeder_combout ;
wire \readdata~32_combout ;
wire \coreComp|Mult0~1154 ;
wire \coreComp|Mult0~311 ;
wire \coreComp|Mult0~996 ;
wire \coreComp|Mult0~997 ;
wire \coreComp|Mult0~999_sumout ;
wire \coreComp|Mult0~629 ;
wire \coreComp|Mult0~114 ;
wire \coreComp|Mult0~115 ;
wire \coreComp|Mult0~121_sumout ;
wire \readdata~33_combout ;
wire \vecB_baseAddr[16]~feeder_combout ;
wire \readdata~34_combout ;
wire \coreComp|Mult0~630 ;
wire \coreComp|Mult0~1155 ;
wire \coreComp|Mult0~312 ;
wire \coreComp|Mult0~1000 ;
wire \coreComp|Mult0~1001 ;
wire \coreComp|Mult0~1003_sumout ;
wire \coreComp|Mult0~122 ;
wire \coreComp|Mult0~123 ;
wire \coreComp|Mult0~129_sumout ;
wire \readdata~35_combout ;
wire \coreComp|Mult0~631 ;
wire \coreComp|Mult0~1156 ;
wire \coreComp|Mult0~313 ;
wire \coreComp|Mult0~1004 ;
wire \coreComp|Mult0~1005 ;
wire \coreComp|Mult0~1007_sumout ;
wire \coreComp|Mult0~130 ;
wire \coreComp|Mult0~131 ;
wire \coreComp|Mult0~137_sumout ;
wire \vecB_baseAddr[17]~feeder_combout ;
wire \readdata~36_combout ;
wire \readdata~37_combout ;
wire \coreComp|Mult0~632 ;
wire \coreComp|Mult0~314 ;
wire \coreComp|Mult0~1157 ;
wire \coreComp|Mult0~1008 ;
wire \coreComp|Mult0~1009 ;
wire \coreComp|Mult0~1011_sumout ;
wire \coreComp|Mult0~138 ;
wire \coreComp|Mult0~139 ;
wire \coreComp|Mult0~145_sumout ;
wire \vecB_baseAddr[18]~feeder_combout ;
wire \vecA_baseAddr[18]~feeder_combout ;
wire \readdata~38_combout ;
wire \readdata~39_combout ;
wire \readdata~40_combout ;
wire \coreComp|Mult0~1158 ;
wire \coreComp|Mult0~315 ;
wire \coreComp|Mult0~1012 ;
wire \coreComp|Mult0~1013 ;
wire \coreComp|Mult0~1015_sumout ;
wire \coreComp|Mult0~633 ;
wire \coreComp|Mult0~146 ;
wire \coreComp|Mult0~147 ;
wire \coreComp|Mult0~153_sumout ;
wire \readdata~41_combout ;
wire \vecB_baseAddr[20]~feeder_combout ;
wire \vecA_baseAddr[20]~feeder_combout ;
wire \readdata~42_combout ;
wire \coreComp|Mult0~634 ;
wire \coreComp|Mult0~316 ;
wire \coreComp|Mult0~1159 ;
wire \coreComp|Mult0~1016 ;
wire \coreComp|Mult0~1017 ;
wire \coreComp|Mult0~1019_sumout ;
wire \coreComp|Mult0~154 ;
wire \coreComp|Mult0~155 ;
wire \coreComp|Mult0~161_sumout ;
wire \readdata~43_combout ;
wire \vecB_baseAddr[21]~feeder_combout ;
wire \readdata~44_combout ;
wire \coreComp|Mult0~1160 ;
wire \coreComp|Mult0~317 ;
wire \coreComp|Mult0~1020 ;
wire \coreComp|Mult0~1021 ;
wire \coreComp|Mult0~1023_sumout ;
wire \coreComp|Mult0~635 ;
wire \coreComp|Mult0~162 ;
wire \coreComp|Mult0~163 ;
wire \coreComp|Mult0~169_sumout ;
wire \readdata~45_combout ;
wire \coreComp|Mult0~636 ;
wire \coreComp|Mult0~1161 ;
wire \coreComp|Mult0~1024 ;
wire \coreComp|Mult0~1025 ;
wire \coreComp|Mult0~1027_sumout ;
wire \coreComp|Mult0~2157_resulta ;
wire \coreComp|Mult0~1816_resulta ;
wire \coreComp|Mult0~1475_resulta ;
wire \coreComp|Mult0~1031_sumout ;
wire \coreComp|Mult0~170 ;
wire \coreComp|Mult0~171 ;
wire \coreComp|Mult0~177_sumout ;
wire \vecA_baseAddr[22]~feeder_combout ;
wire \vecB_baseAddr[22]~feeder_combout ;
wire \readdata~46_combout ;
wire \readdata~47_combout ;
wire \vecB_baseAddr[23]~feeder_combout ;
wire \vecA_baseAddr[23]~feeder_combout ;
wire \readdata~48_combout ;
wire \coreComp|Mult0~637 ;
wire \coreComp|Mult0~1162 ;
wire \coreComp|Mult0~1028 ;
wire \coreComp|Mult0~1029 ;
wire \coreComp|Mult0~1035_sumout ;
wire \coreComp|Mult0~2158 ;
wire \coreComp|Mult0~1817 ;
wire \coreComp|Mult0~1476 ;
wire \coreComp|Mult0~1032 ;
wire \coreComp|Mult0~1033 ;
wire \coreComp|Mult0~1039_sumout ;
wire \coreComp|Mult0~178 ;
wire \coreComp|Mult0~179 ;
wire \coreComp|Mult0~185_sumout ;
wire \readdata~49_combout ;
wire \vecA_baseAddr[24]~feeder_combout ;
wire \vecB_baseAddr[24]~feeder_combout ;
wire \readdata~50_combout ;
wire \coreComp|Mult0~638 ;
wire \coreComp|Mult0~2159 ;
wire \coreComp|Mult0~1818 ;
wire \coreComp|Mult0~1477 ;
wire \coreComp|Mult0~1040 ;
wire \coreComp|Mult0~1041 ;
wire \coreComp|Mult0~1047_sumout ;
wire \coreComp|Mult0~1163 ;
wire \coreComp|Mult0~1036 ;
wire \coreComp|Mult0~1037 ;
wire \coreComp|Mult0~1043_sumout ;
wire \coreComp|Mult0~186 ;
wire \coreComp|Mult0~187 ;
wire \coreComp|Mult0~193_sumout ;
wire \readdata~51_combout ;
wire \readdata~52_combout ;
wire \coreComp|Mult0~1164 ;
wire \coreComp|Mult0~1044 ;
wire \coreComp|Mult0~1045 ;
wire \coreComp|Mult0~1051_sumout ;
wire \coreComp|Mult0~639 ;
wire \coreComp|Mult0~2160 ;
wire \coreComp|Mult0~1819 ;
wire \coreComp|Mult0~1478 ;
wire \coreComp|Mult0~1048 ;
wire \coreComp|Mult0~1049 ;
wire \coreComp|Mult0~1055_sumout ;
wire \coreComp|Mult0~194 ;
wire \coreComp|Mult0~195 ;
wire \coreComp|Mult0~201_sumout ;
wire \readdata~53_combout ;
wire \coreComp|Mult0~640 ;
wire \coreComp|Mult0~1165 ;
wire \coreComp|Mult0~1052 ;
wire \coreComp|Mult0~1053 ;
wire \coreComp|Mult0~1059_sumout ;
wire \coreComp|Mult0~2161 ;
wire \coreComp|Mult0~1820 ;
wire \coreComp|Mult0~1479 ;
wire \coreComp|Mult0~1056 ;
wire \coreComp|Mult0~1057 ;
wire \coreComp|Mult0~1063_sumout ;
wire \coreComp|Mult0~202 ;
wire \coreComp|Mult0~203 ;
wire \coreComp|Mult0~209_sumout ;
wire \vecA_baseAddr[26]~feeder_combout ;
wire \vecB_baseAddr[26]~feeder_combout ;
wire \readdata~54_combout ;
wire \readdata~55_combout ;
wire \readdata~56_combout ;
wire \coreComp|Mult0~641 ;
wire \coreComp|Mult0~2162 ;
wire \coreComp|Mult0~1821 ;
wire \coreComp|Mult0~1480 ;
wire \coreComp|Mult0~1064 ;
wire \coreComp|Mult0~1065 ;
wire \coreComp|Mult0~1071_sumout ;
wire \coreComp|Mult0~1166 ;
wire \coreComp|Mult0~1060 ;
wire \coreComp|Mult0~1061 ;
wire \coreComp|Mult0~1067_sumout ;
wire \coreComp|Mult0~210 ;
wire \coreComp|Mult0~211 ;
wire \coreComp|Mult0~217_sumout ;
wire \readdata~57_combout ;
wire \coreComp|Mult0~1481 ;
wire \coreComp|Mult0~1822 ;
wire \coreComp|Mult0~2163 ;
wire \coreComp|Mult0~1072 ;
wire \coreComp|Mult0~1073 ;
wire \coreComp|Mult0~1083_sumout ;
wire \coreComp|Mult0~1167 ;
wire \coreComp|Mult0~1068 ;
wire \coreComp|Mult0~1069 ;
wire \coreComp|Mult0~1079_sumout ;
wire \coreComp|Mult0~642 ;
wire \coreComp|Mult0~218 ;
wire \coreComp|Mult0~219 ;
wire \coreComp|Mult0~225_sumout ;
wire \vecA_baseAddr[28]~feeder_combout ;
wire \vecB_baseAddr[28]~feeder_combout ;
wire \readdata~58_combout ;
wire \readdata~59_combout ;
wire \readdata~60_combout ;
wire \coreComp|Mult0~643 ;
wire \coreComp|Mult0~1168 ;
wire \coreComp|Mult0~1080 ;
wire \coreComp|Mult0~1081 ;
wire \coreComp|Mult0~1091_sumout ;
wire \coreComp|Mult0~1482 ;
wire \coreComp|Mult0~1823 ;
wire \coreComp|Mult0~2164 ;
wire \coreComp|Mult0~1084 ;
wire \coreComp|Mult0~1085 ;
wire \coreComp|Mult0~1095_sumout ;
wire \coreComp|Mult0~226 ;
wire \coreComp|Mult0~227 ;
wire \coreComp|Mult0~233_sumout ;
wire \readdata~61_combout ;
wire \readdata~62_combout ;
wire \coreComp|Mult0~644 ;
wire \coreComp|Mult0~1169 ;
wire \coreComp|Mult0~1092 ;
wire \coreComp|Mult0~1093 ;
wire \coreComp|Mult0~1103_sumout ;
wire \coreComp|Mult0~1483 ;
wire \coreComp|Mult0~1824 ;
wire \coreComp|Mult0~2165 ;
wire \coreComp|Mult0~1096 ;
wire \coreComp|Mult0~1097 ;
wire \coreComp|Mult0~1107_sumout ;
wire \coreComp|Mult0~234 ;
wire \coreComp|Mult0~235 ;
wire \coreComp|Mult0~241_sumout ;
wire \readdata~63_combout ;
wire \readdata~64_combout ;
wire \coreComp|Mult0~645 ;
wire \coreComp|Mult0~1484 ;
wire \coreComp|Mult0~1825 ;
wire \coreComp|Mult0~2166 ;
wire \coreComp|Mult0~1108 ;
wire \coreComp|Mult0~1109 ;
wire \coreComp|Mult0~1119_sumout ;
wire \coreComp|Mult0~1170 ;
wire \coreComp|Mult0~1104 ;
wire \coreComp|Mult0~1105 ;
wire \coreComp|Mult0~1115_sumout ;
wire \coreComp|Mult0~242 ;
wire \coreComp|Mult0~243 ;
wire \coreComp|Mult0~249_sumout ;
wire \readdata~65_combout ;
wire \coreComp|readReq_b~_wirecell_combout ;
wire \avm_waitrequest~input_o ;
wire \coreComp|Add2~126 ;
wire \coreComp|Add2~121_sumout ;
wire \coreComp|Add2~122 ;
wire \coreComp|Add2~117_sumout ;
wire \coreComp|LessThan0~33_combout ;
wire \coreComp|LessThan0~22_combout ;
wire \coreComp|LessThan0~29_combout ;
wire \coreComp|LessThan0~30_combout ;
wire \coreComp|LessThan0~23_combout ;
wire \coreComp|LessThan0~28_combout ;
wire \coreComp|LessThan0~31_combout ;
wire \coreComp|LessThan1~0_combout ;
wire \coreComp|LessThan2~0_combout ;
wire \coreComp|avm_address[1]~1_combout ;
wire \coreComp|LessThan0~20_combout ;
wire \coreComp|LessThan0~21_combout ;
wire \coreComp|LessThan0~18_combout ;
wire \coreComp|LessThan0~16_combout ;
wire \coreComp|LessThan0~19_combout ;
wire \coreComp|LessThan0~24_combout ;
wire \coreComp|LessThan0~25_combout ;
wire \coreComp|LessThan0~26_combout ;
wire \coreComp|LessThan0~17_combout ;
wire \coreComp|Add2~21_sumout ;
wire \coreComp|LessThan0~3_combout ;
wire \coreComp|LessThan0~1_combout ;
wire \coreComp|LessThan0~0_combout ;
wire \coreComp|LessThan0~5_combout ;
wire \coreComp|LessThan0~2_combout ;
wire \coreComp|LessThan0~4_combout ;
wire \coreComp|LessThan0~6_combout ;
wire \coreComp|LessThan0~11_combout ;
wire \coreComp|LessThan0~9_combout ;
wire \coreComp|LessThan0~12_combout ;
wire \coreComp|LessThan0~13_combout ;
wire \coreComp|LessThan0~7_combout ;
wire \coreComp|LessThan0~8_combout ;
wire \coreComp|LessThan0~10_combout ;
wire \coreComp|LessThan0~14_combout ;
wire \coreComp|LessThan0~15_combout ;
wire \coreComp|LessThan0~27_combout ;
wire \coreComp|avm_address[1]~35_combout ;
wire \coreComp|read_req_index[11]~0_combout ;
wire \coreComp|readReq_b~q ;
wire \coreComp|Add2~22 ;
wire \coreComp|Add2~17_sumout ;
wire \coreComp|Add2~18 ;
wire \coreComp|Add2~29_sumout ;
wire \coreComp|Add2~30 ;
wire \coreComp|Add2~25_sumout ;
wire \coreComp|Add2~26 ;
wire \coreComp|Add2~13_sumout ;
wire \coreComp|Add2~14 ;
wire \coreComp|Add2~9_sumout ;
wire \coreComp|Add2~10 ;
wire \coreComp|Add2~5_sumout ;
wire \coreComp|Add2~6 ;
wire \coreComp|Add2~1_sumout ;
wire \coreComp|Add2~2 ;
wire \coreComp|Add2~45_sumout ;
wire \coreComp|Add2~46 ;
wire \coreComp|Add2~33_sumout ;
wire \coreComp|Add2~34 ;
wire \coreComp|Add2~41_sumout ;
wire \coreComp|Add2~42 ;
wire \coreComp|Add2~37_sumout ;
wire \coreComp|Add2~38 ;
wire \coreComp|Add2~57_sumout ;
wire \coreComp|Add2~58 ;
wire \coreComp|Add2~53_sumout ;
wire \coreComp|Add2~54 ;
wire \coreComp|Add2~49_sumout ;
wire \coreComp|Add2~50 ;
wire \coreComp|Add2~73_sumout ;
wire \coreComp|Add2~74 ;
wire \coreComp|Add2~61_sumout ;
wire \coreComp|Add2~62 ;
wire \coreComp|Add2~69_sumout ;
wire \coreComp|Add2~70 ;
wire \coreComp|Add2~65_sumout ;
wire \coreComp|Add2~66 ;
wire \coreComp|Add2~85_sumout ;
wire \coreComp|Add2~86 ;
wire \coreComp|Add2~81_sumout ;
wire \coreComp|Add2~82 ;
wire \coreComp|Add2~77_sumout ;
wire \coreComp|Add2~78 ;
wire \coreComp|Add2~113_sumout ;
wire \coreComp|Add2~114 ;
wire \coreComp|Add2~109_sumout ;
wire \coreComp|Add2~110 ;
wire \coreComp|Add2~105_sumout ;
wire \coreComp|Add2~106 ;
wire \coreComp|Add2~89_sumout ;
wire \coreComp|Add2~90 ;
wire \coreComp|Add2~101_sumout ;
wire \coreComp|Add2~102 ;
wire \coreComp|Add2~97_sumout ;
wire \coreComp|Add2~98 ;
wire \coreComp|Add2~93_sumout ;
wire \coreComp|Add2~94 ;
wire \coreComp|Add2~125_sumout ;
wire \coreComp|LessThan0~32_combout ;
wire \coreComp|avm_address[0]~0_combout ;
wire \coreComp|avm_address[0]~2_combout ;
wire \coreComp|avm_address[1]~3_combout ;
wire \coreComp|avm_address[1]~4_combout ;
wire \coreComp|Add0~1_sumout ;
wire \coreComp|avm_address[2]~5_combout ;
wire \coreComp|Add0~2 ;
wire \coreComp|Add0~5_sumout ;
wire \coreComp|avm_address[3]~6_combout ;
wire \coreComp|Add0~6 ;
wire \coreComp|Add0~9_sumout ;
wire \coreComp|avm_address[4]~7_combout ;
wire \coreComp|Add0~10 ;
wire \coreComp|Add0~13_sumout ;
wire \coreComp|avm_address[5]~8_combout ;
wire \coreComp|Add0~14 ;
wire \coreComp|Add0~17_sumout ;
wire \coreComp|avm_address[6]~9_combout ;
wire \coreComp|Add0~18 ;
wire \coreComp|Add0~21_sumout ;
wire \coreComp|avm_address[7]~10_combout ;
wire \coreComp|Add0~22 ;
wire \coreComp|Add0~25_sumout ;
wire \coreComp|avm_address[8]~11_combout ;
wire \coreComp|Add0~26 ;
wire \coreComp|Add0~29_sumout ;
wire \coreComp|avm_address[9]~12_combout ;
wire \coreComp|Add0~30 ;
wire \coreComp|Add0~33_sumout ;
wire \coreComp|avm_address[10]~13_combout ;
wire \coreComp|Add0~34 ;
wire \coreComp|Add0~37_sumout ;
wire \coreComp|avm_address[11]~14_combout ;
wire \coreComp|Add0~38 ;
wire \coreComp|Add0~41_sumout ;
wire \coreComp|avm_address[12]~15_combout ;
wire \coreComp|Add0~42 ;
wire \coreComp|Add0~45_sumout ;
wire \coreComp|avm_address[13]~16_combout ;
wire \coreComp|Add0~46 ;
wire \coreComp|Add0~49_sumout ;
wire \coreComp|avm_address[14]~17_combout ;
wire \coreComp|Add0~50 ;
wire \coreComp|Add0~53_sumout ;
wire \coreComp|avm_address[15]~18_combout ;
wire \coreComp|Add0~54 ;
wire \coreComp|Add0~57_sumout ;
wire \coreComp|avm_address[16]~19_combout ;
wire \coreComp|Add0~58 ;
wire \coreComp|Add0~61_sumout ;
wire \coreComp|avm_address[17]~20_combout ;
wire \coreComp|Add0~62 ;
wire \coreComp|Add0~65_sumout ;
wire \coreComp|avm_address[18]~21_combout ;
wire \coreComp|Add0~66 ;
wire \coreComp|Add0~69_sumout ;
wire \coreComp|avm_address[19]~22_combout ;
wire \coreComp|Add0~70 ;
wire \coreComp|Add0~73_sumout ;
wire \coreComp|avm_address[20]~23_combout ;
wire \coreComp|Add0~74 ;
wire \coreComp|Add0~77_sumout ;
wire \coreComp|avm_address[21]~24_combout ;
wire \coreComp|Add0~78 ;
wire \coreComp|Add0~81_sumout ;
wire \coreComp|avm_address[22]~25_combout ;
wire \coreComp|Add0~82 ;
wire \coreComp|Add0~85_sumout ;
wire \coreComp|avm_address[23]~26_combout ;
wire \coreComp|Add0~86 ;
wire \coreComp|Add0~89_sumout ;
wire \coreComp|avm_address[24]~27_combout ;
wire \coreComp|Add0~90 ;
wire \coreComp|Add0~93_sumout ;
wire \coreComp|avm_address[25]~28_combout ;
wire \coreComp|Add0~94 ;
wire \coreComp|Add0~97_sumout ;
wire \coreComp|avm_address[26]~29_combout ;
wire \coreComp|Add0~98 ;
wire \coreComp|Add0~101_sumout ;
wire \coreComp|avm_address[27]~30_combout ;
wire \coreComp|Add0~102 ;
wire \coreComp|Add0~105_sumout ;
wire \coreComp|avm_address[28]~31_combout ;
wire \coreComp|Add0~106 ;
wire \coreComp|Add0~109_sumout ;
wire \coreComp|avm_address[29]~32_combout ;
wire \coreComp|Add0~110 ;
wire \coreComp|Add0~113_sumout ;
wire \coreComp|avm_address[30]~33_combout ;
wire \coreComp|Add0~114 ;
wire \coreComp|Add0~117_sumout ;
wire \coreComp|avm_address[31]~34_combout ;
wire [31:0] \coreComp|read_req_index ;
wire [31:0] RES_HI;
wire [31:0] vec_length;
wire [63:0] \coreComp|accum ;
wire [31:0] \coreComp|calculation_index ;
wire [5:0] \coreComp|write_A_ptr ;
wire [31:0] vecA_baseAddr;
wire [5:0] \coreComp|write_B_ptr ;
wire [31:0] vecB_baseAddr;
wire [31:0] RES_LO;
wire [31:0] \coreComp|vec_length ;
wire [6:0] \coreComp|FIFO_A_count ;
wire [6:0] \coreComp|FIFO_B_count ;
wire [0:44] \coreComp|FIFO_B_rtl_0_bypass ;
wire [0:44] \coreComp|FIFO_A_rtl_0_bypass ;
wire [5:0] \coreComp|read_A_ptr ;

wire [63:0] \coreComp|Mult0~264_RESULTA_bus ;
wire [63:0] \coreComp|Mult0~609_RESULTA_bus ;
wire [39:0] \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \coreComp|Mult0~1134_RESULTA_bus ;
wire [63:0] \coreComp|Mult0~1475_RESULTA_bus ;
wire [63:0] \coreComp|Mult0~1816_RESULTA_bus ;
wire [63:0] \coreComp|Mult0~2157_RESULTA_bus ;

assign \coreComp|Mult0~264_resulta  = \coreComp|Mult0~264_RESULTA_bus [0];
assign \coreComp|Mult0~265  = \coreComp|Mult0~264_RESULTA_bus [1];
assign \coreComp|Mult0~266  = \coreComp|Mult0~264_RESULTA_bus [2];
assign \coreComp|Mult0~267  = \coreComp|Mult0~264_RESULTA_bus [3];
assign \coreComp|Mult0~268  = \coreComp|Mult0~264_RESULTA_bus [4];
assign \coreComp|Mult0~269  = \coreComp|Mult0~264_RESULTA_bus [5];
assign \coreComp|Mult0~270  = \coreComp|Mult0~264_RESULTA_bus [6];
assign \coreComp|Mult0~271  = \coreComp|Mult0~264_RESULTA_bus [7];
assign \coreComp|Mult0~272  = \coreComp|Mult0~264_RESULTA_bus [8];
assign \coreComp|Mult0~273  = \coreComp|Mult0~264_RESULTA_bus [9];
assign \coreComp|Mult0~274  = \coreComp|Mult0~264_RESULTA_bus [10];
assign \coreComp|Mult0~275  = \coreComp|Mult0~264_RESULTA_bus [11];
assign \coreComp|Mult0~276  = \coreComp|Mult0~264_RESULTA_bus [12];
assign \coreComp|Mult0~277  = \coreComp|Mult0~264_RESULTA_bus [13];
assign \coreComp|Mult0~278  = \coreComp|Mult0~264_RESULTA_bus [14];
assign \coreComp|Mult0~279  = \coreComp|Mult0~264_RESULTA_bus [15];
assign \coreComp|Mult0~280  = \coreComp|Mult0~264_RESULTA_bus [16];
assign \coreComp|Mult0~281  = \coreComp|Mult0~264_RESULTA_bus [17];
assign \coreComp|Mult0~282  = \coreComp|Mult0~264_RESULTA_bus [18];
assign \coreComp|Mult0~283  = \coreComp|Mult0~264_RESULTA_bus [19];
assign \coreComp|Mult0~284  = \coreComp|Mult0~264_RESULTA_bus [20];
assign \coreComp|Mult0~285  = \coreComp|Mult0~264_RESULTA_bus [21];
assign \coreComp|Mult0~286  = \coreComp|Mult0~264_RESULTA_bus [22];
assign \coreComp|Mult0~287  = \coreComp|Mult0~264_RESULTA_bus [23];
assign \coreComp|Mult0~288  = \coreComp|Mult0~264_RESULTA_bus [24];
assign \coreComp|Mult0~289  = \coreComp|Mult0~264_RESULTA_bus [25];
assign \coreComp|Mult0~290  = \coreComp|Mult0~264_RESULTA_bus [26];
assign \coreComp|Mult0~291  = \coreComp|Mult0~264_RESULTA_bus [27];
assign \coreComp|Mult0~292  = \coreComp|Mult0~264_RESULTA_bus [28];
assign \coreComp|Mult0~293  = \coreComp|Mult0~264_RESULTA_bus [29];
assign \coreComp|Mult0~294  = \coreComp|Mult0~264_RESULTA_bus [30];
assign \coreComp|Mult0~295  = \coreComp|Mult0~264_RESULTA_bus [31];
assign \coreComp|Mult0~296  = \coreComp|Mult0~264_RESULTA_bus [32];
assign \coreComp|Mult0~297  = \coreComp|Mult0~264_RESULTA_bus [33];
assign \coreComp|Mult0~298  = \coreComp|Mult0~264_RESULTA_bus [34];
assign \coreComp|Mult0~299  = \coreComp|Mult0~264_RESULTA_bus [35];
assign \coreComp|Mult0~300  = \coreComp|Mult0~264_RESULTA_bus [36];
assign \coreComp|Mult0~301  = \coreComp|Mult0~264_RESULTA_bus [37];
assign \coreComp|Mult0~302  = \coreComp|Mult0~264_RESULTA_bus [38];
assign \coreComp|Mult0~303  = \coreComp|Mult0~264_RESULTA_bus [39];
assign \coreComp|Mult0~304  = \coreComp|Mult0~264_RESULTA_bus [40];
assign \coreComp|Mult0~305  = \coreComp|Mult0~264_RESULTA_bus [41];
assign \coreComp|Mult0~306  = \coreComp|Mult0~264_RESULTA_bus [42];
assign \coreComp|Mult0~307  = \coreComp|Mult0~264_RESULTA_bus [43];
assign \coreComp|Mult0~308  = \coreComp|Mult0~264_RESULTA_bus [44];
assign \coreComp|Mult0~309  = \coreComp|Mult0~264_RESULTA_bus [45];
assign \coreComp|Mult0~310  = \coreComp|Mult0~264_RESULTA_bus [46];
assign \coreComp|Mult0~311  = \coreComp|Mult0~264_RESULTA_bus [47];
assign \coreComp|Mult0~312  = \coreComp|Mult0~264_RESULTA_bus [48];
assign \coreComp|Mult0~313  = \coreComp|Mult0~264_RESULTA_bus [49];
assign \coreComp|Mult0~314  = \coreComp|Mult0~264_RESULTA_bus [50];
assign \coreComp|Mult0~315  = \coreComp|Mult0~264_RESULTA_bus [51];
assign \coreComp|Mult0~316  = \coreComp|Mult0~264_RESULTA_bus [52];
assign \coreComp|Mult0~317  = \coreComp|Mult0~264_RESULTA_bus [53];
assign \coreComp|Mult0~318  = \coreComp|Mult0~264_RESULTA_bus [54];
assign \coreComp|Mult0~319  = \coreComp|Mult0~264_RESULTA_bus [55];
assign \coreComp|Mult0~320  = \coreComp|Mult0~264_RESULTA_bus [56];
assign \coreComp|Mult0~321  = \coreComp|Mult0~264_RESULTA_bus [57];
assign \coreComp|Mult0~322  = \coreComp|Mult0~264_RESULTA_bus [58];
assign \coreComp|Mult0~323  = \coreComp|Mult0~264_RESULTA_bus [59];
assign \coreComp|Mult0~324  = \coreComp|Mult0~264_RESULTA_bus [60];
assign \coreComp|Mult0~325  = \coreComp|Mult0~264_RESULTA_bus [61];
assign \coreComp|Mult0~326  = \coreComp|Mult0~264_RESULTA_bus [62];
assign \coreComp|Mult0~327  = \coreComp|Mult0~264_RESULTA_bus [63];

assign \coreComp|Mult0~609_resulta  = \coreComp|Mult0~609_RESULTA_bus [0];
assign \coreComp|Mult0~610  = \coreComp|Mult0~609_RESULTA_bus [1];
assign \coreComp|Mult0~611  = \coreComp|Mult0~609_RESULTA_bus [2];
assign \coreComp|Mult0~612  = \coreComp|Mult0~609_RESULTA_bus [3];
assign \coreComp|Mult0~613  = \coreComp|Mult0~609_RESULTA_bus [4];
assign \coreComp|Mult0~614  = \coreComp|Mult0~609_RESULTA_bus [5];
assign \coreComp|Mult0~615  = \coreComp|Mult0~609_RESULTA_bus [6];
assign \coreComp|Mult0~616  = \coreComp|Mult0~609_RESULTA_bus [7];
assign \coreComp|Mult0~617  = \coreComp|Mult0~609_RESULTA_bus [8];
assign \coreComp|Mult0~618  = \coreComp|Mult0~609_RESULTA_bus [9];
assign \coreComp|Mult0~619  = \coreComp|Mult0~609_RESULTA_bus [10];
assign \coreComp|Mult0~620  = \coreComp|Mult0~609_RESULTA_bus [11];
assign \coreComp|Mult0~621  = \coreComp|Mult0~609_RESULTA_bus [12];
assign \coreComp|Mult0~622  = \coreComp|Mult0~609_RESULTA_bus [13];
assign \coreComp|Mult0~623  = \coreComp|Mult0~609_RESULTA_bus [14];
assign \coreComp|Mult0~624  = \coreComp|Mult0~609_RESULTA_bus [15];
assign \coreComp|Mult0~625  = \coreComp|Mult0~609_RESULTA_bus [16];
assign \coreComp|Mult0~626  = \coreComp|Mult0~609_RESULTA_bus [17];
assign \coreComp|Mult0~627  = \coreComp|Mult0~609_RESULTA_bus [18];
assign \coreComp|Mult0~628  = \coreComp|Mult0~609_RESULTA_bus [19];
assign \coreComp|Mult0~629  = \coreComp|Mult0~609_RESULTA_bus [20];
assign \coreComp|Mult0~630  = \coreComp|Mult0~609_RESULTA_bus [21];
assign \coreComp|Mult0~631  = \coreComp|Mult0~609_RESULTA_bus [22];
assign \coreComp|Mult0~632  = \coreComp|Mult0~609_RESULTA_bus [23];
assign \coreComp|Mult0~633  = \coreComp|Mult0~609_RESULTA_bus [24];
assign \coreComp|Mult0~634  = \coreComp|Mult0~609_RESULTA_bus [25];
assign \coreComp|Mult0~635  = \coreComp|Mult0~609_RESULTA_bus [26];
assign \coreComp|Mult0~636  = \coreComp|Mult0~609_RESULTA_bus [27];
assign \coreComp|Mult0~637  = \coreComp|Mult0~609_RESULTA_bus [28];
assign \coreComp|Mult0~638  = \coreComp|Mult0~609_RESULTA_bus [29];
assign \coreComp|Mult0~639  = \coreComp|Mult0~609_RESULTA_bus [30];
assign \coreComp|Mult0~640  = \coreComp|Mult0~609_RESULTA_bus [31];
assign \coreComp|Mult0~641  = \coreComp|Mult0~609_RESULTA_bus [32];
assign \coreComp|Mult0~642  = \coreComp|Mult0~609_RESULTA_bus [33];
assign \coreComp|Mult0~643  = \coreComp|Mult0~609_RESULTA_bus [34];
assign \coreComp|Mult0~644  = \coreComp|Mult0~609_RESULTA_bus [35];
assign \coreComp|Mult0~645  = \coreComp|Mult0~609_RESULTA_bus [36];
assign \coreComp|Mult0~646  = \coreComp|Mult0~609_RESULTA_bus [37];
assign \coreComp|Mult0~647  = \coreComp|Mult0~609_RESULTA_bus [38];
assign \coreComp|Mult0~648  = \coreComp|Mult0~609_RESULTA_bus [39];
assign \coreComp|Mult0~649  = \coreComp|Mult0~609_RESULTA_bus [40];
assign \coreComp|Mult0~650  = \coreComp|Mult0~609_RESULTA_bus [41];
assign \coreComp|Mult0~651  = \coreComp|Mult0~609_RESULTA_bus [42];
assign \coreComp|Mult0~652  = \coreComp|Mult0~609_RESULTA_bus [43];
assign \coreComp|Mult0~653  = \coreComp|Mult0~609_RESULTA_bus [44];
assign \coreComp|Mult0~654  = \coreComp|Mult0~609_RESULTA_bus [45];
assign \coreComp|Mult0~655  = \coreComp|Mult0~609_RESULTA_bus [46];
assign \coreComp|Mult0~656  = \coreComp|Mult0~609_RESULTA_bus [47];
assign \coreComp|Mult0~657  = \coreComp|Mult0~609_RESULTA_bus [48];
assign \coreComp|Mult0~658  = \coreComp|Mult0~609_RESULTA_bus [49];
assign \coreComp|Mult0~659  = \coreComp|Mult0~609_RESULTA_bus [50];
assign \coreComp|Mult0~660  = \coreComp|Mult0~609_RESULTA_bus [51];
assign \coreComp|Mult0~661  = \coreComp|Mult0~609_RESULTA_bus [52];
assign \coreComp|Mult0~662  = \coreComp|Mult0~609_RESULTA_bus [53];
assign \coreComp|Mult0~663  = \coreComp|Mult0~609_RESULTA_bus [54];
assign \coreComp|Mult0~664  = \coreComp|Mult0~609_RESULTA_bus [55];
assign \coreComp|Mult0~665  = \coreComp|Mult0~609_RESULTA_bus [56];
assign \coreComp|Mult0~666  = \coreComp|Mult0~609_RESULTA_bus [57];
assign \coreComp|Mult0~667  = \coreComp|Mult0~609_RESULTA_bus [58];
assign \coreComp|Mult0~668  = \coreComp|Mult0~609_RESULTA_bus [59];
assign \coreComp|Mult0~669  = \coreComp|Mult0~609_RESULTA_bus [60];
assign \coreComp|Mult0~670  = \coreComp|Mult0~609_RESULTA_bus [61];
assign \coreComp|Mult0~671  = \coreComp|Mult0~609_RESULTA_bus [62];
assign \coreComp|Mult0~672  = \coreComp|Mult0~609_RESULTA_bus [63];

assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a1  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a2  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a3  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a4  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a5  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a6  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a7  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a8  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a11  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a13  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a14  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a15  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a16  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a17  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a18  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a19  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a20  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a21  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a22  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a23  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a24  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a25  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a26  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a27  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a28  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a29  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a30  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a31  = \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a2  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a3  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a4  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a5  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a6  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a7  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a8  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a9  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a10  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a11  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a12  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a13  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a14  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a15  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a16  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a17  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a18  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a22  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a23  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a24  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a25  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a26  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a27  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a28  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31  = \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \coreComp|Mult0~1134_resulta  = \coreComp|Mult0~1134_RESULTA_bus [0];
assign \coreComp|Mult0~1135  = \coreComp|Mult0~1134_RESULTA_bus [1];
assign \coreComp|Mult0~1136  = \coreComp|Mult0~1134_RESULTA_bus [2];
assign \coreComp|Mult0~1137  = \coreComp|Mult0~1134_RESULTA_bus [3];
assign \coreComp|Mult0~1138  = \coreComp|Mult0~1134_RESULTA_bus [4];
assign \coreComp|Mult0~1139  = \coreComp|Mult0~1134_RESULTA_bus [5];
assign \coreComp|Mult0~1140  = \coreComp|Mult0~1134_RESULTA_bus [6];
assign \coreComp|Mult0~1141  = \coreComp|Mult0~1134_RESULTA_bus [7];
assign \coreComp|Mult0~1142  = \coreComp|Mult0~1134_RESULTA_bus [8];
assign \coreComp|Mult0~1143  = \coreComp|Mult0~1134_RESULTA_bus [9];
assign \coreComp|Mult0~1144  = \coreComp|Mult0~1134_RESULTA_bus [10];
assign \coreComp|Mult0~1145  = \coreComp|Mult0~1134_RESULTA_bus [11];
assign \coreComp|Mult0~1146  = \coreComp|Mult0~1134_RESULTA_bus [12];
assign \coreComp|Mult0~1147  = \coreComp|Mult0~1134_RESULTA_bus [13];
assign \coreComp|Mult0~1148  = \coreComp|Mult0~1134_RESULTA_bus [14];
assign \coreComp|Mult0~1149  = \coreComp|Mult0~1134_RESULTA_bus [15];
assign \coreComp|Mult0~1150  = \coreComp|Mult0~1134_RESULTA_bus [16];
assign \coreComp|Mult0~1151  = \coreComp|Mult0~1134_RESULTA_bus [17];
assign \coreComp|Mult0~1152  = \coreComp|Mult0~1134_RESULTA_bus [18];
assign \coreComp|Mult0~1153  = \coreComp|Mult0~1134_RESULTA_bus [19];
assign \coreComp|Mult0~1154  = \coreComp|Mult0~1134_RESULTA_bus [20];
assign \coreComp|Mult0~1155  = \coreComp|Mult0~1134_RESULTA_bus [21];
assign \coreComp|Mult0~1156  = \coreComp|Mult0~1134_RESULTA_bus [22];
assign \coreComp|Mult0~1157  = \coreComp|Mult0~1134_RESULTA_bus [23];
assign \coreComp|Mult0~1158  = \coreComp|Mult0~1134_RESULTA_bus [24];
assign \coreComp|Mult0~1159  = \coreComp|Mult0~1134_RESULTA_bus [25];
assign \coreComp|Mult0~1160  = \coreComp|Mult0~1134_RESULTA_bus [26];
assign \coreComp|Mult0~1161  = \coreComp|Mult0~1134_RESULTA_bus [27];
assign \coreComp|Mult0~1162  = \coreComp|Mult0~1134_RESULTA_bus [28];
assign \coreComp|Mult0~1163  = \coreComp|Mult0~1134_RESULTA_bus [29];
assign \coreComp|Mult0~1164  = \coreComp|Mult0~1134_RESULTA_bus [30];
assign \coreComp|Mult0~1165  = \coreComp|Mult0~1134_RESULTA_bus [31];
assign \coreComp|Mult0~1166  = \coreComp|Mult0~1134_RESULTA_bus [32];
assign \coreComp|Mult0~1167  = \coreComp|Mult0~1134_RESULTA_bus [33];
assign \coreComp|Mult0~1168  = \coreComp|Mult0~1134_RESULTA_bus [34];
assign \coreComp|Mult0~1169  = \coreComp|Mult0~1134_RESULTA_bus [35];
assign \coreComp|Mult0~1170  = \coreComp|Mult0~1134_RESULTA_bus [36];
assign \coreComp|Mult0~1171  = \coreComp|Mult0~1134_RESULTA_bus [37];
assign \coreComp|Mult0~1172  = \coreComp|Mult0~1134_RESULTA_bus [38];
assign \coreComp|Mult0~1173  = \coreComp|Mult0~1134_RESULTA_bus [39];
assign \coreComp|Mult0~1174  = \coreComp|Mult0~1134_RESULTA_bus [40];
assign \coreComp|Mult0~1175  = \coreComp|Mult0~1134_RESULTA_bus [41];
assign \coreComp|Mult0~1176  = \coreComp|Mult0~1134_RESULTA_bus [42];
assign \coreComp|Mult0~1177  = \coreComp|Mult0~1134_RESULTA_bus [43];
assign \coreComp|Mult0~1178  = \coreComp|Mult0~1134_RESULTA_bus [44];
assign \coreComp|Mult0~1179  = \coreComp|Mult0~1134_RESULTA_bus [45];
assign \coreComp|Mult0~1180  = \coreComp|Mult0~1134_RESULTA_bus [46];
assign \coreComp|Mult0~1181  = \coreComp|Mult0~1134_RESULTA_bus [47];
assign \coreComp|Mult0~1182  = \coreComp|Mult0~1134_RESULTA_bus [48];
assign \coreComp|Mult0~1183  = \coreComp|Mult0~1134_RESULTA_bus [49];
assign \coreComp|Mult0~1184  = \coreComp|Mult0~1134_RESULTA_bus [50];
assign \coreComp|Mult0~1185  = \coreComp|Mult0~1134_RESULTA_bus [51];
assign \coreComp|Mult0~1186  = \coreComp|Mult0~1134_RESULTA_bus [52];
assign \coreComp|Mult0~1187  = \coreComp|Mult0~1134_RESULTA_bus [53];
assign \coreComp|Mult0~1188  = \coreComp|Mult0~1134_RESULTA_bus [54];
assign \coreComp|Mult0~1189  = \coreComp|Mult0~1134_RESULTA_bus [55];
assign \coreComp|Mult0~1190  = \coreComp|Mult0~1134_RESULTA_bus [56];
assign \coreComp|Mult0~1191  = \coreComp|Mult0~1134_RESULTA_bus [57];
assign \coreComp|Mult0~1192  = \coreComp|Mult0~1134_RESULTA_bus [58];
assign \coreComp|Mult0~1193  = \coreComp|Mult0~1134_RESULTA_bus [59];
assign \coreComp|Mult0~1194  = \coreComp|Mult0~1134_RESULTA_bus [60];
assign \coreComp|Mult0~1195  = \coreComp|Mult0~1134_RESULTA_bus [61];
assign \coreComp|Mult0~1196  = \coreComp|Mult0~1134_RESULTA_bus [62];
assign \coreComp|Mult0~1197  = \coreComp|Mult0~1134_RESULTA_bus [63];

assign \coreComp|Mult0~1475_resulta  = \coreComp|Mult0~1475_RESULTA_bus [0];
assign \coreComp|Mult0~1476  = \coreComp|Mult0~1475_RESULTA_bus [1];
assign \coreComp|Mult0~1477  = \coreComp|Mult0~1475_RESULTA_bus [2];
assign \coreComp|Mult0~1478  = \coreComp|Mult0~1475_RESULTA_bus [3];
assign \coreComp|Mult0~1479  = \coreComp|Mult0~1475_RESULTA_bus [4];
assign \coreComp|Mult0~1480  = \coreComp|Mult0~1475_RESULTA_bus [5];
assign \coreComp|Mult0~1481  = \coreComp|Mult0~1475_RESULTA_bus [6];
assign \coreComp|Mult0~1482  = \coreComp|Mult0~1475_RESULTA_bus [7];
assign \coreComp|Mult0~1483  = \coreComp|Mult0~1475_RESULTA_bus [8];
assign \coreComp|Mult0~1484  = \coreComp|Mult0~1475_RESULTA_bus [9];
assign \coreComp|Mult0~1485  = \coreComp|Mult0~1475_RESULTA_bus [10];
assign \coreComp|Mult0~1486  = \coreComp|Mult0~1475_RESULTA_bus [11];
assign \coreComp|Mult0~1487  = \coreComp|Mult0~1475_RESULTA_bus [12];
assign \coreComp|Mult0~1488  = \coreComp|Mult0~1475_RESULTA_bus [13];
assign \coreComp|Mult0~1489  = \coreComp|Mult0~1475_RESULTA_bus [14];
assign \coreComp|Mult0~1490  = \coreComp|Mult0~1475_RESULTA_bus [15];
assign \coreComp|Mult0~1491  = \coreComp|Mult0~1475_RESULTA_bus [16];
assign \coreComp|Mult0~1492  = \coreComp|Mult0~1475_RESULTA_bus [17];
assign \coreComp|Mult0~1493  = \coreComp|Mult0~1475_RESULTA_bus [18];
assign \coreComp|Mult0~1494  = \coreComp|Mult0~1475_RESULTA_bus [19];
assign \coreComp|Mult0~1495  = \coreComp|Mult0~1475_RESULTA_bus [20];
assign \coreComp|Mult0~1496  = \coreComp|Mult0~1475_RESULTA_bus [21];
assign \coreComp|Mult0~1497  = \coreComp|Mult0~1475_RESULTA_bus [22];
assign \coreComp|Mult0~1498  = \coreComp|Mult0~1475_RESULTA_bus [23];
assign \coreComp|Mult0~1499  = \coreComp|Mult0~1475_RESULTA_bus [24];
assign \coreComp|Mult0~1500  = \coreComp|Mult0~1475_RESULTA_bus [25];
assign \coreComp|Mult0~1501  = \coreComp|Mult0~1475_RESULTA_bus [26];
assign \coreComp|Mult0~1502  = \coreComp|Mult0~1475_RESULTA_bus [27];
assign \coreComp|Mult0~1503  = \coreComp|Mult0~1475_RESULTA_bus [28];
assign \coreComp|Mult0~1504  = \coreComp|Mult0~1475_RESULTA_bus [29];
assign \coreComp|Mult0~1505  = \coreComp|Mult0~1475_RESULTA_bus [30];
assign \coreComp|Mult0~1506  = \coreComp|Mult0~1475_RESULTA_bus [31];
assign \coreComp|Mult0~1507  = \coreComp|Mult0~1475_RESULTA_bus [32];
assign \coreComp|Mult0~1508  = \coreComp|Mult0~1475_RESULTA_bus [33];
assign \coreComp|Mult0~1509  = \coreComp|Mult0~1475_RESULTA_bus [34];
assign \coreComp|Mult0~1510  = \coreComp|Mult0~1475_RESULTA_bus [35];
assign \coreComp|Mult0~1511  = \coreComp|Mult0~1475_RESULTA_bus [36];
assign \coreComp|Mult0~1512  = \coreComp|Mult0~1475_RESULTA_bus [37];
assign \coreComp|Mult0~1513  = \coreComp|Mult0~1475_RESULTA_bus [38];
assign \coreComp|Mult0~1514  = \coreComp|Mult0~1475_RESULTA_bus [39];
assign \coreComp|Mult0~1515  = \coreComp|Mult0~1475_RESULTA_bus [40];
assign \coreComp|Mult0~1516  = \coreComp|Mult0~1475_RESULTA_bus [41];
assign \coreComp|Mult0~1517  = \coreComp|Mult0~1475_RESULTA_bus [42];
assign \coreComp|Mult0~1518  = \coreComp|Mult0~1475_RESULTA_bus [43];
assign \coreComp|Mult0~1519  = \coreComp|Mult0~1475_RESULTA_bus [44];
assign \coreComp|Mult0~1520  = \coreComp|Mult0~1475_RESULTA_bus [45];
assign \coreComp|Mult0~1521  = \coreComp|Mult0~1475_RESULTA_bus [46];
assign \coreComp|Mult0~1522  = \coreComp|Mult0~1475_RESULTA_bus [47];
assign \coreComp|Mult0~1523  = \coreComp|Mult0~1475_RESULTA_bus [48];
assign \coreComp|Mult0~1524  = \coreComp|Mult0~1475_RESULTA_bus [49];
assign \coreComp|Mult0~1525  = \coreComp|Mult0~1475_RESULTA_bus [50];
assign \coreComp|Mult0~1526  = \coreComp|Mult0~1475_RESULTA_bus [51];
assign \coreComp|Mult0~1527  = \coreComp|Mult0~1475_RESULTA_bus [52];
assign \coreComp|Mult0~1528  = \coreComp|Mult0~1475_RESULTA_bus [53];
assign \coreComp|Mult0~1529  = \coreComp|Mult0~1475_RESULTA_bus [54];
assign \coreComp|Mult0~1530  = \coreComp|Mult0~1475_RESULTA_bus [55];
assign \coreComp|Mult0~1531  = \coreComp|Mult0~1475_RESULTA_bus [56];
assign \coreComp|Mult0~1532  = \coreComp|Mult0~1475_RESULTA_bus [57];
assign \coreComp|Mult0~1533  = \coreComp|Mult0~1475_RESULTA_bus [58];
assign \coreComp|Mult0~1534  = \coreComp|Mult0~1475_RESULTA_bus [59];
assign \coreComp|Mult0~1535  = \coreComp|Mult0~1475_RESULTA_bus [60];
assign \coreComp|Mult0~1536  = \coreComp|Mult0~1475_RESULTA_bus [61];
assign \coreComp|Mult0~1537  = \coreComp|Mult0~1475_RESULTA_bus [62];
assign \coreComp|Mult0~1538  = \coreComp|Mult0~1475_RESULTA_bus [63];

assign \coreComp|Mult0~1816_resulta  = \coreComp|Mult0~1816_RESULTA_bus [0];
assign \coreComp|Mult0~1817  = \coreComp|Mult0~1816_RESULTA_bus [1];
assign \coreComp|Mult0~1818  = \coreComp|Mult0~1816_RESULTA_bus [2];
assign \coreComp|Mult0~1819  = \coreComp|Mult0~1816_RESULTA_bus [3];
assign \coreComp|Mult0~1820  = \coreComp|Mult0~1816_RESULTA_bus [4];
assign \coreComp|Mult0~1821  = \coreComp|Mult0~1816_RESULTA_bus [5];
assign \coreComp|Mult0~1822  = \coreComp|Mult0~1816_RESULTA_bus [6];
assign \coreComp|Mult0~1823  = \coreComp|Mult0~1816_RESULTA_bus [7];
assign \coreComp|Mult0~1824  = \coreComp|Mult0~1816_RESULTA_bus [8];
assign \coreComp|Mult0~1825  = \coreComp|Mult0~1816_RESULTA_bus [9];
assign \coreComp|Mult0~1826  = \coreComp|Mult0~1816_RESULTA_bus [10];
assign \coreComp|Mult0~1827  = \coreComp|Mult0~1816_RESULTA_bus [11];
assign \coreComp|Mult0~1828  = \coreComp|Mult0~1816_RESULTA_bus [12];
assign \coreComp|Mult0~1829  = \coreComp|Mult0~1816_RESULTA_bus [13];
assign \coreComp|Mult0~1830  = \coreComp|Mult0~1816_RESULTA_bus [14];
assign \coreComp|Mult0~1831  = \coreComp|Mult0~1816_RESULTA_bus [15];
assign \coreComp|Mult0~1832  = \coreComp|Mult0~1816_RESULTA_bus [16];
assign \coreComp|Mult0~1833  = \coreComp|Mult0~1816_RESULTA_bus [17];
assign \coreComp|Mult0~1834  = \coreComp|Mult0~1816_RESULTA_bus [18];
assign \coreComp|Mult0~1835  = \coreComp|Mult0~1816_RESULTA_bus [19];
assign \coreComp|Mult0~1836  = \coreComp|Mult0~1816_RESULTA_bus [20];
assign \coreComp|Mult0~1837  = \coreComp|Mult0~1816_RESULTA_bus [21];
assign \coreComp|Mult0~1838  = \coreComp|Mult0~1816_RESULTA_bus [22];
assign \coreComp|Mult0~1839  = \coreComp|Mult0~1816_RESULTA_bus [23];
assign \coreComp|Mult0~1840  = \coreComp|Mult0~1816_RESULTA_bus [24];
assign \coreComp|Mult0~1841  = \coreComp|Mult0~1816_RESULTA_bus [25];
assign \coreComp|Mult0~1842  = \coreComp|Mult0~1816_RESULTA_bus [26];
assign \coreComp|Mult0~1843  = \coreComp|Mult0~1816_RESULTA_bus [27];
assign \coreComp|Mult0~1844  = \coreComp|Mult0~1816_RESULTA_bus [28];
assign \coreComp|Mult0~1845  = \coreComp|Mult0~1816_RESULTA_bus [29];
assign \coreComp|Mult0~1846  = \coreComp|Mult0~1816_RESULTA_bus [30];
assign \coreComp|Mult0~1847  = \coreComp|Mult0~1816_RESULTA_bus [31];
assign \coreComp|Mult0~1848  = \coreComp|Mult0~1816_RESULTA_bus [32];
assign \coreComp|Mult0~1849  = \coreComp|Mult0~1816_RESULTA_bus [33];
assign \coreComp|Mult0~1850  = \coreComp|Mult0~1816_RESULTA_bus [34];
assign \coreComp|Mult0~1851  = \coreComp|Mult0~1816_RESULTA_bus [35];
assign \coreComp|Mult0~1852  = \coreComp|Mult0~1816_RESULTA_bus [36];
assign \coreComp|Mult0~1853  = \coreComp|Mult0~1816_RESULTA_bus [37];
assign \coreComp|Mult0~1854  = \coreComp|Mult0~1816_RESULTA_bus [38];
assign \coreComp|Mult0~1855  = \coreComp|Mult0~1816_RESULTA_bus [39];
assign \coreComp|Mult0~1856  = \coreComp|Mult0~1816_RESULTA_bus [40];
assign \coreComp|Mult0~1857  = \coreComp|Mult0~1816_RESULTA_bus [41];
assign \coreComp|Mult0~1858  = \coreComp|Mult0~1816_RESULTA_bus [42];
assign \coreComp|Mult0~1859  = \coreComp|Mult0~1816_RESULTA_bus [43];
assign \coreComp|Mult0~1860  = \coreComp|Mult0~1816_RESULTA_bus [44];
assign \coreComp|Mult0~1861  = \coreComp|Mult0~1816_RESULTA_bus [45];
assign \coreComp|Mult0~1862  = \coreComp|Mult0~1816_RESULTA_bus [46];
assign \coreComp|Mult0~1863  = \coreComp|Mult0~1816_RESULTA_bus [47];
assign \coreComp|Mult0~1864  = \coreComp|Mult0~1816_RESULTA_bus [48];
assign \coreComp|Mult0~1865  = \coreComp|Mult0~1816_RESULTA_bus [49];
assign \coreComp|Mult0~1866  = \coreComp|Mult0~1816_RESULTA_bus [50];
assign \coreComp|Mult0~1867  = \coreComp|Mult0~1816_RESULTA_bus [51];
assign \coreComp|Mult0~1868  = \coreComp|Mult0~1816_RESULTA_bus [52];
assign \coreComp|Mult0~1869  = \coreComp|Mult0~1816_RESULTA_bus [53];
assign \coreComp|Mult0~1870  = \coreComp|Mult0~1816_RESULTA_bus [54];
assign \coreComp|Mult0~1871  = \coreComp|Mult0~1816_RESULTA_bus [55];
assign \coreComp|Mult0~1872  = \coreComp|Mult0~1816_RESULTA_bus [56];
assign \coreComp|Mult0~1873  = \coreComp|Mult0~1816_RESULTA_bus [57];
assign \coreComp|Mult0~1874  = \coreComp|Mult0~1816_RESULTA_bus [58];
assign \coreComp|Mult0~1875  = \coreComp|Mult0~1816_RESULTA_bus [59];
assign \coreComp|Mult0~1876  = \coreComp|Mult0~1816_RESULTA_bus [60];
assign \coreComp|Mult0~1877  = \coreComp|Mult0~1816_RESULTA_bus [61];
assign \coreComp|Mult0~1878  = \coreComp|Mult0~1816_RESULTA_bus [62];
assign \coreComp|Mult0~1879  = \coreComp|Mult0~1816_RESULTA_bus [63];

assign \coreComp|Mult0~2157_resulta  = \coreComp|Mult0~2157_RESULTA_bus [0];
assign \coreComp|Mult0~2158  = \coreComp|Mult0~2157_RESULTA_bus [1];
assign \coreComp|Mult0~2159  = \coreComp|Mult0~2157_RESULTA_bus [2];
assign \coreComp|Mult0~2160  = \coreComp|Mult0~2157_RESULTA_bus [3];
assign \coreComp|Mult0~2161  = \coreComp|Mult0~2157_RESULTA_bus [4];
assign \coreComp|Mult0~2162  = \coreComp|Mult0~2157_RESULTA_bus [5];
assign \coreComp|Mult0~2163  = \coreComp|Mult0~2157_RESULTA_bus [6];
assign \coreComp|Mult0~2164  = \coreComp|Mult0~2157_RESULTA_bus [7];
assign \coreComp|Mult0~2165  = \coreComp|Mult0~2157_RESULTA_bus [8];
assign \coreComp|Mult0~2166  = \coreComp|Mult0~2157_RESULTA_bus [9];
assign \coreComp|Mult0~2167  = \coreComp|Mult0~2157_RESULTA_bus [10];
assign \coreComp|Mult0~2168  = \coreComp|Mult0~2157_RESULTA_bus [11];
assign \coreComp|Mult0~2169  = \coreComp|Mult0~2157_RESULTA_bus [12];
assign \coreComp|Mult0~2170  = \coreComp|Mult0~2157_RESULTA_bus [13];
assign \coreComp|Mult0~2171  = \coreComp|Mult0~2157_RESULTA_bus [14];
assign \coreComp|Mult0~2172  = \coreComp|Mult0~2157_RESULTA_bus [15];
assign \coreComp|Mult0~2173  = \coreComp|Mult0~2157_RESULTA_bus [16];
assign \coreComp|Mult0~2174  = \coreComp|Mult0~2157_RESULTA_bus [17];
assign \coreComp|Mult0~2175  = \coreComp|Mult0~2157_RESULTA_bus [18];
assign \coreComp|Mult0~2176  = \coreComp|Mult0~2157_RESULTA_bus [19];
assign \coreComp|Mult0~2177  = \coreComp|Mult0~2157_RESULTA_bus [20];
assign \coreComp|Mult0~2178  = \coreComp|Mult0~2157_RESULTA_bus [21];
assign \coreComp|Mult0~2179  = \coreComp|Mult0~2157_RESULTA_bus [22];
assign \coreComp|Mult0~2180  = \coreComp|Mult0~2157_RESULTA_bus [23];
assign \coreComp|Mult0~2181  = \coreComp|Mult0~2157_RESULTA_bus [24];
assign \coreComp|Mult0~2182  = \coreComp|Mult0~2157_RESULTA_bus [25];
assign \coreComp|Mult0~2183  = \coreComp|Mult0~2157_RESULTA_bus [26];
assign \coreComp|Mult0~2184  = \coreComp|Mult0~2157_RESULTA_bus [27];
assign \coreComp|Mult0~2185  = \coreComp|Mult0~2157_RESULTA_bus [28];
assign \coreComp|Mult0~2186  = \coreComp|Mult0~2157_RESULTA_bus [29];
assign \coreComp|Mult0~2187  = \coreComp|Mult0~2157_RESULTA_bus [30];
assign \coreComp|Mult0~2188  = \coreComp|Mult0~2157_RESULTA_bus [31];
assign \coreComp|Mult0~2189  = \coreComp|Mult0~2157_RESULTA_bus [32];
assign \coreComp|Mult0~2190  = \coreComp|Mult0~2157_RESULTA_bus [33];
assign \coreComp|Mult0~2191  = \coreComp|Mult0~2157_RESULTA_bus [34];
assign \coreComp|Mult0~2192  = \coreComp|Mult0~2157_RESULTA_bus [35];
assign \coreComp|Mult0~2193  = \coreComp|Mult0~2157_RESULTA_bus [36];
assign \coreComp|Mult0~2194  = \coreComp|Mult0~2157_RESULTA_bus [37];
assign \coreComp|Mult0~2195  = \coreComp|Mult0~2157_RESULTA_bus [38];
assign \coreComp|Mult0~2196  = \coreComp|Mult0~2157_RESULTA_bus [39];
assign \coreComp|Mult0~2197  = \coreComp|Mult0~2157_RESULTA_bus [40];
assign \coreComp|Mult0~2198  = \coreComp|Mult0~2157_RESULTA_bus [41];
assign \coreComp|Mult0~2199  = \coreComp|Mult0~2157_RESULTA_bus [42];
assign \coreComp|Mult0~2200  = \coreComp|Mult0~2157_RESULTA_bus [43];
assign \coreComp|Mult0~2201  = \coreComp|Mult0~2157_RESULTA_bus [44];
assign \coreComp|Mult0~2202  = \coreComp|Mult0~2157_RESULTA_bus [45];
assign \coreComp|Mult0~2203  = \coreComp|Mult0~2157_RESULTA_bus [46];
assign \coreComp|Mult0~2204  = \coreComp|Mult0~2157_RESULTA_bus [47];
assign \coreComp|Mult0~2205  = \coreComp|Mult0~2157_RESULTA_bus [48];
assign \coreComp|Mult0~2206  = \coreComp|Mult0~2157_RESULTA_bus [49];
assign \coreComp|Mult0~2207  = \coreComp|Mult0~2157_RESULTA_bus [50];
assign \coreComp|Mult0~2208  = \coreComp|Mult0~2157_RESULTA_bus [51];
assign \coreComp|Mult0~2209  = \coreComp|Mult0~2157_RESULTA_bus [52];
assign \coreComp|Mult0~2210  = \coreComp|Mult0~2157_RESULTA_bus [53];
assign \coreComp|Mult0~2211  = \coreComp|Mult0~2157_RESULTA_bus [54];
assign \coreComp|Mult0~2212  = \coreComp|Mult0~2157_RESULTA_bus [55];
assign \coreComp|Mult0~2213  = \coreComp|Mult0~2157_RESULTA_bus [56];
assign \coreComp|Mult0~2214  = \coreComp|Mult0~2157_RESULTA_bus [57];
assign \coreComp|Mult0~2215  = \coreComp|Mult0~2157_RESULTA_bus [58];
assign \coreComp|Mult0~2216  = \coreComp|Mult0~2157_RESULTA_bus [59];
assign \coreComp|Mult0~2217  = \coreComp|Mult0~2157_RESULTA_bus [60];
assign \coreComp|Mult0~2218  = \coreComp|Mult0~2157_RESULTA_bus [61];
assign \coreComp|Mult0~2219  = \coreComp|Mult0~2157_RESULTA_bus [62];
assign \coreComp|Mult0~2220  = \coreComp|Mult0~2157_RESULTA_bus [63];

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \readdata[0]~output (
	.i(\readdata~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[0]),
	.obar());
// synopsys translate_off
defparam \readdata[0]~output .bus_hold = "false";
defparam \readdata[0]~output .open_drain_output = "false";
defparam \readdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \readdata[1]~output (
	.i(\readdata~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[1]),
	.obar());
// synopsys translate_off
defparam \readdata[1]~output .bus_hold = "false";
defparam \readdata[1]~output .open_drain_output = "false";
defparam \readdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \readdata[2]~output (
	.i(\readdata~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[2]),
	.obar());
// synopsys translate_off
defparam \readdata[2]~output .bus_hold = "false";
defparam \readdata[2]~output .open_drain_output = "false";
defparam \readdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \readdata[3]~output (
	.i(\readdata~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[3]),
	.obar());
// synopsys translate_off
defparam \readdata[3]~output .bus_hold = "false";
defparam \readdata[3]~output .open_drain_output = "false";
defparam \readdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \readdata[4]~output (
	.i(\readdata~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[4]),
	.obar());
// synopsys translate_off
defparam \readdata[4]~output .bus_hold = "false";
defparam \readdata[4]~output .open_drain_output = "false";
defparam \readdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \readdata[5]~output (
	.i(\readdata~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[5]),
	.obar());
// synopsys translate_off
defparam \readdata[5]~output .bus_hold = "false";
defparam \readdata[5]~output .open_drain_output = "false";
defparam \readdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \readdata[6]~output (
	.i(\readdata~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[6]),
	.obar());
// synopsys translate_off
defparam \readdata[6]~output .bus_hold = "false";
defparam \readdata[6]~output .open_drain_output = "false";
defparam \readdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \readdata[7]~output (
	.i(\readdata~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[7]),
	.obar());
// synopsys translate_off
defparam \readdata[7]~output .bus_hold = "false";
defparam \readdata[7]~output .open_drain_output = "false";
defparam \readdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \readdata[8]~output (
	.i(\readdata~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[8]),
	.obar());
// synopsys translate_off
defparam \readdata[8]~output .bus_hold = "false";
defparam \readdata[8]~output .open_drain_output = "false";
defparam \readdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \readdata[9]~output (
	.i(\readdata~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[9]),
	.obar());
// synopsys translate_off
defparam \readdata[9]~output .bus_hold = "false";
defparam \readdata[9]~output .open_drain_output = "false";
defparam \readdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \readdata[10]~output (
	.i(\readdata~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[10]),
	.obar());
// synopsys translate_off
defparam \readdata[10]~output .bus_hold = "false";
defparam \readdata[10]~output .open_drain_output = "false";
defparam \readdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \readdata[11]~output (
	.i(\readdata~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[11]),
	.obar());
// synopsys translate_off
defparam \readdata[11]~output .bus_hold = "false";
defparam \readdata[11]~output .open_drain_output = "false";
defparam \readdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \readdata[12]~output (
	.i(\readdata~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[12]),
	.obar());
// synopsys translate_off
defparam \readdata[12]~output .bus_hold = "false";
defparam \readdata[12]~output .open_drain_output = "false";
defparam \readdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \readdata[13]~output (
	.i(\readdata~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[13]),
	.obar());
// synopsys translate_off
defparam \readdata[13]~output .bus_hold = "false";
defparam \readdata[13]~output .open_drain_output = "false";
defparam \readdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \readdata[14]~output (
	.i(\readdata~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[14]),
	.obar());
// synopsys translate_off
defparam \readdata[14]~output .bus_hold = "false";
defparam \readdata[14]~output .open_drain_output = "false";
defparam \readdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \readdata[15]~output (
	.i(\readdata~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[15]),
	.obar());
// synopsys translate_off
defparam \readdata[15]~output .bus_hold = "false";
defparam \readdata[15]~output .open_drain_output = "false";
defparam \readdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \readdata[16]~output (
	.i(\readdata~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[16]),
	.obar());
// synopsys translate_off
defparam \readdata[16]~output .bus_hold = "false";
defparam \readdata[16]~output .open_drain_output = "false";
defparam \readdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \readdata[17]~output (
	.i(\readdata~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[17]),
	.obar());
// synopsys translate_off
defparam \readdata[17]~output .bus_hold = "false";
defparam \readdata[17]~output .open_drain_output = "false";
defparam \readdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \readdata[18]~output (
	.i(\readdata~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[18]),
	.obar());
// synopsys translate_off
defparam \readdata[18]~output .bus_hold = "false";
defparam \readdata[18]~output .open_drain_output = "false";
defparam \readdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \readdata[19]~output (
	.i(\readdata~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[19]),
	.obar());
// synopsys translate_off
defparam \readdata[19]~output .bus_hold = "false";
defparam \readdata[19]~output .open_drain_output = "false";
defparam \readdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \readdata[20]~output (
	.i(\readdata~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[20]),
	.obar());
// synopsys translate_off
defparam \readdata[20]~output .bus_hold = "false";
defparam \readdata[20]~output .open_drain_output = "false";
defparam \readdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \readdata[21]~output (
	.i(\readdata~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[21]),
	.obar());
// synopsys translate_off
defparam \readdata[21]~output .bus_hold = "false";
defparam \readdata[21]~output .open_drain_output = "false";
defparam \readdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \readdata[22]~output (
	.i(\readdata~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[22]),
	.obar());
// synopsys translate_off
defparam \readdata[22]~output .bus_hold = "false";
defparam \readdata[22]~output .open_drain_output = "false";
defparam \readdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \readdata[23]~output (
	.i(\readdata~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[23]),
	.obar());
// synopsys translate_off
defparam \readdata[23]~output .bus_hold = "false";
defparam \readdata[23]~output .open_drain_output = "false";
defparam \readdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \readdata[24]~output (
	.i(\readdata~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[24]),
	.obar());
// synopsys translate_off
defparam \readdata[24]~output .bus_hold = "false";
defparam \readdata[24]~output .open_drain_output = "false";
defparam \readdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \readdata[25]~output (
	.i(\readdata~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[25]),
	.obar());
// synopsys translate_off
defparam \readdata[25]~output .bus_hold = "false";
defparam \readdata[25]~output .open_drain_output = "false";
defparam \readdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \readdata[26]~output (
	.i(\readdata~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[26]),
	.obar());
// synopsys translate_off
defparam \readdata[26]~output .bus_hold = "false";
defparam \readdata[26]~output .open_drain_output = "false";
defparam \readdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \readdata[27]~output (
	.i(\readdata~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[27]),
	.obar());
// synopsys translate_off
defparam \readdata[27]~output .bus_hold = "false";
defparam \readdata[27]~output .open_drain_output = "false";
defparam \readdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \readdata[28]~output (
	.i(\readdata~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[28]),
	.obar());
// synopsys translate_off
defparam \readdata[28]~output .bus_hold = "false";
defparam \readdata[28]~output .open_drain_output = "false";
defparam \readdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \readdata[29]~output (
	.i(\readdata~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[29]),
	.obar());
// synopsys translate_off
defparam \readdata[29]~output .bus_hold = "false";
defparam \readdata[29]~output .open_drain_output = "false";
defparam \readdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \readdata[30]~output (
	.i(\readdata~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[30]),
	.obar());
// synopsys translate_off
defparam \readdata[30]~output .bus_hold = "false";
defparam \readdata[30]~output .open_drain_output = "false";
defparam \readdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \readdata[31]~output (
	.i(\readdata~65_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[31]),
	.obar());
// synopsys translate_off
defparam \readdata[31]~output .bus_hold = "false";
defparam \readdata[31]~output .open_drain_output = "false";
defparam \readdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \avm_address[0]~output (
	.i(\coreComp|avm_address[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[0]),
	.obar());
// synopsys translate_off
defparam \avm_address[0]~output .bus_hold = "false";
defparam \avm_address[0]~output .open_drain_output = "false";
defparam \avm_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \avm_address[1]~output (
	.i(\coreComp|avm_address[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[1]),
	.obar());
// synopsys translate_off
defparam \avm_address[1]~output .bus_hold = "false";
defparam \avm_address[1]~output .open_drain_output = "false";
defparam \avm_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \avm_address[2]~output (
	.i(\coreComp|avm_address[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[2]),
	.obar());
// synopsys translate_off
defparam \avm_address[2]~output .bus_hold = "false";
defparam \avm_address[2]~output .open_drain_output = "false";
defparam \avm_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \avm_address[3]~output (
	.i(\coreComp|avm_address[3]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[3]),
	.obar());
// synopsys translate_off
defparam \avm_address[3]~output .bus_hold = "false";
defparam \avm_address[3]~output .open_drain_output = "false";
defparam \avm_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \avm_address[4]~output (
	.i(\coreComp|avm_address[4]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[4]),
	.obar());
// synopsys translate_off
defparam \avm_address[4]~output .bus_hold = "false";
defparam \avm_address[4]~output .open_drain_output = "false";
defparam \avm_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \avm_address[5]~output (
	.i(\coreComp|avm_address[5]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[5]),
	.obar());
// synopsys translate_off
defparam \avm_address[5]~output .bus_hold = "false";
defparam \avm_address[5]~output .open_drain_output = "false";
defparam \avm_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \avm_address[6]~output (
	.i(\coreComp|avm_address[6]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[6]),
	.obar());
// synopsys translate_off
defparam \avm_address[6]~output .bus_hold = "false";
defparam \avm_address[6]~output .open_drain_output = "false";
defparam \avm_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \avm_address[7]~output (
	.i(\coreComp|avm_address[7]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[7]),
	.obar());
// synopsys translate_off
defparam \avm_address[7]~output .bus_hold = "false";
defparam \avm_address[7]~output .open_drain_output = "false";
defparam \avm_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \avm_address[8]~output (
	.i(\coreComp|avm_address[8]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[8]),
	.obar());
// synopsys translate_off
defparam \avm_address[8]~output .bus_hold = "false";
defparam \avm_address[8]~output .open_drain_output = "false";
defparam \avm_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \avm_address[9]~output (
	.i(\coreComp|avm_address[9]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[9]),
	.obar());
// synopsys translate_off
defparam \avm_address[9]~output .bus_hold = "false";
defparam \avm_address[9]~output .open_drain_output = "false";
defparam \avm_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \avm_address[10]~output (
	.i(\coreComp|avm_address[10]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[10]),
	.obar());
// synopsys translate_off
defparam \avm_address[10]~output .bus_hold = "false";
defparam \avm_address[10]~output .open_drain_output = "false";
defparam \avm_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \avm_address[11]~output (
	.i(\coreComp|avm_address[11]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[11]),
	.obar());
// synopsys translate_off
defparam \avm_address[11]~output .bus_hold = "false";
defparam \avm_address[11]~output .open_drain_output = "false";
defparam \avm_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \avm_address[12]~output (
	.i(\coreComp|avm_address[12]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[12]),
	.obar());
// synopsys translate_off
defparam \avm_address[12]~output .bus_hold = "false";
defparam \avm_address[12]~output .open_drain_output = "false";
defparam \avm_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \avm_address[13]~output (
	.i(\coreComp|avm_address[13]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[13]),
	.obar());
// synopsys translate_off
defparam \avm_address[13]~output .bus_hold = "false";
defparam \avm_address[13]~output .open_drain_output = "false";
defparam \avm_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \avm_address[14]~output (
	.i(\coreComp|avm_address[14]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[14]),
	.obar());
// synopsys translate_off
defparam \avm_address[14]~output .bus_hold = "false";
defparam \avm_address[14]~output .open_drain_output = "false";
defparam \avm_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \avm_address[15]~output (
	.i(\coreComp|avm_address[15]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[15]),
	.obar());
// synopsys translate_off
defparam \avm_address[15]~output .bus_hold = "false";
defparam \avm_address[15]~output .open_drain_output = "false";
defparam \avm_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \avm_address[16]~output (
	.i(\coreComp|avm_address[16]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[16]),
	.obar());
// synopsys translate_off
defparam \avm_address[16]~output .bus_hold = "false";
defparam \avm_address[16]~output .open_drain_output = "false";
defparam \avm_address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \avm_address[17]~output (
	.i(\coreComp|avm_address[17]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[17]),
	.obar());
// synopsys translate_off
defparam \avm_address[17]~output .bus_hold = "false";
defparam \avm_address[17]~output .open_drain_output = "false";
defparam \avm_address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \avm_address[18]~output (
	.i(\coreComp|avm_address[18]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[18]),
	.obar());
// synopsys translate_off
defparam \avm_address[18]~output .bus_hold = "false";
defparam \avm_address[18]~output .open_drain_output = "false";
defparam \avm_address[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \avm_address[19]~output (
	.i(\coreComp|avm_address[19]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[19]),
	.obar());
// synopsys translate_off
defparam \avm_address[19]~output .bus_hold = "false";
defparam \avm_address[19]~output .open_drain_output = "false";
defparam \avm_address[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \avm_address[20]~output (
	.i(\coreComp|avm_address[20]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[20]),
	.obar());
// synopsys translate_off
defparam \avm_address[20]~output .bus_hold = "false";
defparam \avm_address[20]~output .open_drain_output = "false";
defparam \avm_address[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \avm_address[21]~output (
	.i(\coreComp|avm_address[21]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[21]),
	.obar());
// synopsys translate_off
defparam \avm_address[21]~output .bus_hold = "false";
defparam \avm_address[21]~output .open_drain_output = "false";
defparam \avm_address[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \avm_address[22]~output (
	.i(\coreComp|avm_address[22]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[22]),
	.obar());
// synopsys translate_off
defparam \avm_address[22]~output .bus_hold = "false";
defparam \avm_address[22]~output .open_drain_output = "false";
defparam \avm_address[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \avm_address[23]~output (
	.i(\coreComp|avm_address[23]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[23]),
	.obar());
// synopsys translate_off
defparam \avm_address[23]~output .bus_hold = "false";
defparam \avm_address[23]~output .open_drain_output = "false";
defparam \avm_address[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \avm_address[24]~output (
	.i(\coreComp|avm_address[24]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[24]),
	.obar());
// synopsys translate_off
defparam \avm_address[24]~output .bus_hold = "false";
defparam \avm_address[24]~output .open_drain_output = "false";
defparam \avm_address[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \avm_address[25]~output (
	.i(\coreComp|avm_address[25]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[25]),
	.obar());
// synopsys translate_off
defparam \avm_address[25]~output .bus_hold = "false";
defparam \avm_address[25]~output .open_drain_output = "false";
defparam \avm_address[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \avm_address[26]~output (
	.i(\coreComp|avm_address[26]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[26]),
	.obar());
// synopsys translate_off
defparam \avm_address[26]~output .bus_hold = "false";
defparam \avm_address[26]~output .open_drain_output = "false";
defparam \avm_address[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \avm_address[27]~output (
	.i(\coreComp|avm_address[27]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[27]),
	.obar());
// synopsys translate_off
defparam \avm_address[27]~output .bus_hold = "false";
defparam \avm_address[27]~output .open_drain_output = "false";
defparam \avm_address[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \avm_address[28]~output (
	.i(\coreComp|avm_address[28]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[28]),
	.obar());
// synopsys translate_off
defparam \avm_address[28]~output .bus_hold = "false";
defparam \avm_address[28]~output .open_drain_output = "false";
defparam \avm_address[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \avm_address[29]~output (
	.i(\coreComp|avm_address[29]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[29]),
	.obar());
// synopsys translate_off
defparam \avm_address[29]~output .bus_hold = "false";
defparam \avm_address[29]~output .open_drain_output = "false";
defparam \avm_address[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \avm_address[30]~output (
	.i(\coreComp|avm_address[30]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[30]),
	.obar());
// synopsys translate_off
defparam \avm_address[30]~output .bus_hold = "false";
defparam \avm_address[30]~output .open_drain_output = "false";
defparam \avm_address[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \avm_address[31]~output (
	.i(\coreComp|avm_address[31]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_address[31]),
	.obar());
// synopsys translate_off
defparam \avm_address[31]~output .bus_hold = "false";
defparam \avm_address[31]~output .open_drain_output = "false";
defparam \avm_address[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \avm_read~output (
	.i(!\coreComp|avm_address[1]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_read),
	.obar());
// synopsys translate_off
defparam \avm_read~output .bus_hold = "false";
defparam \avm_read~output .open_drain_output = "false";
defparam \avm_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \avm_bytenable[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_bytenable[0]),
	.obar());
// synopsys translate_off
defparam \avm_bytenable[0]~output .bus_hold = "false";
defparam \avm_bytenable[0]~output .open_drain_output = "false";
defparam \avm_bytenable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \avm_bytenable[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_bytenable[1]),
	.obar());
// synopsys translate_off
defparam \avm_bytenable[1]~output .bus_hold = "false";
defparam \avm_bytenable[1]~output .open_drain_output = "false";
defparam \avm_bytenable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \avm_bytenable[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_bytenable[2]),
	.obar());
// synopsys translate_off
defparam \avm_bytenable[2]~output .bus_hold = "false";
defparam \avm_bytenable[2]~output .open_drain_output = "false";
defparam \avm_bytenable[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \avm_bytenable[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_bytenable[3]),
	.obar());
// synopsys translate_off
defparam \avm_bytenable[3]~output .bus_hold = "false";
defparam \avm_bytenable[3]~output .open_drain_output = "false";
defparam \avm_bytenable[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \avm_burstcount[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[0]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[0]~output .bus_hold = "false";
defparam \avm_burstcount[0]~output .open_drain_output = "false";
defparam \avm_burstcount[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \avm_burstcount[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[1]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[1]~output .bus_hold = "false";
defparam \avm_burstcount[1]~output .open_drain_output = "false";
defparam \avm_burstcount[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \avm_burstcount[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[2]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[2]~output .bus_hold = "false";
defparam \avm_burstcount[2]~output .open_drain_output = "false";
defparam \avm_burstcount[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \avm_burstcount[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[3]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[3]~output .bus_hold = "false";
defparam \avm_burstcount[3]~output .open_drain_output = "false";
defparam \avm_burstcount[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \avm_burstcount[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[4]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[4]~output .bus_hold = "false";
defparam \avm_burstcount[4]~output .open_drain_output = "false";
defparam \avm_burstcount[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \avm_burstcount[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[5]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[5]~output .bus_hold = "false";
defparam \avm_burstcount[5]~output .open_drain_output = "false";
defparam \avm_burstcount[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \avm_burstcount[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[6]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[6]~output .bus_hold = "false";
defparam \avm_burstcount[6]~output .open_drain_output = "false";
defparam \avm_burstcount[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \avm_burstcount[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(avm_burstcount[7]),
	.obar());
// synopsys translate_off
defparam \avm_burstcount[7]~output .bus_hold = "false";
defparam \avm_burstcount[7]~output .open_drain_output = "false";
defparam \avm_burstcount[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \chipselect~input (
	.i(chipselect),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\chipselect~input_o ));
// synopsys translate_off
defparam \chipselect~input .bus_hold = "false";
defparam \chipselect~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \write~input (
	.i(write),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write~input_o ));
// synopsys translate_off
defparam \write~input .bus_hold = "false";
defparam \write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb dot_start(
// Equation(s):
// \dot_start~combout  = ( \write~input_o  & ( (\chipselect~input_o  & (!\address[1]~input_o  & (!\address[2]~input_o  & !\address[0]~input_o ))) ) )

	.dataa(!\chipselect~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[2]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dot_start~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam dot_start.extended_lut = "off";
defparam dot_start.lut_mask = 64'h0000000040004000;
defparam dot_start.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \writedata[30]~input (
	.i(writedata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[30]~input_o ));
// synopsys translate_off
defparam \writedata[30]~input .bus_hold = "false";
defparam \writedata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \vec_length[0]~0 (
// Equation(s):
// \vec_length[0]~0_combout  = ( !\address[2]~input_o  & ( \write~input_o  & ( (\resetn~input_o  & (\address[0]~input_o  & (\chipselect~input_o  & !\address[1]~input_o ))) ) ) )

	.dataa(!\resetn~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!\chipselect~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(!\address[2]~input_o ),
	.dataf(!\write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vec_length[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vec_length[0]~0 .extended_lut = "off";
defparam \vec_length[0]~0 .lut_mask = 64'h0000000001000000;
defparam \vec_length[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \vec_length[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[30]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[30] .is_wysiwyg = "true";
defparam \vec_length[30] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \resetn~inputCLKENA0 (
	.inclk(\resetn~input_o ),
	.ena(vcc),
	.outclk(\resetn~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \resetn~inputCLKENA0 .clock_type = "global clock";
defparam \resetn~inputCLKENA0 .disable_mode = "low";
defparam \resetn~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \resetn~inputCLKENA0 .ena_register_power_up = "high";
defparam \resetn~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \coreComp|vec_length[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[30]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[30] .is_wysiwyg = "true";
defparam \coreComp|vec_length[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \coreComp|Add10~49 (
// Equation(s):
// \coreComp|Add10~49_sumout  = SUM(( \coreComp|calculation_index [0] ) + ( VCC ) + ( !VCC ))
// \coreComp|Add10~50  = CARRY(( \coreComp|calculation_index [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~49_sumout ),
	.cout(\coreComp|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~49 .extended_lut = "off";
defparam \coreComp|Add10~49 .lut_mask = 64'h0000000000000F0F;
defparam \coreComp|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \avm_readdatavalid~input (
	.i(avm_readdatavalid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdatavalid~input_o ));
// synopsys translate_off
defparam \avm_readdatavalid~input .bus_hold = "false";
defparam \avm_readdatavalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N54
cyclonev_lcell_comb \coreComp|dataRecv_b~0 (
// Equation(s):
// \coreComp|dataRecv_b~0_combout  = ( \coreComp|dataRecv_b~q  & ( \dot_start~combout  & ( (\coreComp|state.IDLE~q  & !\avm_readdatavalid~input_o ) ) ) ) # ( !\coreComp|dataRecv_b~q  & ( \dot_start~combout  & ( \avm_readdatavalid~input_o  ) ) ) # ( 
// \coreComp|dataRecv_b~q  & ( !\dot_start~combout  & ( !\avm_readdatavalid~input_o  ) ) ) # ( !\coreComp|dataRecv_b~q  & ( !\dot_start~combout  & ( \avm_readdatavalid~input_o  ) ) )

	.dataa(!\coreComp|state.IDLE~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|dataRecv_b~q ),
	.dataf(!\dot_start~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|dataRecv_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|dataRecv_b~0 .extended_lut = "off";
defparam \coreComp|dataRecv_b~0 .lut_mask = 64'h3333CCCC33334444;
defparam \coreComp|dataRecv_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N56
dffeas \coreComp|dataRecv_b (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|dataRecv_b~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|dataRecv_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|dataRecv_b .is_wysiwyg = "true";
defparam \coreComp|dataRecv_b .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N0
cyclonev_lcell_comb \coreComp|Add6~25 (
// Equation(s):
// \coreComp|Add6~25_sumout  = SUM(( (\coreComp|FIFO_B_count [0]) # (\coreComp|always1~0_combout ) ) + ( (!\coreComp|always1~0_combout  & ((\coreComp|dataRecv_b~q ))) # (\coreComp|always1~0_combout  & (\coreComp|FIFO_B_count [0])) ) + ( !VCC ))
// \coreComp|Add6~26  = CARRY(( (\coreComp|FIFO_B_count [0]) # (\coreComp|always1~0_combout ) ) + ( (!\coreComp|always1~0_combout  & ((\coreComp|dataRecv_b~q ))) # (\coreComp|always1~0_combout  & (\coreComp|FIFO_B_count [0])) ) + ( !VCC ))

	.dataa(!\coreComp|always1~0_combout ),
	.datab(gnd),
	.datac(!\coreComp|FIFO_B_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|dataRecv_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~25_sumout ),
	.cout(\coreComp|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~25 .extended_lut = "off";
defparam \coreComp|Add6~25 .lut_mask = 64'h0000FA5000005F5F;
defparam \coreComp|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N42
cyclonev_lcell_comb \coreComp|FIFO_B_count[6]~0 (
// Equation(s):
// \coreComp|FIFO_B_count[6]~0_combout  = ( \coreComp|always1~0_combout  & ( (\resetn~input_o  & ((!\coreComp|dataRecv_b~q ) # (!\avm_readdatavalid~input_o ))) ) ) # ( !\coreComp|always1~0_combout  & ( (\avm_readdatavalid~input_o  & \resetn~input_o ) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\resetn~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B_count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B_count[6]~0 .extended_lut = "off";
defparam \coreComp|FIFO_B_count[6]~0 .lut_mask = 64'h030303030E0E0E0E;
defparam \coreComp|FIFO_B_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N2
dffeas \coreComp|FIFO_B_count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[0] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N3
cyclonev_lcell_comb \coreComp|Add6~21 (
// Equation(s):
// \coreComp|Add6~21_sumout  = SUM(( \coreComp|FIFO_B_count [1] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~26  ))
// \coreComp|Add6~22  = CARRY(( \coreComp|FIFO_B_count [1] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~26  ))

	.dataa(!\coreComp|always1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~21_sumout ),
	.cout(\coreComp|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~21 .extended_lut = "off";
defparam \coreComp|Add6~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \coreComp|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N5
dffeas \coreComp|FIFO_B_count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[1] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \writedata[4]~input (
	.i(writedata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[4]~input_o ));
// synopsys translate_off
defparam \writedata[4]~input .bus_hold = "false";
defparam \writedata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y6_N28
dffeas \vec_length[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[4] .is_wysiwyg = "true";
defparam \vec_length[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N20
dffeas \coreComp|vec_length[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[4]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[4] .is_wysiwyg = "true";
defparam \coreComp|vec_length[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \writedata[5]~input (
	.i(writedata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[5]~input_o ));
// synopsys translate_off
defparam \writedata[5]~input .bus_hold = "false";
defparam \writedata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N58
dffeas \vec_length[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[5] .is_wysiwyg = "true";
defparam \vec_length[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N29
dffeas \coreComp|vec_length[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[5]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[5] .is_wysiwyg = "true";
defparam \coreComp|vec_length[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \writedata[3]~input (
	.i(writedata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[3]~input_o ));
// synopsys translate_off
defparam \writedata[3]~input .bus_hold = "false";
defparam \writedata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N28
dffeas \vec_length[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[3] .is_wysiwyg = "true";
defparam \vec_length[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N11
dffeas \coreComp|vec_length[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[3]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[3] .is_wysiwyg = "true";
defparam \coreComp|vec_length[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \coreComp|Equal0~5 (
// Equation(s):
// \coreComp|Equal0~5_combout  = ( \coreComp|calculation_index [3] & ( \coreComp|vec_length [3] & ( (!\coreComp|vec_length [4] & (!\coreComp|calculation_index [4] & (!\coreComp|vec_length [5] $ (\coreComp|calculation_index [5])))) # (\coreComp|vec_length [4] 
// & (\coreComp|calculation_index [4] & (!\coreComp|vec_length [5] $ (\coreComp|calculation_index [5])))) ) ) ) # ( !\coreComp|calculation_index [3] & ( !\coreComp|vec_length [3] & ( (!\coreComp|vec_length [4] & (!\coreComp|calculation_index [4] & 
// (!\coreComp|vec_length [5] $ (\coreComp|calculation_index [5])))) # (\coreComp|vec_length [4] & (\coreComp|calculation_index [4] & (!\coreComp|vec_length [5] $ (\coreComp|calculation_index [5])))) ) ) )

	.dataa(!\coreComp|vec_length [4]),
	.datab(!\coreComp|calculation_index [4]),
	.datac(!\coreComp|vec_length [5]),
	.datad(!\coreComp|calculation_index [5]),
	.datae(!\coreComp|calculation_index [3]),
	.dataf(!\coreComp|vec_length [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~5 .extended_lut = "off";
defparam \coreComp|Equal0~5 .lut_mask = 64'h9009000000009009;
defparam \coreComp|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \writedata[0]~input (
	.i(writedata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[0]~input_o ));
// synopsys translate_off
defparam \writedata[0]~input .bus_hold = "false";
defparam \writedata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y5_N17
dffeas \vec_length[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[0] .is_wysiwyg = "true";
defparam \vec_length[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N37
dffeas \coreComp|vec_length[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[0]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[0] .is_wysiwyg = "true";
defparam \coreComp|vec_length[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \writedata[2]~input (
	.i(writedata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[2]~input_o ));
// synopsys translate_off
defparam \writedata[2]~input .bus_hold = "false";
defparam \writedata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y6_N49
dffeas \vec_length[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[2] .is_wysiwyg = "true";
defparam \vec_length[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N5
dffeas \coreComp|vec_length[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[2]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[2] .is_wysiwyg = "true";
defparam \coreComp|vec_length[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \writedata[1]~input (
	.i(writedata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[1]~input_o ));
// synopsys translate_off
defparam \writedata[1]~input .bus_hold = "false";
defparam \writedata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N43
dffeas \vec_length[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[1] .is_wysiwyg = "true";
defparam \vec_length[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \coreComp|vec_length[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[1]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[1] .is_wysiwyg = "true";
defparam \coreComp|vec_length[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \coreComp|Equal0~4 (
// Equation(s):
// \coreComp|Equal0~4_combout  = ( \coreComp|vec_length [1] & ( \coreComp|calculation_index [1] & ( (!\coreComp|calculation_index [2] & (!\coreComp|vec_length [2] & (!\coreComp|vec_length [0] $ (\coreComp|calculation_index [0])))) # 
// (\coreComp|calculation_index [2] & (\coreComp|vec_length [2] & (!\coreComp|vec_length [0] $ (\coreComp|calculation_index [0])))) ) ) ) # ( !\coreComp|vec_length [1] & ( !\coreComp|calculation_index [1] & ( (!\coreComp|calculation_index [2] & 
// (!\coreComp|vec_length [2] & (!\coreComp|vec_length [0] $ (\coreComp|calculation_index [0])))) # (\coreComp|calculation_index [2] & (\coreComp|vec_length [2] & (!\coreComp|vec_length [0] $ (\coreComp|calculation_index [0])))) ) ) )

	.dataa(!\coreComp|calculation_index [2]),
	.datab(!\coreComp|vec_length [0]),
	.datac(!\coreComp|vec_length [2]),
	.datad(!\coreComp|calculation_index [0]),
	.datae(!\coreComp|vec_length [1]),
	.dataf(!\coreComp|calculation_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~4 .extended_lut = "off";
defparam \coreComp|Equal0~4 .lut_mask = 64'h8421000000008421;
defparam \coreComp|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \writedata[14]~input (
	.i(writedata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[14]~input_o ));
// synopsys translate_off
defparam \writedata[14]~input .bus_hold = "false";
defparam \writedata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N43
dffeas \vec_length[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[14]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[14] .is_wysiwyg = "true";
defparam \vec_length[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \coreComp|vec_length[14]~feeder (
// Equation(s):
// \coreComp|vec_length[14]~feeder_combout  = ( vec_length[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vec_length[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|vec_length[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|vec_length[14]~feeder .extended_lut = "off";
defparam \coreComp|vec_length[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|vec_length[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \coreComp|vec_length[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|vec_length[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[14] .is_wysiwyg = "true";
defparam \coreComp|vec_length[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \writedata[12]~input (
	.i(writedata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[12]~input_o ));
// synopsys translate_off
defparam \writedata[12]~input .bus_hold = "false";
defparam \writedata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \vec_length[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[12]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[12] .is_wysiwyg = "true";
defparam \vec_length[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \coreComp|vec_length[12]~feeder (
// Equation(s):
// \coreComp|vec_length[12]~feeder_combout  = ( vec_length[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vec_length[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|vec_length[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|vec_length[12]~feeder .extended_lut = "off";
defparam \coreComp|vec_length[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|vec_length[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \coreComp|vec_length[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|vec_length[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[12] .is_wysiwyg = "true";
defparam \coreComp|vec_length[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \writedata[13]~input (
	.i(writedata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[13]~input_o ));
// synopsys translate_off
defparam \writedata[13]~input .bus_hold = "false";
defparam \writedata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \vec_length[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[13]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[13] .is_wysiwyg = "true";
defparam \vec_length[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \coreComp|vec_length[13]~feeder (
// Equation(s):
// \coreComp|vec_length[13]~feeder_combout  = ( vec_length[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vec_length[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|vec_length[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|vec_length[13]~feeder .extended_lut = "off";
defparam \coreComp|vec_length[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|vec_length[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \coreComp|vec_length[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|vec_length[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[13] .is_wysiwyg = "true";
defparam \coreComp|vec_length[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N27
cyclonev_lcell_comb \coreComp|Equal0~1 (
// Equation(s):
// \coreComp|Equal0~1_combout  = ( \coreComp|vec_length [12] & ( \coreComp|vec_length [13] & ( (\coreComp|calculation_index [12] & (\coreComp|calculation_index [13] & (!\coreComp|vec_length [14] $ (\coreComp|calculation_index [14])))) ) ) ) # ( 
// !\coreComp|vec_length [12] & ( \coreComp|vec_length [13] & ( (!\coreComp|calculation_index [12] & (\coreComp|calculation_index [13] & (!\coreComp|vec_length [14] $ (\coreComp|calculation_index [14])))) ) ) ) # ( \coreComp|vec_length [12] & ( 
// !\coreComp|vec_length [13] & ( (\coreComp|calculation_index [12] & (!\coreComp|calculation_index [13] & (!\coreComp|vec_length [14] $ (\coreComp|calculation_index [14])))) ) ) ) # ( !\coreComp|vec_length [12] & ( !\coreComp|vec_length [13] & ( 
// (!\coreComp|calculation_index [12] & (!\coreComp|calculation_index [13] & (!\coreComp|vec_length [14] $ (\coreComp|calculation_index [14])))) ) ) )

	.dataa(!\coreComp|calculation_index [12]),
	.datab(!\coreComp|vec_length [14]),
	.datac(!\coreComp|calculation_index [13]),
	.datad(!\coreComp|calculation_index [14]),
	.datae(!\coreComp|vec_length [12]),
	.dataf(!\coreComp|vec_length [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~1 .extended_lut = "off";
defparam \coreComp|Equal0~1 .lut_mask = 64'h8020401008020401;
defparam \coreComp|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \writedata[6]~input (
	.i(writedata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[6]~input_o ));
// synopsys translate_off
defparam \writedata[6]~input .bus_hold = "false";
defparam \writedata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N37
dffeas \vec_length[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[6] .is_wysiwyg = "true";
defparam \vec_length[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N53
dffeas \coreComp|vec_length[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[6]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[6] .is_wysiwyg = "true";
defparam \coreComp|vec_length[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \writedata[7]~input (
	.i(writedata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[7]~input_o ));
// synopsys translate_off
defparam \writedata[7]~input .bus_hold = "false";
defparam \writedata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N37
dffeas \vec_length[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[7] .is_wysiwyg = "true";
defparam \vec_length[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N35
dffeas \coreComp|vec_length[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[7]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[7] .is_wysiwyg = "true";
defparam \coreComp|vec_length[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \writedata[8]~input (
	.i(writedata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[8]~input_o ));
// synopsys translate_off
defparam \writedata[8]~input .bus_hold = "false";
defparam \writedata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y6_N13
dffeas \vec_length[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[8] .is_wysiwyg = "true";
defparam \vec_length[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N41
dffeas \coreComp|vec_length[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[8]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[8] .is_wysiwyg = "true";
defparam \coreComp|vec_length[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \coreComp|Equal0~3 (
// Equation(s):
// \coreComp|Equal0~3_combout  = ( \coreComp|calculation_index [6] & ( \coreComp|vec_length [8] & ( (\coreComp|vec_length [6] & (\coreComp|calculation_index [8] & (!\coreComp|vec_length [7] $ (\coreComp|calculation_index [7])))) ) ) ) # ( 
// !\coreComp|calculation_index [6] & ( \coreComp|vec_length [8] & ( (!\coreComp|vec_length [6] & (\coreComp|calculation_index [8] & (!\coreComp|vec_length [7] $ (\coreComp|calculation_index [7])))) ) ) ) # ( \coreComp|calculation_index [6] & ( 
// !\coreComp|vec_length [8] & ( (\coreComp|vec_length [6] & (!\coreComp|calculation_index [8] & (!\coreComp|vec_length [7] $ (\coreComp|calculation_index [7])))) ) ) ) # ( !\coreComp|calculation_index [6] & ( !\coreComp|vec_length [8] & ( 
// (!\coreComp|vec_length [6] & (!\coreComp|calculation_index [8] & (!\coreComp|vec_length [7] $ (\coreComp|calculation_index [7])))) ) ) )

	.dataa(!\coreComp|vec_length [6]),
	.datab(!\coreComp|calculation_index [8]),
	.datac(!\coreComp|vec_length [7]),
	.datad(!\coreComp|calculation_index [7]),
	.datae(!\coreComp|calculation_index [6]),
	.dataf(!\coreComp|vec_length [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~3 .extended_lut = "off";
defparam \coreComp|Equal0~3 .lut_mask = 64'h8008400420021001;
defparam \coreComp|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \writedata[9]~input (
	.i(writedata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[9]~input_o ));
// synopsys translate_off
defparam \writedata[9]~input .bus_hold = "false";
defparam \writedata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y6_N25
dffeas \vec_length[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[9] .is_wysiwyg = "true";
defparam \vec_length[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N41
dffeas \coreComp|vec_length[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[9]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[9] .is_wysiwyg = "true";
defparam \coreComp|vec_length[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \writedata[11]~input (
	.i(writedata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[11]~input_o ));
// synopsys translate_off
defparam \writedata[11]~input .bus_hold = "false";
defparam \writedata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \vec_length[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[11]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[11] .is_wysiwyg = "true";
defparam \vec_length[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \coreComp|vec_length[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[11]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[11] .is_wysiwyg = "true";
defparam \coreComp|vec_length[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \writedata[10]~input (
	.i(writedata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[10]~input_o ));
// synopsys translate_off
defparam \writedata[10]~input .bus_hold = "false";
defparam \writedata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \vec_length[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[10]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[10] .is_wysiwyg = "true";
defparam \vec_length[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \coreComp|vec_length[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[10]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[10] .is_wysiwyg = "true";
defparam \coreComp|vec_length[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \coreComp|Equal0~2 (
// Equation(s):
// \coreComp|Equal0~2_combout  = ( \coreComp|calculation_index [9] & ( \coreComp|vec_length [10] & ( (\coreComp|vec_length [9] & (\coreComp|calculation_index [10] & (!\coreComp|calculation_index [11] $ (\coreComp|vec_length [11])))) ) ) ) # ( 
// !\coreComp|calculation_index [9] & ( \coreComp|vec_length [10] & ( (!\coreComp|vec_length [9] & (\coreComp|calculation_index [10] & (!\coreComp|calculation_index [11] $ (\coreComp|vec_length [11])))) ) ) ) # ( \coreComp|calculation_index [9] & ( 
// !\coreComp|vec_length [10] & ( (\coreComp|vec_length [9] & (!\coreComp|calculation_index [10] & (!\coreComp|calculation_index [11] $ (\coreComp|vec_length [11])))) ) ) ) # ( !\coreComp|calculation_index [9] & ( !\coreComp|vec_length [10] & ( 
// (!\coreComp|vec_length [9] & (!\coreComp|calculation_index [10] & (!\coreComp|calculation_index [11] $ (\coreComp|vec_length [11])))) ) ) )

	.dataa(!\coreComp|vec_length [9]),
	.datab(!\coreComp|calculation_index [10]),
	.datac(!\coreComp|calculation_index [11]),
	.datad(!\coreComp|vec_length [11]),
	.datae(!\coreComp|calculation_index [9]),
	.dataf(!\coreComp|vec_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~2 .extended_lut = "off";
defparam \coreComp|Equal0~2 .lut_mask = 64'h8008400420021001;
defparam \coreComp|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \coreComp|Equal0~6 (
// Equation(s):
// \coreComp|Equal0~6_combout  = ( \coreComp|Equal0~2_combout  & ( (\coreComp|Equal0~5_combout  & (\coreComp|Equal0~4_combout  & (\coreComp|Equal0~1_combout  & \coreComp|Equal0~3_combout ))) ) )

	.dataa(!\coreComp|Equal0~5_combout ),
	.datab(!\coreComp|Equal0~4_combout ),
	.datac(!\coreComp|Equal0~1_combout ),
	.datad(!\coreComp|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\coreComp|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~6 .extended_lut = "off";
defparam \coreComp|Equal0~6 .lut_mask = 64'h0000000000010001;
defparam \coreComp|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \writedata[17]~input (
	.i(writedata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[17]~input_o ));
// synopsys translate_off
defparam \writedata[17]~input .bus_hold = "false";
defparam \writedata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N47
dffeas \vec_length[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[17]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[17] .is_wysiwyg = "true";
defparam \vec_length[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N35
dffeas \coreComp|vec_length[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[17]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[17] .is_wysiwyg = "true";
defparam \coreComp|vec_length[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \writedata[15]~input (
	.i(writedata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[15]~input_o ));
// synopsys translate_off
defparam \writedata[15]~input .bus_hold = "false";
defparam \writedata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \vec_length[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[15]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[15] .is_wysiwyg = "true";
defparam \vec_length[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \coreComp|vec_length[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[15]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[15] .is_wysiwyg = "true";
defparam \coreComp|vec_length[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \writedata[16]~input (
	.i(writedata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[16]~input_o ));
// synopsys translate_off
defparam \writedata[16]~input .bus_hold = "false";
defparam \writedata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N43
dffeas \vec_length[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[16]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[16] .is_wysiwyg = "true";
defparam \vec_length[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N20
dffeas \coreComp|vec_length[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[16]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[16] .is_wysiwyg = "true";
defparam \coreComp|vec_length[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \coreComp|Equal0~0 (
// Equation(s):
// \coreComp|Equal0~0_combout  = ( \coreComp|calculation_index [17] & ( \coreComp|vec_length [16] & ( (\coreComp|calculation_index [16] & (\coreComp|vec_length [17] & (!\coreComp|calculation_index [15] $ (\coreComp|vec_length [15])))) ) ) ) # ( 
// !\coreComp|calculation_index [17] & ( \coreComp|vec_length [16] & ( (\coreComp|calculation_index [16] & (!\coreComp|vec_length [17] & (!\coreComp|calculation_index [15] $ (\coreComp|vec_length [15])))) ) ) ) # ( \coreComp|calculation_index [17] & ( 
// !\coreComp|vec_length [16] & ( (!\coreComp|calculation_index [16] & (\coreComp|vec_length [17] & (!\coreComp|calculation_index [15] $ (\coreComp|vec_length [15])))) ) ) ) # ( !\coreComp|calculation_index [17] & ( !\coreComp|vec_length [16] & ( 
// (!\coreComp|calculation_index [16] & (!\coreComp|vec_length [17] & (!\coreComp|calculation_index [15] $ (\coreComp|vec_length [15])))) ) ) )

	.dataa(!\coreComp|calculation_index [16]),
	.datab(!\coreComp|calculation_index [15]),
	.datac(!\coreComp|vec_length [17]),
	.datad(!\coreComp|vec_length [15]),
	.datae(!\coreComp|calculation_index [17]),
	.dataf(!\coreComp|vec_length [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~0 .extended_lut = "off";
defparam \coreComp|Equal0~0 .lut_mask = 64'h8020080240100401;
defparam \coreComp|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \coreComp|Selector1~1 (
// Equation(s):
// \coreComp|Selector1~1_combout  = ( \coreComp|Equal0~0_combout  & ( ((\coreComp|state.RUN~q  & ((!\coreComp|Equal0~12_combout ) # (!\coreComp|Equal0~6_combout )))) # (\coreComp|Selector1~0_combout ) ) ) # ( !\coreComp|Equal0~0_combout  & ( 
// (\coreComp|state.RUN~q ) # (\coreComp|Selector1~0_combout ) ) )

	.dataa(!\coreComp|Equal0~12_combout ),
	.datab(!\coreComp|Equal0~6_combout ),
	.datac(!\coreComp|Selector1~0_combout ),
	.datad(!\coreComp|state.RUN~q ),
	.datae(gnd),
	.dataf(!\coreComp|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Selector1~1 .extended_lut = "off";
defparam \coreComp|Selector1~1 .lut_mask = 64'h0FFF0FFF0FEF0FEF;
defparam \coreComp|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \coreComp|state.RUN (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|state.RUN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|state.RUN .is_wysiwyg = "true";
defparam \coreComp|state.RUN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N0
cyclonev_lcell_comb \coreComp|Add4~25 (
// Equation(s):
// \coreComp|Add4~25_sumout  = SUM(( \coreComp|FIFO_A_count [0] ) + ( (!\coreComp|dataRecv_b~q ) # (\coreComp|always1~0_combout ) ) + ( !VCC ))
// \coreComp|Add4~26  = CARRY(( \coreComp|FIFO_A_count [0] ) + ( (!\coreComp|dataRecv_b~q ) # (\coreComp|always1~0_combout ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [0]),
	.datae(gnd),
	.dataf(!\coreComp|dataRecv_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~25_sumout ),
	.cout(\coreComp|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~25 .extended_lut = "off";
defparam \coreComp|Add4~25 .lut_mask = 64'h000000CC000000FF;
defparam \coreComp|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_A_count[6]~0 (
// Equation(s):
// \coreComp|FIFO_A_count[6]~0_combout  = ( \coreComp|always1~0_combout  & ( (\resetn~input_o  & ((!\avm_readdatavalid~input_o ) # (\coreComp|dataRecv_b~q ))) ) ) # ( !\coreComp|always1~0_combout  & ( (\avm_readdatavalid~input_o  & \resetn~input_o ) ) )

	.dataa(gnd),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\resetn~input_o ),
	.datad(!\coreComp|dataRecv_b~q ),
	.datae(gnd),
	.dataf(!\coreComp|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A_count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A_count[6]~0 .extended_lut = "off";
defparam \coreComp|FIFO_A_count[6]~0 .lut_mask = 64'h030303030C0F0C0F;
defparam \coreComp|FIFO_A_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N2
dffeas \coreComp|FIFO_A_count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[0] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N3
cyclonev_lcell_comb \coreComp|Add4~21 (
// Equation(s):
// \coreComp|Add4~21_sumout  = SUM(( \coreComp|FIFO_A_count [1] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~26  ))
// \coreComp|Add4~22  = CARRY(( \coreComp|FIFO_A_count [1] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~26  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~21_sumout ),
	.cout(\coreComp|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~21 .extended_lut = "off";
defparam \coreComp|Add4~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N5
dffeas \coreComp|FIFO_A_count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[1] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N6
cyclonev_lcell_comb \coreComp|Add4~17 (
// Equation(s):
// \coreComp|Add4~17_sumout  = SUM(( \coreComp|FIFO_A_count [2] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~22  ))
// \coreComp|Add4~18  = CARRY(( \coreComp|FIFO_A_count [2] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~22  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~17_sumout ),
	.cout(\coreComp|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~17 .extended_lut = "off";
defparam \coreComp|Add4~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N8
dffeas \coreComp|FIFO_A_count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[2] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N9
cyclonev_lcell_comb \coreComp|Add4~13 (
// Equation(s):
// \coreComp|Add4~13_sumout  = SUM(( \coreComp|FIFO_A_count [3] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~18  ))
// \coreComp|Add4~14  = CARRY(( \coreComp|FIFO_A_count [3] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~18  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~13_sumout ),
	.cout(\coreComp|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~13 .extended_lut = "off";
defparam \coreComp|Add4~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N11
dffeas \coreComp|FIFO_A_count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[3] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N12
cyclonev_lcell_comb \coreComp|Add4~9 (
// Equation(s):
// \coreComp|Add4~9_sumout  = SUM(( \coreComp|FIFO_A_count [4] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~14  ))
// \coreComp|Add4~10  = CARRY(( \coreComp|FIFO_A_count [4] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~14  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~9_sumout ),
	.cout(\coreComp|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~9 .extended_lut = "off";
defparam \coreComp|Add4~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N14
dffeas \coreComp|FIFO_A_count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[4] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N15
cyclonev_lcell_comb \coreComp|Add4~5 (
// Equation(s):
// \coreComp|Add4~5_sumout  = SUM(( \coreComp|FIFO_A_count [5] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~10  ))
// \coreComp|Add4~6  = CARRY(( \coreComp|FIFO_A_count [5] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~10  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~5_sumout ),
	.cout(\coreComp|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~5 .extended_lut = "off";
defparam \coreComp|Add4~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N17
dffeas \coreComp|FIFO_A_count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[5] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N18
cyclonev_lcell_comb \coreComp|Add4~1 (
// Equation(s):
// \coreComp|Add4~1_sumout  = SUM(( \coreComp|FIFO_A_count [6] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add4~6  ))

	.dataa(gnd),
	.datab(!\coreComp|always1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add4~1 .extended_lut = "off";
defparam \coreComp|Add4~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \coreComp|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N20
dffeas \coreComp|FIFO_A_count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_count[6] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N54
cyclonev_lcell_comb \coreComp|LessThan3~0 (
// Equation(s):
// \coreComp|LessThan3~0_combout  = ( !\coreComp|FIFO_A_count [1] & ( !\coreComp|FIFO_A_count [6] & ( (!\coreComp|FIFO_A_count [4] & (!\coreComp|FIFO_A_count [3] & (!\coreComp|FIFO_A_count [5] & !\coreComp|FIFO_A_count [2]))) ) ) )

	.dataa(!\coreComp|FIFO_A_count [4]),
	.datab(!\coreComp|FIFO_A_count [3]),
	.datac(!\coreComp|FIFO_A_count [5]),
	.datad(!\coreComp|FIFO_A_count [2]),
	.datae(!\coreComp|FIFO_A_count [1]),
	.dataf(!\coreComp|FIFO_A_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan3~0 .extended_lut = "off";
defparam \coreComp|LessThan3~0 .lut_mask = 64'h8000000000000000;
defparam \coreComp|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N6
cyclonev_lcell_comb \coreComp|Add6~17 (
// Equation(s):
// \coreComp|Add6~17_sumout  = SUM(( \coreComp|FIFO_B_count [2] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~22  ))
// \coreComp|Add6~18  = CARRY(( \coreComp|FIFO_B_count [2] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|always1~0_combout ),
	.datad(!\coreComp|FIFO_B_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~17_sumout ),
	.cout(\coreComp|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~17 .extended_lut = "off";
defparam \coreComp|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \coreComp|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N8
dffeas \coreComp|FIFO_B_count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[2] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N9
cyclonev_lcell_comb \coreComp|Add6~13 (
// Equation(s):
// \coreComp|Add6~13_sumout  = SUM(( \coreComp|FIFO_B_count [3] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~18  ))
// \coreComp|Add6~14  = CARRY(( \coreComp|FIFO_B_count [3] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~18  ))

	.dataa(!\coreComp|always1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~13_sumout ),
	.cout(\coreComp|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~13 .extended_lut = "off";
defparam \coreComp|Add6~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \coreComp|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N11
dffeas \coreComp|FIFO_B_count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[3] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N12
cyclonev_lcell_comb \coreComp|Add6~9 (
// Equation(s):
// \coreComp|Add6~9_sumout  = SUM(( \coreComp|FIFO_B_count [4] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~14  ))
// \coreComp|Add6~10  = CARRY(( \coreComp|FIFO_B_count [4] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|always1~0_combout ),
	.datad(!\coreComp|FIFO_B_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~9_sumout ),
	.cout(\coreComp|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~9 .extended_lut = "off";
defparam \coreComp|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \coreComp|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N14
dffeas \coreComp|FIFO_B_count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[4] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N15
cyclonev_lcell_comb \coreComp|Add6~5 (
// Equation(s):
// \coreComp|Add6~5_sumout  = SUM(( \coreComp|FIFO_B_count [5] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~10  ))
// \coreComp|Add6~6  = CARRY(( \coreComp|FIFO_B_count [5] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~10  ))

	.dataa(!\coreComp|always1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~5_sumout ),
	.cout(\coreComp|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~5 .extended_lut = "off";
defparam \coreComp|Add6~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \coreComp|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N17
dffeas \coreComp|FIFO_B_count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[5] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N18
cyclonev_lcell_comb \coreComp|Add6~1 (
// Equation(s):
// \coreComp|Add6~1_sumout  = SUM(( \coreComp|FIFO_B_count [6] ) + ( \coreComp|always1~0_combout  ) + ( \coreComp|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|always1~0_combout ),
	.datad(!\coreComp|FIFO_B_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add6~1 .extended_lut = "off";
defparam \coreComp|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \coreComp|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N20
dffeas \coreComp|FIFO_B_count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_B_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_count[6] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N30
cyclonev_lcell_comb \coreComp|LessThan4~0 (
// Equation(s):
// \coreComp|LessThan4~0_combout  = ( !\coreComp|FIFO_B_count [0] & ( !\coreComp|FIFO_B_count [5] & ( (!\coreComp|FIFO_B_count [6] & (!\coreComp|FIFO_B_count [3] & (!\coreComp|FIFO_B_count [2] & !\coreComp|FIFO_B_count [4]))) ) ) )

	.dataa(!\coreComp|FIFO_B_count [6]),
	.datab(!\coreComp|FIFO_B_count [3]),
	.datac(!\coreComp|FIFO_B_count [2]),
	.datad(!\coreComp|FIFO_B_count [4]),
	.datae(!\coreComp|FIFO_B_count [0]),
	.dataf(!\coreComp|FIFO_B_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan4~0 .extended_lut = "off";
defparam \coreComp|LessThan4~0 .lut_mask = 64'h8000000000000000;
defparam \coreComp|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N48
cyclonev_lcell_comb \coreComp|always1~0 (
// Equation(s):
// \coreComp|always1~0_combout  = ( \coreComp|LessThan3~0_combout  & ( \coreComp|LessThan4~0_combout  & ( (\coreComp|FIFO_B_count [1] & (\coreComp|state.RUN~q  & \coreComp|FIFO_A_count [0])) ) ) ) # ( !\coreComp|LessThan3~0_combout  & ( 
// \coreComp|LessThan4~0_combout  & ( (\coreComp|FIFO_B_count [1] & \coreComp|state.RUN~q ) ) ) ) # ( \coreComp|LessThan3~0_combout  & ( !\coreComp|LessThan4~0_combout  & ( (\coreComp|state.RUN~q  & \coreComp|FIFO_A_count [0]) ) ) ) # ( 
// !\coreComp|LessThan3~0_combout  & ( !\coreComp|LessThan4~0_combout  & ( \coreComp|state.RUN~q  ) ) )

	.dataa(!\coreComp|FIFO_B_count [1]),
	.datab(!\coreComp|state.RUN~q ),
	.datac(!\coreComp|FIFO_A_count [0]),
	.datad(gnd),
	.datae(!\coreComp|LessThan3~0_combout ),
	.dataf(!\coreComp|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|always1~0 .extended_lut = "off";
defparam \coreComp|always1~0 .lut_mask = 64'h3333030311110101;
defparam \coreComp|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N54
cyclonev_lcell_comb \coreComp|accum[63]~0 (
// Equation(s):
// \coreComp|accum[63]~0_combout  = ( \coreComp|FIFO_B_count [1] & ( \coreComp|Selector1~0_combout  ) ) # ( !\coreComp|FIFO_B_count [1] & ( \coreComp|Selector1~0_combout  ) ) # ( \coreComp|FIFO_B_count [1] & ( !\coreComp|Selector1~0_combout  & ( 
// (\coreComp|state.RUN~q  & ((!\coreComp|LessThan3~0_combout ) # (\coreComp|FIFO_A_count [0]))) ) ) ) # ( !\coreComp|FIFO_B_count [1] & ( !\coreComp|Selector1~0_combout  & ( (\coreComp|state.RUN~q  & (!\coreComp|LessThan4~0_combout  & 
// ((!\coreComp|LessThan3~0_combout ) # (\coreComp|FIFO_A_count [0])))) ) ) )

	.dataa(!\coreComp|FIFO_A_count [0]),
	.datab(!\coreComp|state.RUN~q ),
	.datac(!\coreComp|LessThan3~0_combout ),
	.datad(!\coreComp|LessThan4~0_combout ),
	.datae(!\coreComp|FIFO_B_count [1]),
	.dataf(!\coreComp|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|accum[63]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|accum[63]~0 .extended_lut = "off";
defparam \coreComp|accum[63]~0 .lut_mask = 64'h31003131FFFFFFFF;
defparam \coreComp|accum[63]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \coreComp|calculation_index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~49_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[0] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \coreComp|Add10~53 (
// Equation(s):
// \coreComp|Add10~53_sumout  = SUM(( \coreComp|calculation_index [1] ) + ( GND ) + ( \coreComp|Add10~50  ))
// \coreComp|Add10~54  = CARRY(( \coreComp|calculation_index [1] ) + ( GND ) + ( \coreComp|Add10~50  ))

	.dataa(!\coreComp|calculation_index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~53_sumout ),
	.cout(\coreComp|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~53 .extended_lut = "off";
defparam \coreComp|Add10~53 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N5
dffeas \coreComp|calculation_index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~53_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[1] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \coreComp|Add10~57 (
// Equation(s):
// \coreComp|Add10~57_sumout  = SUM(( \coreComp|calculation_index [2] ) + ( GND ) + ( \coreComp|Add10~54  ))
// \coreComp|Add10~58  = CARRY(( \coreComp|calculation_index [2] ) + ( GND ) + ( \coreComp|Add10~54  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~57_sumout ),
	.cout(\coreComp|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~57 .extended_lut = "off";
defparam \coreComp|Add10~57 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N8
dffeas \coreComp|calculation_index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~57_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[2] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \coreComp|Add10~61 (
// Equation(s):
// \coreComp|Add10~61_sumout  = SUM(( \coreComp|calculation_index [3] ) + ( GND ) + ( \coreComp|Add10~58  ))
// \coreComp|Add10~62  = CARRY(( \coreComp|calculation_index [3] ) + ( GND ) + ( \coreComp|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~61_sumout ),
	.cout(\coreComp|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~61 .extended_lut = "off";
defparam \coreComp|Add10~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \coreComp|calculation_index[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~61_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[3] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \coreComp|Add10~65 (
// Equation(s):
// \coreComp|Add10~65_sumout  = SUM(( \coreComp|calculation_index [4] ) + ( GND ) + ( \coreComp|Add10~62  ))
// \coreComp|Add10~66  = CARRY(( \coreComp|calculation_index [4] ) + ( GND ) + ( \coreComp|Add10~62  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~65_sumout ),
	.cout(\coreComp|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~65 .extended_lut = "off";
defparam \coreComp|Add10~65 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \coreComp|calculation_index[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~65_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[4] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \coreComp|Add10~69 (
// Equation(s):
// \coreComp|Add10~69_sumout  = SUM(( \coreComp|calculation_index [5] ) + ( GND ) + ( \coreComp|Add10~66  ))
// \coreComp|Add10~70  = CARRY(( \coreComp|calculation_index [5] ) + ( GND ) + ( \coreComp|Add10~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~69_sumout ),
	.cout(\coreComp|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~69 .extended_lut = "off";
defparam \coreComp|Add10~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N17
dffeas \coreComp|calculation_index[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~69_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[5] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \coreComp|Add10~37 (
// Equation(s):
// \coreComp|Add10~37_sumout  = SUM(( \coreComp|calculation_index [6] ) + ( GND ) + ( \coreComp|Add10~70  ))
// \coreComp|Add10~38  = CARRY(( \coreComp|calculation_index [6] ) + ( GND ) + ( \coreComp|Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~37_sumout ),
	.cout(\coreComp|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~37 .extended_lut = "off";
defparam \coreComp|Add10~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N20
dffeas \coreComp|calculation_index[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[6] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N21
cyclonev_lcell_comb \coreComp|Add10~41 (
// Equation(s):
// \coreComp|Add10~41_sumout  = SUM(( \coreComp|calculation_index [7] ) + ( GND ) + ( \coreComp|Add10~38  ))
// \coreComp|Add10~42  = CARRY(( \coreComp|calculation_index [7] ) + ( GND ) + ( \coreComp|Add10~38  ))

	.dataa(!\coreComp|calculation_index [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~41_sumout ),
	.cout(\coreComp|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~41 .extended_lut = "off";
defparam \coreComp|Add10~41 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N23
dffeas \coreComp|calculation_index[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[7] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \coreComp|Add10~45 (
// Equation(s):
// \coreComp|Add10~45_sumout  = SUM(( \coreComp|calculation_index [8] ) + ( GND ) + ( \coreComp|Add10~42  ))
// \coreComp|Add10~46  = CARRY(( \coreComp|calculation_index [8] ) + ( GND ) + ( \coreComp|Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~45_sumout ),
	.cout(\coreComp|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~45 .extended_lut = "off";
defparam \coreComp|Add10~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N26
dffeas \coreComp|calculation_index[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~45_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[8] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \coreComp|Add10~25 (
// Equation(s):
// \coreComp|Add10~25_sumout  = SUM(( \coreComp|calculation_index [9] ) + ( GND ) + ( \coreComp|Add10~46  ))
// \coreComp|Add10~26  = CARRY(( \coreComp|calculation_index [9] ) + ( GND ) + ( \coreComp|Add10~46  ))

	.dataa(!\coreComp|calculation_index [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~25_sumout ),
	.cout(\coreComp|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~25 .extended_lut = "off";
defparam \coreComp|Add10~25 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N29
dffeas \coreComp|calculation_index[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[9] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \coreComp|Add10~29 (
// Equation(s):
// \coreComp|Add10~29_sumout  = SUM(( \coreComp|calculation_index [10] ) + ( GND ) + ( \coreComp|Add10~26  ))
// \coreComp|Add10~30  = CARRY(( \coreComp|calculation_index [10] ) + ( GND ) + ( \coreComp|Add10~26  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~29_sumout ),
	.cout(\coreComp|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~29 .extended_lut = "off";
defparam \coreComp|Add10~29 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N32
dffeas \coreComp|calculation_index[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[10] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \coreComp|Add10~33 (
// Equation(s):
// \coreComp|Add10~33_sumout  = SUM(( \coreComp|calculation_index [11] ) + ( GND ) + ( \coreComp|Add10~30  ))
// \coreComp|Add10~34  = CARRY(( \coreComp|calculation_index [11] ) + ( GND ) + ( \coreComp|Add10~30  ))

	.dataa(!\coreComp|calculation_index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~33_sumout ),
	.cout(\coreComp|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~33 .extended_lut = "off";
defparam \coreComp|Add10~33 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N35
dffeas \coreComp|calculation_index[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[11] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \coreComp|Add10~13 (
// Equation(s):
// \coreComp|Add10~13_sumout  = SUM(( \coreComp|calculation_index [12] ) + ( GND ) + ( \coreComp|Add10~34  ))
// \coreComp|Add10~14  = CARRY(( \coreComp|calculation_index [12] ) + ( GND ) + ( \coreComp|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~13_sumout ),
	.cout(\coreComp|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~13 .extended_lut = "off";
defparam \coreComp|Add10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \coreComp|calculation_index[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[12] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \coreComp|Add10~17 (
// Equation(s):
// \coreComp|Add10~17_sumout  = SUM(( \coreComp|calculation_index [13] ) + ( GND ) + ( \coreComp|Add10~14  ))
// \coreComp|Add10~18  = CARRY(( \coreComp|calculation_index [13] ) + ( GND ) + ( \coreComp|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~17_sumout ),
	.cout(\coreComp|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~17 .extended_lut = "off";
defparam \coreComp|Add10~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \coreComp|calculation_index[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[13] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \coreComp|Add10~21 (
// Equation(s):
// \coreComp|Add10~21_sumout  = SUM(( \coreComp|calculation_index [14] ) + ( GND ) + ( \coreComp|Add10~18  ))
// \coreComp|Add10~22  = CARRY(( \coreComp|calculation_index [14] ) + ( GND ) + ( \coreComp|Add10~18  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~21_sumout ),
	.cout(\coreComp|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~21 .extended_lut = "off";
defparam \coreComp|Add10~21 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \coreComp|calculation_index[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[14] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \coreComp|Add10~1 (
// Equation(s):
// \coreComp|Add10~1_sumout  = SUM(( \coreComp|calculation_index [15] ) + ( GND ) + ( \coreComp|Add10~22  ))
// \coreComp|Add10~2  = CARRY(( \coreComp|calculation_index [15] ) + ( GND ) + ( \coreComp|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~1_sumout ),
	.cout(\coreComp|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~1 .extended_lut = "off";
defparam \coreComp|Add10~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N47
dffeas \coreComp|calculation_index[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[15] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \coreComp|Add10~5 (
// Equation(s):
// \coreComp|Add10~5_sumout  = SUM(( \coreComp|calculation_index [16] ) + ( GND ) + ( \coreComp|Add10~2  ))
// \coreComp|Add10~6  = CARRY(( \coreComp|calculation_index [16] ) + ( GND ) + ( \coreComp|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~5_sumout ),
	.cout(\coreComp|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~5 .extended_lut = "off";
defparam \coreComp|Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N50
dffeas \coreComp|calculation_index[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[16] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \coreComp|Add10~9 (
// Equation(s):
// \coreComp|Add10~9_sumout  = SUM(( \coreComp|calculation_index [17] ) + ( GND ) + ( \coreComp|Add10~6  ))
// \coreComp|Add10~10  = CARRY(( \coreComp|calculation_index [17] ) + ( GND ) + ( \coreComp|Add10~6  ))

	.dataa(!\coreComp|calculation_index [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~9_sumout ),
	.cout(\coreComp|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~9 .extended_lut = "off";
defparam \coreComp|Add10~9 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N53
dffeas \coreComp|calculation_index[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[17] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \coreComp|Add10~105 (
// Equation(s):
// \coreComp|Add10~105_sumout  = SUM(( \coreComp|calculation_index [18] ) + ( GND ) + ( \coreComp|Add10~10  ))
// \coreComp|Add10~106  = CARRY(( \coreComp|calculation_index [18] ) + ( GND ) + ( \coreComp|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~105_sumout ),
	.cout(\coreComp|Add10~106 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~105 .extended_lut = "off";
defparam \coreComp|Add10~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N56
dffeas \coreComp|calculation_index[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~105_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[18] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N57
cyclonev_lcell_comb \coreComp|Add10~109 (
// Equation(s):
// \coreComp|Add10~109_sumout  = SUM(( \coreComp|calculation_index [19] ) + ( GND ) + ( \coreComp|Add10~106  ))
// \coreComp|Add10~110  = CARRY(( \coreComp|calculation_index [19] ) + ( GND ) + ( \coreComp|Add10~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~109_sumout ),
	.cout(\coreComp|Add10~110 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~109 .extended_lut = "off";
defparam \coreComp|Add10~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N59
dffeas \coreComp|calculation_index[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~109_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[19] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \coreComp|Add10~113 (
// Equation(s):
// \coreComp|Add10~113_sumout  = SUM(( \coreComp|calculation_index [20] ) + ( GND ) + ( \coreComp|Add10~110  ))
// \coreComp|Add10~114  = CARRY(( \coreComp|calculation_index [20] ) + ( GND ) + ( \coreComp|Add10~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~113_sumout ),
	.cout(\coreComp|Add10~114 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~113 .extended_lut = "off";
defparam \coreComp|Add10~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \coreComp|calculation_index[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~113_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[20] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N3
cyclonev_lcell_comb \coreComp|Add10~117 (
// Equation(s):
// \coreComp|Add10~117_sumout  = SUM(( \coreComp|calculation_index [21] ) + ( GND ) + ( \coreComp|Add10~114  ))
// \coreComp|Add10~118  = CARRY(( \coreComp|calculation_index [21] ) + ( GND ) + ( \coreComp|Add10~114  ))

	.dataa(!\coreComp|calculation_index [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~117_sumout ),
	.cout(\coreComp|Add10~118 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~117 .extended_lut = "off";
defparam \coreComp|Add10~117 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \coreComp|calculation_index[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~117_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[21] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \coreComp|Add10~121 (
// Equation(s):
// \coreComp|Add10~121_sumout  = SUM(( \coreComp|calculation_index [22] ) + ( GND ) + ( \coreComp|Add10~118  ))
// \coreComp|Add10~122  = CARRY(( \coreComp|calculation_index [22] ) + ( GND ) + ( \coreComp|Add10~118  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~121_sumout ),
	.cout(\coreComp|Add10~122 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~121 .extended_lut = "off";
defparam \coreComp|Add10~121 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \coreComp|calculation_index[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~121_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[22] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \coreComp|Add10~125 (
// Equation(s):
// \coreComp|Add10~125_sumout  = SUM(( \coreComp|calculation_index [23] ) + ( GND ) + ( \coreComp|Add10~122  ))
// \coreComp|Add10~126  = CARRY(( \coreComp|calculation_index [23] ) + ( GND ) + ( \coreComp|Add10~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~125_sumout ),
	.cout(\coreComp|Add10~126 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~125 .extended_lut = "off";
defparam \coreComp|Add10~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N11
dffeas \coreComp|calculation_index[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~125_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[23] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \coreComp|Add10~93 (
// Equation(s):
// \coreComp|Add10~93_sumout  = SUM(( \coreComp|calculation_index [24] ) + ( GND ) + ( \coreComp|Add10~126  ))
// \coreComp|Add10~94  = CARRY(( \coreComp|calculation_index [24] ) + ( GND ) + ( \coreComp|Add10~126  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~93_sumout ),
	.cout(\coreComp|Add10~94 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~93 .extended_lut = "off";
defparam \coreComp|Add10~93 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \coreComp|calculation_index[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~93_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[24] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \coreComp|Add10~97 (
// Equation(s):
// \coreComp|Add10~97_sumout  = SUM(( \coreComp|calculation_index [25] ) + ( GND ) + ( \coreComp|Add10~94  ))
// \coreComp|Add10~98  = CARRY(( \coreComp|calculation_index [25] ) + ( GND ) + ( \coreComp|Add10~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~97_sumout ),
	.cout(\coreComp|Add10~98 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~97 .extended_lut = "off";
defparam \coreComp|Add10~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N17
dffeas \coreComp|calculation_index[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~97_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[25] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \coreComp|Add10~101 (
// Equation(s):
// \coreComp|Add10~101_sumout  = SUM(( \coreComp|calculation_index [26] ) + ( GND ) + ( \coreComp|Add10~98  ))
// \coreComp|Add10~102  = CARRY(( \coreComp|calculation_index [26] ) + ( GND ) + ( \coreComp|Add10~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~101_sumout ),
	.cout(\coreComp|Add10~102 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~101 .extended_lut = "off";
defparam \coreComp|Add10~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \coreComp|calculation_index[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~101_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[26] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \coreComp|Add10~81 (
// Equation(s):
// \coreComp|Add10~81_sumout  = SUM(( \coreComp|calculation_index [27] ) + ( GND ) + ( \coreComp|Add10~102  ))
// \coreComp|Add10~82  = CARRY(( \coreComp|calculation_index [27] ) + ( GND ) + ( \coreComp|Add10~102  ))

	.dataa(!\coreComp|calculation_index [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~81_sumout ),
	.cout(\coreComp|Add10~82 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~81 .extended_lut = "off";
defparam \coreComp|Add10~81 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N23
dffeas \coreComp|calculation_index[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~81_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[27] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \coreComp|Add10~85 (
// Equation(s):
// \coreComp|Add10~85_sumout  = SUM(( \coreComp|calculation_index [28] ) + ( GND ) + ( \coreComp|Add10~82  ))
// \coreComp|Add10~86  = CARRY(( \coreComp|calculation_index [28] ) + ( GND ) + ( \coreComp|Add10~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|calculation_index [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~85_sumout ),
	.cout(\coreComp|Add10~86 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~85 .extended_lut = "off";
defparam \coreComp|Add10~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add10~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \coreComp|calculation_index[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~85_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[28] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \coreComp|Add10~89 (
// Equation(s):
// \coreComp|Add10~89_sumout  = SUM(( \coreComp|calculation_index [29] ) + ( GND ) + ( \coreComp|Add10~86  ))
// \coreComp|Add10~90  = CARRY(( \coreComp|calculation_index [29] ) + ( GND ) + ( \coreComp|Add10~86  ))

	.dataa(!\coreComp|calculation_index [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~89_sumout ),
	.cout(\coreComp|Add10~90 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~89 .extended_lut = "off";
defparam \coreComp|Add10~89 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \coreComp|calculation_index[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~89_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[29] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \coreComp|Add10~73 (
// Equation(s):
// \coreComp|Add10~73_sumout  = SUM(( \coreComp|calculation_index [30] ) + ( GND ) + ( \coreComp|Add10~90  ))
// \coreComp|Add10~74  = CARRY(( \coreComp|calculation_index [30] ) + ( GND ) + ( \coreComp|Add10~90  ))

	.dataa(gnd),
	.datab(!\coreComp|calculation_index [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~73_sumout ),
	.cout(\coreComp|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~73 .extended_lut = "off";
defparam \coreComp|Add10~73 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \coreComp|calculation_index[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~73_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[30] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \coreComp|Add10~77 (
// Equation(s):
// \coreComp|Add10~77_sumout  = SUM(( \coreComp|calculation_index [31] ) + ( GND ) + ( \coreComp|Add10~74  ))

	.dataa(!\coreComp|calculation_index [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add10~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add10~77 .extended_lut = "off";
defparam \coreComp|Add10~77 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add10~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \coreComp|calculation_index[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add10~77_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|calculation_index [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|calculation_index[31] .is_wysiwyg = "true";
defparam \coreComp|calculation_index[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \writedata[31]~input (
	.i(writedata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[31]~input_o ));
// synopsys translate_off
defparam \writedata[31]~input .bus_hold = "false";
defparam \writedata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N29
dffeas \vec_length[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[31]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[31] .is_wysiwyg = "true";
defparam \vec_length[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \coreComp|vec_length[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[31]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[31] .is_wysiwyg = "true";
defparam \coreComp|vec_length[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \coreComp|Equal0~7 (
// Equation(s):
// \coreComp|Equal0~7_combout  = ( \coreComp|vec_length [31] & ( (\coreComp|calculation_index [31] & (!\coreComp|vec_length [30] $ (\coreComp|calculation_index [30]))) ) ) # ( !\coreComp|vec_length [31] & ( (!\coreComp|calculation_index [31] & 
// (!\coreComp|vec_length [30] $ (\coreComp|calculation_index [30]))) ) )

	.dataa(!\coreComp|vec_length [30]),
	.datab(!\coreComp|calculation_index [30]),
	.datac(!\coreComp|calculation_index [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~7 .extended_lut = "off";
defparam \coreComp|Equal0~7 .lut_mask = 64'h9090909009090909;
defparam \coreComp|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \writedata[24]~input (
	.i(writedata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[24]~input_o ));
// synopsys translate_off
defparam \writedata[24]~input .bus_hold = "false";
defparam \writedata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \vec_length[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[24]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[24] .is_wysiwyg = "true";
defparam \vec_length[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \coreComp|vec_length[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[24]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[24] .is_wysiwyg = "true";
defparam \coreComp|vec_length[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \writedata[25]~input (
	.i(writedata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[25]~input_o ));
// synopsys translate_off
defparam \writedata[25]~input .bus_hold = "false";
defparam \writedata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \vec_length[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[25]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[25] .is_wysiwyg = "true";
defparam \vec_length[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \coreComp|vec_length[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[25]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[25] .is_wysiwyg = "true";
defparam \coreComp|vec_length[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \writedata[26]~input (
	.i(writedata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[26]~input_o ));
// synopsys translate_off
defparam \writedata[26]~input .bus_hold = "false";
defparam \writedata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N25
dffeas \vec_length[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[26]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[26] .is_wysiwyg = "true";
defparam \vec_length[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N53
dffeas \coreComp|vec_length[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[26]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[26] .is_wysiwyg = "true";
defparam \coreComp|vec_length[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N57
cyclonev_lcell_comb \coreComp|Equal0~9 (
// Equation(s):
// \coreComp|Equal0~9_combout  = ( \coreComp|vec_length [25] & ( \coreComp|vec_length [26] & ( (\coreComp|calculation_index [25] & (\coreComp|calculation_index [26] & (!\coreComp|vec_length [24] $ (\coreComp|calculation_index [24])))) ) ) ) # ( 
// !\coreComp|vec_length [25] & ( \coreComp|vec_length [26] & ( (!\coreComp|calculation_index [25] & (\coreComp|calculation_index [26] & (!\coreComp|vec_length [24] $ (\coreComp|calculation_index [24])))) ) ) ) # ( \coreComp|vec_length [25] & ( 
// !\coreComp|vec_length [26] & ( (\coreComp|calculation_index [25] & (!\coreComp|calculation_index [26] & (!\coreComp|vec_length [24] $ (\coreComp|calculation_index [24])))) ) ) ) # ( !\coreComp|vec_length [25] & ( !\coreComp|vec_length [26] & ( 
// (!\coreComp|calculation_index [25] & (!\coreComp|calculation_index [26] & (!\coreComp|vec_length [24] $ (\coreComp|calculation_index [24])))) ) ) )

	.dataa(!\coreComp|vec_length [24]),
	.datab(!\coreComp|calculation_index [24]),
	.datac(!\coreComp|calculation_index [25]),
	.datad(!\coreComp|calculation_index [26]),
	.datae(!\coreComp|vec_length [25]),
	.dataf(!\coreComp|vec_length [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~9 .extended_lut = "off";
defparam \coreComp|Equal0~9 .lut_mask = 64'h9000090000900009;
defparam \coreComp|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \writedata[21]~input (
	.i(writedata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[21]~input_o ));
// synopsys translate_off
defparam \writedata[21]~input .bus_hold = "false";
defparam \writedata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N40
dffeas \vec_length[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[21]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[21] .is_wysiwyg = "true";
defparam \vec_length[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \coreComp|vec_length[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[21]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[21] .is_wysiwyg = "true";
defparam \coreComp|vec_length[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \writedata[23]~input (
	.i(writedata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[23]~input_o ));
// synopsys translate_off
defparam \writedata[23]~input .bus_hold = "false";
defparam \writedata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y4_N7
dffeas \vec_length[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[23]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[23] .is_wysiwyg = "true";
defparam \vec_length[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N47
dffeas \coreComp|vec_length[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[23]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[23] .is_wysiwyg = "true";
defparam \coreComp|vec_length[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \writedata[22]~input (
	.i(writedata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[22]~input_o ));
// synopsys translate_off
defparam \writedata[22]~input .bus_hold = "false";
defparam \writedata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y4_N58
dffeas \vec_length[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[22]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[22] .is_wysiwyg = "true";
defparam \vec_length[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \coreComp|vec_length[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[22]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[22] .is_wysiwyg = "true";
defparam \coreComp|vec_length[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \coreComp|Equal0~11 (
// Equation(s):
// \coreComp|Equal0~11_combout  = ( \coreComp|vec_length [23] & ( \coreComp|vec_length [22] & ( (\coreComp|calculation_index [22] & (\coreComp|calculation_index [23] & (!\coreComp|calculation_index [21] $ (\coreComp|vec_length [21])))) ) ) ) # ( 
// !\coreComp|vec_length [23] & ( \coreComp|vec_length [22] & ( (\coreComp|calculation_index [22] & (!\coreComp|calculation_index [23] & (!\coreComp|calculation_index [21] $ (\coreComp|vec_length [21])))) ) ) ) # ( \coreComp|vec_length [23] & ( 
// !\coreComp|vec_length [22] & ( (!\coreComp|calculation_index [22] & (\coreComp|calculation_index [23] & (!\coreComp|calculation_index [21] $ (\coreComp|vec_length [21])))) ) ) ) # ( !\coreComp|vec_length [23] & ( !\coreComp|vec_length [22] & ( 
// (!\coreComp|calculation_index [22] & (!\coreComp|calculation_index [23] & (!\coreComp|calculation_index [21] $ (\coreComp|vec_length [21])))) ) ) )

	.dataa(!\coreComp|calculation_index [21]),
	.datab(!\coreComp|calculation_index [22]),
	.datac(!\coreComp|vec_length [21]),
	.datad(!\coreComp|calculation_index [23]),
	.datae(!\coreComp|vec_length [23]),
	.dataf(!\coreComp|vec_length [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~11 .extended_lut = "off";
defparam \coreComp|Equal0~11 .lut_mask = 64'h8400008421000021;
defparam \coreComp|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \writedata[18]~input (
	.i(writedata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[18]~input_o ));
// synopsys translate_off
defparam \writedata[18]~input .bus_hold = "false";
defparam \writedata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y4_N40
dffeas \vec_length[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[18]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[18] .is_wysiwyg = "true";
defparam \vec_length[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N53
dffeas \coreComp|vec_length[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[18]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[18] .is_wysiwyg = "true";
defparam \coreComp|vec_length[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \writedata[20]~input (
	.i(writedata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[20]~input_o ));
// synopsys translate_off
defparam \writedata[20]~input .bus_hold = "false";
defparam \writedata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y5_N40
dffeas \vec_length[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[20]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[20] .is_wysiwyg = "true";
defparam \vec_length[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \coreComp|vec_length[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[20]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[20] .is_wysiwyg = "true";
defparam \coreComp|vec_length[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \writedata[19]~input (
	.i(writedata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[19]~input_o ));
// synopsys translate_off
defparam \writedata[19]~input .bus_hold = "false";
defparam \writedata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y5_N37
dffeas \vec_length[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[19]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[19] .is_wysiwyg = "true";
defparam \vec_length[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \coreComp|vec_length[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[19]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[19] .is_wysiwyg = "true";
defparam \coreComp|vec_length[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \coreComp|Equal0~10 (
// Equation(s):
// \coreComp|Equal0~10_combout  = ( \coreComp|calculation_index [19] & ( \coreComp|vec_length [19] & ( (!\coreComp|vec_length [18] & (!\coreComp|calculation_index [18] & (!\coreComp|calculation_index [20] $ (\coreComp|vec_length [20])))) # 
// (\coreComp|vec_length [18] & (\coreComp|calculation_index [18] & (!\coreComp|calculation_index [20] $ (\coreComp|vec_length [20])))) ) ) ) # ( !\coreComp|calculation_index [19] & ( !\coreComp|vec_length [19] & ( (!\coreComp|vec_length [18] & 
// (!\coreComp|calculation_index [18] & (!\coreComp|calculation_index [20] $ (\coreComp|vec_length [20])))) # (\coreComp|vec_length [18] & (\coreComp|calculation_index [18] & (!\coreComp|calculation_index [20] $ (\coreComp|vec_length [20])))) ) ) )

	.dataa(!\coreComp|vec_length [18]),
	.datab(!\coreComp|calculation_index [20]),
	.datac(!\coreComp|calculation_index [18]),
	.datad(!\coreComp|vec_length [20]),
	.datae(!\coreComp|calculation_index [19]),
	.dataf(!\coreComp|vec_length [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~10 .extended_lut = "off";
defparam \coreComp|Equal0~10 .lut_mask = 64'h8421000000008421;
defparam \coreComp|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \writedata[29]~input (
	.i(writedata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[29]~input_o ));
// synopsys translate_off
defparam \writedata[29]~input .bus_hold = "false";
defparam \writedata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N22
dffeas \vec_length[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[29]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[29] .is_wysiwyg = "true";
defparam \vec_length[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \coreComp|vec_length[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[29]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[29] .is_wysiwyg = "true";
defparam \coreComp|vec_length[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \writedata[28]~input (
	.i(writedata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[28]~input_o ));
// synopsys translate_off
defparam \writedata[28]~input .bus_hold = "false";
defparam \writedata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N19
dffeas \vec_length[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[28]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[28] .is_wysiwyg = "true";
defparam \vec_length[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N59
dffeas \coreComp|vec_length[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[28]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[28] .is_wysiwyg = "true";
defparam \coreComp|vec_length[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \writedata[27]~input (
	.i(writedata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writedata[27]~input_o ));
// synopsys translate_off
defparam \writedata[27]~input .bus_hold = "false";
defparam \writedata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N7
dffeas \vec_length[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vec_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vec_length[27]),
	.prn(vcc));
// synopsys translate_off
defparam \vec_length[27] .is_wysiwyg = "true";
defparam \vec_length[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N41
dffeas \coreComp|vec_length[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(vec_length[27]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|vec_length [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|vec_length[27] .is_wysiwyg = "true";
defparam \coreComp|vec_length[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \coreComp|Equal0~8 (
// Equation(s):
// \coreComp|Equal0~8_combout  = ( \coreComp|calculation_index [29] & ( \coreComp|calculation_index [28] & ( (\coreComp|vec_length [29] & (\coreComp|vec_length [28] & (!\coreComp|calculation_index [27] $ (\coreComp|vec_length [27])))) ) ) ) # ( 
// !\coreComp|calculation_index [29] & ( \coreComp|calculation_index [28] & ( (!\coreComp|vec_length [29] & (\coreComp|vec_length [28] & (!\coreComp|calculation_index [27] $ (\coreComp|vec_length [27])))) ) ) ) # ( \coreComp|calculation_index [29] & ( 
// !\coreComp|calculation_index [28] & ( (\coreComp|vec_length [29] & (!\coreComp|vec_length [28] & (!\coreComp|calculation_index [27] $ (\coreComp|vec_length [27])))) ) ) ) # ( !\coreComp|calculation_index [29] & ( !\coreComp|calculation_index [28] & ( 
// (!\coreComp|vec_length [29] & (!\coreComp|vec_length [28] & (!\coreComp|calculation_index [27] $ (\coreComp|vec_length [27])))) ) ) )

	.dataa(!\coreComp|calculation_index [27]),
	.datab(!\coreComp|vec_length [29]),
	.datac(!\coreComp|vec_length [28]),
	.datad(!\coreComp|vec_length [27]),
	.datae(!\coreComp|calculation_index [29]),
	.dataf(!\coreComp|calculation_index [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~8 .extended_lut = "off";
defparam \coreComp|Equal0~8 .lut_mask = 64'h8040201008040201;
defparam \coreComp|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \coreComp|Equal0~12 (
// Equation(s):
// \coreComp|Equal0~12_combout  = ( \coreComp|Equal0~10_combout  & ( \coreComp|Equal0~8_combout  & ( (\coreComp|Equal0~7_combout  & (\coreComp|Equal0~9_combout  & \coreComp|Equal0~11_combout )) ) ) )

	.dataa(!\coreComp|Equal0~7_combout ),
	.datab(!\coreComp|Equal0~9_combout ),
	.datac(!\coreComp|Equal0~11_combout ),
	.datad(gnd),
	.datae(!\coreComp|Equal0~10_combout ),
	.dataf(!\coreComp|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Equal0~12 .extended_lut = "off";
defparam \coreComp|Equal0~12 .lut_mask = 64'h0000000000000101;
defparam \coreComp|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \coreComp|Selector2~0 (
// Equation(s):
// \coreComp|Selector2~0_combout  = ( \coreComp|state.RUN~q  & ( (\coreComp|Equal0~12_combout  & (\coreComp|Equal0~6_combout  & \coreComp|Equal0~0_combout )) ) )

	.dataa(!\coreComp|Equal0~12_combout ),
	.datab(!\coreComp|Equal0~6_combout ),
	.datac(!\coreComp|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Selector2~0 .extended_lut = "off";
defparam \coreComp|Selector2~0 .lut_mask = 64'h0000000001010101;
defparam \coreComp|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \coreComp|state.DONE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|state.DONE .is_wysiwyg = "true";
defparam \coreComp|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \coreComp|Selector0~0 (
// Equation(s):
// \coreComp|Selector0~0_combout  = ( \coreComp|state.IDLE~q  & ( !\coreComp|state.DONE~q  ) ) # ( !\coreComp|state.IDLE~q  & ( !\coreComp|state.DONE~q  & ( \dot_start~combout  ) ) )

	.dataa(!\dot_start~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|state.IDLE~q ),
	.dataf(!\coreComp|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Selector0~0 .extended_lut = "off";
defparam \coreComp|Selector0~0 .lut_mask = 64'h5555FFFF00000000;
defparam \coreComp|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \coreComp|state.IDLE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|state.IDLE .is_wysiwyg = "true";
defparam \coreComp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \coreComp|Selector1~0 (
// Equation(s):
// \coreComp|Selector1~0_combout  = ( \chipselect~input_o  & ( !\coreComp|state.IDLE~q  & ( (\write~input_o  & (!\address[1]~input_o  & (!\address[2]~input_o  & !\address[0]~input_o ))) ) ) )

	.dataa(!\write~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[2]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(!\chipselect~input_o ),
	.dataf(!\coreComp|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Selector1~0 .extended_lut = "off";
defparam \coreComp|Selector1~0 .lut_mask = 64'h0000400000000000;
defparam \coreComp|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N39
cyclonev_lcell_comb \coreComp|read_A_ptr~1 (
// Equation(s):
// \coreComp|read_A_ptr~1_combout  = ( !\coreComp|always1~0_combout  & ( \coreComp|read_A_ptr [0] & ( !\coreComp|Selector1~0_combout  ) ) ) # ( \coreComp|always1~0_combout  & ( !\coreComp|read_A_ptr [0] & ( !\coreComp|Selector1~0_combout  ) ) )

	.dataa(!\coreComp|Selector1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|always1~0_combout ),
	.dataf(!\coreComp|read_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~1 .extended_lut = "off";
defparam \coreComp|read_A_ptr~1 .lut_mask = 64'h0000AAAAAAAA0000;
defparam \coreComp|read_A_ptr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N35
dffeas \coreComp|read_A_ptr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[0] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N42
cyclonev_lcell_comb \coreComp|read_A_ptr~2 (
// Equation(s):
// \coreComp|read_A_ptr~2_combout  = (!\coreComp|Selector1~0_combout  & (!\coreComp|read_A_ptr [1] $ (((!\coreComp|read_A_ptr [0]) # (!\coreComp|always1~0_combout )))))

	.dataa(!\coreComp|read_A_ptr [1]),
	.datab(!\coreComp|Selector1~0_combout ),
	.datac(!\coreComp|read_A_ptr [0]),
	.datad(!\coreComp|always1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~2 .extended_lut = "off";
defparam \coreComp|read_A_ptr~2 .lut_mask = 64'h4448444844484448;
defparam \coreComp|read_A_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N38
dffeas \coreComp|read_A_ptr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[1] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N45
cyclonev_lcell_comb \coreComp|read_A_ptr~3 (
// Equation(s):
// \coreComp|read_A_ptr~3_combout  = ( \coreComp|read_A_ptr [0] & ( (!\coreComp|Selector1~0_combout  & (!\coreComp|read_A_ptr [2] $ (((!\coreComp|read_A_ptr [1]) # (!\coreComp|always1~0_combout ))))) ) ) # ( !\coreComp|read_A_ptr [0] & ( 
// (!\coreComp|Selector1~0_combout  & \coreComp|read_A_ptr [2]) ) )

	.dataa(!\coreComp|read_A_ptr [1]),
	.datab(!\coreComp|Selector1~0_combout ),
	.datac(!\coreComp|read_A_ptr [2]),
	.datad(!\coreComp|always1~0_combout ),
	.datae(gnd),
	.dataf(!\coreComp|read_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~3 .extended_lut = "off";
defparam \coreComp|read_A_ptr~3 .lut_mask = 64'h0C0C0C0C0C480C48;
defparam \coreComp|read_A_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N59
dffeas \coreComp|read_A_ptr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[2] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N30
cyclonev_lcell_comb \coreComp|read_A_ptr~4 (
// Equation(s):
// \coreComp|read_A_ptr~4_combout  = ( \coreComp|read_A_ptr [3] & ( \coreComp|read_A_ptr [0] & ( (!\coreComp|Selector1~0_combout  & ((!\coreComp|always1~0_combout ) # ((!\coreComp|read_A_ptr [1]) # (!\coreComp|read_A_ptr [2])))) ) ) ) # ( 
// !\coreComp|read_A_ptr [3] & ( \coreComp|read_A_ptr [0] & ( (!\coreComp|Selector1~0_combout  & (\coreComp|always1~0_combout  & (\coreComp|read_A_ptr [1] & \coreComp|read_A_ptr [2]))) ) ) ) # ( \coreComp|read_A_ptr [3] & ( !\coreComp|read_A_ptr [0] & ( 
// !\coreComp|Selector1~0_combout  ) ) )

	.dataa(!\coreComp|Selector1~0_combout ),
	.datab(!\coreComp|always1~0_combout ),
	.datac(!\coreComp|read_A_ptr [1]),
	.datad(!\coreComp|read_A_ptr [2]),
	.datae(!\coreComp|read_A_ptr [3]),
	.dataf(!\coreComp|read_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~4 .extended_lut = "off";
defparam \coreComp|read_A_ptr~4 .lut_mask = 64'h0000AAAA0002AAA8;
defparam \coreComp|read_A_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N32
dffeas \coreComp|read_A_ptr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|read_A_ptr~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[3] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y19_N36
cyclonev_lcell_comb \coreComp|Add8~0 (
// Equation(s):
// \coreComp|Add8~0_combout  = ( \coreComp|read_A_ptr [1] & ( (\coreComp|read_A_ptr [3] & (\coreComp|read_A_ptr [2] & \coreComp|read_A_ptr [0])) ) )

	.dataa(!\coreComp|read_A_ptr [3]),
	.datab(!\coreComp|read_A_ptr [2]),
	.datac(!\coreComp|read_A_ptr [0]),
	.datad(gnd),
	.datae(!\coreComp|read_A_ptr [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add8~0 .extended_lut = "off";
defparam \coreComp|Add8~0 .lut_mask = 64'h0000010100000101;
defparam \coreComp|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N26
dffeas \coreComp|read_A_ptr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|read_A_ptr~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[5] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N27
cyclonev_lcell_comb \coreComp|read_A_ptr~5 (
// Equation(s):
// \coreComp|read_A_ptr~5_combout  = (!\coreComp|Selector1~0_combout  & (!\coreComp|read_A_ptr [4] $ (((!\coreComp|Add8~0_combout ) # (!\coreComp|always1~0_combout )))))

	.dataa(!\coreComp|Add8~0_combout ),
	.datab(!\coreComp|always1~0_combout ),
	.datac(!\coreComp|Selector1~0_combout ),
	.datad(!\coreComp|read_A_ptr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~5 .extended_lut = "off";
defparam \coreComp|read_A_ptr~5 .lut_mask = 64'h10E010E010E010E0;
defparam \coreComp|read_A_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y19_N28
dffeas \coreComp|read_A_ptr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|read_A_ptr~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_A_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_A_ptr[4] .is_wysiwyg = "true";
defparam \coreComp|read_A_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N24
cyclonev_lcell_comb \coreComp|read_A_ptr~0 (
// Equation(s):
// \coreComp|read_A_ptr~0_combout  = ( \coreComp|read_A_ptr [4] & ( (!\coreComp|Selector1~0_combout  & (!\coreComp|read_A_ptr [5] $ (((!\coreComp|Add8~0_combout ) # (!\coreComp|always1~0_combout ))))) ) ) # ( !\coreComp|read_A_ptr [4] & ( 
// (!\coreComp|Selector1~0_combout  & \coreComp|read_A_ptr [5]) ) )

	.dataa(!\coreComp|Add8~0_combout ),
	.datab(!\coreComp|always1~0_combout ),
	.datac(!\coreComp|Selector1~0_combout ),
	.datad(!\coreComp|read_A_ptr [5]),
	.datae(gnd),
	.dataf(!\coreComp|read_A_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_A_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_A_ptr~0 .extended_lut = "off";
defparam \coreComp|read_A_ptr~0 .lut_mask = 64'h00F000F010E010E0;
defparam \coreComp|read_A_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N11
dffeas \coreComp|FIFO_B_rtl_0_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N15
cyclonev_lcell_comb \coreComp|write_B_ptr~2 (
// Equation(s):
// \coreComp|write_B_ptr~2_combout  = (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & !\coreComp|write_B_ptr [0]))

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(gnd),
	.datad(!\coreComp|write_B_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~2 .extended_lut = "off";
defparam \coreComp|write_B_ptr~2 .lut_mask = 64'h1100110011001100;
defparam \coreComp|write_B_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N39
cyclonev_lcell_comb \coreComp|write_B_ptr[5]~1 (
// Equation(s):
// \coreComp|write_B_ptr[5]~1_combout  = ( \dot_start~combout  & ( (!\coreComp|state.IDLE~q ) # ((\coreComp|dataRecv_b~q  & \avm_readdatavalid~input_o )) ) ) # ( !\dot_start~combout  & ( (\coreComp|dataRecv_b~q  & \avm_readdatavalid~input_o ) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(gnd),
	.datad(!\coreComp|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\dot_start~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr[5]~1 .extended_lut = "off";
defparam \coreComp|write_B_ptr[5]~1 .lut_mask = 64'h11111111FF11FF11;
defparam \coreComp|write_B_ptr[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N17
dffeas \coreComp|write_B_ptr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[0] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N0
cyclonev_lcell_comb \coreComp|write_B_ptr~3 (
// Equation(s):
// \coreComp|write_B_ptr~3_combout  = ( \coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & !\coreComp|write_B_ptr [1])) ) ) # ( !\coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & 
// \coreComp|write_B_ptr [1])) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(gnd),
	.datad(!\coreComp|write_B_ptr [1]),
	.datae(gnd),
	.dataf(!\coreComp|write_B_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~3 .extended_lut = "off";
defparam \coreComp|write_B_ptr~3 .lut_mask = 64'h0011001111001100;
defparam \coreComp|write_B_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N2
dffeas \coreComp|write_B_ptr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[1] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N9
cyclonev_lcell_comb \coreComp|write_B_ptr~4 (
// Equation(s):
// \coreComp|write_B_ptr~4_combout  = ( \coreComp|write_B_ptr [0] & ( (\avm_readdatavalid~input_o  & (\coreComp|dataRecv_b~q  & (!\coreComp|write_B_ptr [1] $ (!\coreComp|write_B_ptr [2])))) ) ) # ( !\coreComp|write_B_ptr [0] & ( (\coreComp|write_B_ptr [2] & 
// (\avm_readdatavalid~input_o  & \coreComp|dataRecv_b~q )) ) )

	.dataa(!\coreComp|write_B_ptr [1]),
	.datab(!\coreComp|write_B_ptr [2]),
	.datac(!\avm_readdatavalid~input_o ),
	.datad(!\coreComp|dataRecv_b~q ),
	.datae(gnd),
	.dataf(!\coreComp|write_B_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~4 .extended_lut = "off";
defparam \coreComp|write_B_ptr~4 .lut_mask = 64'h0003000300060006;
defparam \coreComp|write_B_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N11
dffeas \coreComp|write_B_ptr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[2] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N48
cyclonev_lcell_comb \coreComp|write_B_ptr~5 (
// Equation(s):
// \coreComp|write_B_ptr~5_combout  = ( \coreComp|write_B_ptr [3] & ( \coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & ((!\coreComp|write_B_ptr [1]) # (!\coreComp|write_B_ptr [2])))) ) ) ) # ( !\coreComp|write_B_ptr [3] 
// & ( \coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & (\coreComp|write_B_ptr [1] & \coreComp|write_B_ptr [2]))) ) ) ) # ( \coreComp|write_B_ptr [3] & ( !\coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & 
// \avm_readdatavalid~input_o ) ) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\coreComp|write_B_ptr [1]),
	.datad(!\coreComp|write_B_ptr [2]),
	.datae(!\coreComp|write_B_ptr [3]),
	.dataf(!\coreComp|write_B_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~5 .extended_lut = "off";
defparam \coreComp|write_B_ptr~5 .lut_mask = 64'h0000111100011110;
defparam \coreComp|write_B_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N50
dffeas \coreComp|write_B_ptr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[3] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N33
cyclonev_lcell_comb \coreComp|Add5~0 (
// Equation(s):
// \coreComp|Add5~0_combout  = ( \coreComp|write_B_ptr [2] & ( (\coreComp|write_B_ptr [3] & (\coreComp|write_B_ptr [0] & \coreComp|write_B_ptr [1])) ) )

	.dataa(!\coreComp|write_B_ptr [3]),
	.datab(gnd),
	.datac(!\coreComp|write_B_ptr [0]),
	.datad(!\coreComp|write_B_ptr [1]),
	.datae(gnd),
	.dataf(!\coreComp|write_B_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add5~0 .extended_lut = "off";
defparam \coreComp|Add5~0 .lut_mask = 64'h0000000000050005;
defparam \coreComp|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N30
cyclonev_lcell_comb \coreComp|write_B_ptr~6 (
// Equation(s):
// \coreComp|write_B_ptr~6_combout  = ( \coreComp|Add5~0_combout  & ( (\avm_readdatavalid~input_o  & (\coreComp|dataRecv_b~q  & !\coreComp|write_B_ptr [4])) ) ) # ( !\coreComp|Add5~0_combout  & ( (\avm_readdatavalid~input_o  & (\coreComp|dataRecv_b~q  & 
// \coreComp|write_B_ptr [4])) ) )

	.dataa(gnd),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\coreComp|dataRecv_b~q ),
	.datad(!\coreComp|write_B_ptr [4]),
	.datae(gnd),
	.dataf(!\coreComp|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~6 .extended_lut = "off";
defparam \coreComp|write_B_ptr~6 .lut_mask = 64'h0003000303000300;
defparam \coreComp|write_B_ptr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N32
dffeas \coreComp|write_B_ptr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[4] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N23
dffeas \coreComp|FIFO_B_rtl_0_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N47
dffeas \coreComp|FIFO_B_rtl_0_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N41
dffeas \coreComp|FIFO_B_rtl_0_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N38
dffeas \coreComp|FIFO_B_rtl_0_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N29
dffeas \coreComp|FIFO_B_rtl_0_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N14
dffeas \coreComp|FIFO_B_rtl_0_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N27
cyclonev_lcell_comb \coreComp|FIFO_B~34 (
// Equation(s):
// \coreComp|FIFO_B~34_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [10] & ( \coreComp|FIFO_B_rtl_0_bypass [5] & ( (\coreComp|FIFO_B_rtl_0_bypass [9] & (\coreComp|FIFO_B_rtl_0_bypass [6] & (!\coreComp|FIFO_B_rtl_0_bypass [7] $ (\coreComp|FIFO_B_rtl_0_bypass 
// [8])))) ) ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [10] & ( \coreComp|FIFO_B_rtl_0_bypass [5] & ( (!\coreComp|FIFO_B_rtl_0_bypass [9] & (\coreComp|FIFO_B_rtl_0_bypass [6] & (!\coreComp|FIFO_B_rtl_0_bypass [7] $ (\coreComp|FIFO_B_rtl_0_bypass [8])))) ) ) ) # 
// ( \coreComp|FIFO_B_rtl_0_bypass [10] & ( !\coreComp|FIFO_B_rtl_0_bypass [5] & ( (\coreComp|FIFO_B_rtl_0_bypass [9] & (!\coreComp|FIFO_B_rtl_0_bypass [6] & (!\coreComp|FIFO_B_rtl_0_bypass [7] $ (\coreComp|FIFO_B_rtl_0_bypass [8])))) ) ) ) # ( 
// !\coreComp|FIFO_B_rtl_0_bypass [10] & ( !\coreComp|FIFO_B_rtl_0_bypass [5] & ( (!\coreComp|FIFO_B_rtl_0_bypass [9] & (!\coreComp|FIFO_B_rtl_0_bypass [6] & (!\coreComp|FIFO_B_rtl_0_bypass [7] $ (\coreComp|FIFO_B_rtl_0_bypass [8])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [9]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [7]),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [6]),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [8]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [10]),
	.dataf(!\coreComp|FIFO_B_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~34 .extended_lut = "off";
defparam \coreComp|FIFO_B~34 .lut_mask = 64'h8020401008020401;
defparam \coreComp|FIFO_B~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N3
cyclonev_lcell_comb \coreComp|write_B_ptr~0 (
// Equation(s):
// \coreComp|write_B_ptr~0_combout  = ( \coreComp|Add5~0_combout  & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & (!\coreComp|write_B_ptr [4] $ (!\coreComp|write_B_ptr [5])))) ) ) # ( !\coreComp|Add5~0_combout  & ( (\coreComp|dataRecv_b~q  & 
// (\avm_readdatavalid~input_o  & \coreComp|write_B_ptr [5])) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\coreComp|write_B_ptr [4]),
	.datad(!\coreComp|write_B_ptr [5]),
	.datae(gnd),
	.dataf(!\coreComp|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_B_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_B_ptr~0 .extended_lut = "off";
defparam \coreComp|write_B_ptr~0 .lut_mask = 64'h0011001101100110;
defparam \coreComp|write_B_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N5
dffeas \coreComp|write_B_ptr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_B_ptr~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_B_ptr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_B_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_B_ptr[5] .is_wysiwyg = "true";
defparam \coreComp|write_B_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N13
dffeas \coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \coreComp|comb~0 (
// Equation(s):
// \coreComp|comb~0_combout  = ( \resetn~input_o  & ( \avm_readdatavalid~input_o  & ( \coreComp|dataRecv_b~q  ) ) )

	.dataa(gnd),
	.datab(!\coreComp|dataRecv_b~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resetn~input_o ),
	.dataf(!\avm_readdatavalid~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|comb~0 .extended_lut = "off";
defparam \coreComp|comb~0 .lut_mask = 64'h0000000000003333;
defparam \coreComp|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N2
dffeas \coreComp|FIFO_B_rtl_0_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N17
dffeas \coreComp|FIFO_B_rtl_0_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N26
dffeas \coreComp|FIFO_B_rtl_0_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N2
dffeas \coreComp|FIFO_B_rtl_0_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_B_rtl_0_bypass[2]~feeder (
// Equation(s):
// \coreComp|FIFO_B_rtl_0_bypass[2]~feeder_combout  = ( \coreComp|read_A_ptr~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_A_ptr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \coreComp|FIFO_B_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|FIFO_B_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y20_N58
dffeas \coreComp|FIFO_B_rtl_0_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_B_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_B~33 (
// Equation(s):
// \coreComp|FIFO_B~33_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [3] & ( \coreComp|FIFO_B_rtl_0_bypass [2] & ( (\coreComp|FIFO_B_rtl_0_bypass [0] & (\coreComp|FIFO_B_rtl_0_bypass [1] & \coreComp|FIFO_B_rtl_0_bypass [4])) ) ) ) # ( 
// !\coreComp|FIFO_B_rtl_0_bypass [3] & ( \coreComp|FIFO_B_rtl_0_bypass [2] & ( (\coreComp|FIFO_B_rtl_0_bypass [0] & (\coreComp|FIFO_B_rtl_0_bypass [1] & !\coreComp|FIFO_B_rtl_0_bypass [4])) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [3] & ( 
// !\coreComp|FIFO_B_rtl_0_bypass [2] & ( (\coreComp|FIFO_B_rtl_0_bypass [0] & (!\coreComp|FIFO_B_rtl_0_bypass [1] & \coreComp|FIFO_B_rtl_0_bypass [4])) ) ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [3] & ( !\coreComp|FIFO_B_rtl_0_bypass [2] & ( 
// (\coreComp|FIFO_B_rtl_0_bypass [0] & (!\coreComp|FIFO_B_rtl_0_bypass [1] & !\coreComp|FIFO_B_rtl_0_bypass [4])) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [0]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [1]),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [4]),
	.datad(gnd),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [3]),
	.dataf(!\coreComp|FIFO_B_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~33 .extended_lut = "off";
defparam \coreComp|FIFO_B~33 .lut_mask = 64'h4040040410100101;
defparam \coreComp|FIFO_B~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \avm_readdata[0]~input (
	.i(avm_readdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[0]~input_o ));
// synopsys translate_off
defparam \avm_readdata[0]~input .bus_hold = "false";
defparam \avm_readdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y20_N38
dffeas \coreComp|FIFO_B_rtl_0_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_B~0feeder (
// Equation(s):
// \coreComp|FIFO_B~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~0feeder .extended_lut = "off";
defparam \coreComp|FIFO_B~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \coreComp|FIFO_B~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N8
dffeas \coreComp|FIFO_B~0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_B~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~0 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_B~99 (
// Equation(s):
// \coreComp|FIFO_B~99_combout  = ( !\coreComp|write_B_ptr [4] & ( (!\coreComp|write_B_ptr [1] & (!\coreComp|write_B_ptr [2] & (!\coreComp|write_B_ptr [3] & !\coreComp|write_B_ptr [5]))) ) )

	.dataa(!\coreComp|write_B_ptr [1]),
	.datab(!\coreComp|write_B_ptr [2]),
	.datac(!\coreComp|write_B_ptr [3]),
	.datad(!\coreComp|write_B_ptr [5]),
	.datae(gnd),
	.dataf(!\coreComp|write_B_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~99 .extended_lut = "off";
defparam \coreComp|FIFO_B~99 .lut_mask = 64'h8000800000000000;
defparam \coreComp|FIFO_B~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_B~100 (
// Equation(s):
// \coreComp|FIFO_B~100_combout  = ( !\coreComp|write_B_ptr [0] & ( (\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & (\coreComp|FIFO_B~99_combout  & \resetn~input_o ))) ) )

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(!\coreComp|FIFO_B~99_combout ),
	.datad(!\resetn~input_o ),
	.datae(gnd),
	.dataf(!\coreComp|write_B_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~100 .extended_lut = "off";
defparam \coreComp|FIFO_B~100 .lut_mask = 64'h0001000100000000;
defparam \coreComp|FIFO_B~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N44
dffeas \coreComp|FIFO_B~1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~1 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \avm_readdata[1]~input (
	.i(avm_readdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[1]~input_o ));
// synopsys translate_off
defparam \avm_readdata[1]~input .bus_hold = "false";
defparam \avm_readdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \avm_readdata[2]~input (
	.i(avm_readdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[2]~input_o ));
// synopsys translate_off
defparam \avm_readdata[2]~input .bus_hold = "false";
defparam \avm_readdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \avm_readdata[3]~input (
	.i(avm_readdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[3]~input_o ));
// synopsys translate_off
defparam \avm_readdata[3]~input .bus_hold = "false";
defparam \avm_readdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \avm_readdata[4]~input (
	.i(avm_readdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[4]~input_o ));
// synopsys translate_off
defparam \avm_readdata[4]~input .bus_hold = "false";
defparam \avm_readdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \avm_readdata[5]~input (
	.i(avm_readdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[5]~input_o ));
// synopsys translate_off
defparam \avm_readdata[5]~input .bus_hold = "false";
defparam \avm_readdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \avm_readdata[6]~input (
	.i(avm_readdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[6]~input_o ));
// synopsys translate_off
defparam \avm_readdata[6]~input .bus_hold = "false";
defparam \avm_readdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \avm_readdata[7]~input (
	.i(avm_readdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[7]~input_o ));
// synopsys translate_off
defparam \avm_readdata[7]~input .bus_hold = "false";
defparam \avm_readdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \avm_readdata[8]~input (
	.i(avm_readdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[8]~input_o ));
// synopsys translate_off
defparam \avm_readdata[8]~input .bus_hold = "false";
defparam \avm_readdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \avm_readdata[9]~input (
	.i(avm_readdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[9]~input_o ));
// synopsys translate_off
defparam \avm_readdata[9]~input .bus_hold = "false";
defparam \avm_readdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \avm_readdata[10]~input (
	.i(avm_readdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[10]~input_o ));
// synopsys translate_off
defparam \avm_readdata[10]~input .bus_hold = "false";
defparam \avm_readdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \avm_readdata[11]~input (
	.i(avm_readdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[11]~input_o ));
// synopsys translate_off
defparam \avm_readdata[11]~input .bus_hold = "false";
defparam \avm_readdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \avm_readdata[12]~input (
	.i(avm_readdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[12]~input_o ));
// synopsys translate_off
defparam \avm_readdata[12]~input .bus_hold = "false";
defparam \avm_readdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \avm_readdata[13]~input (
	.i(avm_readdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[13]~input_o ));
// synopsys translate_off
defparam \avm_readdata[13]~input .bus_hold = "false";
defparam \avm_readdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \avm_readdata[14]~input (
	.i(avm_readdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[14]~input_o ));
// synopsys translate_off
defparam \avm_readdata[14]~input .bus_hold = "false";
defparam \avm_readdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \avm_readdata[15]~input (
	.i(avm_readdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[15]~input_o ));
// synopsys translate_off
defparam \avm_readdata[15]~input .bus_hold = "false";
defparam \avm_readdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \avm_readdata[16]~input (
	.i(avm_readdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[16]~input_o ));
// synopsys translate_off
defparam \avm_readdata[16]~input .bus_hold = "false";
defparam \avm_readdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \avm_readdata[17]~input (
	.i(avm_readdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[17]~input_o ));
// synopsys translate_off
defparam \avm_readdata[17]~input .bus_hold = "false";
defparam \avm_readdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \avm_readdata[18]~input (
	.i(avm_readdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[18]~input_o ));
// synopsys translate_off
defparam \avm_readdata[18]~input .bus_hold = "false";
defparam \avm_readdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \avm_readdata[19]~input (
	.i(avm_readdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[19]~input_o ));
// synopsys translate_off
defparam \avm_readdata[19]~input .bus_hold = "false";
defparam \avm_readdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \avm_readdata[20]~input (
	.i(avm_readdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[20]~input_o ));
// synopsys translate_off
defparam \avm_readdata[20]~input .bus_hold = "false";
defparam \avm_readdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \avm_readdata[21]~input (
	.i(avm_readdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[21]~input_o ));
// synopsys translate_off
defparam \avm_readdata[21]~input .bus_hold = "false";
defparam \avm_readdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \avm_readdata[22]~input (
	.i(avm_readdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[22]~input_o ));
// synopsys translate_off
defparam \avm_readdata[22]~input .bus_hold = "false";
defparam \avm_readdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \avm_readdata[23]~input (
	.i(avm_readdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[23]~input_o ));
// synopsys translate_off
defparam \avm_readdata[23]~input .bus_hold = "false";
defparam \avm_readdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \avm_readdata[24]~input (
	.i(avm_readdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[24]~input_o ));
// synopsys translate_off
defparam \avm_readdata[24]~input .bus_hold = "false";
defparam \avm_readdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \avm_readdata[25]~input (
	.i(avm_readdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[25]~input_o ));
// synopsys translate_off
defparam \avm_readdata[25]~input .bus_hold = "false";
defparam \avm_readdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \avm_readdata[26]~input (
	.i(avm_readdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[26]~input_o ));
// synopsys translate_off
defparam \avm_readdata[26]~input .bus_hold = "false";
defparam \avm_readdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \avm_readdata[27]~input (
	.i(avm_readdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[27]~input_o ));
// synopsys translate_off
defparam \avm_readdata[27]~input .bus_hold = "false";
defparam \avm_readdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \avm_readdata[28]~input (
	.i(avm_readdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[28]~input_o ));
// synopsys translate_off
defparam \avm_readdata[28]~input .bus_hold = "false";
defparam \avm_readdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \avm_readdata[29]~input (
	.i(avm_readdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[29]~input_o ));
// synopsys translate_off
defparam \avm_readdata[29]~input .bus_hold = "false";
defparam \avm_readdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \avm_readdata[30]~input (
	.i(avm_readdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[30]~input_o ));
// synopsys translate_off
defparam \avm_readdata[30]~input .bus_hold = "false";
defparam \avm_readdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \avm_readdata[31]~input (
	.i(avm_readdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_readdata[31]~input_o ));
// synopsys translate_off
defparam \avm_readdata[31]~input .bus_hold = "false";
defparam \avm_readdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\coreComp|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\avm_readdata[31]~input_o ,\avm_readdata[30]~input_o ,\avm_readdata[29]~input_o ,\avm_readdata[28]~input_o ,\avm_readdata[27]~input_o ,\avm_readdata[26]~input_o ,\avm_readdata[25]~input_o ,\avm_readdata[24]~input_o ,
\avm_readdata[23]~input_o ,\avm_readdata[22]~input_o ,\avm_readdata[21]~input_o ,\avm_readdata[20]~input_o ,\avm_readdata[19]~input_o ,\avm_readdata[18]~input_o ,\avm_readdata[17]~input_o ,\avm_readdata[16]~input_o ,\avm_readdata[15]~input_o ,
\avm_readdata[14]~input_o ,\avm_readdata[13]~input_o ,\avm_readdata[12]~input_o ,\avm_readdata[11]~input_o ,\avm_readdata[10]~input_o ,\avm_readdata[9]~input_o ,\avm_readdata[8]~input_o ,\avm_readdata[7]~input_o ,\avm_readdata[6]~input_o ,\avm_readdata[5]~input_o ,
\avm_readdata[4]~input_o ,\avm_readdata[3]~input_o ,\avm_readdata[2]~input_o ,\avm_readdata[1]~input_o ,\avm_readdata[0]~input_o }),
	.portaaddr({\coreComp|write_B_ptr [5],\coreComp|write_B_ptr [4],\coreComp|write_B_ptr [3],\coreComp|write_B_ptr [2],\coreComp|write_B_ptr [1],\coreComp|write_B_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\coreComp|read_A_ptr~0_combout ,\coreComp|read_A_ptr~5_combout ,\coreComp|read_A_ptr~4_combout ,\coreComp|read_A_ptr~3_combout ,\coreComp|read_A_ptr~2_combout ,\coreComp|read_A_ptr~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vec_mul_pipe_core_32:coreComp|altsyncram:FIFO_B_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N42
cyclonev_lcell_comb \coreComp|FIFO_B~35 (
// Equation(s):
// \coreComp|FIFO_B~35_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\coreComp|FIFO_B~1_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\coreComp|FIFO_B~0_q  & 
// \coreComp|FIFO_B~1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_B~0_q ),
	.datad(!\coreComp|FIFO_B~1_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~35 .extended_lut = "off";
defparam \coreComp|FIFO_B~35 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \coreComp|FIFO_B~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_B~36 (
// Equation(s):
// \coreComp|FIFO_B~36_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [13] & ( \coreComp|FIFO_B~35_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [13] & ( \coreComp|FIFO_B~35_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [13] & ( !\coreComp|FIFO_B~35_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [13]),
	.dataf(!\coreComp|FIFO_B~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~36 .extended_lut = "off";
defparam \coreComp|FIFO_B~36 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_B~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N14
dffeas \coreComp|FIFO_B_rtl_0_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N8
dffeas \coreComp|FIFO_B~2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~2 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_B~37 (
// Equation(s):
// \coreComp|FIFO_B~37_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a1  & ( (\coreComp|FIFO_B~2_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a1  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~2_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~2_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~37 .extended_lut = "off";
defparam \coreComp|FIFO_B~37 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_B~38 (
// Equation(s):
// \coreComp|FIFO_B~38_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [14] & ( \coreComp|FIFO_B~37_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [14] & ( \coreComp|FIFO_B~37_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [14] & ( !\coreComp|FIFO_B~37_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [14]),
	.dataf(!\coreComp|FIFO_B~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~38 .extended_lut = "off";
defparam \coreComp|FIFO_B~38 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_B~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N17
dffeas \coreComp|FIFO_B_rtl_0_bypass[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N11
dffeas \coreComp|FIFO_B~3 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~3 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N9
cyclonev_lcell_comb \coreComp|FIFO_B~39 (
// Equation(s):
// \coreComp|FIFO_B~39_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a2  & ( (\coreComp|FIFO_B~3_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a2  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~3_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~3_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~39 .extended_lut = "off";
defparam \coreComp|FIFO_B~39 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N15
cyclonev_lcell_comb \coreComp|FIFO_B~40 (
// Equation(s):
// \coreComp|FIFO_B~40_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [15] & ( \coreComp|FIFO_B~39_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [15] & ( \coreComp|FIFO_B~39_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [15] & ( !\coreComp|FIFO_B~39_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [15]),
	.dataf(!\coreComp|FIFO_B~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~40 .extended_lut = "off";
defparam \coreComp|FIFO_B~40 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_B~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N20
dffeas \coreComp|FIFO_B_rtl_0_bypass[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N50
dffeas \coreComp|FIFO_B~4 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~4 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N48
cyclonev_lcell_comb \coreComp|FIFO_B~41 (
// Equation(s):
// \coreComp|FIFO_B~41_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a3  & ( (\coreComp|FIFO_B~4_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a3  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~4_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~4_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~41 .extended_lut = "off";
defparam \coreComp|FIFO_B~41 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N18
cyclonev_lcell_comb \coreComp|FIFO_B~42 (
// Equation(s):
// \coreComp|FIFO_B~42_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [16] & ( \coreComp|FIFO_B~41_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [16] & ( \coreComp|FIFO_B~41_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [16] & ( !\coreComp|FIFO_B~41_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [16]),
	.dataf(!\coreComp|FIFO_B~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~42 .extended_lut = "off";
defparam \coreComp|FIFO_B~42 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_B~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N23
dffeas \coreComp|FIFO_B_rtl_0_bypass[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N53
dffeas \coreComp|FIFO_B~5 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~5 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N51
cyclonev_lcell_comb \coreComp|FIFO_B~43 (
// Equation(s):
// \coreComp|FIFO_B~43_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a4  & ( (\coreComp|FIFO_B~5_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a4  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~5_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~5_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~43 .extended_lut = "off";
defparam \coreComp|FIFO_B~43 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N21
cyclonev_lcell_comb \coreComp|FIFO_B~44 (
// Equation(s):
// \coreComp|FIFO_B~44_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [17] & ( \coreComp|FIFO_B~43_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [17] & ( \coreComp|FIFO_B~43_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [17] & ( !\coreComp|FIFO_B~43_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [17]),
	.dataf(!\coreComp|FIFO_B~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~44 .extended_lut = "off";
defparam \coreComp|FIFO_B~44 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_B~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N2
dffeas \coreComp|FIFO_B_rtl_0_bypass[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N32
dffeas \coreComp|FIFO_B~6 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~6 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N30
cyclonev_lcell_comb \coreComp|FIFO_B~45 (
// Equation(s):
// \coreComp|FIFO_B~45_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a5  & ( (\coreComp|FIFO_B~6_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a5  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~6_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~6_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~45 .extended_lut = "off";
defparam \coreComp|FIFO_B~45 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N39
cyclonev_lcell_comb \coreComp|FIFO_B~46 (
// Equation(s):
// \coreComp|FIFO_B~46_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [18] & ( \coreComp|FIFO_B~45_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [18] & ( \coreComp|FIFO_B~45_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [18] & ( !\coreComp|FIFO_B~45_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [18]),
	.dataf(!\coreComp|FIFO_B~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~46 .extended_lut = "off";
defparam \coreComp|FIFO_B~46 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_B~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N5
dffeas \coreComp|FIFO_B_rtl_0_bypass[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N35
dffeas \coreComp|FIFO_B~7 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~7 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N33
cyclonev_lcell_comb \coreComp|FIFO_B~47 (
// Equation(s):
// \coreComp|FIFO_B~47_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a6  & ( (\coreComp|FIFO_B~7_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a6  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~7_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~7_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~47 .extended_lut = "off";
defparam \coreComp|FIFO_B~47 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N3
cyclonev_lcell_comb \coreComp|FIFO_B~48 (
// Equation(s):
// \coreComp|FIFO_B~48_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [19] & ( \coreComp|FIFO_B~47_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [19] & ( \coreComp|FIFO_B~47_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [19] & ( !\coreComp|FIFO_B~47_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [19]),
	.dataf(!\coreComp|FIFO_B~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~48 .extended_lut = "off";
defparam \coreComp|FIFO_B~48 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_B~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N56
dffeas \coreComp|FIFO_B_rtl_0_bypass[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N26
dffeas \coreComp|FIFO_B~8 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~8 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N24
cyclonev_lcell_comb \coreComp|FIFO_B~49 (
// Equation(s):
// \coreComp|FIFO_B~49_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a7  & ( (\coreComp|FIFO_B~8_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a7  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~8_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~8_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~49 .extended_lut = "off";
defparam \coreComp|FIFO_B~49 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N54
cyclonev_lcell_comb \coreComp|FIFO_B~50 (
// Equation(s):
// \coreComp|FIFO_B~50_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [20] & ( \coreComp|FIFO_B~49_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [20] & ( \coreComp|FIFO_B~49_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [20] & ( !\coreComp|FIFO_B~49_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [20]),
	.dataf(!\coreComp|FIFO_B~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~50 .extended_lut = "off";
defparam \coreComp|FIFO_B~50 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_B~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y20_N59
dffeas \coreComp|FIFO_B_rtl_0_bypass[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N29
dffeas \coreComp|FIFO_B~9 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~9 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N27
cyclonev_lcell_comb \coreComp|FIFO_B~51 (
// Equation(s):
// \coreComp|FIFO_B~51_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a8  & ( (\coreComp|FIFO_B~9_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a8  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~9_q ) ) 
// )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~9_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~51 .extended_lut = "off";
defparam \coreComp|FIFO_B~51 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_B~52 (
// Equation(s):
// \coreComp|FIFO_B~52_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [21] & ( \coreComp|FIFO_B~51_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [21] & ( \coreComp|FIFO_B~51_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [21] & ( !\coreComp|FIFO_B~51_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B~34_combout ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [21]),
	.dataf(!\coreComp|FIFO_B~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~52 .extended_lut = "off";
defparam \coreComp|FIFO_B~52 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_B~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N50
dffeas \coreComp|FIFO_B_rtl_0_bypass[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N56
dffeas \coreComp|FIFO_B~10 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~10 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N18
cyclonev_lcell_comb \coreComp|FIFO_B~53 (
// Equation(s):
// \coreComp|FIFO_B~53_combout  = ( \coreComp|FIFO_B~10_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9  ) ) # ( !\coreComp|FIFO_B~10_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9  & ( \coreComp|FIFO_B~0_q  ) ) ) # ( 
// \coreComp|FIFO_B~10_q  & ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9  & ( !\coreComp|FIFO_B~0_q  ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|FIFO_B~10_q ),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~53 .extended_lut = "off";
defparam \coreComp|FIFO_B~53 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \coreComp|FIFO_B~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N48
cyclonev_lcell_comb \coreComp|FIFO_B~54 (
// Equation(s):
// \coreComp|FIFO_B~54_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [22] & ( \coreComp|FIFO_B~53_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [22] & ( \coreComp|FIFO_B~53_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [22] & ( !\coreComp|FIFO_B~53_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B~33_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [22]),
	.dataf(!\coreComp|FIFO_B~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~54 .extended_lut = "off";
defparam \coreComp|FIFO_B~54 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_B~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N53
dffeas \coreComp|FIFO_B_rtl_0_bypass[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N59
dffeas \coreComp|FIFO_B~11 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~11 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_B~55 (
// Equation(s):
// \coreComp|FIFO_B~55_combout  = ( \coreComp|FIFO_B~11_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10  ) ) # ( !\coreComp|FIFO_B~11_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10  & ( \coreComp|FIFO_B~0_q  ) ) ) # ( 
// \coreComp|FIFO_B~11_q  & ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10  & ( !\coreComp|FIFO_B~0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_B~0_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_B~11_q ),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~55 .extended_lut = "off";
defparam \coreComp|FIFO_B~55 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coreComp|FIFO_B~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N51
cyclonev_lcell_comb \coreComp|FIFO_B~56 (
// Equation(s):
// \coreComp|FIFO_B~56_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [23] & ( \coreComp|FIFO_B~55_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [23] & ( \coreComp|FIFO_B~55_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [23] & ( !\coreComp|FIFO_B~55_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B~33_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [23]),
	.dataf(!\coreComp|FIFO_B~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~56 .extended_lut = "off";
defparam \coreComp|FIFO_B~56 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_B~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N44
dffeas \coreComp|FIFO_B_rtl_0_bypass[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N32
dffeas \coreComp|FIFO_B~12 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~12 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N9
cyclonev_lcell_comb \coreComp|FIFO_B~57 (
// Equation(s):
// \coreComp|FIFO_B~57_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a11  & ( (\coreComp|FIFO_B~12_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a11  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~12_q 
// ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0_q ),
	.datac(!\coreComp|FIFO_B~12_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~57 .extended_lut = "off";
defparam \coreComp|FIFO_B~57 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coreComp|FIFO_B~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N42
cyclonev_lcell_comb \coreComp|FIFO_B~58 (
// Equation(s):
// \coreComp|FIFO_B~58_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [24] & ( \coreComp|FIFO_B~57_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [24] & ( \coreComp|FIFO_B~57_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [24] & ( !\coreComp|FIFO_B~57_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~34_combout ),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [24]),
	.dataf(!\coreComp|FIFO_B~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~58 .extended_lut = "off";
defparam \coreComp|FIFO_B~58 .lut_mask = 64'h00000009FFF6FFFF;
defparam \coreComp|FIFO_B~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N5
dffeas \coreComp|FIFO_B_rtl_0_bypass[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N35
dffeas \coreComp|FIFO_B~13 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~13 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N33
cyclonev_lcell_comb \coreComp|FIFO_B~59 (
// Equation(s):
// \coreComp|FIFO_B~59_combout  = ( \coreComp|FIFO_B~13_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12  ) ) # ( !\coreComp|FIFO_B~13_q  & ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12  & ( \coreComp|FIFO_B~0_q  ) ) ) # ( 
// \coreComp|FIFO_B~13_q  & ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12  & ( !\coreComp|FIFO_B~0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_B~0_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_B~13_q ),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~59 .extended_lut = "off";
defparam \coreComp|FIFO_B~59 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coreComp|FIFO_B~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N3
cyclonev_lcell_comb \coreComp|FIFO_B~60 (
// Equation(s):
// \coreComp|FIFO_B~60_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [25] & ( \coreComp|FIFO_B~59_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [25] & ( \coreComp|FIFO_B~59_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [25] & ( !\coreComp|FIFO_B~59_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B~33_combout ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [25]),
	.dataf(!\coreComp|FIFO_B~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~60 .extended_lut = "off";
defparam \coreComp|FIFO_B~60 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_B~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N44
dffeas \coreComp|FIFO_B_rtl_0_bypass[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N7
dffeas \coreComp|FIFO_B~0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_B~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~0DUPLICATE .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N50
dffeas \coreComp|FIFO_B~14 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~14 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N48
cyclonev_lcell_comb \coreComp|FIFO_B~61 (
// Equation(s):
// \coreComp|FIFO_B~61_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a13  & ( (\coreComp|FIFO_B~14_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a13  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~14_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~14_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~61 .extended_lut = "off";
defparam \coreComp|FIFO_B~61 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N45
cyclonev_lcell_comb \coreComp|FIFO_B~62 (
// Equation(s):
// \coreComp|FIFO_B~62_combout  = ( \coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~61_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )) # 
// (\coreComp|FIFO_B_rtl_0_bypass [26])) ) ) ) # ( !\coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~61_combout  ) ) # ( \coreComp|FIFO_B~33_combout  & ( !\coreComp|FIFO_B~61_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B_rtl_0_bypass [26] & 
// (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [26]),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_B~33_combout ),
	.dataf(!\coreComp|FIFO_B~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~62 .extended_lut = "off";
defparam \coreComp|FIFO_B~62 .lut_mask = 64'h00001001FFFFBFFB;
defparam \coreComp|FIFO_B~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N5
dffeas \coreComp|FIFO_B_rtl_0_bypass[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N14
dffeas \coreComp|FIFO_B_rtl_0_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_B_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N29
dffeas \coreComp|FIFO_B~15 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~15 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N27
cyclonev_lcell_comb \coreComp|FIFO_B~63 (
// Equation(s):
// \coreComp|FIFO_B~63_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a14  & ( (\coreComp|FIFO_B~15_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a14  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~15_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~15_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~63 .extended_lut = "off";
defparam \coreComp|FIFO_B~63 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N0
cyclonev_lcell_comb \coreComp|FIFO_B~64 (
// Equation(s):
// \coreComp|FIFO_B~64_combout  = ( \coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~63_combout  & ( ((!\coreComp|FIFO_B~34_combout ) # (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass [11]))) # (\coreComp|FIFO_B_rtl_0_bypass [27]) ) ) 
// ) # ( !\coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~63_combout  ) ) # ( \coreComp|FIFO_B~33_combout  & ( !\coreComp|FIFO_B~63_combout  & ( (\coreComp|FIFO_B_rtl_0_bypass [27] & (\coreComp|FIFO_B~34_combout  & (!\coreComp|FIFO_B_rtl_0_bypass [12] $ 
// (\coreComp|FIFO_B_rtl_0_bypass [11])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [27]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B~34_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [11]),
	.datae(!\coreComp|FIFO_B~33_combout ),
	.dataf(!\coreComp|FIFO_B~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~64 .extended_lut = "off";
defparam \coreComp|FIFO_B~64 .lut_mask = 64'h00000401FFFFF7FD;
defparam \coreComp|FIFO_B~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N50
dffeas \coreComp|FIFO_B_rtl_0_bypass[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N26
dffeas \coreComp|FIFO_B~16 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~16 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N24
cyclonev_lcell_comb \coreComp|FIFO_B~65 (
// Equation(s):
// \coreComp|FIFO_B~65_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a15  & ( (\coreComp|FIFO_B~16_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a15  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~16_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~16_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~65 .extended_lut = "off";
defparam \coreComp|FIFO_B~65 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N48
cyclonev_lcell_comb \coreComp|FIFO_B~66 (
// Equation(s):
// \coreComp|FIFO_B~66_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [28] & ( \coreComp|FIFO_B~65_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [28] & ( \coreComp|FIFO_B~65_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [28] & ( !\coreComp|FIFO_B~65_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [28]),
	.dataf(!\coreComp|FIFO_B~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~66 .extended_lut = "off";
defparam \coreComp|FIFO_B~66 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_B~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N53
dffeas \coreComp|FIFO_B_rtl_0_bypass[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N29
dffeas \coreComp|FIFO_B~17 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~17 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N27
cyclonev_lcell_comb \coreComp|FIFO_B~67 (
// Equation(s):
// \coreComp|FIFO_B~67_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a16  & ( (\coreComp|FIFO_B~17_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a16  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~17_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~17_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~67 .extended_lut = "off";
defparam \coreComp|FIFO_B~67 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N51
cyclonev_lcell_comb \coreComp|FIFO_B~68 (
// Equation(s):
// \coreComp|FIFO_B~68_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [29] & ( \coreComp|FIFO_B~67_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [29] & ( \coreComp|FIFO_B~67_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [29] & ( !\coreComp|FIFO_B~67_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [29]),
	.dataf(!\coreComp|FIFO_B~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~68 .extended_lut = "off";
defparam \coreComp|FIFO_B~68 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_B~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N56
dffeas \coreComp|FIFO_B_rtl_0_bypass[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N20
dffeas \coreComp|FIFO_B~18 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~18 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N18
cyclonev_lcell_comb \coreComp|FIFO_B~69 (
// Equation(s):
// \coreComp|FIFO_B~69_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a17  & ( (\coreComp|FIFO_B~18_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a17  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~18_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~18_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~69 .extended_lut = "off";
defparam \coreComp|FIFO_B~69 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N54
cyclonev_lcell_comb \coreComp|FIFO_B~70 (
// Equation(s):
// \coreComp|FIFO_B~70_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [30] & ( \coreComp|FIFO_B~69_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [30] & ( \coreComp|FIFO_B~69_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [30] & ( !\coreComp|FIFO_B~69_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [30]),
	.dataf(!\coreComp|FIFO_B~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~70 .extended_lut = "off";
defparam \coreComp|FIFO_B~70 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_B~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N59
dffeas \coreComp|FIFO_B_rtl_0_bypass[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N23
dffeas \coreComp|FIFO_B~19 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~19 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N21
cyclonev_lcell_comb \coreComp|FIFO_B~71 (
// Equation(s):
// \coreComp|FIFO_B~71_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a18  & ( (\coreComp|FIFO_B~19_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a18  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~19_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~19_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~71 .extended_lut = "off";
defparam \coreComp|FIFO_B~71 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_B~72 (
// Equation(s):
// \coreComp|FIFO_B~72_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [31] & ( \coreComp|FIFO_B~71_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [31] & ( \coreComp|FIFO_B~71_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [31] & ( !\coreComp|FIFO_B~71_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [31]),
	.dataf(!\coreComp|FIFO_B~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~72 .extended_lut = "off";
defparam \coreComp|FIFO_B~72 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_B~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N8
dffeas \coreComp|FIFO_B_rtl_0_bypass[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N44
dffeas \coreComp|FIFO_B~20 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~20 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N42
cyclonev_lcell_comb \coreComp|FIFO_B~73 (
// Equation(s):
// \coreComp|FIFO_B~73_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a19  & ( (\coreComp|FIFO_B~20_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a19  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~20_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~20_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~73 .extended_lut = "off";
defparam \coreComp|FIFO_B~73 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_B~74 (
// Equation(s):
// \coreComp|FIFO_B~74_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [32] & ( \coreComp|FIFO_B~73_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [32] & ( \coreComp|FIFO_B~73_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [32] & ( !\coreComp|FIFO_B~73_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [32]),
	.dataf(!\coreComp|FIFO_B~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~74 .extended_lut = "off";
defparam \coreComp|FIFO_B~74 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_B~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N11
dffeas \coreComp|FIFO_B_rtl_0_bypass[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N47
dffeas \coreComp|FIFO_B~21 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~21 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N45
cyclonev_lcell_comb \coreComp|FIFO_B~75 (
// Equation(s):
// \coreComp|FIFO_B~75_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a20  & ( (\coreComp|FIFO_B~21_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a20  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~21_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~21_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~75 .extended_lut = "off";
defparam \coreComp|FIFO_B~75 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N9
cyclonev_lcell_comb \coreComp|FIFO_B~76 (
// Equation(s):
// \coreComp|FIFO_B~76_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [33] & ( \coreComp|FIFO_B~75_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [33] & ( \coreComp|FIFO_B~75_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [33] & ( !\coreComp|FIFO_B~75_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [33]),
	.dataf(!\coreComp|FIFO_B~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~76 .extended_lut = "off";
defparam \coreComp|FIFO_B~76 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_B~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N2
dffeas \coreComp|FIFO_B_rtl_0_bypass[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N32
dffeas \coreComp|FIFO_B~22 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~22 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N30
cyclonev_lcell_comb \coreComp|FIFO_B~77 (
// Equation(s):
// \coreComp|FIFO_B~77_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a21  & ( (\coreComp|FIFO_B~22_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a21  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~22_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~22_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~77 .extended_lut = "off";
defparam \coreComp|FIFO_B~77 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N0
cyclonev_lcell_comb \coreComp|FIFO_B~78 (
// Equation(s):
// \coreComp|FIFO_B~78_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [34] & ( \coreComp|FIFO_B~77_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [34] & ( \coreComp|FIFO_B~77_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [34] & ( !\coreComp|FIFO_B~77_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [34]),
	.dataf(!\coreComp|FIFO_B~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~78 .extended_lut = "off";
defparam \coreComp|FIFO_B~78 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_B~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N5
dffeas \coreComp|FIFO_B_rtl_0_bypass[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N35
dffeas \coreComp|FIFO_B~23 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~23 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N33
cyclonev_lcell_comb \coreComp|FIFO_B~79 (
// Equation(s):
// \coreComp|FIFO_B~79_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a22  & ( (\coreComp|FIFO_B~23_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a22  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~23_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~23_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~79 .extended_lut = "off";
defparam \coreComp|FIFO_B~79 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N3
cyclonev_lcell_comb \coreComp|FIFO_B~80 (
// Equation(s):
// \coreComp|FIFO_B~80_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [35] & ( \coreComp|FIFO_B~79_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [35] & ( \coreComp|FIFO_B~79_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [35] & ( !\coreComp|FIFO_B~79_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [35]),
	.dataf(!\coreComp|FIFO_B~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~80 .extended_lut = "off";
defparam \coreComp|FIFO_B~80 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_B~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N14
dffeas \coreComp|FIFO_B_rtl_0_bypass[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N38
dffeas \coreComp|FIFO_B~24 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~24 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_B~81 (
// Equation(s):
// \coreComp|FIFO_B~81_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a23  & ( (\coreComp|FIFO_B~24_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a23  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~24_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~24_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~81 .extended_lut = "off";
defparam \coreComp|FIFO_B~81 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_B~82 (
// Equation(s):
// \coreComp|FIFO_B~82_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [36] & ( \coreComp|FIFO_B~81_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [36] & ( \coreComp|FIFO_B~81_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [36] & ( !\coreComp|FIFO_B~81_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [36]),
	.dataf(!\coreComp|FIFO_B~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~82 .extended_lut = "off";
defparam \coreComp|FIFO_B~82 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_B~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N20
dffeas \coreComp|FIFO_B_rtl_0_bypass[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N8
dffeas \coreComp|FIFO_B~25 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~25 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_B~83 (
// Equation(s):
// \coreComp|FIFO_B~83_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a24  & ( (\coreComp|FIFO_B~25_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a24  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~25_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~25_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~83 .extended_lut = "off";
defparam \coreComp|FIFO_B~83 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N21
cyclonev_lcell_comb \coreComp|FIFO_B~84 (
// Equation(s):
// \coreComp|FIFO_B~84_combout  = ( \coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~83_combout  & ( ((!\coreComp|FIFO_B~34_combout ) # (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass [11]))) # (\coreComp|FIFO_B_rtl_0_bypass [37]) ) ) 
// ) # ( !\coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~83_combout  ) ) # ( \coreComp|FIFO_B~33_combout  & ( !\coreComp|FIFO_B~83_combout  & ( (\coreComp|FIFO_B_rtl_0_bypass [37] & (\coreComp|FIFO_B~34_combout  & (!\coreComp|FIFO_B_rtl_0_bypass [12] $ 
// (\coreComp|FIFO_B_rtl_0_bypass [11])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [37]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [11]),
	.datad(!\coreComp|FIFO_B~34_combout ),
	.datae(!\coreComp|FIFO_B~33_combout ),
	.dataf(!\coreComp|FIFO_B~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~84 .extended_lut = "off";
defparam \coreComp|FIFO_B~84 .lut_mask = 64'h00000041FFFFFF7D;
defparam \coreComp|FIFO_B~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y20_N17
dffeas \coreComp|FIFO_B_rtl_0_bypass[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N41
dffeas \coreComp|FIFO_B~26 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~26 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N39
cyclonev_lcell_comb \coreComp|FIFO_B~85 (
// Equation(s):
// \coreComp|FIFO_B~85_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a25  & ( (\coreComp|FIFO_B~26_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a25  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~26_q ) ) )

	.dataa(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~26_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~85 .extended_lut = "off";
defparam \coreComp|FIFO_B~85 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y20_N15
cyclonev_lcell_comb \coreComp|FIFO_B~86 (
// Equation(s):
// \coreComp|FIFO_B~86_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [38] & ( \coreComp|FIFO_B~85_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [38] & ( \coreComp|FIFO_B~85_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [38] & ( !\coreComp|FIFO_B~85_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B~34_combout ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [38]),
	.dataf(!\coreComp|FIFO_B~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~86 .extended_lut = "off";
defparam \coreComp|FIFO_B~86 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_B~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N56
dffeas \coreComp|FIFO_B_rtl_0_bypass[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N14
dffeas \coreComp|FIFO_B~27 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~27 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_B~87 (
// Equation(s):
// \coreComp|FIFO_B~87_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a26  & ( (\coreComp|FIFO_B~27_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a26  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~27_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~27_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~87 .extended_lut = "off";
defparam \coreComp|FIFO_B~87 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_B~88 (
// Equation(s):
// \coreComp|FIFO_B~88_combout  = ( \coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~87_combout  & ( ((!\coreComp|FIFO_B~34_combout ) # (!\coreComp|FIFO_B_rtl_0_bypass [12] $ (!\coreComp|FIFO_B_rtl_0_bypass [11]))) # (\coreComp|FIFO_B_rtl_0_bypass [39]) ) ) 
// ) # ( !\coreComp|FIFO_B~33_combout  & ( \coreComp|FIFO_B~87_combout  ) ) # ( \coreComp|FIFO_B~33_combout  & ( !\coreComp|FIFO_B~87_combout  & ( (\coreComp|FIFO_B_rtl_0_bypass [39] & (\coreComp|FIFO_B~34_combout  & (!\coreComp|FIFO_B_rtl_0_bypass [12] $ 
// (\coreComp|FIFO_B_rtl_0_bypass [11])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [39]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [11]),
	.datad(!\coreComp|FIFO_B~34_combout ),
	.datae(!\coreComp|FIFO_B~33_combout ),
	.dataf(!\coreComp|FIFO_B~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~88 .extended_lut = "off";
defparam \coreComp|FIFO_B~88 .lut_mask = 64'h00000041FFFFFF7D;
defparam \coreComp|FIFO_B~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N45
cyclonev_lcell_comb \coreComp|write_A_ptr~2 (
// Equation(s):
// \coreComp|write_A_ptr~2_combout  = (!\coreComp|dataRecv_b~q  & (\avm_readdatavalid~input_o  & !\coreComp|write_A_ptr [0]))

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\avm_readdatavalid~input_o ),
	.datac(gnd),
	.datad(!\coreComp|write_A_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~2 .extended_lut = "off";
defparam \coreComp|write_A_ptr~2 .lut_mask = 64'h2200220022002200;
defparam \coreComp|write_A_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N21
cyclonev_lcell_comb \coreComp|write_A_ptr[2]~1 (
// Equation(s):
// \coreComp|write_A_ptr[2]~1_combout  = ( \coreComp|state.IDLE~q  & ( (\avm_readdatavalid~input_o  & !\coreComp|dataRecv_b~q ) ) ) # ( !\coreComp|state.IDLE~q  & ( ((\avm_readdatavalid~input_o  & !\coreComp|dataRecv_b~q )) # (\dot_start~combout ) ) )

	.dataa(!\dot_start~combout ),
	.datab(gnd),
	.datac(!\avm_readdatavalid~input_o ),
	.datad(!\coreComp|dataRecv_b~q ),
	.datae(gnd),
	.dataf(!\coreComp|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr[2]~1 .extended_lut = "off";
defparam \coreComp|write_A_ptr[2]~1 .lut_mask = 64'h5F555F550F000F00;
defparam \coreComp|write_A_ptr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N47
dffeas \coreComp|write_A_ptr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[0] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N48
cyclonev_lcell_comb \coreComp|write_A_ptr~3 (
// Equation(s):
// \coreComp|write_A_ptr~3_combout  = ( !\coreComp|write_A_ptr [1] & ( \coreComp|write_A_ptr [0] & ( (!\coreComp|dataRecv_b~q  & \avm_readdatavalid~input_o ) ) ) ) # ( \coreComp|write_A_ptr [1] & ( !\coreComp|write_A_ptr [0] & ( (!\coreComp|dataRecv_b~q  & 
// \avm_readdatavalid~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\coreComp|dataRecv_b~q ),
	.datac(!\avm_readdatavalid~input_o ),
	.datad(gnd),
	.datae(!\coreComp|write_A_ptr [1]),
	.dataf(!\coreComp|write_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~3 .extended_lut = "off";
defparam \coreComp|write_A_ptr~3 .lut_mask = 64'h00000C0C0C0C0000;
defparam \coreComp|write_A_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N50
dffeas \coreComp|write_A_ptr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[1] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N45
cyclonev_lcell_comb \coreComp|write_A_ptr~4 (
// Equation(s):
// \coreComp|write_A_ptr~4_combout  = ( \coreComp|write_A_ptr [2] & ( \coreComp|write_A_ptr [1] & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & !\coreComp|write_A_ptr [0])) ) ) ) # ( !\coreComp|write_A_ptr [2] & ( \coreComp|write_A_ptr [1] & ( 
// (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & \coreComp|write_A_ptr [0])) ) ) ) # ( \coreComp|write_A_ptr [2] & ( !\coreComp|write_A_ptr [1] & ( (\avm_readdatavalid~input_o  & !\coreComp|dataRecv_b~q ) ) ) )

	.dataa(!\avm_readdatavalid~input_o ),
	.datab(gnd),
	.datac(!\coreComp|dataRecv_b~q ),
	.datad(!\coreComp|write_A_ptr [0]),
	.datae(!\coreComp|write_A_ptr [2]),
	.dataf(!\coreComp|write_A_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~4 .extended_lut = "off";
defparam \coreComp|write_A_ptr~4 .lut_mask = 64'h0000505000505000;
defparam \coreComp|write_A_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N47
dffeas \coreComp|write_A_ptr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[2] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N36
cyclonev_lcell_comb \coreComp|write_A_ptr~5 (
// Equation(s):
// \coreComp|write_A_ptr~5_combout  = ( \coreComp|write_A_ptr [3] & ( \coreComp|write_A_ptr [1] & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & ((!\coreComp|write_A_ptr [0]) # (!\coreComp|write_A_ptr [2])))) ) ) ) # ( !\coreComp|write_A_ptr 
// [3] & ( \coreComp|write_A_ptr [1] & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & (\coreComp|write_A_ptr [0] & \coreComp|write_A_ptr [2]))) ) ) ) # ( \coreComp|write_A_ptr [3] & ( !\coreComp|write_A_ptr [1] & ( (\avm_readdatavalid~input_o  
// & !\coreComp|dataRecv_b~q ) ) ) )

	.dataa(!\avm_readdatavalid~input_o ),
	.datab(!\coreComp|dataRecv_b~q ),
	.datac(!\coreComp|write_A_ptr [0]),
	.datad(!\coreComp|write_A_ptr [2]),
	.datae(!\coreComp|write_A_ptr [3]),
	.dataf(!\coreComp|write_A_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~5 .extended_lut = "off";
defparam \coreComp|write_A_ptr~5 .lut_mask = 64'h0000444400044440;
defparam \coreComp|write_A_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N38
dffeas \coreComp|write_A_ptr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[3] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N27
cyclonev_lcell_comb \coreComp|Add3~0 (
// Equation(s):
// \coreComp|Add3~0_combout  = ( \coreComp|write_A_ptr [2] & ( \coreComp|write_A_ptr [0] & ( (\coreComp|write_A_ptr [3] & \coreComp|write_A_ptr [1]) ) ) )

	.dataa(!\coreComp|write_A_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|write_A_ptr [1]),
	.datae(!\coreComp|write_A_ptr [2]),
	.dataf(!\coreComp|write_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add3~0 .extended_lut = "off";
defparam \coreComp|Add3~0 .lut_mask = 64'h0000000000000055;
defparam \coreComp|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N33
cyclonev_lcell_comb \coreComp|write_A_ptr~6 (
// Equation(s):
// \coreComp|write_A_ptr~6_combout  = ( \coreComp|Add3~0_combout  & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & !\coreComp|write_A_ptr [4])) ) ) # ( !\coreComp|Add3~0_combout  & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & 
// \coreComp|write_A_ptr [4])) ) )

	.dataa(!\avm_readdatavalid~input_o ),
	.datab(!\coreComp|dataRecv_b~q ),
	.datac(gnd),
	.datad(!\coreComp|write_A_ptr [4]),
	.datae(gnd),
	.dataf(!\coreComp|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~6 .extended_lut = "off";
defparam \coreComp|write_A_ptr~6 .lut_mask = 64'h0044004444004400;
defparam \coreComp|write_A_ptr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N35
dffeas \coreComp|write_A_ptr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[4] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N30
cyclonev_lcell_comb \coreComp|write_A_ptr~0 (
// Equation(s):
// \coreComp|write_A_ptr~0_combout  = ( \coreComp|Add3~0_combout  & ( (\avm_readdatavalid~input_o  & (!\coreComp|dataRecv_b~q  & (!\coreComp|write_A_ptr [4] $ (!\coreComp|write_A_ptr [5])))) ) ) # ( !\coreComp|Add3~0_combout  & ( (\avm_readdatavalid~input_o  
// & (!\coreComp|dataRecv_b~q  & \coreComp|write_A_ptr [5])) ) )

	.dataa(!\avm_readdatavalid~input_o ),
	.datab(!\coreComp|dataRecv_b~q ),
	.datac(!\coreComp|write_A_ptr [4]),
	.datad(!\coreComp|write_A_ptr [5]),
	.datae(gnd),
	.dataf(!\coreComp|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|write_A_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|write_A_ptr~0 .extended_lut = "off";
defparam \coreComp|write_A_ptr~0 .lut_mask = 64'h0044004404400440;
defparam \coreComp|write_A_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N32
dffeas \coreComp|write_A_ptr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|write_A_ptr~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|write_A_ptr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|write_A_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|write_A_ptr[5] .is_wysiwyg = "true";
defparam \coreComp|write_A_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N38
dffeas \coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N29
dffeas \coreComp|FIFO_A_rtl_0_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N44
dffeas \coreComp|FIFO_A_rtl_0_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N17
dffeas \coreComp|FIFO_A_rtl_0_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N26
dffeas \coreComp|FIFO_A_rtl_0_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N11
dffeas \coreComp|FIFO_A_rtl_0_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N53
dffeas \coreComp|FIFO_A_rtl_0_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N9
cyclonev_lcell_comb \coreComp|FIFO_A~34 (
// Equation(s):
// \coreComp|FIFO_A~34_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [10] & ( \coreComp|FIFO_A_rtl_0_bypass [8] & ( (\coreComp|FIFO_A_rtl_0_bypass [9] & (\coreComp|FIFO_A_rtl_0_bypass [7] & (!\coreComp|FIFO_A_rtl_0_bypass [6] $ (\coreComp|FIFO_A_rtl_0_bypass 
// [5])))) ) ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [10] & ( \coreComp|FIFO_A_rtl_0_bypass [8] & ( (!\coreComp|FIFO_A_rtl_0_bypass [9] & (\coreComp|FIFO_A_rtl_0_bypass [7] & (!\coreComp|FIFO_A_rtl_0_bypass [6] $ (\coreComp|FIFO_A_rtl_0_bypass [5])))) ) ) ) # 
// ( \coreComp|FIFO_A_rtl_0_bypass [10] & ( !\coreComp|FIFO_A_rtl_0_bypass [8] & ( (\coreComp|FIFO_A_rtl_0_bypass [9] & (!\coreComp|FIFO_A_rtl_0_bypass [7] & (!\coreComp|FIFO_A_rtl_0_bypass [6] $ (\coreComp|FIFO_A_rtl_0_bypass [5])))) ) ) ) # ( 
// !\coreComp|FIFO_A_rtl_0_bypass [10] & ( !\coreComp|FIFO_A_rtl_0_bypass [8] & ( (!\coreComp|FIFO_A_rtl_0_bypass [9] & (!\coreComp|FIFO_A_rtl_0_bypass [7] & (!\coreComp|FIFO_A_rtl_0_bypass [6] $ (\coreComp|FIFO_A_rtl_0_bypass [5])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass [9]),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [6]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [7]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [5]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [10]),
	.dataf(!\coreComp|FIFO_A_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~34 .extended_lut = "off";
defparam \coreComp|FIFO_A~34 .lut_mask = 64'h8020401008020401;
defparam \coreComp|FIFO_A~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N44
dffeas \coreComp|FIFO_A_rtl_0_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N50
dffeas \coreComp|FIFO_A_rtl_0_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N14
dffeas \coreComp|FIFO_A_rtl_0_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N8
dffeas \coreComp|FIFO_A_rtl_0_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|read_A_ptr~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N31
dffeas \coreComp|FIFO_A_rtl_0_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N12
cyclonev_lcell_comb \coreComp|FIFO_A_rtl_0_bypass[2]~feeder (
// Equation(s):
// \coreComp|FIFO_A_rtl_0_bypass[2]~feeder_combout  = ( \coreComp|read_A_ptr~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_A_ptr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \coreComp|FIFO_A_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|FIFO_A_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N13
dffeas \coreComp|FIFO_A_rtl_0_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_A_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N30
cyclonev_lcell_comb \coreComp|comb~1 (
// Equation(s):
// \coreComp|comb~1_combout  = (!\coreComp|dataRecv_b~q  & (\resetn~input_o  & \avm_readdatavalid~input_o ))

	.dataa(!\coreComp|dataRecv_b~q ),
	.datab(!\resetn~input_o ),
	.datac(gnd),
	.datad(!\avm_readdatavalid~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|comb~1 .extended_lut = "off";
defparam \coreComp|comb~1 .lut_mask = 64'h0022002200220022;
defparam \coreComp|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N35
dffeas \coreComp|FIFO_A_rtl_0_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|comb~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N45
cyclonev_lcell_comb \coreComp|FIFO_A~33 (
// Equation(s):
// \coreComp|FIFO_A~33_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [2] & ( \coreComp|FIFO_A_rtl_0_bypass [0] & ( (\coreComp|FIFO_A_rtl_0_bypass [1] & (!\coreComp|FIFO_A_rtl_0_bypass [4] $ (\coreComp|FIFO_A_rtl_0_bypass [3]))) ) ) ) # ( 
// !\coreComp|FIFO_A_rtl_0_bypass [2] & ( \coreComp|FIFO_A_rtl_0_bypass [0] & ( (!\coreComp|FIFO_A_rtl_0_bypass [1] & (!\coreComp|FIFO_A_rtl_0_bypass [4] $ (\coreComp|FIFO_A_rtl_0_bypass [3]))) ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [1]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [4]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [3]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [2]),
	.dataf(!\coreComp|FIFO_A_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~33 .extended_lut = "off";
defparam \coreComp|FIFO_A~33 .lut_mask = 64'h00000000C00C3003;
defparam \coreComp|FIFO_A~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N48
cyclonev_lcell_comb \coreComp|FIFO_A~0feeder (
// Equation(s):
// \coreComp|FIFO_A~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~0feeder .extended_lut = "off";
defparam \coreComp|FIFO_A~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \coreComp|FIFO_A~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N50
dffeas \coreComp|FIFO_A~0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_A~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~0 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N57
cyclonev_lcell_comb \coreComp|FIFO_A~89 (
// Equation(s):
// \coreComp|FIFO_A~89_combout  = ( !\coreComp|write_A_ptr [0] & ( (!\coreComp|write_A_ptr [1] & !\coreComp|write_A_ptr [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|write_A_ptr [1]),
	.datad(!\coreComp|write_A_ptr [2]),
	.datae(gnd),
	.dataf(!\coreComp|write_A_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~89 .extended_lut = "off";
defparam \coreComp|FIFO_A~89 .lut_mask = 64'hF000F00000000000;
defparam \coreComp|FIFO_A~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N54
cyclonev_lcell_comb \coreComp|FIFO_A~90 (
// Equation(s):
// \coreComp|FIFO_A~90_combout  = ( \coreComp|comb~1_combout  & ( (!\coreComp|write_A_ptr [4] & (!\coreComp|write_A_ptr [5] & (!\coreComp|write_A_ptr [3] & \coreComp|FIFO_A~89_combout ))) ) )

	.dataa(!\coreComp|write_A_ptr [4]),
	.datab(!\coreComp|write_A_ptr [5]),
	.datac(!\coreComp|write_A_ptr [3]),
	.datad(!\coreComp|FIFO_A~89_combout ),
	.datae(gnd),
	.dataf(!\coreComp|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~90 .extended_lut = "off";
defparam \coreComp|FIFO_A~90 .lut_mask = 64'h0000000000800080;
defparam \coreComp|FIFO_A~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N17
dffeas \coreComp|FIFO_A~1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~1 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\coreComp|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\avm_readdata[31]~input_o ,\avm_readdata[30]~input_o ,\avm_readdata[29]~input_o ,\avm_readdata[28]~input_o ,\avm_readdata[27]~input_o ,\avm_readdata[26]~input_o ,\avm_readdata[25]~input_o ,\avm_readdata[24]~input_o ,
\avm_readdata[23]~input_o ,\avm_readdata[22]~input_o ,\avm_readdata[21]~input_o ,\avm_readdata[20]~input_o ,\avm_readdata[19]~input_o ,\avm_readdata[18]~input_o ,\avm_readdata[17]~input_o ,\avm_readdata[16]~input_o ,\avm_readdata[15]~input_o ,
\avm_readdata[14]~input_o ,\avm_readdata[13]~input_o ,\avm_readdata[12]~input_o ,\avm_readdata[11]~input_o ,\avm_readdata[10]~input_o ,\avm_readdata[9]~input_o ,\avm_readdata[8]~input_o ,\avm_readdata[7]~input_o ,\avm_readdata[6]~input_o ,\avm_readdata[5]~input_o ,
\avm_readdata[4]~input_o ,\avm_readdata[3]~input_o ,\avm_readdata[2]~input_o ,\avm_readdata[1]~input_o ,\avm_readdata[0]~input_o }),
	.portaaddr({\coreComp|write_A_ptr [5],\coreComp|write_A_ptr [4],\coreComp|write_A_ptr [3],\coreComp|write_A_ptr [2],\coreComp|write_A_ptr [1],\coreComp|write_A_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\coreComp|read_A_ptr~0_combout ,\coreComp|read_A_ptr~5_combout ,\coreComp|read_A_ptr~4_combout ,\coreComp|read_A_ptr~3_combout ,\coreComp|read_A_ptr~2_combout ,\coreComp|read_A_ptr~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vec_mul_pipe_core_32:coreComp|altsyncram:FIFO_A_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N15
cyclonev_lcell_comb \coreComp|FIFO_A~35 (
// Equation(s):
// \coreComp|FIFO_A~35_combout  = ( \coreComp|FIFO_A~1_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\coreComp|FIFO_A~1_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \coreComp|FIFO_A~0_q  ) ) ) 
// # ( \coreComp|FIFO_A~1_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\coreComp|FIFO_A~0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~0_q ),
	.datae(!\coreComp|FIFO_A~1_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~35 .extended_lut = "off";
defparam \coreComp|FIFO_A~35 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \coreComp|FIFO_A~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N39
cyclonev_lcell_comb \coreComp|FIFO_A~36 (
// Equation(s):
// \coreComp|FIFO_A~36_combout  = ( \coreComp|FIFO_A~33_combout  & ( \coreComp|FIFO_A~35_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12])) # 
// (\coreComp|FIFO_A_rtl_0_bypass [13])) ) ) ) # ( !\coreComp|FIFO_A~33_combout  & ( \coreComp|FIFO_A~35_combout  ) ) # ( \coreComp|FIFO_A~33_combout  & ( !\coreComp|FIFO_A~35_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A_rtl_0_bypass [13] & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~34_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [13]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A~33_combout ),
	.dataf(!\coreComp|FIFO_A~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~36 .extended_lut = "off";
defparam \coreComp|FIFO_A~36 .lut_mask = 64'h00000201FFFFDFEF;
defparam \coreComp|FIFO_A~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N47
dffeas \coreComp|FIFO_A_rtl_0_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N40
dffeas \coreComp|FIFO_A~2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~2 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N0
cyclonev_lcell_comb \coreComp|FIFO_A~37 (
// Equation(s):
// \coreComp|FIFO_A~37_combout  = ( \coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1  & ( \coreComp|FIFO_A~2_q  ) ) ) # ( !\coreComp|FIFO_A~0_q 
//  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1  & ( \coreComp|FIFO_A~2_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~2_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~0_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~37 .extended_lut = "off";
defparam \coreComp|FIFO_A~37 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coreComp|FIFO_A~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N45
cyclonev_lcell_comb \coreComp|FIFO_A~38 (
// Equation(s):
// \coreComp|FIFO_A~38_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [14] & ( \coreComp|FIFO_A~37_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [14] & ( \coreComp|FIFO_A~37_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [14] & ( !\coreComp|FIFO_A~37_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~34_combout ),
	.datac(!\coreComp|FIFO_A~33_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [14]),
	.dataf(!\coreComp|FIFO_A~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~38 .extended_lut = "off";
defparam \coreComp|FIFO_A~38 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_A~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N37
dffeas \coreComp|FIFO_A_rtl_0_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|write_A_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N5
dffeas \coreComp|FIFO_A_rtl_0_bypass[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N49
dffeas \coreComp|FIFO_A~0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_A~0feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~0DUPLICATE .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N11
dffeas \coreComp|FIFO_A~3 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~3 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N9
cyclonev_lcell_comb \coreComp|FIFO_A~39 (
// Equation(s):
// \coreComp|FIFO_A~39_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a2  & ( (\coreComp|FIFO_A~3_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a2  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~3_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~3_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~39 .extended_lut = "off";
defparam \coreComp|FIFO_A~39 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N3
cyclonev_lcell_comb \coreComp|FIFO_A~40 (
// Equation(s):
// \coreComp|FIFO_A~40_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [15] & ( \coreComp|FIFO_A~39_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [15] & ( \coreComp|FIFO_A~39_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [15] & ( !\coreComp|FIFO_A~39_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [15]),
	.dataf(!\coreComp|FIFO_A~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~40 .extended_lut = "off";
defparam \coreComp|FIFO_A~40 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N38
dffeas \coreComp|FIFO_A_rtl_0_bypass[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N32
dffeas \coreComp|FIFO_A~4 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~4 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N30
cyclonev_lcell_comb \coreComp|FIFO_A~41 (
// Equation(s):
// \coreComp|FIFO_A~41_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a3  & ( (\coreComp|FIFO_A~4_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a3  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~4_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~4_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~41 .extended_lut = "off";
defparam \coreComp|FIFO_A~41 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_A~42 (
// Equation(s):
// \coreComp|FIFO_A~42_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [16] & ( \coreComp|FIFO_A~41_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [16] & ( \coreComp|FIFO_A~41_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [16] & ( !\coreComp|FIFO_A~41_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [16]),
	.dataf(!\coreComp|FIFO_A~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~42 .extended_lut = "off";
defparam \coreComp|FIFO_A~42 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N41
dffeas \coreComp|FIFO_A_rtl_0_bypass[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N35
dffeas \coreComp|FIFO_A~5 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~5 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N33
cyclonev_lcell_comb \coreComp|FIFO_A~43 (
// Equation(s):
// \coreComp|FIFO_A~43_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a4  & ( (\coreComp|FIFO_A~5_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a4  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~5_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~5_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~43 .extended_lut = "off";
defparam \coreComp|FIFO_A~43 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N39
cyclonev_lcell_comb \coreComp|FIFO_A~44 (
// Equation(s):
// \coreComp|FIFO_A~44_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [17] & ( \coreComp|FIFO_A~43_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [17] & ( \coreComp|FIFO_A~43_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [17] & ( !\coreComp|FIFO_A~43_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [17]),
	.dataf(!\coreComp|FIFO_A~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~44 .extended_lut = "off";
defparam \coreComp|FIFO_A~44 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N20
dffeas \coreComp|FIFO_A_rtl_0_bypass[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N26
dffeas \coreComp|FIFO_A~6 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~6 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \coreComp|FIFO_A~45 (
// Equation(s):
// \coreComp|FIFO_A~45_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a5  & ( (\coreComp|FIFO_A~6_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a5  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~6_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~6_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~45 .extended_lut = "off";
defparam \coreComp|FIFO_A~45 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N18
cyclonev_lcell_comb \coreComp|FIFO_A~46 (
// Equation(s):
// \coreComp|FIFO_A~46_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [18] & ( \coreComp|FIFO_A~45_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [18] & ( \coreComp|FIFO_A~45_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [18] & ( !\coreComp|FIFO_A~45_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [18]),
	.dataf(!\coreComp|FIFO_A~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~46 .extended_lut = "off";
defparam \coreComp|FIFO_A~46 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N23
dffeas \coreComp|FIFO_A_rtl_0_bypass[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N29
dffeas \coreComp|FIFO_A~7 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~7 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N27
cyclonev_lcell_comb \coreComp|FIFO_A~47 (
// Equation(s):
// \coreComp|FIFO_A~47_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a6  & ( (\coreComp|FIFO_A~7_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a6  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~7_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~7_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~47 .extended_lut = "off";
defparam \coreComp|FIFO_A~47 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \coreComp|FIFO_A~48 (
// Equation(s):
// \coreComp|FIFO_A~48_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [19] & ( \coreComp|FIFO_A~47_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [19] & ( \coreComp|FIFO_A~47_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [19] & ( !\coreComp|FIFO_A~47_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [19]),
	.dataf(!\coreComp|FIFO_A~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~48 .extended_lut = "off";
defparam \coreComp|FIFO_A~48 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N50
dffeas \coreComp|FIFO_A_rtl_0_bypass[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N14
dffeas \coreComp|FIFO_A~8 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~8 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_A~49 (
// Equation(s):
// \coreComp|FIFO_A~49_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a7  & ( (\coreComp|FIFO_A~8_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a7  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~8_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~8_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~49 .extended_lut = "off";
defparam \coreComp|FIFO_A~49 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N48
cyclonev_lcell_comb \coreComp|FIFO_A~50 (
// Equation(s):
// \coreComp|FIFO_A~50_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [20] & ( \coreComp|FIFO_A~49_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [20] & ( \coreComp|FIFO_A~49_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [20] & ( !\coreComp|FIFO_A~49_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [20]),
	.dataf(!\coreComp|FIFO_A~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~50 .extended_lut = "off";
defparam \coreComp|FIFO_A~50 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N53
dffeas \coreComp|FIFO_A_rtl_0_bypass[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N17
dffeas \coreComp|FIFO_A~9 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~9 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N15
cyclonev_lcell_comb \coreComp|FIFO_A~51 (
// Equation(s):
// \coreComp|FIFO_A~51_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a8  & ( (\coreComp|FIFO_A~9_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a8  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~9_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~9_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~51 .extended_lut = "off";
defparam \coreComp|FIFO_A~51 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N51
cyclonev_lcell_comb \coreComp|FIFO_A~52 (
// Equation(s):
// \coreComp|FIFO_A~52_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [21] & ( \coreComp|FIFO_A~51_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [21] & ( \coreComp|FIFO_A~51_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [21] & ( !\coreComp|FIFO_A~51_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [21]),
	.dataf(!\coreComp|FIFO_A~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~52 .extended_lut = "off";
defparam \coreComp|FIFO_A~52 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N56
dffeas \coreComp|FIFO_A_rtl_0_bypass[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N44
dffeas \coreComp|FIFO_A~10 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~10 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N42
cyclonev_lcell_comb \coreComp|FIFO_A~53 (
// Equation(s):
// \coreComp|FIFO_A~53_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a9  & ( (\coreComp|FIFO_A~10_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a9  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~10_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~10_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~53 .extended_lut = "off";
defparam \coreComp|FIFO_A~53 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N54
cyclonev_lcell_comb \coreComp|FIFO_A~54 (
// Equation(s):
// \coreComp|FIFO_A~54_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [22] & ( \coreComp|FIFO_A~53_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [22] & ( \coreComp|FIFO_A~53_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass [11]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [22] & ( !\coreComp|FIFO_A~53_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass [11])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [22]),
	.dataf(!\coreComp|FIFO_A~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~54 .extended_lut = "off";
defparam \coreComp|FIFO_A~54 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N59
dffeas \coreComp|FIFO_A_rtl_0_bypass[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N47
dffeas \coreComp|FIFO_A~11 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~11 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N45
cyclonev_lcell_comb \coreComp|FIFO_A~55 (
// Equation(s):
// \coreComp|FIFO_A~55_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a10  & ( (\coreComp|FIFO_A~11_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a10  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~11_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~11_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~55 .extended_lut = "off";
defparam \coreComp|FIFO_A~55 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \coreComp|FIFO_A~56 (
// Equation(s):
// \coreComp|FIFO_A~56_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [23] & ( \coreComp|FIFO_A~55_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [23] & ( \coreComp|FIFO_A~55_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass [11]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [23] & ( !\coreComp|FIFO_A~55_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass [11])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [23]),
	.dataf(!\coreComp|FIFO_A~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~56 .extended_lut = "off";
defparam \coreComp|FIFO_A~56 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N5
dffeas \coreComp|FIFO_A_rtl_0_bypass[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N41
dffeas \coreComp|FIFO_A~12 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~12 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N39
cyclonev_lcell_comb \coreComp|FIFO_A~57 (
// Equation(s):
// \coreComp|FIFO_A~57_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a11  & ( (\coreComp|FIFO_A~12_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a11  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~12_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~12_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~57 .extended_lut = "off";
defparam \coreComp|FIFO_A~57 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N3
cyclonev_lcell_comb \coreComp|FIFO_A~58 (
// Equation(s):
// \coreComp|FIFO_A~58_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [24] & ( \coreComp|FIFO_A~57_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [24] & ( \coreComp|FIFO_A~57_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [24] & ( !\coreComp|FIFO_A~57_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~33_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [24]),
	.dataf(!\coreComp|FIFO_A~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~58 .extended_lut = "off";
defparam \coreComp|FIFO_A~58 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N19
dffeas \coreComp|FIFO_A_rtl_0_bypass[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N32
dffeas \coreComp|FIFO_A~13 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~13 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N30
cyclonev_lcell_comb \coreComp|FIFO_A~59 (
// Equation(s):
// \coreComp|FIFO_A~59_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a12  & ( (\coreComp|FIFO_A~13_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a12  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~13_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~13_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~59 .extended_lut = "off";
defparam \coreComp|FIFO_A~59 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N6
cyclonev_lcell_comb \coreComp|FIFO_A~60 (
// Equation(s):
// \coreComp|FIFO_A~60_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [25] & ( \coreComp|FIFO_A~59_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [25] & ( \coreComp|FIFO_A~59_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [25] & ( !\coreComp|FIFO_A~59_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~33_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [25]),
	.dataf(!\coreComp|FIFO_A~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~60 .extended_lut = "off";
defparam \coreComp|FIFO_A~60 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N23
dffeas \coreComp|FIFO_A_rtl_0_bypass[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N35
dffeas \coreComp|FIFO_A~14 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~14 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N33
cyclonev_lcell_comb \coreComp|FIFO_A~61 (
// Equation(s):
// \coreComp|FIFO_A~61_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a13  & ( (\coreComp|FIFO_A~14_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a13  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~14_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~14_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~61 .extended_lut = "off";
defparam \coreComp|FIFO_A~61 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N21
cyclonev_lcell_comb \coreComp|FIFO_A~62 (
// Equation(s):
// \coreComp|FIFO_A~62_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [26] & ( \coreComp|FIFO_A~61_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [26] & ( \coreComp|FIFO_A~61_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [26] & ( !\coreComp|FIFO_A~61_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [26]),
	.dataf(!\coreComp|FIFO_A~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~62 .extended_lut = "off";
defparam \coreComp|FIFO_A~62 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_A~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N23
dffeas \coreComp|FIFO_A_rtl_0_bypass[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N14
dffeas \coreComp|FIFO_A~15 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~15 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \coreComp|FIFO_A~63 (
// Equation(s):
// \coreComp|FIFO_A~63_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a14  & ( (\coreComp|FIFO_A~0DUPLICATE_q ) # (\coreComp|FIFO_A~15_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a14  & ( (\coreComp|FIFO_A~15_q  & 
// !\coreComp|FIFO_A~0DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~15_q ),
	.datac(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~63 .extended_lut = "off";
defparam \coreComp|FIFO_A~63 .lut_mask = 64'h303030303F3F3F3F;
defparam \coreComp|FIFO_A~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N3
cyclonev_lcell_comb \coreComp|FIFO_A~64 (
// Equation(s):
// \coreComp|FIFO_A~64_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [27] & ( \coreComp|FIFO_A~63_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [27] & ( \coreComp|FIFO_A~63_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [27] & ( !\coreComp|FIFO_A~63_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [27]),
	.dataf(!\coreComp|FIFO_A~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~64 .extended_lut = "off";
defparam \coreComp|FIFO_A~64 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N11
dffeas \coreComp|FIFO_A_rtl_0_bypass[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N17
dffeas \coreComp|FIFO_A~16 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~16 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N15
cyclonev_lcell_comb \coreComp|FIFO_A~65 (
// Equation(s):
// \coreComp|FIFO_A~65_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a15  & ( (\coreComp|FIFO_A~16_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a15  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~16_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~16_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~65 .extended_lut = "off";
defparam \coreComp|FIFO_A~65 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N9
cyclonev_lcell_comb \coreComp|FIFO_A~66 (
// Equation(s):
// \coreComp|FIFO_A~66_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [28] & ( \coreComp|FIFO_A~65_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [28] & ( \coreComp|FIFO_A~65_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [28] & ( !\coreComp|FIFO_A~65_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~33_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [28]),
	.dataf(!\coreComp|FIFO_A~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~66 .extended_lut = "off";
defparam \coreComp|FIFO_A~66 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N56
dffeas \coreComp|FIFO_A_rtl_0_bypass[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N26
dffeas \coreComp|FIFO_A~17 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~17 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N24
cyclonev_lcell_comb \coreComp|FIFO_A~67 (
// Equation(s):
// \coreComp|FIFO_A~67_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a16  & ( (\coreComp|FIFO_A~17_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a16  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~17_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~17_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~67 .extended_lut = "off";
defparam \coreComp|FIFO_A~67 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N54
cyclonev_lcell_comb \coreComp|FIFO_A~68 (
// Equation(s):
// \coreComp|FIFO_A~68_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [29] & ( \coreComp|FIFO_A~67_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [29] & ( \coreComp|FIFO_A~67_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [29] & ( !\coreComp|FIFO_A~67_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~33_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [29]),
	.dataf(!\coreComp|FIFO_A~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~68 .extended_lut = "off";
defparam \coreComp|FIFO_A~68 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N59
dffeas \coreComp|FIFO_A_rtl_0_bypass[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N29
dffeas \coreComp|FIFO_A~18 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~18 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N27
cyclonev_lcell_comb \coreComp|FIFO_A~69 (
// Equation(s):
// \coreComp|FIFO_A~69_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a17  & ( (\coreComp|FIFO_A~18_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a17  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~18_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~18_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~69 .extended_lut = "off";
defparam \coreComp|FIFO_A~69 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N57
cyclonev_lcell_comb \coreComp|FIFO_A~70 (
// Equation(s):
// \coreComp|FIFO_A~70_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [30] & ( \coreComp|FIFO_A~69_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [30] & ( \coreComp|FIFO_A~69_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [30] & ( !\coreComp|FIFO_A~69_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~33_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [30]),
	.dataf(!\coreComp|FIFO_A~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~70 .extended_lut = "off";
defparam \coreComp|FIFO_A~70 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N44
dffeas \coreComp|FIFO_A_rtl_0_bypass[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N50
dffeas \coreComp|FIFO_A~19 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~19 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N12
cyclonev_lcell_comb \coreComp|FIFO_A~71 (
// Equation(s):
// \coreComp|FIFO_A~71_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a18  & ( (\coreComp|FIFO_A~19_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a18  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~19_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(!\coreComp|FIFO_A~19_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~71 .extended_lut = "off";
defparam \coreComp|FIFO_A~71 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coreComp|FIFO_A~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N42
cyclonev_lcell_comb \coreComp|FIFO_A~72 (
// Equation(s):
// \coreComp|FIFO_A~72_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [31] & ( \coreComp|FIFO_A~71_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [31] & ( \coreComp|FIFO_A~71_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [31] & ( !\coreComp|FIFO_A~71_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~33_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [31]),
	.dataf(!\coreComp|FIFO_A~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~72 .extended_lut = "off";
defparam \coreComp|FIFO_A~72 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N47
dffeas \coreComp|FIFO_A_rtl_0_bypass[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N53
dffeas \coreComp|FIFO_A~20 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~20 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N51
cyclonev_lcell_comb \coreComp|FIFO_A~73 (
// Equation(s):
// \coreComp|FIFO_A~73_combout  = ( \coreComp|FIFO_A~20_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19  ) ) # ( !\coreComp|FIFO_A~20_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19  & ( \coreComp|FIFO_A~0DUPLICATE_q  ) ) ) # ( 
// \coreComp|FIFO_A~20_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19  & ( !\coreComp|FIFO_A~0DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~20_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~73 .extended_lut = "off";
defparam \coreComp|FIFO_A~73 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coreComp|FIFO_A~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N45
cyclonev_lcell_comb \coreComp|FIFO_A~74 (
// Equation(s):
// \coreComp|FIFO_A~74_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [32] & ( \coreComp|FIFO_A~73_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [32] & ( \coreComp|FIFO_A~73_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [32] & ( !\coreComp|FIFO_A~73_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A~33_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [32]),
	.dataf(!\coreComp|FIFO_A~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~74 .extended_lut = "off";
defparam \coreComp|FIFO_A~74 .lut_mask = 64'h00000401FBFEFFFF;
defparam \coreComp|FIFO_A~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N2
dffeas \coreComp|FIFO_A_rtl_0_bypass[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N35
dffeas \coreComp|FIFO_A~21 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~21 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N33
cyclonev_lcell_comb \coreComp|FIFO_A~75 (
// Equation(s):
// \coreComp|FIFO_A~75_combout  = ( \coreComp|FIFO_A~21_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20  ) ) # ( !\coreComp|FIFO_A~21_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20  & ( \coreComp|FIFO_A~0_q  ) ) ) # ( 
// \coreComp|FIFO_A~21_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20  & ( !\coreComp|FIFO_A~0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~0_q ),
	.datae(!\coreComp|FIFO_A~21_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~75 .extended_lut = "off";
defparam \coreComp|FIFO_A~75 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \coreComp|FIFO_A~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N0
cyclonev_lcell_comb \coreComp|FIFO_A~76 (
// Equation(s):
// \coreComp|FIFO_A~76_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [33] & ( \coreComp|FIFO_A~75_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [33] & ( \coreComp|FIFO_A~75_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [33] & ( !\coreComp|FIFO_A~75_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [33]),
	.dataf(!\coreComp|FIFO_A~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~76 .extended_lut = "off";
defparam \coreComp|FIFO_A~76 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_A~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N56
dffeas \coreComp|FIFO_A_rtl_0_bypass[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N5
dffeas \coreComp|FIFO_A~22 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~22 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N48
cyclonev_lcell_comb \coreComp|FIFO_A~77 (
// Equation(s):
// \coreComp|FIFO_A~77_combout  = ( \coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21  ) ) # ( !\coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21  & ( \coreComp|FIFO_A~22_q  ) ) ) # ( 
// !\coreComp|FIFO_A~0_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21  & ( \coreComp|FIFO_A~22_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~22_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~0_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~77 .extended_lut = "off";
defparam \coreComp|FIFO_A~77 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coreComp|FIFO_A~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N54
cyclonev_lcell_comb \coreComp|FIFO_A~78 (
// Equation(s):
// \coreComp|FIFO_A~78_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [34] & ( \coreComp|FIFO_A~77_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [34] & ( \coreComp|FIFO_A~77_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [34] & ( !\coreComp|FIFO_A~77_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [34]),
	.dataf(!\coreComp|FIFO_A~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~78 .extended_lut = "off";
defparam \coreComp|FIFO_A~78 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_A~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N2
dffeas \coreComp|FIFO_A_rtl_0_bypass[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N8
dffeas \coreComp|FIFO_A~23 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~23 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N6
cyclonev_lcell_comb \coreComp|FIFO_A~79 (
// Equation(s):
// \coreComp|FIFO_A~79_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a22  & ( (\coreComp|FIFO_A~23_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a22  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~23_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~23_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~79 .extended_lut = "off";
defparam \coreComp|FIFO_A~79 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N0
cyclonev_lcell_comb \coreComp|FIFO_A~80 (
// Equation(s):
// \coreComp|FIFO_A~80_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [35] & ( \coreComp|FIFO_A~79_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [35] & ( \coreComp|FIFO_A~79_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [35] & ( !\coreComp|FIFO_A~79_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~33_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [35]),
	.dataf(!\coreComp|FIFO_A~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~80 .extended_lut = "off";
defparam \coreComp|FIFO_A~80 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N2
dffeas \coreComp|FIFO_A_rtl_0_bypass[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N38
dffeas \coreComp|FIFO_A~24 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~24 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N36
cyclonev_lcell_comb \coreComp|FIFO_A~81 (
// Equation(s):
// \coreComp|FIFO_A~81_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a23  & ( (\coreComp|FIFO_A~24_q ) # (\coreComp|FIFO_A~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a23  & ( (!\coreComp|FIFO_A~0DUPLICATE_q  & 
// \coreComp|FIFO_A~24_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~24_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~81 .extended_lut = "off";
defparam \coreComp|FIFO_A~81 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_A~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N0
cyclonev_lcell_comb \coreComp|FIFO_A~82 (
// Equation(s):
// \coreComp|FIFO_A~82_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [36] & ( \coreComp|FIFO_A~81_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [36] & ( \coreComp|FIFO_A~81_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [36] & ( !\coreComp|FIFO_A~81_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [11] $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [11]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~33_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [36]),
	.dataf(!\coreComp|FIFO_A~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~82 .extended_lut = "off";
defparam \coreComp|FIFO_A~82 .lut_mask = 64'h00000041FFBEFFFF;
defparam \coreComp|FIFO_A~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N56
dffeas \coreComp|FIFO_A_rtl_0_bypass[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N14
dffeas \coreComp|FIFO_A~25 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~25 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N24
cyclonev_lcell_comb \coreComp|FIFO_A~83 (
// Equation(s):
// \coreComp|FIFO_A~83_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a24  & ( (\coreComp|FIFO_A~25_q ) # (\coreComp|FIFO_A~0_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a24  & ( (!\coreComp|FIFO_A~0_q  & \coreComp|FIFO_A~25_q 
// ) ) )

	.dataa(!\coreComp|FIFO_A~0_q ),
	.datab(!\coreComp|FIFO_A~25_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~83 .extended_lut = "off";
defparam \coreComp|FIFO_A~83 .lut_mask = 64'h2222222277777777;
defparam \coreComp|FIFO_A~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N54
cyclonev_lcell_comb \coreComp|FIFO_A~84 (
// Equation(s):
// \coreComp|FIFO_A~84_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [37] & ( \coreComp|FIFO_A~83_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [37] & ( \coreComp|FIFO_A~83_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [37] & ( !\coreComp|FIFO_A~83_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [37]),
	.dataf(!\coreComp|FIFO_A~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~84 .extended_lut = "off";
defparam \coreComp|FIFO_A~84 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_A~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N41
dffeas \coreComp|FIFO_A_rtl_0_bypass[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N32
dffeas \coreComp|FIFO_A~26 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~26 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N51
cyclonev_lcell_comb \coreComp|FIFO_A~85 (
// Equation(s):
// \coreComp|FIFO_A~85_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a25  & ( (\coreComp|FIFO_A~26_q ) # (\coreComp|FIFO_A~0_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a25  & ( (!\coreComp|FIFO_A~0_q  & \coreComp|FIFO_A~26_q 
// ) ) )

	.dataa(!\coreComp|FIFO_A~0_q ),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~26_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~85 .extended_lut = "off";
defparam \coreComp|FIFO_A~85 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coreComp|FIFO_A~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N57
cyclonev_lcell_comb \coreComp|FIFO_A~86 (
// Equation(s):
// \coreComp|FIFO_A~86_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [38] & ( \coreComp|FIFO_A~85_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [38] & ( \coreComp|FIFO_A~85_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [38] & ( !\coreComp|FIFO_A~85_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [38]),
	.dataf(!\coreComp|FIFO_A~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~86 .extended_lut = "off";
defparam \coreComp|FIFO_A~86 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_A~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N23
dffeas \coreComp|FIFO_A_rtl_0_bypass[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N11
dffeas \coreComp|FIFO_A~27 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~27 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N9
cyclonev_lcell_comb \coreComp|FIFO_A~87 (
// Equation(s):
// \coreComp|FIFO_A~87_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a26  & ( (\coreComp|FIFO_A~27_q ) # (\coreComp|FIFO_A~0_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a26  & ( (!\coreComp|FIFO_A~0_q  & \coreComp|FIFO_A~27_q 
// ) ) )

	.dataa(!\coreComp|FIFO_A~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~27_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~87 .extended_lut = "off";
defparam \coreComp|FIFO_A~87 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_A~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N21
cyclonev_lcell_comb \coreComp|FIFO_A~88 (
// Equation(s):
// \coreComp|FIFO_A~88_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [39] & ( \coreComp|FIFO_A~87_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [39] & ( \coreComp|FIFO_A~87_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [39] & ( !\coreComp|FIFO_A~87_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [39]),
	.dataf(!\coreComp|FIFO_A~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~88 .extended_lut = "off";
defparam \coreComp|FIFO_A~88 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_A~88 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y20_N0
cyclonev_mac \coreComp|Mult0~264 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_B~88_combout ,\coreComp|FIFO_B~86_combout ,\coreComp|FIFO_B~84_combout ,\coreComp|FIFO_B~82_combout ,\coreComp|FIFO_B~80_combout ,\coreComp|FIFO_B~78_combout ,\coreComp|FIFO_B~76_combout ,\coreComp|FIFO_B~74_combout ,\coreComp|FIFO_B~72_combout ,
\coreComp|FIFO_B~70_combout ,\coreComp|FIFO_B~68_combout ,\coreComp|FIFO_B~66_combout ,\coreComp|FIFO_B~64_combout ,\coreComp|FIFO_B~62_combout ,\coreComp|FIFO_B~60_combout ,\coreComp|FIFO_B~58_combout ,\coreComp|FIFO_B~56_combout ,\coreComp|FIFO_B~54_combout ,
\coreComp|FIFO_B~52_combout ,\coreComp|FIFO_B~50_combout ,\coreComp|FIFO_B~48_combout ,\coreComp|FIFO_B~46_combout ,\coreComp|FIFO_B~44_combout ,\coreComp|FIFO_B~42_combout ,\coreComp|FIFO_B~40_combout ,\coreComp|FIFO_B~38_combout ,\coreComp|FIFO_B~36_combout }),
	.ay({\coreComp|FIFO_A~88_combout ,\coreComp|FIFO_A~86_combout ,\coreComp|FIFO_A~84_combout ,\coreComp|FIFO_A~82_combout ,\coreComp|FIFO_A~80_combout ,\coreComp|FIFO_A~78_combout ,\coreComp|FIFO_A~76_combout ,\coreComp|FIFO_A~74_combout ,\coreComp|FIFO_A~72_combout ,
\coreComp|FIFO_A~70_combout ,\coreComp|FIFO_A~68_combout ,\coreComp|FIFO_A~66_combout ,\coreComp|FIFO_A~64_combout ,\coreComp|FIFO_A~62_combout ,\coreComp|FIFO_A~60_combout ,\coreComp|FIFO_A~58_combout ,\coreComp|FIFO_A~56_combout ,\coreComp|FIFO_A~54_combout ,
\coreComp|FIFO_A~52_combout ,\coreComp|FIFO_A~50_combout ,\coreComp|FIFO_A~48_combout ,\coreComp|FIFO_A~46_combout ,\coreComp|FIFO_A~44_combout ,\coreComp|FIFO_A~42_combout ,\coreComp|FIFO_A~40_combout ,\coreComp|FIFO_A~38_combout ,\coreComp|FIFO_A~36_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~264_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~264 .accumulate_clock = "none";
defparam \coreComp|Mult0~264 .ax_clock = "none";
defparam \coreComp|Mult0~264 .ax_width = 27;
defparam \coreComp|Mult0~264 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~264 .ay_scan_in_width = 27;
defparam \coreComp|Mult0~264 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~264 .az_clock = "none";
defparam \coreComp|Mult0~264 .bx_clock = "none";
defparam \coreComp|Mult0~264 .by_clock = "none";
defparam \coreComp|Mult0~264 .by_use_scan_in = "false";
defparam \coreComp|Mult0~264 .bz_clock = "none";
defparam \coreComp|Mult0~264 .coef_a_0 = 0;
defparam \coreComp|Mult0~264 .coef_a_1 = 0;
defparam \coreComp|Mult0~264 .coef_a_2 = 0;
defparam \coreComp|Mult0~264 .coef_a_3 = 0;
defparam \coreComp|Mult0~264 .coef_a_4 = 0;
defparam \coreComp|Mult0~264 .coef_a_5 = 0;
defparam \coreComp|Mult0~264 .coef_a_6 = 0;
defparam \coreComp|Mult0~264 .coef_a_7 = 0;
defparam \coreComp|Mult0~264 .coef_b_0 = 0;
defparam \coreComp|Mult0~264 .coef_b_1 = 0;
defparam \coreComp|Mult0~264 .coef_b_2 = 0;
defparam \coreComp|Mult0~264 .coef_b_3 = 0;
defparam \coreComp|Mult0~264 .coef_b_4 = 0;
defparam \coreComp|Mult0~264 .coef_b_5 = 0;
defparam \coreComp|Mult0~264 .coef_b_6 = 0;
defparam \coreComp|Mult0~264 .coef_b_7 = 0;
defparam \coreComp|Mult0~264 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~264 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~264 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~264 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~264 .enable_double_accum = "false";
defparam \coreComp|Mult0~264 .load_const_clock = "none";
defparam \coreComp|Mult0~264 .load_const_value = 0;
defparam \coreComp|Mult0~264 .mode_sub_location = 0;
defparam \coreComp|Mult0~264 .negate_clock = "none";
defparam \coreComp|Mult0~264 .operand_source_max = "input";
defparam \coreComp|Mult0~264 .operand_source_may = "input";
defparam \coreComp|Mult0~264 .operand_source_mbx = "input";
defparam \coreComp|Mult0~264 .operand_source_mby = "input";
defparam \coreComp|Mult0~264 .operation_mode = "m27x27";
defparam \coreComp|Mult0~264 .output_clock = "none";
defparam \coreComp|Mult0~264 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~264 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~264 .result_a_width = 64;
defparam \coreComp|Mult0~264 .signed_max = "false";
defparam \coreComp|Mult0~264 .signed_may = "false";
defparam \coreComp|Mult0~264 .signed_mbx = "false";
defparam \coreComp|Mult0~264 .signed_mby = "false";
defparam \coreComp|Mult0~264 .sub_clock = "none";
defparam \coreComp|Mult0~264 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N30
cyclonev_lcell_comb \coreComp|Mult0~1 (
// Equation(s):
// \coreComp|Mult0~1_sumout  = SUM(( !\coreComp|Mult0~264_resulta  $ (!\coreComp|accum [0]) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~2  = CARRY(( !\coreComp|Mult0~264_resulta  $ (!\coreComp|accum [0]) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~3  = SHARE((\coreComp|Mult0~264_resulta  & \coreComp|accum [0]))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~264_resulta ),
	.datac(!\coreComp|accum [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Mult0~1_sumout ),
	.cout(\coreComp|Mult0~2 ),
	.shareout(\coreComp|Mult0~3 ));
// synopsys translate_off
defparam \coreComp|Mult0~1 .extended_lut = "off";
defparam \coreComp|Mult0~1 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N32
dffeas \coreComp|accum[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~1_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[0] .is_wysiwyg = "true";
defparam \coreComp|accum[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N3
cyclonev_lcell_comb \RES_LO[0]~feeder (
// Equation(s):
// \RES_LO[0]~feeder_combout  = ( \coreComp|accum [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|accum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RES_LO[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RES_LO[0]~feeder .extended_lut = "off";
defparam \RES_LO[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RES_LO[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y20_N26
dffeas dot_busy_prev(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|state.IDLE~q ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dot_busy_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam dot_busy_prev.is_wysiwyg = "true";
defparam dot_busy_prev.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y20_N24
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !\coreComp|state.IDLE~q  & ( \dot_busy_prev~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|state.IDLE~q ),
	.dataf(!\dot_busy_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N4
dffeas \RES_LO[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RES_LO[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[0] .is_wysiwyg = "true";
defparam \RES_LO[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N35
dffeas \coreComp|FIFO_B_rtl_0_bypass[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N11
dffeas \coreComp|FIFO_B~28 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~28 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N9
cyclonev_lcell_comb \coreComp|FIFO_B~89 (
// Equation(s):
// \coreComp|FIFO_B~89_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a27  & ( (\coreComp|FIFO_B~28_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a27  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~28_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~28_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~89 .extended_lut = "off";
defparam \coreComp|FIFO_B~89 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N33
cyclonev_lcell_comb \coreComp|FIFO_B~90 (
// Equation(s):
// \coreComp|FIFO_B~90_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [40] & ( \coreComp|FIFO_B~89_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [40] & ( \coreComp|FIFO_B~89_combout  & ( (!\coreComp|FIFO_B~33_combout ) # ((!\coreComp|FIFO_B~34_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [40] & ( !\coreComp|FIFO_B~89_combout  & ( (\coreComp|FIFO_B~33_combout  & (\coreComp|FIFO_B~34_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B~34_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [40]),
	.dataf(!\coreComp|FIFO_B~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~90 .extended_lut = "off";
defparam \coreComp|FIFO_B~90 .lut_mask = 64'h00000009FFF6FFFF;
defparam \coreComp|FIFO_B~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N23
dffeas \coreComp|FIFO_B_rtl_0_bypass[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N17
dffeas \coreComp|FIFO_B~29 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~29 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N15
cyclonev_lcell_comb \coreComp|FIFO_B~91 (
// Equation(s):
// \coreComp|FIFO_B~91_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a28  & ( (\coreComp|FIFO_B~29_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a28  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~29_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~29_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~91 .extended_lut = "off";
defparam \coreComp|FIFO_B~91 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N36
cyclonev_lcell_comb \coreComp|FIFO_B~92 (
// Equation(s):
// \coreComp|FIFO_B~92_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [41] & ( \coreComp|FIFO_B~91_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [41] & ( \coreComp|FIFO_B~91_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [41] & ( !\coreComp|FIFO_B~91_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B~34_combout ),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [41]),
	.dataf(!\coreComp|FIFO_B~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~92 .extended_lut = "off";
defparam \coreComp|FIFO_B~92 .lut_mask = 64'h00000009FFF6FFFF;
defparam \coreComp|FIFO_B~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N41
dffeas \coreComp|FIFO_B_rtl_0_bypass[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N26
dffeas \coreComp|FIFO_B~30 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~30 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N24
cyclonev_lcell_comb \coreComp|FIFO_B~93 (
// Equation(s):
// \coreComp|FIFO_B~93_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a29  & ( (\coreComp|FIFO_B~30_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a29  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~30_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~30_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~93 .extended_lut = "off";
defparam \coreComp|FIFO_B~93 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N39
cyclonev_lcell_comb \coreComp|FIFO_B~94 (
// Equation(s):
// \coreComp|FIFO_B~94_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [42] & ( \coreComp|FIFO_B~93_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [42] & ( \coreComp|FIFO_B~93_combout  & ( (!\coreComp|FIFO_B~33_combout ) # ((!\coreComp|FIFO_B~34_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [42] & ( !\coreComp|FIFO_B~93_combout  & ( (\coreComp|FIFO_B~33_combout  & (\coreComp|FIFO_B~34_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B~33_combout ),
	.datad(!\coreComp|FIFO_B~34_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [42]),
	.dataf(!\coreComp|FIFO_B~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~94 .extended_lut = "off";
defparam \coreComp|FIFO_B~94 .lut_mask = 64'h00000009FFF6FFFF;
defparam \coreComp|FIFO_B~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y20_N32
dffeas \coreComp|FIFO_B_rtl_0_bypass[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N53
dffeas \coreComp|FIFO_B~31 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~31 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N51
cyclonev_lcell_comb \coreComp|FIFO_B~95 (
// Equation(s):
// \coreComp|FIFO_B~95_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a30  & ( (\coreComp|FIFO_B~31_q ) # (\coreComp|FIFO_B~0DUPLICATE_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a30  & ( (!\coreComp|FIFO_B~0DUPLICATE_q  & 
// \coreComp|FIFO_B~31_q ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B~0DUPLICATE_q ),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~31_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~95 .extended_lut = "off";
defparam \coreComp|FIFO_B~95 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coreComp|FIFO_B~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N30
cyclonev_lcell_comb \coreComp|FIFO_B~96 (
// Equation(s):
// \coreComp|FIFO_B~96_combout  = ( \coreComp|FIFO_B_rtl_0_bypass [43] & ( \coreComp|FIFO_B~95_combout  ) ) # ( !\coreComp|FIFO_B_rtl_0_bypass [43] & ( \coreComp|FIFO_B~95_combout  & ( (!\coreComp|FIFO_B~34_combout ) # ((!\coreComp|FIFO_B~33_combout ) # 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_B_rtl_0_bypass [43] & ( !\coreComp|FIFO_B~95_combout  & ( (\coreComp|FIFO_B~34_combout  & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datac(!\coreComp|FIFO_B~34_combout ),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B_rtl_0_bypass [43]),
	.dataf(!\coreComp|FIFO_B~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~96 .extended_lut = "off";
defparam \coreComp|FIFO_B~96 .lut_mask = 64'h00000009FFF6FFFF;
defparam \coreComp|FIFO_B~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N19
dffeas \coreComp|FIFO_B_rtl_0_bypass[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \coreComp|FIFO_B_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N47
dffeas \coreComp|FIFO_B~32 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_B~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_B~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_B~32 .is_wysiwyg = "true";
defparam \coreComp|FIFO_B~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y20_N45
cyclonev_lcell_comb \coreComp|FIFO_B~97 (
// Equation(s):
// \coreComp|FIFO_B~97_combout  = ( \coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a31  & ( (\coreComp|FIFO_B~32_q ) # (\coreComp|FIFO_B~0_q ) ) ) # ( !\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a31  & ( (!\coreComp|FIFO_B~0_q  & \coreComp|FIFO_B~32_q 
// ) ) )

	.dataa(!\coreComp|FIFO_B~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_B~32_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_B_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~97 .extended_lut = "off";
defparam \coreComp|FIFO_B~97 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_B~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N12
cyclonev_lcell_comb \coreComp|FIFO_B~98 (
// Equation(s):
// \coreComp|FIFO_B~98_combout  = ( \coreComp|FIFO_B~34_combout  & ( \coreComp|FIFO_B~97_combout  & ( ((!\coreComp|FIFO_B~33_combout ) # (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_B_rtl_0_bypass [12]))) # 
// (\coreComp|FIFO_B_rtl_0_bypass [44]) ) ) ) # ( !\coreComp|FIFO_B~34_combout  & ( \coreComp|FIFO_B~97_combout  ) ) # ( \coreComp|FIFO_B~34_combout  & ( !\coreComp|FIFO_B~97_combout  & ( (\coreComp|FIFO_B_rtl_0_bypass [44] & (\coreComp|FIFO_B~33_combout  & 
// (!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_B_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_B_rtl_0_bypass [44]),
	.datab(!\coreComp|FIFO_B_rtl_0_bypass[11]~DUPLICATE_q ),
	.datac(!\coreComp|FIFO_B_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_B~33_combout ),
	.datae(!\coreComp|FIFO_B~34_combout ),
	.dataf(!\coreComp|FIFO_B~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_B~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_B~98 .extended_lut = "off";
defparam \coreComp|FIFO_B~98 .lut_mask = 64'h00000041FFFFFF7D;
defparam \coreComp|FIFO_B~98 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y22_N0
cyclonev_mac \coreComp|Mult0~609 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,
\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,
\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~96_combout ,\coreComp|FIFO_B~94_combout ,\coreComp|FIFO_B~92_combout ,\coreComp|FIFO_B~90_combout }),
	.ay({\coreComp|FIFO_A~88_combout ,\coreComp|FIFO_A~86_combout ,\coreComp|FIFO_A~84_combout ,\coreComp|FIFO_A~82_combout ,\coreComp|FIFO_A~80_combout ,\coreComp|FIFO_A~78_combout ,\coreComp|FIFO_A~76_combout ,\coreComp|FIFO_A~74_combout ,\coreComp|FIFO_A~72_combout ,
\coreComp|FIFO_A~70_combout ,\coreComp|FIFO_A~68_combout ,\coreComp|FIFO_A~66_combout ,\coreComp|FIFO_A~64_combout ,\coreComp|FIFO_A~62_combout ,\coreComp|FIFO_A~60_combout ,\coreComp|FIFO_A~58_combout ,\coreComp|FIFO_A~56_combout ,\coreComp|FIFO_A~54_combout ,
\coreComp|FIFO_A~52_combout ,\coreComp|FIFO_A~50_combout ,\coreComp|FIFO_A~48_combout ,\coreComp|FIFO_A~46_combout ,\coreComp|FIFO_A~44_combout ,\coreComp|FIFO_A~42_combout ,\coreComp|FIFO_A~40_combout ,\coreComp|FIFO_A~38_combout ,\coreComp|FIFO_A~36_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~609_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~609 .accumulate_clock = "none";
defparam \coreComp|Mult0~609 .ax_clock = "none";
defparam \coreComp|Mult0~609 .ax_width = 27;
defparam \coreComp|Mult0~609 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~609 .ay_scan_in_width = 27;
defparam \coreComp|Mult0~609 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~609 .az_clock = "none";
defparam \coreComp|Mult0~609 .bx_clock = "none";
defparam \coreComp|Mult0~609 .by_clock = "none";
defparam \coreComp|Mult0~609 .by_use_scan_in = "false";
defparam \coreComp|Mult0~609 .bz_clock = "none";
defparam \coreComp|Mult0~609 .coef_a_0 = 0;
defparam \coreComp|Mult0~609 .coef_a_1 = 0;
defparam \coreComp|Mult0~609 .coef_a_2 = 0;
defparam \coreComp|Mult0~609 .coef_a_3 = 0;
defparam \coreComp|Mult0~609 .coef_a_4 = 0;
defparam \coreComp|Mult0~609 .coef_a_5 = 0;
defparam \coreComp|Mult0~609 .coef_a_6 = 0;
defparam \coreComp|Mult0~609 .coef_a_7 = 0;
defparam \coreComp|Mult0~609 .coef_b_0 = 0;
defparam \coreComp|Mult0~609 .coef_b_1 = 0;
defparam \coreComp|Mult0~609 .coef_b_2 = 0;
defparam \coreComp|Mult0~609 .coef_b_3 = 0;
defparam \coreComp|Mult0~609 .coef_b_4 = 0;
defparam \coreComp|Mult0~609 .coef_b_5 = 0;
defparam \coreComp|Mult0~609 .coef_b_6 = 0;
defparam \coreComp|Mult0~609 .coef_b_7 = 0;
defparam \coreComp|Mult0~609 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~609 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~609 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~609 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~609 .enable_double_accum = "false";
defparam \coreComp|Mult0~609 .load_const_clock = "none";
defparam \coreComp|Mult0~609 .load_const_value = 0;
defparam \coreComp|Mult0~609 .mode_sub_location = 0;
defparam \coreComp|Mult0~609 .negate_clock = "none";
defparam \coreComp|Mult0~609 .operand_source_max = "input";
defparam \coreComp|Mult0~609 .operand_source_may = "input";
defparam \coreComp|Mult0~609 .operand_source_mbx = "input";
defparam \coreComp|Mult0~609 .operand_source_mby = "input";
defparam \coreComp|Mult0~609 .operation_mode = "m27x27";
defparam \coreComp|Mult0~609 .output_clock = "none";
defparam \coreComp|Mult0~609 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~609 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~609 .result_a_width = 64;
defparam \coreComp|Mult0~609 .signed_max = "false";
defparam \coreComp|Mult0~609 .signed_may = "false";
defparam \coreComp|Mult0~609 .signed_mbx = "false";
defparam \coreComp|Mult0~609 .signed_mby = "false";
defparam \coreComp|Mult0~609 .sub_clock = "none";
defparam \coreComp|Mult0~609 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X83_Y18_N20
dffeas \coreComp|FIFO_A_rtl_0_bypass[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N8
dffeas \coreComp|FIFO_A~28 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~28 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N6
cyclonev_lcell_comb \coreComp|FIFO_A~91 (
// Equation(s):
// \coreComp|FIFO_A~91_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a27  & ( (\coreComp|FIFO_A~28_q ) # (\coreComp|FIFO_A~0_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a27  & ( (!\coreComp|FIFO_A~0_q  & \coreComp|FIFO_A~28_q 
// ) ) )

	.dataa(!\coreComp|FIFO_A~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~28_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~91 .extended_lut = "off";
defparam \coreComp|FIFO_A~91 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_A~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N18
cyclonev_lcell_comb \coreComp|FIFO_A~92 (
// Equation(s):
// \coreComp|FIFO_A~92_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [40] & ( \coreComp|FIFO_A~91_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [40] & ( \coreComp|FIFO_A~91_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [40] & ( !\coreComp|FIFO_A~91_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A~34_combout ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [40]),
	.dataf(!\coreComp|FIFO_A~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~92 .extended_lut = "off";
defparam \coreComp|FIFO_A~92 .lut_mask = 64'h00000021FFDEFFFF;
defparam \coreComp|FIFO_A~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N5
dffeas \coreComp|FIFO_A_rtl_0_bypass[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N29
dffeas \coreComp|FIFO_A~29 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~29 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N27
cyclonev_lcell_comb \coreComp|FIFO_A~93 (
// Equation(s):
// \coreComp|FIFO_A~93_combout  = ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a28  & ( (\coreComp|FIFO_A~29_q ) # (\coreComp|FIFO_A~0_q ) ) ) # ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a28  & ( (!\coreComp|FIFO_A~0_q  & \coreComp|FIFO_A~29_q 
// ) ) )

	.dataa(!\coreComp|FIFO_A~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|FIFO_A~29_q ),
	.datae(gnd),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~93 .extended_lut = "off";
defparam \coreComp|FIFO_A~93 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coreComp|FIFO_A~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N3
cyclonev_lcell_comb \coreComp|FIFO_A~94 (
// Equation(s):
// \coreComp|FIFO_A~94_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [41] & ( \coreComp|FIFO_A~93_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [41] & ( \coreComp|FIFO_A~93_combout  & ( (!\coreComp|FIFO_A~33_combout ) # ((!\coreComp|FIFO_A~34_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [41] & ( !\coreComp|FIFO_A~93_combout  & ( (\coreComp|FIFO_A~33_combout  & (\coreComp|FIFO_A~34_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A~34_combout ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [41]),
	.dataf(!\coreComp|FIFO_A~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~94 .extended_lut = "off";
defparam \coreComp|FIFO_A~94 .lut_mask = 64'h00000201FDFEFFFF;
defparam \coreComp|FIFO_A~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N20
dffeas \coreComp|FIFO_A_rtl_0_bypass[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N21
cyclonev_lcell_comb \coreComp|FIFO_A~30feeder (
// Equation(s):
// \coreComp|FIFO_A~30feeder_combout  = ( \avm_readdata[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\avm_readdata[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~30feeder .extended_lut = "off";
defparam \coreComp|FIFO_A~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coreComp|FIFO_A~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N23
dffeas \coreComp|FIFO_A~30 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|FIFO_A~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~30 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N36
cyclonev_lcell_comb \coreComp|FIFO_A~95 (
// Equation(s):
// \coreComp|FIFO_A~95_combout  = ( \coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29  ) ) # ( !\coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29  & ( \coreComp|FIFO_A~30_q  ) ) ) # ( 
// !\coreComp|FIFO_A~0_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29  & ( \coreComp|FIFO_A~30_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~30_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~0_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~95 .extended_lut = "off";
defparam \coreComp|FIFO_A~95 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coreComp|FIFO_A~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N18
cyclonev_lcell_comb \coreComp|FIFO_A~96 (
// Equation(s):
// \coreComp|FIFO_A~96_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [42] & ( \coreComp|FIFO_A~95_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [42] & ( \coreComp|FIFO_A~95_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [42] & ( !\coreComp|FIFO_A~95_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [42]),
	.dataf(!\coreComp|FIFO_A~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~96 .extended_lut = "off";
defparam \coreComp|FIFO_A~96 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_A~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N23
dffeas \coreComp|FIFO_A_rtl_0_bypass[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N56
dffeas \coreComp|FIFO_A~31 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~31 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N24
cyclonev_lcell_comb \coreComp|FIFO_A~97 (
// Equation(s):
// \coreComp|FIFO_A~97_combout  = ( \coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30  ) ) # ( !\coreComp|FIFO_A~0_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30  & ( \coreComp|FIFO_A~31_q  ) ) ) # ( 
// !\coreComp|FIFO_A~0_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30  & ( \coreComp|FIFO_A~31_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~31_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~0_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~97 .extended_lut = "off";
defparam \coreComp|FIFO_A~97 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coreComp|FIFO_A~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N21
cyclonev_lcell_comb \coreComp|FIFO_A~98 (
// Equation(s):
// \coreComp|FIFO_A~98_combout  = ( \coreComp|FIFO_A_rtl_0_bypass [43] & ( \coreComp|FIFO_A~97_combout  ) ) # ( !\coreComp|FIFO_A_rtl_0_bypass [43] & ( \coreComp|FIFO_A~97_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A~33_combout ) # 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (!\coreComp|FIFO_A_rtl_0_bypass [12]))) ) ) ) # ( \coreComp|FIFO_A_rtl_0_bypass [43] & ( !\coreComp|FIFO_A~97_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A~33_combout  & 
// (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q  $ (\coreComp|FIFO_A_rtl_0_bypass [12])))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A~33_combout ),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datae(!\coreComp|FIFO_A_rtl_0_bypass [43]),
	.dataf(!\coreComp|FIFO_A~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~98 .extended_lut = "off";
defparam \coreComp|FIFO_A~98 .lut_mask = 64'h00001001EFFEFFFF;
defparam \coreComp|FIFO_A~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N59
dffeas \coreComp|FIFO_A_rtl_0_bypass[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \coreComp|FIFO_A_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N38
dffeas \coreComp|FIFO_A~32 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\avm_readdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coreComp|FIFO_A~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|FIFO_A~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|FIFO_A~32 .is_wysiwyg = "true";
defparam \coreComp|FIFO_A~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \coreComp|FIFO_A~99 (
// Equation(s):
// \coreComp|FIFO_A~99_combout  = ( \coreComp|FIFO_A~32_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31  ) ) # ( !\coreComp|FIFO_A~32_q  & ( \coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31  & ( \coreComp|FIFO_A~0_q  ) ) ) # ( 
// \coreComp|FIFO_A~32_q  & ( !\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31  & ( !\coreComp|FIFO_A~0_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|FIFO_A~0_q ),
	.datad(gnd),
	.datae(!\coreComp|FIFO_A~32_q ),
	.dataf(!\coreComp|FIFO_A_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~99 .extended_lut = "off";
defparam \coreComp|FIFO_A~99 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coreComp|FIFO_A~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \coreComp|FIFO_A~100 (
// Equation(s):
// \coreComp|FIFO_A~100_combout  = ( \coreComp|FIFO_A~33_combout  & ( \coreComp|FIFO_A~99_combout  & ( (!\coreComp|FIFO_A~34_combout ) # ((!\coreComp|FIFO_A_rtl_0_bypass [12] $ (!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q )) # 
// (\coreComp|FIFO_A_rtl_0_bypass [44])) ) ) ) # ( !\coreComp|FIFO_A~33_combout  & ( \coreComp|FIFO_A~99_combout  ) ) # ( \coreComp|FIFO_A~33_combout  & ( !\coreComp|FIFO_A~99_combout  & ( (\coreComp|FIFO_A~34_combout  & (\coreComp|FIFO_A_rtl_0_bypass [44] & 
// (!\coreComp|FIFO_A_rtl_0_bypass [12] $ (\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\coreComp|FIFO_A~34_combout ),
	.datab(!\coreComp|FIFO_A_rtl_0_bypass [44]),
	.datac(!\coreComp|FIFO_A_rtl_0_bypass [12]),
	.datad(!\coreComp|FIFO_A_rtl_0_bypass[11]~DUPLICATE_q ),
	.datae(!\coreComp|FIFO_A~33_combout ),
	.dataf(!\coreComp|FIFO_A~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|FIFO_A~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|FIFO_A~100 .extended_lut = "off";
defparam \coreComp|FIFO_A~100 .lut_mask = 64'h00001001FFFFBFFB;
defparam \coreComp|FIFO_A~100 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y18_N0
cyclonev_mac \coreComp|Mult0~1134 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,
\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,
\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~98_combout ,
\coreComp|FIFO_A~96_combout ,\coreComp|FIFO_A~94_combout ,\coreComp|FIFO_A~92_combout }),
	.ay({\coreComp|FIFO_B~88_combout ,\coreComp|FIFO_B~86_combout ,\coreComp|FIFO_B~84_combout ,\coreComp|FIFO_B~82_combout ,\coreComp|FIFO_B~80_combout ,\coreComp|FIFO_B~78_combout ,\coreComp|FIFO_B~76_combout ,\coreComp|FIFO_B~74_combout ,\coreComp|FIFO_B~72_combout ,
\coreComp|FIFO_B~70_combout ,\coreComp|FIFO_B~68_combout ,\coreComp|FIFO_B~66_combout ,\coreComp|FIFO_B~64_combout ,\coreComp|FIFO_B~62_combout ,\coreComp|FIFO_B~60_combout ,\coreComp|FIFO_B~58_combout ,\coreComp|FIFO_B~56_combout ,\coreComp|FIFO_B~54_combout ,
\coreComp|FIFO_B~52_combout ,\coreComp|FIFO_B~50_combout ,\coreComp|FIFO_B~48_combout ,\coreComp|FIFO_B~46_combout ,\coreComp|FIFO_B~44_combout ,\coreComp|FIFO_B~42_combout ,\coreComp|FIFO_B~40_combout ,\coreComp|FIFO_B~38_combout ,\coreComp|FIFO_B~36_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~1134_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~1134 .accumulate_clock = "none";
defparam \coreComp|Mult0~1134 .ax_clock = "none";
defparam \coreComp|Mult0~1134 .ax_width = 27;
defparam \coreComp|Mult0~1134 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~1134 .ay_scan_in_width = 27;
defparam \coreComp|Mult0~1134 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~1134 .az_clock = "none";
defparam \coreComp|Mult0~1134 .bx_clock = "none";
defparam \coreComp|Mult0~1134 .by_clock = "none";
defparam \coreComp|Mult0~1134 .by_use_scan_in = "false";
defparam \coreComp|Mult0~1134 .bz_clock = "none";
defparam \coreComp|Mult0~1134 .coef_a_0 = 0;
defparam \coreComp|Mult0~1134 .coef_a_1 = 0;
defparam \coreComp|Mult0~1134 .coef_a_2 = 0;
defparam \coreComp|Mult0~1134 .coef_a_3 = 0;
defparam \coreComp|Mult0~1134 .coef_a_4 = 0;
defparam \coreComp|Mult0~1134 .coef_a_5 = 0;
defparam \coreComp|Mult0~1134 .coef_a_6 = 0;
defparam \coreComp|Mult0~1134 .coef_a_7 = 0;
defparam \coreComp|Mult0~1134 .coef_b_0 = 0;
defparam \coreComp|Mult0~1134 .coef_b_1 = 0;
defparam \coreComp|Mult0~1134 .coef_b_2 = 0;
defparam \coreComp|Mult0~1134 .coef_b_3 = 0;
defparam \coreComp|Mult0~1134 .coef_b_4 = 0;
defparam \coreComp|Mult0~1134 .coef_b_5 = 0;
defparam \coreComp|Mult0~1134 .coef_b_6 = 0;
defparam \coreComp|Mult0~1134 .coef_b_7 = 0;
defparam \coreComp|Mult0~1134 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~1134 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~1134 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~1134 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~1134 .enable_double_accum = "false";
defparam \coreComp|Mult0~1134 .load_const_clock = "none";
defparam \coreComp|Mult0~1134 .load_const_value = 0;
defparam \coreComp|Mult0~1134 .mode_sub_location = 0;
defparam \coreComp|Mult0~1134 .negate_clock = "none";
defparam \coreComp|Mult0~1134 .operand_source_max = "input";
defparam \coreComp|Mult0~1134 .operand_source_may = "input";
defparam \coreComp|Mult0~1134 .operand_source_mbx = "input";
defparam \coreComp|Mult0~1134 .operand_source_mby = "input";
defparam \coreComp|Mult0~1134 .operation_mode = "m27x27";
defparam \coreComp|Mult0~1134 .output_clock = "none";
defparam \coreComp|Mult0~1134 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~1134 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~1134 .result_a_width = 64;
defparam \coreComp|Mult0~1134 .signed_max = "false";
defparam \coreComp|Mult0~1134 .signed_may = "false";
defparam \coreComp|Mult0~1134 .signed_mbx = "false";
defparam \coreComp|Mult0~1134 .signed_mby = "false";
defparam \coreComp|Mult0~1134 .sub_clock = "none";
defparam \coreComp|Mult0~1134 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N30
cyclonev_lcell_comb \coreComp|Mult0~1075 (
// Equation(s):
// \coreComp|Mult0~1075_sumout  = SUM(( !\coreComp|Mult0~291  $ (!\coreComp|Mult0~1134_resulta  $ (\coreComp|accum [27])) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~1076  = CARRY(( !\coreComp|Mult0~291  $ (!\coreComp|Mult0~1134_resulta  $ (\coreComp|accum [27])) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~1077  = SHARE((!\coreComp|Mult0~291  & (\coreComp|Mult0~1134_resulta  & \coreComp|accum [27])) # (\coreComp|Mult0~291  & ((\coreComp|accum [27]) # (\coreComp|Mult0~1134_resulta ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~291 ),
	.datac(!\coreComp|Mult0~1134_resulta ),
	.datad(!\coreComp|accum [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Mult0~1075_sumout ),
	.cout(\coreComp|Mult0~1076 ),
	.shareout(\coreComp|Mult0~1077 ));
// synopsys translate_off
defparam \coreComp|Mult0~1075 .extended_lut = "off";
defparam \coreComp|Mult0~1075 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1075 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N33
cyclonev_lcell_comb \coreComp|Mult0~13 (
// Equation(s):
// \coreComp|Mult0~13_sumout  = SUM(( !\coreComp|accum [1] $ (!\coreComp|Mult0~265 ) ) + ( \coreComp|Mult0~3  ) + ( \coreComp|Mult0~2  ))
// \coreComp|Mult0~14  = CARRY(( !\coreComp|accum [1] $ (!\coreComp|Mult0~265 ) ) + ( \coreComp|Mult0~3  ) + ( \coreComp|Mult0~2  ))
// \coreComp|Mult0~15  = SHARE((\coreComp|accum [1] & \coreComp|Mult0~265 ))

	.dataa(!\coreComp|accum [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~265 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~2 ),
	.sharein(\coreComp|Mult0~3 ),
	.combout(),
	.sumout(\coreComp|Mult0~13_sumout ),
	.cout(\coreComp|Mult0~14 ),
	.shareout(\coreComp|Mult0~15 ));
// synopsys translate_off
defparam \coreComp|Mult0~13 .extended_lut = "off";
defparam \coreComp|Mult0~13 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N35
dffeas \coreComp|accum[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~13_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[1] .is_wysiwyg = "true";
defparam \coreComp|accum[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N36
cyclonev_lcell_comb \coreComp|Mult0~21 (
// Equation(s):
// \coreComp|Mult0~21_sumout  = SUM(( !\coreComp|accum [2] $ (!\coreComp|Mult0~266 ) ) + ( \coreComp|Mult0~15  ) + ( \coreComp|Mult0~14  ))
// \coreComp|Mult0~22  = CARRY(( !\coreComp|accum [2] $ (!\coreComp|Mult0~266 ) ) + ( \coreComp|Mult0~15  ) + ( \coreComp|Mult0~14  ))
// \coreComp|Mult0~23  = SHARE((\coreComp|accum [2] & \coreComp|Mult0~266 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [2]),
	.datad(!\coreComp|Mult0~266 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~14 ),
	.sharein(\coreComp|Mult0~15 ),
	.combout(),
	.sumout(\coreComp|Mult0~21_sumout ),
	.cout(\coreComp|Mult0~22 ),
	.shareout(\coreComp|Mult0~23 ));
// synopsys translate_off
defparam \coreComp|Mult0~21 .extended_lut = "off";
defparam \coreComp|Mult0~21 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N38
dffeas \coreComp|accum[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~21_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[2] .is_wysiwyg = "true";
defparam \coreComp|accum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N39
cyclonev_lcell_comb \coreComp|Mult0~29 (
// Equation(s):
// \coreComp|Mult0~29_sumout  = SUM(( !\coreComp|accum [3] $ (!\coreComp|Mult0~267 ) ) + ( \coreComp|Mult0~23  ) + ( \coreComp|Mult0~22  ))
// \coreComp|Mult0~30  = CARRY(( !\coreComp|accum [3] $ (!\coreComp|Mult0~267 ) ) + ( \coreComp|Mult0~23  ) + ( \coreComp|Mult0~22  ))
// \coreComp|Mult0~31  = SHARE((\coreComp|accum [3] & \coreComp|Mult0~267 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [3]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~267 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~22 ),
	.sharein(\coreComp|Mult0~23 ),
	.combout(),
	.sumout(\coreComp|Mult0~29_sumout ),
	.cout(\coreComp|Mult0~30 ),
	.shareout(\coreComp|Mult0~31 ));
// synopsys translate_off
defparam \coreComp|Mult0~29 .extended_lut = "off";
defparam \coreComp|Mult0~29 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N41
dffeas \coreComp|accum[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~29_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[3] .is_wysiwyg = "true";
defparam \coreComp|accum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N42
cyclonev_lcell_comb \coreComp|Mult0~37 (
// Equation(s):
// \coreComp|Mult0~37_sumout  = SUM(( !\coreComp|Mult0~268  $ (!\coreComp|accum [4]) ) + ( \coreComp|Mult0~31  ) + ( \coreComp|Mult0~30  ))
// \coreComp|Mult0~38  = CARRY(( !\coreComp|Mult0~268  $ (!\coreComp|accum [4]) ) + ( \coreComp|Mult0~31  ) + ( \coreComp|Mult0~30  ))
// \coreComp|Mult0~39  = SHARE((\coreComp|Mult0~268  & \coreComp|accum [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~268 ),
	.datad(!\coreComp|accum [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~30 ),
	.sharein(\coreComp|Mult0~31 ),
	.combout(),
	.sumout(\coreComp|Mult0~37_sumout ),
	.cout(\coreComp|Mult0~38 ),
	.shareout(\coreComp|Mult0~39 ));
// synopsys translate_off
defparam \coreComp|Mult0~37 .extended_lut = "off";
defparam \coreComp|Mult0~37 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N44
dffeas \coreComp|accum[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~37_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[4] .is_wysiwyg = "true";
defparam \coreComp|accum[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N45
cyclonev_lcell_comb \coreComp|Mult0~45 (
// Equation(s):
// \coreComp|Mult0~45_sumout  = SUM(( !\coreComp|accum [5] $ (!\coreComp|Mult0~269 ) ) + ( \coreComp|Mult0~39  ) + ( \coreComp|Mult0~38  ))
// \coreComp|Mult0~46  = CARRY(( !\coreComp|accum [5] $ (!\coreComp|Mult0~269 ) ) + ( \coreComp|Mult0~39  ) + ( \coreComp|Mult0~38  ))
// \coreComp|Mult0~47  = SHARE((\coreComp|accum [5] & \coreComp|Mult0~269 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [5]),
	.datac(!\coreComp|Mult0~269 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~38 ),
	.sharein(\coreComp|Mult0~39 ),
	.combout(),
	.sumout(\coreComp|Mult0~45_sumout ),
	.cout(\coreComp|Mult0~46 ),
	.shareout(\coreComp|Mult0~47 ));
// synopsys translate_off
defparam \coreComp|Mult0~45 .extended_lut = "off";
defparam \coreComp|Mult0~45 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N47
dffeas \coreComp|accum[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~45_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[5] .is_wysiwyg = "true";
defparam \coreComp|accum[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N48
cyclonev_lcell_comb \coreComp|Mult0~53 (
// Equation(s):
// \coreComp|Mult0~53_sumout  = SUM(( !\coreComp|Mult0~270  $ (!\coreComp|accum [6]) ) + ( \coreComp|Mult0~47  ) + ( \coreComp|Mult0~46  ))
// \coreComp|Mult0~54  = CARRY(( !\coreComp|Mult0~270  $ (!\coreComp|accum [6]) ) + ( \coreComp|Mult0~47  ) + ( \coreComp|Mult0~46  ))
// \coreComp|Mult0~55  = SHARE((\coreComp|Mult0~270  & \coreComp|accum [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~270 ),
	.datad(!\coreComp|accum [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~46 ),
	.sharein(\coreComp|Mult0~47 ),
	.combout(),
	.sumout(\coreComp|Mult0~53_sumout ),
	.cout(\coreComp|Mult0~54 ),
	.shareout(\coreComp|Mult0~55 ));
// synopsys translate_off
defparam \coreComp|Mult0~53 .extended_lut = "off";
defparam \coreComp|Mult0~53 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N50
dffeas \coreComp|accum[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~53_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[6] .is_wysiwyg = "true";
defparam \coreComp|accum[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N51
cyclonev_lcell_comb \coreComp|Mult0~61 (
// Equation(s):
// \coreComp|Mult0~61_sumout  = SUM(( !\coreComp|accum [7] $ (!\coreComp|Mult0~271 ) ) + ( \coreComp|Mult0~55  ) + ( \coreComp|Mult0~54  ))
// \coreComp|Mult0~62  = CARRY(( !\coreComp|accum [7] $ (!\coreComp|Mult0~271 ) ) + ( \coreComp|Mult0~55  ) + ( \coreComp|Mult0~54  ))
// \coreComp|Mult0~63  = SHARE((\coreComp|accum [7] & \coreComp|Mult0~271 ))

	.dataa(!\coreComp|accum [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~271 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~54 ),
	.sharein(\coreComp|Mult0~55 ),
	.combout(),
	.sumout(\coreComp|Mult0~61_sumout ),
	.cout(\coreComp|Mult0~62 ),
	.shareout(\coreComp|Mult0~63 ));
// synopsys translate_off
defparam \coreComp|Mult0~61 .extended_lut = "off";
defparam \coreComp|Mult0~61 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N53
dffeas \coreComp|accum[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~61_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[7] .is_wysiwyg = "true";
defparam \coreComp|accum[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \coreComp|Mult0~69 (
// Equation(s):
// \coreComp|Mult0~69_sumout  = SUM(( !\coreComp|accum [8] $ (!\coreComp|Mult0~272 ) ) + ( \coreComp|Mult0~63  ) + ( \coreComp|Mult0~62  ))
// \coreComp|Mult0~70  = CARRY(( !\coreComp|accum [8] $ (!\coreComp|Mult0~272 ) ) + ( \coreComp|Mult0~63  ) + ( \coreComp|Mult0~62  ))
// \coreComp|Mult0~71  = SHARE((\coreComp|accum [8] & \coreComp|Mult0~272 ))

	.dataa(!\coreComp|accum [8]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~272 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~62 ),
	.sharein(\coreComp|Mult0~63 ),
	.combout(),
	.sumout(\coreComp|Mult0~69_sumout ),
	.cout(\coreComp|Mult0~70 ),
	.shareout(\coreComp|Mult0~71 ));
// synopsys translate_off
defparam \coreComp|Mult0~69 .extended_lut = "off";
defparam \coreComp|Mult0~69 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N56
dffeas \coreComp|accum[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~69_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[8] .is_wysiwyg = "true";
defparam \coreComp|accum[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N57
cyclonev_lcell_comb \coreComp|Mult0~77 (
// Equation(s):
// \coreComp|Mult0~77_sumout  = SUM(( !\coreComp|accum [9] $ (!\coreComp|Mult0~273 ) ) + ( \coreComp|Mult0~71  ) + ( \coreComp|Mult0~70  ))
// \coreComp|Mult0~78  = CARRY(( !\coreComp|accum [9] $ (!\coreComp|Mult0~273 ) ) + ( \coreComp|Mult0~71  ) + ( \coreComp|Mult0~70  ))
// \coreComp|Mult0~79  = SHARE((\coreComp|accum [9] & \coreComp|Mult0~273 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [9]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~273 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~70 ),
	.sharein(\coreComp|Mult0~71 ),
	.combout(),
	.sumout(\coreComp|Mult0~77_sumout ),
	.cout(\coreComp|Mult0~78 ),
	.shareout(\coreComp|Mult0~79 ));
// synopsys translate_off
defparam \coreComp|Mult0~77 .extended_lut = "off";
defparam \coreComp|Mult0~77 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y20_N59
dffeas \coreComp|accum[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~77_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[9] .is_wysiwyg = "true";
defparam \coreComp|accum[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N0
cyclonev_lcell_comb \coreComp|Mult0~85 (
// Equation(s):
// \coreComp|Mult0~85_sumout  = SUM(( !\coreComp|accum [10] $ (!\coreComp|Mult0~274 ) ) + ( \coreComp|Mult0~79  ) + ( \coreComp|Mult0~78  ))
// \coreComp|Mult0~86  = CARRY(( !\coreComp|accum [10] $ (!\coreComp|Mult0~274 ) ) + ( \coreComp|Mult0~79  ) + ( \coreComp|Mult0~78  ))
// \coreComp|Mult0~87  = SHARE((\coreComp|accum [10] & \coreComp|Mult0~274 ))

	.dataa(!\coreComp|accum [10]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~274 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~78 ),
	.sharein(\coreComp|Mult0~79 ),
	.combout(),
	.sumout(\coreComp|Mult0~85_sumout ),
	.cout(\coreComp|Mult0~86 ),
	.shareout(\coreComp|Mult0~87 ));
// synopsys translate_off
defparam \coreComp|Mult0~85 .extended_lut = "off";
defparam \coreComp|Mult0~85 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N2
dffeas \coreComp|accum[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~85_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[10] .is_wysiwyg = "true";
defparam \coreComp|accum[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N3
cyclonev_lcell_comb \coreComp|Mult0~93 (
// Equation(s):
// \coreComp|Mult0~93_sumout  = SUM(( !\coreComp|accum [11] $ (!\coreComp|Mult0~275 ) ) + ( \coreComp|Mult0~87  ) + ( \coreComp|Mult0~86  ))
// \coreComp|Mult0~94  = CARRY(( !\coreComp|accum [11] $ (!\coreComp|Mult0~275 ) ) + ( \coreComp|Mult0~87  ) + ( \coreComp|Mult0~86  ))
// \coreComp|Mult0~95  = SHARE((\coreComp|accum [11] & \coreComp|Mult0~275 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [11]),
	.datad(!\coreComp|Mult0~275 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~86 ),
	.sharein(\coreComp|Mult0~87 ),
	.combout(),
	.sumout(\coreComp|Mult0~93_sumout ),
	.cout(\coreComp|Mult0~94 ),
	.shareout(\coreComp|Mult0~95 ));
// synopsys translate_off
defparam \coreComp|Mult0~93 .extended_lut = "off";
defparam \coreComp|Mult0~93 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N5
dffeas \coreComp|accum[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~93_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[11] .is_wysiwyg = "true";
defparam \coreComp|accum[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N6
cyclonev_lcell_comb \coreComp|Mult0~101 (
// Equation(s):
// \coreComp|Mult0~101_sumout  = SUM(( !\coreComp|accum [12] $ (!\coreComp|Mult0~276 ) ) + ( \coreComp|Mult0~95  ) + ( \coreComp|Mult0~94  ))
// \coreComp|Mult0~102  = CARRY(( !\coreComp|accum [12] $ (!\coreComp|Mult0~276 ) ) + ( \coreComp|Mult0~95  ) + ( \coreComp|Mult0~94  ))
// \coreComp|Mult0~103  = SHARE((\coreComp|accum [12] & \coreComp|Mult0~276 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [12]),
	.datac(!\coreComp|Mult0~276 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~94 ),
	.sharein(\coreComp|Mult0~95 ),
	.combout(),
	.sumout(\coreComp|Mult0~101_sumout ),
	.cout(\coreComp|Mult0~102 ),
	.shareout(\coreComp|Mult0~103 ));
// synopsys translate_off
defparam \coreComp|Mult0~101 .extended_lut = "off";
defparam \coreComp|Mult0~101 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N8
dffeas \coreComp|accum[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~101_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[12] .is_wysiwyg = "true";
defparam \coreComp|accum[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N9
cyclonev_lcell_comb \coreComp|Mult0~109 (
// Equation(s):
// \coreComp|Mult0~109_sumout  = SUM(( !\coreComp|accum [13] $ (!\coreComp|Mult0~277 ) ) + ( \coreComp|Mult0~103  ) + ( \coreComp|Mult0~102  ))
// \coreComp|Mult0~110  = CARRY(( !\coreComp|accum [13] $ (!\coreComp|Mult0~277 ) ) + ( \coreComp|Mult0~103  ) + ( \coreComp|Mult0~102  ))
// \coreComp|Mult0~111  = SHARE((\coreComp|accum [13] & \coreComp|Mult0~277 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [13]),
	.datad(!\coreComp|Mult0~277 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~102 ),
	.sharein(\coreComp|Mult0~103 ),
	.combout(),
	.sumout(\coreComp|Mult0~109_sumout ),
	.cout(\coreComp|Mult0~110 ),
	.shareout(\coreComp|Mult0~111 ));
// synopsys translate_off
defparam \coreComp|Mult0~109 .extended_lut = "off";
defparam \coreComp|Mult0~109 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N11
dffeas \coreComp|accum[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~109_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[13] .is_wysiwyg = "true";
defparam \coreComp|accum[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N12
cyclonev_lcell_comb \coreComp|Mult0~117 (
// Equation(s):
// \coreComp|Mult0~117_sumout  = SUM(( !\coreComp|accum [14] $ (!\coreComp|Mult0~278 ) ) + ( \coreComp|Mult0~111  ) + ( \coreComp|Mult0~110  ))
// \coreComp|Mult0~118  = CARRY(( !\coreComp|accum [14] $ (!\coreComp|Mult0~278 ) ) + ( \coreComp|Mult0~111  ) + ( \coreComp|Mult0~110  ))
// \coreComp|Mult0~119  = SHARE((\coreComp|accum [14] & \coreComp|Mult0~278 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [14]),
	.datac(!\coreComp|Mult0~278 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~110 ),
	.sharein(\coreComp|Mult0~111 ),
	.combout(),
	.sumout(\coreComp|Mult0~117_sumout ),
	.cout(\coreComp|Mult0~118 ),
	.shareout(\coreComp|Mult0~119 ));
// synopsys translate_off
defparam \coreComp|Mult0~117 .extended_lut = "off";
defparam \coreComp|Mult0~117 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N14
dffeas \coreComp|accum[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~117_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[14] .is_wysiwyg = "true";
defparam \coreComp|accum[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N15
cyclonev_lcell_comb \coreComp|Mult0~125 (
// Equation(s):
// \coreComp|Mult0~125_sumout  = SUM(( !\coreComp|accum [15] $ (!\coreComp|Mult0~279 ) ) + ( \coreComp|Mult0~119  ) + ( \coreComp|Mult0~118  ))
// \coreComp|Mult0~126  = CARRY(( !\coreComp|accum [15] $ (!\coreComp|Mult0~279 ) ) + ( \coreComp|Mult0~119  ) + ( \coreComp|Mult0~118  ))
// \coreComp|Mult0~127  = SHARE((\coreComp|accum [15] & \coreComp|Mult0~279 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [15]),
	.datad(!\coreComp|Mult0~279 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~118 ),
	.sharein(\coreComp|Mult0~119 ),
	.combout(),
	.sumout(\coreComp|Mult0~125_sumout ),
	.cout(\coreComp|Mult0~126 ),
	.shareout(\coreComp|Mult0~127 ));
// synopsys translate_off
defparam \coreComp|Mult0~125 .extended_lut = "off";
defparam \coreComp|Mult0~125 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N17
dffeas \coreComp|accum[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~125_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[15] .is_wysiwyg = "true";
defparam \coreComp|accum[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N18
cyclonev_lcell_comb \coreComp|Mult0~133 (
// Equation(s):
// \coreComp|Mult0~133_sumout  = SUM(( !\coreComp|accum [16] $ (!\coreComp|Mult0~280 ) ) + ( \coreComp|Mult0~127  ) + ( \coreComp|Mult0~126  ))
// \coreComp|Mult0~134  = CARRY(( !\coreComp|accum [16] $ (!\coreComp|Mult0~280 ) ) + ( \coreComp|Mult0~127  ) + ( \coreComp|Mult0~126  ))
// \coreComp|Mult0~135  = SHARE((\coreComp|accum [16] & \coreComp|Mult0~280 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [16]),
	.datac(!\coreComp|Mult0~280 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~126 ),
	.sharein(\coreComp|Mult0~127 ),
	.combout(),
	.sumout(\coreComp|Mult0~133_sumout ),
	.cout(\coreComp|Mult0~134 ),
	.shareout(\coreComp|Mult0~135 ));
// synopsys translate_off
defparam \coreComp|Mult0~133 .extended_lut = "off";
defparam \coreComp|Mult0~133 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~133 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N20
dffeas \coreComp|accum[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~133_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[16] .is_wysiwyg = "true";
defparam \coreComp|accum[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N21
cyclonev_lcell_comb \coreComp|Mult0~141 (
// Equation(s):
// \coreComp|Mult0~141_sumout  = SUM(( !\coreComp|accum [17] $ (!\coreComp|Mult0~281 ) ) + ( \coreComp|Mult0~135  ) + ( \coreComp|Mult0~134  ))
// \coreComp|Mult0~142  = CARRY(( !\coreComp|accum [17] $ (!\coreComp|Mult0~281 ) ) + ( \coreComp|Mult0~135  ) + ( \coreComp|Mult0~134  ))
// \coreComp|Mult0~143  = SHARE((\coreComp|accum [17] & \coreComp|Mult0~281 ))

	.dataa(!\coreComp|accum [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~281 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~134 ),
	.sharein(\coreComp|Mult0~135 ),
	.combout(),
	.sumout(\coreComp|Mult0~141_sumout ),
	.cout(\coreComp|Mult0~142 ),
	.shareout(\coreComp|Mult0~143 ));
// synopsys translate_off
defparam \coreComp|Mult0~141 .extended_lut = "off";
defparam \coreComp|Mult0~141 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~141 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N23
dffeas \coreComp|accum[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~141_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[17] .is_wysiwyg = "true";
defparam \coreComp|accum[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N24
cyclonev_lcell_comb \coreComp|Mult0~149 (
// Equation(s):
// \coreComp|Mult0~149_sumout  = SUM(( !\coreComp|accum [18] $ (!\coreComp|Mult0~282 ) ) + ( \coreComp|Mult0~143  ) + ( \coreComp|Mult0~142  ))
// \coreComp|Mult0~150  = CARRY(( !\coreComp|accum [18] $ (!\coreComp|Mult0~282 ) ) + ( \coreComp|Mult0~143  ) + ( \coreComp|Mult0~142  ))
// \coreComp|Mult0~151  = SHARE((\coreComp|accum [18] & \coreComp|Mult0~282 ))

	.dataa(!\coreComp|accum [18]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~282 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~142 ),
	.sharein(\coreComp|Mult0~143 ),
	.combout(),
	.sumout(\coreComp|Mult0~149_sumout ),
	.cout(\coreComp|Mult0~150 ),
	.shareout(\coreComp|Mult0~151 ));
// synopsys translate_off
defparam \coreComp|Mult0~149 .extended_lut = "off";
defparam \coreComp|Mult0~149 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~149 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N26
dffeas \coreComp|accum[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~149_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[18] .is_wysiwyg = "true";
defparam \coreComp|accum[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N27
cyclonev_lcell_comb \coreComp|Mult0~157 (
// Equation(s):
// \coreComp|Mult0~157_sumout  = SUM(( !\coreComp|Mult0~283  $ (!\coreComp|accum [19]) ) + ( \coreComp|Mult0~151  ) + ( \coreComp|Mult0~150  ))
// \coreComp|Mult0~158  = CARRY(( !\coreComp|Mult0~283  $ (!\coreComp|accum [19]) ) + ( \coreComp|Mult0~151  ) + ( \coreComp|Mult0~150  ))
// \coreComp|Mult0~159  = SHARE((\coreComp|Mult0~283  & \coreComp|accum [19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~283 ),
	.datad(!\coreComp|accum [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~150 ),
	.sharein(\coreComp|Mult0~151 ),
	.combout(),
	.sumout(\coreComp|Mult0~157_sumout ),
	.cout(\coreComp|Mult0~158 ),
	.shareout(\coreComp|Mult0~159 ));
// synopsys translate_off
defparam \coreComp|Mult0~157 .extended_lut = "off";
defparam \coreComp|Mult0~157 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~157 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N29
dffeas \coreComp|accum[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~157_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[19] .is_wysiwyg = "true";
defparam \coreComp|accum[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N30
cyclonev_lcell_comb \coreComp|Mult0~165 (
// Equation(s):
// \coreComp|Mult0~165_sumout  = SUM(( !\coreComp|accum [20] $ (!\coreComp|Mult0~284 ) ) + ( \coreComp|Mult0~159  ) + ( \coreComp|Mult0~158  ))
// \coreComp|Mult0~166  = CARRY(( !\coreComp|accum [20] $ (!\coreComp|Mult0~284 ) ) + ( \coreComp|Mult0~159  ) + ( \coreComp|Mult0~158  ))
// \coreComp|Mult0~167  = SHARE((\coreComp|accum [20] & \coreComp|Mult0~284 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [20]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~284 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~158 ),
	.sharein(\coreComp|Mult0~159 ),
	.combout(),
	.sumout(\coreComp|Mult0~165_sumout ),
	.cout(\coreComp|Mult0~166 ),
	.shareout(\coreComp|Mult0~167 ));
// synopsys translate_off
defparam \coreComp|Mult0~165 .extended_lut = "off";
defparam \coreComp|Mult0~165 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~165 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N32
dffeas \coreComp|accum[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~165_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[20] .is_wysiwyg = "true";
defparam \coreComp|accum[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N33
cyclonev_lcell_comb \coreComp|Mult0~173 (
// Equation(s):
// \coreComp|Mult0~173_sumout  = SUM(( !\coreComp|accum [21] $ (!\coreComp|Mult0~285 ) ) + ( \coreComp|Mult0~167  ) + ( \coreComp|Mult0~166  ))
// \coreComp|Mult0~174  = CARRY(( !\coreComp|accum [21] $ (!\coreComp|Mult0~285 ) ) + ( \coreComp|Mult0~167  ) + ( \coreComp|Mult0~166  ))
// \coreComp|Mult0~175  = SHARE((\coreComp|accum [21] & \coreComp|Mult0~285 ))

	.dataa(!\coreComp|accum [21]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~285 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~166 ),
	.sharein(\coreComp|Mult0~167 ),
	.combout(),
	.sumout(\coreComp|Mult0~173_sumout ),
	.cout(\coreComp|Mult0~174 ),
	.shareout(\coreComp|Mult0~175 ));
// synopsys translate_off
defparam \coreComp|Mult0~173 .extended_lut = "off";
defparam \coreComp|Mult0~173 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~173 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N35
dffeas \coreComp|accum[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~173_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[21] .is_wysiwyg = "true";
defparam \coreComp|accum[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N36
cyclonev_lcell_comb \coreComp|Mult0~181 (
// Equation(s):
// \coreComp|Mult0~181_sumout  = SUM(( !\coreComp|accum [22] $ (!\coreComp|Mult0~286 ) ) + ( \coreComp|Mult0~175  ) + ( \coreComp|Mult0~174  ))
// \coreComp|Mult0~182  = CARRY(( !\coreComp|accum [22] $ (!\coreComp|Mult0~286 ) ) + ( \coreComp|Mult0~175  ) + ( \coreComp|Mult0~174  ))
// \coreComp|Mult0~183  = SHARE((\coreComp|accum [22] & \coreComp|Mult0~286 ))

	.dataa(!\coreComp|accum [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~286 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~174 ),
	.sharein(\coreComp|Mult0~175 ),
	.combout(),
	.sumout(\coreComp|Mult0~181_sumout ),
	.cout(\coreComp|Mult0~182 ),
	.shareout(\coreComp|Mult0~183 ));
// synopsys translate_off
defparam \coreComp|Mult0~181 .extended_lut = "off";
defparam \coreComp|Mult0~181 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~181 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N38
dffeas \coreComp|accum[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~181_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[22] .is_wysiwyg = "true";
defparam \coreComp|accum[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N39
cyclonev_lcell_comb \coreComp|Mult0~189 (
// Equation(s):
// \coreComp|Mult0~189_sumout  = SUM(( !\coreComp|accum [23] $ (!\coreComp|Mult0~287 ) ) + ( \coreComp|Mult0~183  ) + ( \coreComp|Mult0~182  ))
// \coreComp|Mult0~190  = CARRY(( !\coreComp|accum [23] $ (!\coreComp|Mult0~287 ) ) + ( \coreComp|Mult0~183  ) + ( \coreComp|Mult0~182  ))
// \coreComp|Mult0~191  = SHARE((\coreComp|accum [23] & \coreComp|Mult0~287 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [23]),
	.datac(!\coreComp|Mult0~287 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~182 ),
	.sharein(\coreComp|Mult0~183 ),
	.combout(),
	.sumout(\coreComp|Mult0~189_sumout ),
	.cout(\coreComp|Mult0~190 ),
	.shareout(\coreComp|Mult0~191 ));
// synopsys translate_off
defparam \coreComp|Mult0~189 .extended_lut = "off";
defparam \coreComp|Mult0~189 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~189 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N41
dffeas \coreComp|accum[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~189_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[23] .is_wysiwyg = "true";
defparam \coreComp|accum[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N42
cyclonev_lcell_comb \coreComp|Mult0~197 (
// Equation(s):
// \coreComp|Mult0~197_sumout  = SUM(( !\coreComp|accum [24] $ (!\coreComp|Mult0~288 ) ) + ( \coreComp|Mult0~191  ) + ( \coreComp|Mult0~190  ))
// \coreComp|Mult0~198  = CARRY(( !\coreComp|accum [24] $ (!\coreComp|Mult0~288 ) ) + ( \coreComp|Mult0~191  ) + ( \coreComp|Mult0~190  ))
// \coreComp|Mult0~199  = SHARE((\coreComp|accum [24] & \coreComp|Mult0~288 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [24]),
	.datad(!\coreComp|Mult0~288 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~190 ),
	.sharein(\coreComp|Mult0~191 ),
	.combout(),
	.sumout(\coreComp|Mult0~197_sumout ),
	.cout(\coreComp|Mult0~198 ),
	.shareout(\coreComp|Mult0~199 ));
// synopsys translate_off
defparam \coreComp|Mult0~197 .extended_lut = "off";
defparam \coreComp|Mult0~197 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~197 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N44
dffeas \coreComp|accum[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~197_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[24] .is_wysiwyg = "true";
defparam \coreComp|accum[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N45
cyclonev_lcell_comb \coreComp|Mult0~205 (
// Equation(s):
// \coreComp|Mult0~205_sumout  = SUM(( !\coreComp|accum [25] $ (!\coreComp|Mult0~289 ) ) + ( \coreComp|Mult0~199  ) + ( \coreComp|Mult0~198  ))
// \coreComp|Mult0~206  = CARRY(( !\coreComp|accum [25] $ (!\coreComp|Mult0~289 ) ) + ( \coreComp|Mult0~199  ) + ( \coreComp|Mult0~198  ))
// \coreComp|Mult0~207  = SHARE((\coreComp|accum [25] & \coreComp|Mult0~289 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [25]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~289 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~198 ),
	.sharein(\coreComp|Mult0~199 ),
	.combout(),
	.sumout(\coreComp|Mult0~205_sumout ),
	.cout(\coreComp|Mult0~206 ),
	.shareout(\coreComp|Mult0~207 ));
// synopsys translate_off
defparam \coreComp|Mult0~205 .extended_lut = "off";
defparam \coreComp|Mult0~205 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~205 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N47
dffeas \coreComp|accum[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~205_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[25] .is_wysiwyg = "true";
defparam \coreComp|accum[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N48
cyclonev_lcell_comb \coreComp|Mult0~213 (
// Equation(s):
// \coreComp|Mult0~213_sumout  = SUM(( !\coreComp|accum [26] $ (!\coreComp|Mult0~290 ) ) + ( \coreComp|Mult0~207  ) + ( \coreComp|Mult0~206  ))
// \coreComp|Mult0~214  = CARRY(( !\coreComp|accum [26] $ (!\coreComp|Mult0~290 ) ) + ( \coreComp|Mult0~207  ) + ( \coreComp|Mult0~206  ))
// \coreComp|Mult0~215  = SHARE((\coreComp|accum [26] & \coreComp|Mult0~290 ))

	.dataa(!\coreComp|accum [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~290 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~206 ),
	.sharein(\coreComp|Mult0~207 ),
	.combout(),
	.sumout(\coreComp|Mult0~213_sumout ),
	.cout(\coreComp|Mult0~214 ),
	.shareout(\coreComp|Mult0~215 ));
// synopsys translate_off
defparam \coreComp|Mult0~213 .extended_lut = "off";
defparam \coreComp|Mult0~213 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~213 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N50
dffeas \coreComp|accum[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~213_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[26] .is_wysiwyg = "true";
defparam \coreComp|accum[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N51
cyclonev_lcell_comb \coreComp|Mult0~221 (
// Equation(s):
// \coreComp|Mult0~221_sumout  = SUM(( !\coreComp|Mult0~609_resulta  $ (!\coreComp|Mult0~1075_sumout ) ) + ( \coreComp|Mult0~215  ) + ( \coreComp|Mult0~214  ))
// \coreComp|Mult0~222  = CARRY(( !\coreComp|Mult0~609_resulta  $ (!\coreComp|Mult0~1075_sumout ) ) + ( \coreComp|Mult0~215  ) + ( \coreComp|Mult0~214  ))
// \coreComp|Mult0~223  = SHARE((\coreComp|Mult0~609_resulta  & \coreComp|Mult0~1075_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~609_resulta ),
	.datad(!\coreComp|Mult0~1075_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~214 ),
	.sharein(\coreComp|Mult0~215 ),
	.combout(),
	.sumout(\coreComp|Mult0~221_sumout ),
	.cout(\coreComp|Mult0~222 ),
	.shareout(\coreComp|Mult0~223 ));
// synopsys translate_off
defparam \coreComp|Mult0~221 .extended_lut = "off";
defparam \coreComp|Mult0~221 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~221 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N53
dffeas \coreComp|accum[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~221_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[27] .is_wysiwyg = "true";
defparam \coreComp|accum[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N33
cyclonev_lcell_comb \coreComp|Mult0~1087 (
// Equation(s):
// \coreComp|Mult0~1087_sumout  = SUM(( !\coreComp|accum [28] $ (!\coreComp|Mult0~292  $ (\coreComp|Mult0~1135 )) ) + ( \coreComp|Mult0~1077  ) + ( \coreComp|Mult0~1076  ))
// \coreComp|Mult0~1088  = CARRY(( !\coreComp|accum [28] $ (!\coreComp|Mult0~292  $ (\coreComp|Mult0~1135 )) ) + ( \coreComp|Mult0~1077  ) + ( \coreComp|Mult0~1076  ))
// \coreComp|Mult0~1089  = SHARE((!\coreComp|accum [28] & (\coreComp|Mult0~292  & \coreComp|Mult0~1135 )) # (\coreComp|accum [28] & ((\coreComp|Mult0~1135 ) # (\coreComp|Mult0~292 ))))

	.dataa(!\coreComp|accum [28]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~292 ),
	.datad(!\coreComp|Mult0~1135 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1076 ),
	.sharein(\coreComp|Mult0~1077 ),
	.combout(),
	.sumout(\coreComp|Mult0~1087_sumout ),
	.cout(\coreComp|Mult0~1088 ),
	.shareout(\coreComp|Mult0~1089 ));
// synopsys translate_off
defparam \coreComp|Mult0~1087 .extended_lut = "off";
defparam \coreComp|Mult0~1087 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1087 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N54
cyclonev_lcell_comb \coreComp|Mult0~229 (
// Equation(s):
// \coreComp|Mult0~229_sumout  = SUM(( !\coreComp|Mult0~1087_sumout  $ (!\coreComp|Mult0~610 ) ) + ( \coreComp|Mult0~223  ) + ( \coreComp|Mult0~222  ))
// \coreComp|Mult0~230  = CARRY(( !\coreComp|Mult0~1087_sumout  $ (!\coreComp|Mult0~610 ) ) + ( \coreComp|Mult0~223  ) + ( \coreComp|Mult0~222  ))
// \coreComp|Mult0~231  = SHARE((\coreComp|Mult0~1087_sumout  & \coreComp|Mult0~610 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1087_sumout ),
	.datad(!\coreComp|Mult0~610 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~222 ),
	.sharein(\coreComp|Mult0~223 ),
	.combout(),
	.sumout(\coreComp|Mult0~229_sumout ),
	.cout(\coreComp|Mult0~230 ),
	.shareout(\coreComp|Mult0~231 ));
// synopsys translate_off
defparam \coreComp|Mult0~229 .extended_lut = "off";
defparam \coreComp|Mult0~229 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~229 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N56
dffeas \coreComp|accum[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~229_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[28] .is_wysiwyg = "true";
defparam \coreComp|accum[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N36
cyclonev_lcell_comb \coreComp|Mult0~1099 (
// Equation(s):
// \coreComp|Mult0~1099_sumout  = SUM(( !\coreComp|accum [29] $ (!\coreComp|Mult0~1136  $ (\coreComp|Mult0~293 )) ) + ( \coreComp|Mult0~1089  ) + ( \coreComp|Mult0~1088  ))
// \coreComp|Mult0~1100  = CARRY(( !\coreComp|accum [29] $ (!\coreComp|Mult0~1136  $ (\coreComp|Mult0~293 )) ) + ( \coreComp|Mult0~1089  ) + ( \coreComp|Mult0~1088  ))
// \coreComp|Mult0~1101  = SHARE((!\coreComp|accum [29] & (\coreComp|Mult0~1136  & \coreComp|Mult0~293 )) # (\coreComp|accum [29] & ((\coreComp|Mult0~293 ) # (\coreComp|Mult0~1136 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [29]),
	.datac(!\coreComp|Mult0~1136 ),
	.datad(!\coreComp|Mult0~293 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1088 ),
	.sharein(\coreComp|Mult0~1089 ),
	.combout(),
	.sumout(\coreComp|Mult0~1099_sumout ),
	.cout(\coreComp|Mult0~1100 ),
	.shareout(\coreComp|Mult0~1101 ));
// synopsys translate_off
defparam \coreComp|Mult0~1099 .extended_lut = "off";
defparam \coreComp|Mult0~1099 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1099 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N57
cyclonev_lcell_comb \coreComp|Mult0~237 (
// Equation(s):
// \coreComp|Mult0~237_sumout  = SUM(( !\coreComp|Mult0~1099_sumout  $ (!\coreComp|Mult0~611 ) ) + ( \coreComp|Mult0~231  ) + ( \coreComp|Mult0~230  ))
// \coreComp|Mult0~238  = CARRY(( !\coreComp|Mult0~1099_sumout  $ (!\coreComp|Mult0~611 ) ) + ( \coreComp|Mult0~231  ) + ( \coreComp|Mult0~230  ))
// \coreComp|Mult0~239  = SHARE((\coreComp|Mult0~1099_sumout  & \coreComp|Mult0~611 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1099_sumout ),
	.datad(!\coreComp|Mult0~611 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~230 ),
	.sharein(\coreComp|Mult0~231 ),
	.combout(),
	.sumout(\coreComp|Mult0~237_sumout ),
	.cout(\coreComp|Mult0~238 ),
	.shareout(\coreComp|Mult0~239 ));
// synopsys translate_off
defparam \coreComp|Mult0~237 .extended_lut = "off";
defparam \coreComp|Mult0~237 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~237 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y19_N59
dffeas \coreComp|accum[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~237_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[29] .is_wysiwyg = "true";
defparam \coreComp|accum[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N39
cyclonev_lcell_comb \coreComp|Mult0~1111 (
// Equation(s):
// \coreComp|Mult0~1111_sumout  = SUM(( !\coreComp|Mult0~1137  $ (!\coreComp|accum [30] $ (\coreComp|Mult0~294 )) ) + ( \coreComp|Mult0~1101  ) + ( \coreComp|Mult0~1100  ))
// \coreComp|Mult0~1112  = CARRY(( !\coreComp|Mult0~1137  $ (!\coreComp|accum [30] $ (\coreComp|Mult0~294 )) ) + ( \coreComp|Mult0~1101  ) + ( \coreComp|Mult0~1100  ))
// \coreComp|Mult0~1113  = SHARE((!\coreComp|Mult0~1137  & (\coreComp|accum [30] & \coreComp|Mult0~294 )) # (\coreComp|Mult0~1137  & ((\coreComp|Mult0~294 ) # (\coreComp|accum [30]))))

	.dataa(!\coreComp|Mult0~1137 ),
	.datab(gnd),
	.datac(!\coreComp|accum [30]),
	.datad(!\coreComp|Mult0~294 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1100 ),
	.sharein(\coreComp|Mult0~1101 ),
	.combout(),
	.sumout(\coreComp|Mult0~1111_sumout ),
	.cout(\coreComp|Mult0~1112 ),
	.shareout(\coreComp|Mult0~1113 ));
// synopsys translate_off
defparam \coreComp|Mult0~1111 .extended_lut = "off";
defparam \coreComp|Mult0~1111 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1111 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N0
cyclonev_lcell_comb \coreComp|Mult0~245 (
// Equation(s):
// \coreComp|Mult0~245_sumout  = SUM(( !\coreComp|Mult0~612  $ (!\coreComp|Mult0~1111_sumout ) ) + ( \coreComp|Mult0~239  ) + ( \coreComp|Mult0~238  ))
// \coreComp|Mult0~246  = CARRY(( !\coreComp|Mult0~612  $ (!\coreComp|Mult0~1111_sumout ) ) + ( \coreComp|Mult0~239  ) + ( \coreComp|Mult0~238  ))
// \coreComp|Mult0~247  = SHARE((\coreComp|Mult0~612  & \coreComp|Mult0~1111_sumout ))

	.dataa(!\coreComp|Mult0~612 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1111_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~238 ),
	.sharein(\coreComp|Mult0~239 ),
	.combout(),
	.sumout(\coreComp|Mult0~245_sumout ),
	.cout(\coreComp|Mult0~246 ),
	.shareout(\coreComp|Mult0~247 ));
// synopsys translate_off
defparam \coreComp|Mult0~245 .extended_lut = "off";
defparam \coreComp|Mult0~245 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~245 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N2
dffeas \coreComp|accum[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~245_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[30] .is_wysiwyg = "true";
defparam \coreComp|accum[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N42
cyclonev_lcell_comb \coreComp|Mult0~1123 (
// Equation(s):
// \coreComp|Mult0~1123_sumout  = SUM(( !\coreComp|Mult0~1138  $ (!\coreComp|accum [31] $ (\coreComp|Mult0~295 )) ) + ( \coreComp|Mult0~1113  ) + ( \coreComp|Mult0~1112  ))
// \coreComp|Mult0~1124  = CARRY(( !\coreComp|Mult0~1138  $ (!\coreComp|accum [31] $ (\coreComp|Mult0~295 )) ) + ( \coreComp|Mult0~1113  ) + ( \coreComp|Mult0~1112  ))
// \coreComp|Mult0~1125  = SHARE((!\coreComp|Mult0~1138  & (\coreComp|accum [31] & \coreComp|Mult0~295 )) # (\coreComp|Mult0~1138  & ((\coreComp|Mult0~295 ) # (\coreComp|accum [31]))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~1138 ),
	.datac(!\coreComp|accum [31]),
	.datad(!\coreComp|Mult0~295 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1112 ),
	.sharein(\coreComp|Mult0~1113 ),
	.combout(),
	.sumout(\coreComp|Mult0~1123_sumout ),
	.cout(\coreComp|Mult0~1124 ),
	.shareout(\coreComp|Mult0~1125 ));
// synopsys translate_off
defparam \coreComp|Mult0~1123 .extended_lut = "off";
defparam \coreComp|Mult0~1123 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1123 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N3
cyclonev_lcell_comb \coreComp|Mult0~253 (
// Equation(s):
// \coreComp|Mult0~253_sumout  = SUM(( !\coreComp|Mult0~613  $ (!\coreComp|Mult0~1123_sumout ) ) + ( \coreComp|Mult0~247  ) + ( \coreComp|Mult0~246  ))
// \coreComp|Mult0~254  = CARRY(( !\coreComp|Mult0~613  $ (!\coreComp|Mult0~1123_sumout ) ) + ( \coreComp|Mult0~247  ) + ( \coreComp|Mult0~246  ))
// \coreComp|Mult0~255  = SHARE((\coreComp|Mult0~613  & \coreComp|Mult0~1123_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~613 ),
	.datad(!\coreComp|Mult0~1123_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~246 ),
	.sharein(\coreComp|Mult0~247 ),
	.combout(),
	.sumout(\coreComp|Mult0~253_sumout ),
	.cout(\coreComp|Mult0~254 ),
	.shareout(\coreComp|Mult0~255 ));
// synopsys translate_off
defparam \coreComp|Mult0~253 .extended_lut = "off";
defparam \coreComp|Mult0~253 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~253 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N5
dffeas \coreComp|accum[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~253_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[31] .is_wysiwyg = "true";
defparam \coreComp|accum[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N45
cyclonev_lcell_comb \coreComp|Mult0~598 (
// Equation(s):
// \coreComp|Mult0~598_sumout  = SUM(( !\coreComp|accum [32] $ (!\coreComp|Mult0~296  $ (\coreComp|Mult0~1139 )) ) + ( \coreComp|Mult0~1125  ) + ( \coreComp|Mult0~1124  ))
// \coreComp|Mult0~599  = CARRY(( !\coreComp|accum [32] $ (!\coreComp|Mult0~296  $ (\coreComp|Mult0~1139 )) ) + ( \coreComp|Mult0~1125  ) + ( \coreComp|Mult0~1124  ))
// \coreComp|Mult0~600  = SHARE((!\coreComp|accum [32] & (\coreComp|Mult0~296  & \coreComp|Mult0~1139 )) # (\coreComp|accum [32] & ((\coreComp|Mult0~1139 ) # (\coreComp|Mult0~296 ))))

	.dataa(!\coreComp|accum [32]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~296 ),
	.datad(!\coreComp|Mult0~1139 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1124 ),
	.sharein(\coreComp|Mult0~1125 ),
	.combout(),
	.sumout(\coreComp|Mult0~598_sumout ),
	.cout(\coreComp|Mult0~599 ),
	.shareout(\coreComp|Mult0~600 ));
// synopsys translate_off
defparam \coreComp|Mult0~598 .extended_lut = "off";
defparam \coreComp|Mult0~598 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~598 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N6
cyclonev_lcell_comb \coreComp|Mult0~5 (
// Equation(s):
// \coreComp|Mult0~5_sumout  = SUM(( !\coreComp|Mult0~614  $ (!\coreComp|Mult0~598_sumout ) ) + ( \coreComp|Mult0~255  ) + ( \coreComp|Mult0~254  ))
// \coreComp|Mult0~6  = CARRY(( !\coreComp|Mult0~614  $ (!\coreComp|Mult0~598_sumout ) ) + ( \coreComp|Mult0~255  ) + ( \coreComp|Mult0~254  ))
// \coreComp|Mult0~7  = SHARE((\coreComp|Mult0~614  & \coreComp|Mult0~598_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~614 ),
	.datad(!\coreComp|Mult0~598_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~254 ),
	.sharein(\coreComp|Mult0~255 ),
	.combout(),
	.sumout(\coreComp|Mult0~5_sumout ),
	.cout(\coreComp|Mult0~6 ),
	.shareout(\coreComp|Mult0~7 ));
// synopsys translate_off
defparam \coreComp|Mult0~5 .extended_lut = "off";
defparam \coreComp|Mult0~5 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N8
dffeas \coreComp|accum[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~5_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [32]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[32] .is_wysiwyg = "true";
defparam \coreComp|accum[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N41
dffeas \RES_HI[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [32]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[0] .is_wysiwyg = "true";
defparam \RES_HI[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N39
cyclonev_lcell_comb \readdata~0 (
// Equation(s):
// \readdata~0_combout  = ( RES_HI[0] & ( \address[0]~input_o  & ( (!\address[1]~input_o  & \address[2]~input_o ) ) ) ) # ( RES_HI[0] & ( !\address[0]~input_o  & ( (!\address[1]~input_o  & (\address[2]~input_o  & RES_LO[0])) ) ) ) # ( !RES_HI[0] & ( 
// !\address[0]~input_o  & ( (!\address[1]~input_o  & (\address[2]~input_o  & RES_LO[0])) ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!RES_LO[0]),
	.datad(gnd),
	.datae(!RES_HI[0]),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~0 .extended_lut = "off";
defparam \readdata~0 .lut_mask = 64'h0202020200002222;
defparam \readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \vecB_baseAddr[0]~0 (
// Equation(s):
// \vecB_baseAddr[0]~0_combout  = ( \write~input_o  & ( (\chipselect~input_o  & (\address[1]~input_o  & (!\address[2]~input_o  & \address[0]~input_o ))) ) )

	.dataa(!\chipselect~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[2]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[0]~0 .extended_lut = "off";
defparam \vecB_baseAddr[0]~0 .lut_mask = 64'h0000000000100010;
defparam \vecB_baseAddr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \vecB_baseAddr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[0]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[0] .is_wysiwyg = "true";
defparam \vecB_baseAddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \vecA_baseAddr[0]~0 (
// Equation(s):
// \vecA_baseAddr[0]~0_combout  = ( \write~input_o  & ( (\chipselect~input_o  & (\address[1]~input_o  & (!\address[0]~input_o  & !\address[2]~input_o ))) ) )

	.dataa(!\chipselect~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[0]~0 .extended_lut = "off";
defparam \vecA_baseAddr[0]~0 .lut_mask = 64'h0000000010001000;
defparam \vecA_baseAddr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N53
dffeas \vecA_baseAddr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[0]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[0] .is_wysiwyg = "true";
defparam \vecA_baseAddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( vecA_baseAddr[0] & ( \coreComp|state.IDLE~q  & ( (!\address[0]~input_o ) # ((!\address[1]~input_o  & (vec_length[0])) # (\address[1]~input_o  & ((vecB_baseAddr[0])))) ) ) ) # ( !vecA_baseAddr[0] & ( \coreComp|state.IDLE~q  & ( 
// (!\address[1]~input_o  & (((!\address[0]~input_o )) # (vec_length[0]))) # (\address[1]~input_o  & (((\address[0]~input_o  & vecB_baseAddr[0])))) ) ) ) # ( vecA_baseAddr[0] & ( !\coreComp|state.IDLE~q  & ( (!\address[1]~input_o  & (vec_length[0] & 
// (\address[0]~input_o ))) # (\address[1]~input_o  & (((!\address[0]~input_o ) # (vecB_baseAddr[0])))) ) ) ) # ( !vecA_baseAddr[0] & ( !\coreComp|state.IDLE~q  & ( (\address[0]~input_o  & ((!\address[1]~input_o  & (vec_length[0])) # (\address[1]~input_o  & 
// ((vecB_baseAddr[0]))))) ) ) )

	.dataa(!vec_length[0]),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!vecB_baseAddr[0]),
	.datae(!vecA_baseAddr[0]),
	.dataf(!\coreComp|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \readdata~1 (
// Equation(s):
// \readdata~1_combout  = ( \read~input_o  & ( (\chipselect~input_o  & (((\Mux31~0_combout  & !\address[2]~input_o )) # (\readdata~0_combout ))) ) )

	.dataa(!\chipselect~input_o ),
	.datab(!\readdata~0_combout ),
	.datac(!\Mux31~0_combout ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\read~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~1 .extended_lut = "off";
defparam \readdata~1 .lut_mask = 64'h0000000015111511;
defparam \readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \readdata~2 (
// Equation(s):
// \readdata~2_combout  = ( \read~input_o  & ( (\chipselect~input_o  & ((!\address[2]~input_o ) # ((!\address[1]~input_o  & \address[0]~input_o )))) ) )

	.dataa(!\chipselect~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\read~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~2 .extended_lut = "off";
defparam \readdata~2 .lut_mask = 64'h0000000055045504;
defparam \readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \vecB_baseAddr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[1]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[1] .is_wysiwyg = "true";
defparam \vecB_baseAddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \vecA_baseAddr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[1]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[1] .is_wysiwyg = "true";
defparam \vecA_baseAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \readdata~4 (
// Equation(s):
// \readdata~4_combout  = ( vec_length[1] & ( vecA_baseAddr[1] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o ) # (vecB_baseAddr[1]))) ) ) ) # ( !vec_length[1] & ( vecA_baseAddr[1] & ( 
// (\address[1]~input_o  & ((!\address[0]~input_o ) # (vecB_baseAddr[1]))) ) ) ) # ( vec_length[1] & ( !vecA_baseAddr[1] & ( (\address[0]~input_o  & ((!\address[1]~input_o ) # (vecB_baseAddr[1]))) ) ) ) # ( !vec_length[1] & ( !vecA_baseAddr[1] & ( 
// (\address[0]~input_o  & (\address[1]~input_o  & vecB_baseAddr[1])) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[1]),
	.datad(gnd),
	.datae(!vec_length[1]),
	.dataf(!vecA_baseAddr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~4 .extended_lut = "off";
defparam \readdata~4 .lut_mask = 64'h0101454523236767;
defparam \readdata~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \readdata~3 (
// Equation(s):
// \readdata~3_combout  = ( \read~input_o  & ( (\chipselect~input_o  & ((!\address[2]~input_o ) # ((!\address[1]~input_o  & !\address[0]~input_o )))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!\address[2]~input_o ),
	.datad(!\chipselect~input_o ),
	.datae(gnd),
	.dataf(!\read~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~3 .extended_lut = "off";
defparam \readdata~3 .lut_mask = 64'h0000000000F800F8;
defparam \readdata~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N50
dffeas \RES_LO[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [1]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[1] .is_wysiwyg = "true";
defparam \RES_LO[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N48
cyclonev_lcell_comb \coreComp|Mult0~943 (
// Equation(s):
// \coreComp|Mult0~943_sumout  = SUM(( !\coreComp|accum [33] $ (!\coreComp|Mult0~1140  $ (\coreComp|Mult0~297 )) ) + ( \coreComp|Mult0~600  ) + ( \coreComp|Mult0~599  ))
// \coreComp|Mult0~944  = CARRY(( !\coreComp|accum [33] $ (!\coreComp|Mult0~1140  $ (\coreComp|Mult0~297 )) ) + ( \coreComp|Mult0~600  ) + ( \coreComp|Mult0~599  ))
// \coreComp|Mult0~945  = SHARE((!\coreComp|accum [33] & (\coreComp|Mult0~1140  & \coreComp|Mult0~297 )) # (\coreComp|accum [33] & ((\coreComp|Mult0~297 ) # (\coreComp|Mult0~1140 ))))

	.dataa(!\coreComp|accum [33]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1140 ),
	.datad(!\coreComp|Mult0~297 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~599 ),
	.sharein(\coreComp|Mult0~600 ),
	.combout(),
	.sumout(\coreComp|Mult0~943_sumout ),
	.cout(\coreComp|Mult0~944 ),
	.shareout(\coreComp|Mult0~945 ));
// synopsys translate_off
defparam \coreComp|Mult0~943 .extended_lut = "off";
defparam \coreComp|Mult0~943 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~943 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N9
cyclonev_lcell_comb \coreComp|Mult0~9 (
// Equation(s):
// \coreComp|Mult0~9_sumout  = SUM(( !\coreComp|Mult0~615  $ (!\coreComp|Mult0~943_sumout ) ) + ( \coreComp|Mult0~7  ) + ( \coreComp|Mult0~6  ))
// \coreComp|Mult0~10  = CARRY(( !\coreComp|Mult0~615  $ (!\coreComp|Mult0~943_sumout ) ) + ( \coreComp|Mult0~7  ) + ( \coreComp|Mult0~6  ))
// \coreComp|Mult0~11  = SHARE((\coreComp|Mult0~615  & \coreComp|Mult0~943_sumout ))

	.dataa(!\coreComp|Mult0~615 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~943_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~6 ),
	.sharein(\coreComp|Mult0~7 ),
	.combout(),
	.sumout(\coreComp|Mult0~9_sumout ),
	.cout(\coreComp|Mult0~10 ),
	.shareout(\coreComp|Mult0~11 ));
// synopsys translate_off
defparam \coreComp|Mult0~9 .extended_lut = "off";
defparam \coreComp|Mult0~9 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N11
dffeas \coreComp|accum[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~9_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [33]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[33] .is_wysiwyg = "true";
defparam \coreComp|accum[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N53
dffeas \RES_HI[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [33]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[1] .is_wysiwyg = "true";
defparam \RES_HI[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N48
cyclonev_lcell_comb \readdata~5 (
// Equation(s):
// \readdata~5_combout  = ( RES_LO[1] & ( RES_HI[1] & ( (!\readdata~2_combout  & ((\readdata~3_combout ))) # (\readdata~2_combout  & ((!\readdata~3_combout ) # (\readdata~4_combout ))) ) ) ) # ( !RES_LO[1] & ( RES_HI[1] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~4_combout ))) ) ) ) # ( RES_LO[1] & ( !RES_HI[1] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~4_combout ))) ) ) ) # ( !RES_LO[1] & ( !RES_HI[1] & ( (\readdata~2_combout  & (\readdata~4_combout  & 
// \readdata~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~4_combout ),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[1]),
	.dataf(!RES_HI[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~5 .extended_lut = "off";
defparam \readdata~5 .lut_mask = 64'h000300CF330333CF;
defparam \readdata~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N17
dffeas \vecB_baseAddr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[2]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[2] .is_wysiwyg = "true";
defparam \vecB_baseAddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N23
dffeas \vecA_baseAddr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[2]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[2] .is_wysiwyg = "true";
defparam \vecA_baseAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \readdata~6 (
// Equation(s):
// \readdata~6_combout  = ( vec_length[2] & ( \address[0]~input_o  & ( (!\address[1]~input_o ) # (vecB_baseAddr[2]) ) ) ) # ( !vec_length[2] & ( \address[0]~input_o  & ( (vecB_baseAddr[2] & \address[1]~input_o ) ) ) ) # ( vec_length[2] & ( 
// !\address[0]~input_o  & ( (\address[1]~input_o  & vecA_baseAddr[2]) ) ) ) # ( !vec_length[2] & ( !\address[0]~input_o  & ( (\address[1]~input_o  & vecA_baseAddr[2]) ) ) )

	.dataa(!vecB_baseAddr[2]),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[2]),
	.datad(gnd),
	.datae(!vec_length[2]),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~6 .extended_lut = "off";
defparam \readdata~6 .lut_mask = 64'h030303031111DDDD;
defparam \readdata~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N14
dffeas \RES_LO[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [2]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[2] .is_wysiwyg = "true";
defparam \RES_LO[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N51
cyclonev_lcell_comb \coreComp|Mult0~947 (
// Equation(s):
// \coreComp|Mult0~947_sumout  = SUM(( !\coreComp|accum [34] $ (!\coreComp|Mult0~298  $ (\coreComp|Mult0~1141 )) ) + ( \coreComp|Mult0~945  ) + ( \coreComp|Mult0~944  ))
// \coreComp|Mult0~948  = CARRY(( !\coreComp|accum [34] $ (!\coreComp|Mult0~298  $ (\coreComp|Mult0~1141 )) ) + ( \coreComp|Mult0~945  ) + ( \coreComp|Mult0~944  ))
// \coreComp|Mult0~949  = SHARE((!\coreComp|accum [34] & (\coreComp|Mult0~298  & \coreComp|Mult0~1141 )) # (\coreComp|accum [34] & ((\coreComp|Mult0~1141 ) # (\coreComp|Mult0~298 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [34]),
	.datac(!\coreComp|Mult0~298 ),
	.datad(!\coreComp|Mult0~1141 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~944 ),
	.sharein(\coreComp|Mult0~945 ),
	.combout(),
	.sumout(\coreComp|Mult0~947_sumout ),
	.cout(\coreComp|Mult0~948 ),
	.shareout(\coreComp|Mult0~949 ));
// synopsys translate_off
defparam \coreComp|Mult0~947 .extended_lut = "off";
defparam \coreComp|Mult0~947 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~947 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N12
cyclonev_lcell_comb \coreComp|Mult0~17 (
// Equation(s):
// \coreComp|Mult0~17_sumout  = SUM(( !\coreComp|Mult0~616  $ (!\coreComp|Mult0~947_sumout ) ) + ( \coreComp|Mult0~11  ) + ( \coreComp|Mult0~10  ))
// \coreComp|Mult0~18  = CARRY(( !\coreComp|Mult0~616  $ (!\coreComp|Mult0~947_sumout ) ) + ( \coreComp|Mult0~11  ) + ( \coreComp|Mult0~10  ))
// \coreComp|Mult0~19  = SHARE((\coreComp|Mult0~616  & \coreComp|Mult0~947_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~616 ),
	.datad(!\coreComp|Mult0~947_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~10 ),
	.sharein(\coreComp|Mult0~11 ),
	.combout(),
	.sumout(\coreComp|Mult0~17_sumout ),
	.cout(\coreComp|Mult0~18 ),
	.shareout(\coreComp|Mult0~19 ));
// synopsys translate_off
defparam \coreComp|Mult0~17 .extended_lut = "off";
defparam \coreComp|Mult0~17 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N14
dffeas \coreComp|accum[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~17_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [34]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[34] .is_wysiwyg = "true";
defparam \coreComp|accum[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N17
dffeas \RES_HI[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [34]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[2] .is_wysiwyg = "true";
defparam \RES_HI[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N12
cyclonev_lcell_comb \readdata~7 (
// Equation(s):
// \readdata~7_combout  = ( RES_LO[2] & ( RES_HI[2] & ( (!\readdata~3_combout  & (\readdata~2_combout )) # (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~6_combout ))) ) ) ) # ( !RES_LO[2] & ( RES_HI[2] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~6_combout ))) ) ) ) # ( RES_LO[2] & ( !RES_HI[2] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~6_combout ))) ) ) ) # ( !RES_LO[2] & ( !RES_HI[2] & ( (\readdata~3_combout  & (\readdata~2_combout  & 
// \readdata~6_combout )) ) ) )

	.dataa(!\readdata~3_combout ),
	.datab(gnd),
	.datac(!\readdata~2_combout ),
	.datad(!\readdata~6_combout ),
	.datae(!RES_LO[2]),
	.dataf(!RES_HI[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~7 .extended_lut = "off";
defparam \readdata~7 .lut_mask = 64'h000550550A0F5A5F;
defparam \readdata~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N54
cyclonev_lcell_comb \coreComp|Mult0~951 (
// Equation(s):
// \coreComp|Mult0~951_sumout  = SUM(( !\coreComp|accum [35] $ (!\coreComp|Mult0~1142  $ (\coreComp|Mult0~299 )) ) + ( \coreComp|Mult0~949  ) + ( \coreComp|Mult0~948  ))
// \coreComp|Mult0~952  = CARRY(( !\coreComp|accum [35] $ (!\coreComp|Mult0~1142  $ (\coreComp|Mult0~299 )) ) + ( \coreComp|Mult0~949  ) + ( \coreComp|Mult0~948  ))
// \coreComp|Mult0~953  = SHARE((!\coreComp|accum [35] & (\coreComp|Mult0~1142  & \coreComp|Mult0~299 )) # (\coreComp|accum [35] & ((\coreComp|Mult0~299 ) # (\coreComp|Mult0~1142 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [35]),
	.datac(!\coreComp|Mult0~1142 ),
	.datad(!\coreComp|Mult0~299 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~948 ),
	.sharein(\coreComp|Mult0~949 ),
	.combout(),
	.sumout(\coreComp|Mult0~951_sumout ),
	.cout(\coreComp|Mult0~952 ),
	.shareout(\coreComp|Mult0~953 ));
// synopsys translate_off
defparam \coreComp|Mult0~951 .extended_lut = "off";
defparam \coreComp|Mult0~951 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~951 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N15
cyclonev_lcell_comb \coreComp|Mult0~25 (
// Equation(s):
// \coreComp|Mult0~25_sumout  = SUM(( !\coreComp|Mult0~617  $ (!\coreComp|Mult0~951_sumout ) ) + ( \coreComp|Mult0~19  ) + ( \coreComp|Mult0~18  ))
// \coreComp|Mult0~26  = CARRY(( !\coreComp|Mult0~617  $ (!\coreComp|Mult0~951_sumout ) ) + ( \coreComp|Mult0~19  ) + ( \coreComp|Mult0~18  ))
// \coreComp|Mult0~27  = SHARE((\coreComp|Mult0~617  & \coreComp|Mult0~951_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~617 ),
	.datad(!\coreComp|Mult0~951_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~18 ),
	.sharein(\coreComp|Mult0~19 ),
	.combout(),
	.sumout(\coreComp|Mult0~25_sumout ),
	.cout(\coreComp|Mult0~26 ),
	.shareout(\coreComp|Mult0~27 ));
// synopsys translate_off
defparam \coreComp|Mult0~25 .extended_lut = "off";
defparam \coreComp|Mult0~25 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N17
dffeas \coreComp|accum[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~25_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [35]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[35] .is_wysiwyg = "true";
defparam \coreComp|accum[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N20
dffeas \RES_HI[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [35]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[3] .is_wysiwyg = "true";
defparam \RES_HI[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N53
dffeas \vecA_baseAddr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[3]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[3] .is_wysiwyg = "true";
defparam \vecA_baseAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \vecB_baseAddr[3]~feeder (
// Equation(s):
// \vecB_baseAddr[3]~feeder_combout  = ( \writedata[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[3]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N52
dffeas \vecB_baseAddr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[3] .is_wysiwyg = "true";
defparam \vecB_baseAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \readdata~8 (
// Equation(s):
// \readdata~8_combout  = ( vecB_baseAddr[3] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[3]))) # (\address[0]~input_o  & (((vec_length[3])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[3] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[3]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[3])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[3]),
	.datad(!vec_length[3]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~8 .extended_lut = "off";
defparam \readdata~8 .lut_mask = 64'h0246024613571357;
defparam \readdata~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N23
dffeas \RES_LO[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [3]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[3] .is_wysiwyg = "true";
defparam \RES_LO[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N21
cyclonev_lcell_comb \readdata~9 (
// Equation(s):
// \readdata~9_combout  = ( RES_LO[3] & ( (!\readdata~2_combout  & (((\readdata~3_combout )))) # (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[3])) # (\readdata~3_combout  & ((\readdata~8_combout ))))) ) ) # ( !RES_LO[3] & ( (\readdata~2_combout  
// & ((!\readdata~3_combout  & (RES_HI[3])) # (\readdata~3_combout  & ((\readdata~8_combout ))))) ) )

	.dataa(!RES_HI[3]),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~8_combout ),
	.datae(!RES_LO[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~9 .extended_lut = "off";
defparam \readdata~9 .lut_mask = 64'h10131C1F10131C1F;
defparam \readdata~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N57
cyclonev_lcell_comb \coreComp|Mult0~955 (
// Equation(s):
// \coreComp|Mult0~955_sumout  = SUM(( !\coreComp|Mult0~1143  $ (!\coreComp|accum [36] $ (\coreComp|Mult0~300 )) ) + ( \coreComp|Mult0~953  ) + ( \coreComp|Mult0~952  ))
// \coreComp|Mult0~956  = CARRY(( !\coreComp|Mult0~1143  $ (!\coreComp|accum [36] $ (\coreComp|Mult0~300 )) ) + ( \coreComp|Mult0~953  ) + ( \coreComp|Mult0~952  ))
// \coreComp|Mult0~957  = SHARE((!\coreComp|Mult0~1143  & (\coreComp|accum [36] & \coreComp|Mult0~300 )) # (\coreComp|Mult0~1143  & ((\coreComp|Mult0~300 ) # (\coreComp|accum [36]))))

	.dataa(!\coreComp|Mult0~1143 ),
	.datab(gnd),
	.datac(!\coreComp|accum [36]),
	.datad(!\coreComp|Mult0~300 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~952 ),
	.sharein(\coreComp|Mult0~953 ),
	.combout(),
	.sumout(\coreComp|Mult0~955_sumout ),
	.cout(\coreComp|Mult0~956 ),
	.shareout(\coreComp|Mult0~957 ));
// synopsys translate_off
defparam \coreComp|Mult0~955 .extended_lut = "off";
defparam \coreComp|Mult0~955 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~955 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N18
cyclonev_lcell_comb \coreComp|Mult0~33 (
// Equation(s):
// \coreComp|Mult0~33_sumout  = SUM(( !\coreComp|Mult0~955_sumout  $ (!\coreComp|Mult0~618 ) ) + ( \coreComp|Mult0~27  ) + ( \coreComp|Mult0~26  ))
// \coreComp|Mult0~34  = CARRY(( !\coreComp|Mult0~955_sumout  $ (!\coreComp|Mult0~618 ) ) + ( \coreComp|Mult0~27  ) + ( \coreComp|Mult0~26  ))
// \coreComp|Mult0~35  = SHARE((\coreComp|Mult0~955_sumout  & \coreComp|Mult0~618 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~955_sumout ),
	.datad(!\coreComp|Mult0~618 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~26 ),
	.sharein(\coreComp|Mult0~27 ),
	.combout(),
	.sumout(\coreComp|Mult0~33_sumout ),
	.cout(\coreComp|Mult0~34 ),
	.shareout(\coreComp|Mult0~35 ));
// synopsys translate_off
defparam \coreComp|Mult0~33 .extended_lut = "off";
defparam \coreComp|Mult0~33 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N20
dffeas \coreComp|accum[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~33_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [36]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[36] .is_wysiwyg = "true";
defparam \coreComp|accum[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N22
dffeas \RES_HI[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [36]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[4] .is_wysiwyg = "true";
defparam \RES_HI[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N20
dffeas \RES_LO[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [4]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[4] .is_wysiwyg = "true";
defparam \RES_LO[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N5
dffeas \vecB_baseAddr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[4]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[4] .is_wysiwyg = "true";
defparam \vecB_baseAddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N11
dffeas \vecA_baseAddr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[4]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[4] .is_wysiwyg = "true";
defparam \vecA_baseAddr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \readdata~10 (
// Equation(s):
// \readdata~10_combout  = ( vecA_baseAddr[4] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[4])))) # (\address[1]~input_o  & ((!\address[0]~input_o ) # ((vecB_baseAddr[4])))) ) ) # ( !vecA_baseAddr[4] & ( (\address[0]~input_o  & 
// ((!\address[1]~input_o  & ((vec_length[4]))) # (\address[1]~input_o  & (vecB_baseAddr[4])))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecB_baseAddr[4]),
	.datad(!vec_length[4]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~10 .extended_lut = "off";
defparam \readdata~10 .lut_mask = 64'h0123012345674567;
defparam \readdata~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \readdata~11 (
// Equation(s):
// \readdata~11_combout  = ( RES_LO[4] & ( \readdata~10_combout  & ( ((RES_HI[4] & \readdata~2_combout )) # (\readdata~3_combout ) ) ) ) # ( !RES_LO[4] & ( \readdata~10_combout  & ( (\readdata~2_combout  & ((RES_HI[4]) # (\readdata~3_combout ))) ) ) ) # ( 
// RES_LO[4] & ( !\readdata~10_combout  & ( (!\readdata~3_combout  & (RES_HI[4] & \readdata~2_combout )) # (\readdata~3_combout  & ((!\readdata~2_combout ))) ) ) ) # ( !RES_LO[4] & ( !\readdata~10_combout  & ( (!\readdata~3_combout  & (RES_HI[4] & 
// \readdata~2_combout )) ) ) )

	.dataa(!\readdata~3_combout ),
	.datab(!RES_HI[4]),
	.datac(!\readdata~2_combout ),
	.datad(gnd),
	.datae(!RES_LO[4]),
	.dataf(!\readdata~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~11 .extended_lut = "off";
defparam \readdata~11 .lut_mask = 64'h0202525207075757;
defparam \readdata~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N30
cyclonev_lcell_comb \coreComp|Mult0~959 (
// Equation(s):
// \coreComp|Mult0~959_sumout  = SUM(( !\coreComp|accum [37] $ (!\coreComp|Mult0~301  $ (\coreComp|Mult0~1144 )) ) + ( \coreComp|Mult0~957  ) + ( \coreComp|Mult0~956  ))
// \coreComp|Mult0~960  = CARRY(( !\coreComp|accum [37] $ (!\coreComp|Mult0~301  $ (\coreComp|Mult0~1144 )) ) + ( \coreComp|Mult0~957  ) + ( \coreComp|Mult0~956  ))
// \coreComp|Mult0~961  = SHARE((!\coreComp|accum [37] & (\coreComp|Mult0~301  & \coreComp|Mult0~1144 )) # (\coreComp|accum [37] & ((\coreComp|Mult0~1144 ) # (\coreComp|Mult0~301 ))))

	.dataa(!\coreComp|accum [37]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~301 ),
	.datad(!\coreComp|Mult0~1144 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~956 ),
	.sharein(\coreComp|Mult0~957 ),
	.combout(),
	.sumout(\coreComp|Mult0~959_sumout ),
	.cout(\coreComp|Mult0~960 ),
	.shareout(\coreComp|Mult0~961 ));
// synopsys translate_off
defparam \coreComp|Mult0~959 .extended_lut = "off";
defparam \coreComp|Mult0~959 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~959 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N21
cyclonev_lcell_comb \coreComp|Mult0~41 (
// Equation(s):
// \coreComp|Mult0~41_sumout  = SUM(( !\coreComp|Mult0~959_sumout  $ (!\coreComp|Mult0~619 ) ) + ( \coreComp|Mult0~35  ) + ( \coreComp|Mult0~34  ))
// \coreComp|Mult0~42  = CARRY(( !\coreComp|Mult0~959_sumout  $ (!\coreComp|Mult0~619 ) ) + ( \coreComp|Mult0~35  ) + ( \coreComp|Mult0~34  ))
// \coreComp|Mult0~43  = SHARE((\coreComp|Mult0~959_sumout  & \coreComp|Mult0~619 ))

	.dataa(!\coreComp|Mult0~959_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~619 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~34 ),
	.sharein(\coreComp|Mult0~35 ),
	.combout(),
	.sumout(\coreComp|Mult0~41_sumout ),
	.cout(\coreComp|Mult0~42 ),
	.shareout(\coreComp|Mult0~43 ));
// synopsys translate_off
defparam \coreComp|Mult0~41 .extended_lut = "off";
defparam \coreComp|Mult0~41 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N23
dffeas \coreComp|accum[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~41_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [37]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[37] .is_wysiwyg = "true";
defparam \coreComp|accum[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N8
dffeas \RES_HI[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [37]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[5] .is_wysiwyg = "true";
defparam \RES_HI[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N29
dffeas \RES_LO[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [5]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[5] .is_wysiwyg = "true";
defparam \RES_LO[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \vecA_baseAddr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[5]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[5] .is_wysiwyg = "true";
defparam \vecA_baseAddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N8
dffeas \vecB_baseAddr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[5]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[5] .is_wysiwyg = "true";
defparam \vecB_baseAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N57
cyclonev_lcell_comb \readdata~12 (
// Equation(s):
// \readdata~12_combout  = ( vec_length[5] & ( vecB_baseAddr[5] & ( ((vecA_baseAddr[5] & \address[1]~input_o )) # (\address[0]~input_o ) ) ) ) # ( !vec_length[5] & ( vecB_baseAddr[5] & ( (\address[1]~input_o  & ((\address[0]~input_o ) # (vecA_baseAddr[5]))) 
// ) ) ) # ( vec_length[5] & ( !vecB_baseAddr[5] & ( (!\address[1]~input_o  & ((\address[0]~input_o ))) # (\address[1]~input_o  & (vecA_baseAddr[5] & !\address[0]~input_o )) ) ) ) # ( !vec_length[5] & ( !vecB_baseAddr[5] & ( (vecA_baseAddr[5] & 
// (\address[1]~input_o  & !\address[0]~input_o )) ) ) )

	.dataa(!vecA_baseAddr[5]),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(!vec_length[5]),
	.dataf(!vecB_baseAddr[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~12 .extended_lut = "off";
defparam \readdata~12 .lut_mask = 64'h050005F0050F05FF;
defparam \readdata~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N27
cyclonev_lcell_comb \readdata~13 (
// Equation(s):
// \readdata~13_combout  = ( \readdata~12_combout  & ( (!\readdata~2_combout  & (\readdata~3_combout  & ((RES_LO[5])))) # (\readdata~2_combout  & (((RES_HI[5])) # (\readdata~3_combout ))) ) ) # ( !\readdata~12_combout  & ( (!\readdata~2_combout  & 
// (\readdata~3_combout  & ((RES_LO[5])))) # (\readdata~2_combout  & (!\readdata~3_combout  & (RES_HI[5]))) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!\readdata~3_combout ),
	.datac(!RES_HI[5]),
	.datad(!RES_LO[5]),
	.datae(gnd),
	.dataf(!\readdata~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~13 .extended_lut = "off";
defparam \readdata~13 .lut_mask = 64'h0426042615371537;
defparam \readdata~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \vecB_baseAddr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[6]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[6] .is_wysiwyg = "true";
defparam \vecB_baseAddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N32
dffeas \vecA_baseAddr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[6]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[6] .is_wysiwyg = "true";
defparam \vecA_baseAddr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \readdata~14 (
// Equation(s):
// \readdata~14_combout  = ( vecA_baseAddr[6] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[6]))) # (\address[1]~input_o  & (vecB_baseAddr[6])))) ) ) # ( !vecA_baseAddr[6] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[6]))) # (\address[1]~input_o  & (vecB_baseAddr[6])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[6]),
	.datad(!vec_length[6]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~14 .extended_lut = "off";
defparam \readdata~14 .lut_mask = 64'h0145014523672367;
defparam \readdata~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N26
dffeas \RES_LO[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [6]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[6] .is_wysiwyg = "true";
defparam \RES_LO[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N33
cyclonev_lcell_comb \coreComp|Mult0~963 (
// Equation(s):
// \coreComp|Mult0~963_sumout  = SUM(( !\coreComp|accum [38] $ (!\coreComp|Mult0~1145  $ (\coreComp|Mult0~302 )) ) + ( \coreComp|Mult0~961  ) + ( \coreComp|Mult0~960  ))
// \coreComp|Mult0~964  = CARRY(( !\coreComp|accum [38] $ (!\coreComp|Mult0~1145  $ (\coreComp|Mult0~302 )) ) + ( \coreComp|Mult0~961  ) + ( \coreComp|Mult0~960  ))
// \coreComp|Mult0~965  = SHARE((!\coreComp|accum [38] & (\coreComp|Mult0~1145  & \coreComp|Mult0~302 )) # (\coreComp|accum [38] & ((\coreComp|Mult0~302 ) # (\coreComp|Mult0~1145 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [38]),
	.datac(!\coreComp|Mult0~1145 ),
	.datad(!\coreComp|Mult0~302 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~960 ),
	.sharein(\coreComp|Mult0~961 ),
	.combout(),
	.sumout(\coreComp|Mult0~963_sumout ),
	.cout(\coreComp|Mult0~964 ),
	.shareout(\coreComp|Mult0~965 ));
// synopsys translate_off
defparam \coreComp|Mult0~963 .extended_lut = "off";
defparam \coreComp|Mult0~963 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~963 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N24
cyclonev_lcell_comb \coreComp|Mult0~49 (
// Equation(s):
// \coreComp|Mult0~49_sumout  = SUM(( !\coreComp|Mult0~620  $ (!\coreComp|Mult0~963_sumout ) ) + ( \coreComp|Mult0~43  ) + ( \coreComp|Mult0~42  ))
// \coreComp|Mult0~50  = CARRY(( !\coreComp|Mult0~620  $ (!\coreComp|Mult0~963_sumout ) ) + ( \coreComp|Mult0~43  ) + ( \coreComp|Mult0~42  ))
// \coreComp|Mult0~51  = SHARE((\coreComp|Mult0~620  & \coreComp|Mult0~963_sumout ))

	.dataa(!\coreComp|Mult0~620 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~963_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~42 ),
	.sharein(\coreComp|Mult0~43 ),
	.combout(),
	.sumout(\coreComp|Mult0~49_sumout ),
	.cout(\coreComp|Mult0~50 ),
	.shareout(\coreComp|Mult0~51 ));
// synopsys translate_off
defparam \coreComp|Mult0~49 .extended_lut = "off";
defparam \coreComp|Mult0~49 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N26
dffeas \coreComp|accum[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~49_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [38]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[38] .is_wysiwyg = "true";
defparam \coreComp|accum[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N29
dffeas \RES_HI[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [38]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[6] .is_wysiwyg = "true";
defparam \RES_HI[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \readdata~15 (
// Equation(s):
// \readdata~15_combout  = ( RES_HI[6] & ( (!\readdata~2_combout  & (\readdata~3_combout  & ((RES_LO[6])))) # (\readdata~2_combout  & ((!\readdata~3_combout ) # ((\readdata~14_combout )))) ) ) # ( !RES_HI[6] & ( (\readdata~3_combout  & ((!\readdata~2_combout 
//  & ((RES_LO[6]))) # (\readdata~2_combout  & (\readdata~14_combout )))) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!\readdata~3_combout ),
	.datac(!\readdata~14_combout ),
	.datad(!RES_LO[6]),
	.datae(gnd),
	.dataf(!RES_HI[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~15 .extended_lut = "off";
defparam \readdata~15 .lut_mask = 64'h0123012345674567;
defparam \readdata~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N58
dffeas \vecA_baseAddr[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[7]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[7] .is_wysiwyg = "true";
defparam \vecA_baseAddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \vecB_baseAddr[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[7]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[7] .is_wysiwyg = "true";
defparam \vecB_baseAddr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \readdata~16 (
// Equation(s):
// \readdata~16_combout  = ( vec_length[7] & ( vecB_baseAddr[7] & ( ((vecA_baseAddr[7] & \address[1]~input_o )) # (\address[0]~input_o ) ) ) ) # ( !vec_length[7] & ( vecB_baseAddr[7] & ( (\address[1]~input_o  & ((\address[0]~input_o ) # (vecA_baseAddr[7]))) 
// ) ) ) # ( vec_length[7] & ( !vecB_baseAddr[7] & ( (!\address[0]~input_o  & (vecA_baseAddr[7] & \address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o ))) ) ) ) # ( !vec_length[7] & ( !vecB_baseAddr[7] & ( (vecA_baseAddr[7] & 
// (!\address[0]~input_o  & \address[1]~input_o )) ) ) )

	.dataa(!vecA_baseAddr[7]),
	.datab(!\address[0]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(!vec_length[7]),
	.dataf(!vecB_baseAddr[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~16 .extended_lut = "off";
defparam \readdata~16 .lut_mask = 64'h0404343407073737;
defparam \readdata~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N36
cyclonev_lcell_comb \coreComp|Mult0~967 (
// Equation(s):
// \coreComp|Mult0~967_sumout  = SUM(( !\coreComp|accum [39] $ (!\coreComp|Mult0~1146  $ (\coreComp|Mult0~303 )) ) + ( \coreComp|Mult0~965  ) + ( \coreComp|Mult0~964  ))
// \coreComp|Mult0~968  = CARRY(( !\coreComp|accum [39] $ (!\coreComp|Mult0~1146  $ (\coreComp|Mult0~303 )) ) + ( \coreComp|Mult0~965  ) + ( \coreComp|Mult0~964  ))
// \coreComp|Mult0~969  = SHARE((!\coreComp|accum [39] & (\coreComp|Mult0~1146  & \coreComp|Mult0~303 )) # (\coreComp|accum [39] & ((\coreComp|Mult0~303 ) # (\coreComp|Mult0~1146 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [39]),
	.datac(!\coreComp|Mult0~1146 ),
	.datad(!\coreComp|Mult0~303 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~964 ),
	.sharein(\coreComp|Mult0~965 ),
	.combout(),
	.sumout(\coreComp|Mult0~967_sumout ),
	.cout(\coreComp|Mult0~968 ),
	.shareout(\coreComp|Mult0~969 ));
// synopsys translate_off
defparam \coreComp|Mult0~967 .extended_lut = "off";
defparam \coreComp|Mult0~967 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~967 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N27
cyclonev_lcell_comb \coreComp|Mult0~57 (
// Equation(s):
// \coreComp|Mult0~57_sumout  = SUM(( !\coreComp|Mult0~621  $ (!\coreComp|Mult0~967_sumout ) ) + ( \coreComp|Mult0~51  ) + ( \coreComp|Mult0~50  ))
// \coreComp|Mult0~58  = CARRY(( !\coreComp|Mult0~621  $ (!\coreComp|Mult0~967_sumout ) ) + ( \coreComp|Mult0~51  ) + ( \coreComp|Mult0~50  ))
// \coreComp|Mult0~59  = SHARE((\coreComp|Mult0~621  & \coreComp|Mult0~967_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~621 ),
	.datad(!\coreComp|Mult0~967_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~50 ),
	.sharein(\coreComp|Mult0~51 ),
	.combout(),
	.sumout(\coreComp|Mult0~57_sumout ),
	.cout(\coreComp|Mult0~58 ),
	.shareout(\coreComp|Mult0~59 ));
// synopsys translate_off
defparam \coreComp|Mult0~57 .extended_lut = "off";
defparam \coreComp|Mult0~57 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N29
dffeas \coreComp|accum[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~57_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [39]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[39] .is_wysiwyg = "true";
defparam \coreComp|accum[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N25
dffeas \RES_HI[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [39]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[7] .is_wysiwyg = "true";
defparam \RES_HI[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N14
dffeas \RES_LO[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [7]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[7] .is_wysiwyg = "true";
defparam \RES_LO[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N12
cyclonev_lcell_comb \readdata~17 (
// Equation(s):
// \readdata~17_combout  = ( RES_LO[7] & ( (!\readdata~2_combout  & (((\readdata~3_combout )))) # (\readdata~2_combout  & ((!\readdata~3_combout  & ((RES_HI[7]))) # (\readdata~3_combout  & (\readdata~16_combout )))) ) ) # ( !RES_LO[7] & ( 
// (\readdata~2_combout  & ((!\readdata~3_combout  & ((RES_HI[7]))) # (\readdata~3_combout  & (\readdata~16_combout )))) ) )

	.dataa(!\readdata~16_combout ),
	.datab(!\readdata~2_combout ),
	.datac(!RES_HI[7]),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~17 .extended_lut = "off";
defparam \readdata~17 .lut_mask = 64'h031103DD031103DD;
defparam \readdata~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \vecB_baseAddr[8]~feeder (
// Equation(s):
// \vecB_baseAddr[8]~feeder_combout  = ( \writedata[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[8]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N2
dffeas \vecB_baseAddr[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[8] .is_wysiwyg = "true";
defparam \vecB_baseAddr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \vecA_baseAddr[8]~feeder (
// Equation(s):
// \vecA_baseAddr[8]~feeder_combout  = ( \writedata[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[8]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \vecA_baseAddr[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[8] .is_wysiwyg = "true";
defparam \vecA_baseAddr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \readdata~18 (
// Equation(s):
// \readdata~18_combout  = ( vec_length[8] & ( \address[0]~input_o  & ( (!\address[1]~input_o ) # (vecB_baseAddr[8]) ) ) ) # ( !vec_length[8] & ( \address[0]~input_o  & ( (vecB_baseAddr[8] & \address[1]~input_o ) ) ) ) # ( vec_length[8] & ( 
// !\address[0]~input_o  & ( (\address[1]~input_o  & vecA_baseAddr[8]) ) ) ) # ( !vec_length[8] & ( !\address[0]~input_o  & ( (\address[1]~input_o  & vecA_baseAddr[8]) ) ) )

	.dataa(!vecB_baseAddr[8]),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[8]),
	.datad(gnd),
	.datae(!vec_length[8]),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~18 .extended_lut = "off";
defparam \readdata~18 .lut_mask = 64'h030303031111DDDD;
defparam \readdata~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N41
dffeas \RES_LO[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [8]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[8] .is_wysiwyg = "true";
defparam \RES_LO[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N39
cyclonev_lcell_comb \coreComp|Mult0~971 (
// Equation(s):
// \coreComp|Mult0~971_sumout  = SUM(( !\coreComp|accum [40] $ (!\coreComp|Mult0~304  $ (\coreComp|Mult0~1147 )) ) + ( \coreComp|Mult0~969  ) + ( \coreComp|Mult0~968  ))
// \coreComp|Mult0~972  = CARRY(( !\coreComp|accum [40] $ (!\coreComp|Mult0~304  $ (\coreComp|Mult0~1147 )) ) + ( \coreComp|Mult0~969  ) + ( \coreComp|Mult0~968  ))
// \coreComp|Mult0~973  = SHARE((!\coreComp|accum [40] & (\coreComp|Mult0~304  & \coreComp|Mult0~1147 )) # (\coreComp|accum [40] & ((\coreComp|Mult0~1147 ) # (\coreComp|Mult0~304 ))))

	.dataa(!\coreComp|accum [40]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~304 ),
	.datad(!\coreComp|Mult0~1147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~968 ),
	.sharein(\coreComp|Mult0~969 ),
	.combout(),
	.sumout(\coreComp|Mult0~971_sumout ),
	.cout(\coreComp|Mult0~972 ),
	.shareout(\coreComp|Mult0~973 ));
// synopsys translate_off
defparam \coreComp|Mult0~971 .extended_lut = "off";
defparam \coreComp|Mult0~971 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~971 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N30
cyclonev_lcell_comb \coreComp|Mult0~65 (
// Equation(s):
// \coreComp|Mult0~65_sumout  = SUM(( !\coreComp|Mult0~622  $ (!\coreComp|Mult0~971_sumout ) ) + ( \coreComp|Mult0~59  ) + ( \coreComp|Mult0~58  ))
// \coreComp|Mult0~66  = CARRY(( !\coreComp|Mult0~622  $ (!\coreComp|Mult0~971_sumout ) ) + ( \coreComp|Mult0~59  ) + ( \coreComp|Mult0~58  ))
// \coreComp|Mult0~67  = SHARE((\coreComp|Mult0~622  & \coreComp|Mult0~971_sumout ))

	.dataa(!\coreComp|Mult0~622 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~971_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~58 ),
	.sharein(\coreComp|Mult0~59 ),
	.combout(),
	.sumout(\coreComp|Mult0~65_sumout ),
	.cout(\coreComp|Mult0~66 ),
	.shareout(\coreComp|Mult0~67 ));
// synopsys translate_off
defparam \coreComp|Mult0~65 .extended_lut = "off";
defparam \coreComp|Mult0~65 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N32
dffeas \coreComp|accum[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~65_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [40]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[40] .is_wysiwyg = "true";
defparam \coreComp|accum[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N1
dffeas \RES_HI[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [40]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[8] .is_wysiwyg = "true";
defparam \RES_HI[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N39
cyclonev_lcell_comb \readdata~19 (
// Equation(s):
// \readdata~19_combout  = ( RES_LO[8] & ( RES_HI[8] & ( (!\readdata~3_combout  & ((\readdata~2_combout ))) # (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~18_combout ))) ) ) ) # ( !RES_LO[8] & ( RES_HI[8] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~18_combout ))) ) ) ) # ( RES_LO[8] & ( !RES_HI[8] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~18_combout ))) ) ) ) # ( !RES_LO[8] & ( !RES_HI[8] & ( (\readdata~18_combout  & (\readdata~3_combout  
// & \readdata~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\readdata~18_combout ),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~2_combout ),
	.datae(!RES_LO[8]),
	.dataf(!RES_HI[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~19 .extended_lut = "off";
defparam \readdata~19 .lut_mask = 64'h00030F0300F30FF3;
defparam \readdata~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \vecA_baseAddr[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[9]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[9] .is_wysiwyg = "true";
defparam \vecA_baseAddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N14
dffeas \vecB_baseAddr[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[9]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[9] .is_wysiwyg = "true";
defparam \vecB_baseAddr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N24
cyclonev_lcell_comb \readdata~20 (
// Equation(s):
// \readdata~20_combout  = ( vecB_baseAddr[9] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[9])))) # (\address[1]~input_o  & (((vecA_baseAddr[9])) # (\address[0]~input_o ))) ) ) # ( !vecB_baseAddr[9] & ( (!\address[1]~input_o  & 
// (\address[0]~input_o  & ((vec_length[9])))) # (\address[1]~input_o  & (!\address[0]~input_o  & (vecA_baseAddr[9]))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecA_baseAddr[9]),
	.datad(!vec_length[9]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~20 .extended_lut = "off";
defparam \readdata~20 .lut_mask = 64'h0426042615371537;
defparam \readdata~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N42
cyclonev_lcell_comb \coreComp|Mult0~975 (
// Equation(s):
// \coreComp|Mult0~975_sumout  = SUM(( !\coreComp|accum [41] $ (!\coreComp|Mult0~1148  $ (\coreComp|Mult0~305 )) ) + ( \coreComp|Mult0~973  ) + ( \coreComp|Mult0~972  ))
// \coreComp|Mult0~976  = CARRY(( !\coreComp|accum [41] $ (!\coreComp|Mult0~1148  $ (\coreComp|Mult0~305 )) ) + ( \coreComp|Mult0~973  ) + ( \coreComp|Mult0~972  ))
// \coreComp|Mult0~977  = SHARE((!\coreComp|accum [41] & (\coreComp|Mult0~1148  & \coreComp|Mult0~305 )) # (\coreComp|accum [41] & ((\coreComp|Mult0~305 ) # (\coreComp|Mult0~1148 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [41]),
	.datac(!\coreComp|Mult0~1148 ),
	.datad(!\coreComp|Mult0~305 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~972 ),
	.sharein(\coreComp|Mult0~973 ),
	.combout(),
	.sumout(\coreComp|Mult0~975_sumout ),
	.cout(\coreComp|Mult0~976 ),
	.shareout(\coreComp|Mult0~977 ));
// synopsys translate_off
defparam \coreComp|Mult0~975 .extended_lut = "off";
defparam \coreComp|Mult0~975 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~975 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N33
cyclonev_lcell_comb \coreComp|Mult0~73 (
// Equation(s):
// \coreComp|Mult0~73_sumout  = SUM(( !\coreComp|Mult0~975_sumout  $ (!\coreComp|Mult0~623 ) ) + ( \coreComp|Mult0~67  ) + ( \coreComp|Mult0~66  ))
// \coreComp|Mult0~74  = CARRY(( !\coreComp|Mult0~975_sumout  $ (!\coreComp|Mult0~623 ) ) + ( \coreComp|Mult0~67  ) + ( \coreComp|Mult0~66  ))
// \coreComp|Mult0~75  = SHARE((\coreComp|Mult0~975_sumout  & \coreComp|Mult0~623 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~975_sumout ),
	.datad(!\coreComp|Mult0~623 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~66 ),
	.sharein(\coreComp|Mult0~67 ),
	.combout(),
	.sumout(\coreComp|Mult0~73_sumout ),
	.cout(\coreComp|Mult0~74 ),
	.shareout(\coreComp|Mult0~75 ));
// synopsys translate_off
defparam \coreComp|Mult0~73 .extended_lut = "off";
defparam \coreComp|Mult0~73 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N35
dffeas \coreComp|accum[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~73_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [41]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[41] .is_wysiwyg = "true";
defparam \coreComp|accum[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N11
dffeas \RES_HI[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [41]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[9] .is_wysiwyg = "true";
defparam \RES_HI[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N8
dffeas \RES_LO[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [9]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[9] .is_wysiwyg = "true";
defparam \RES_LO[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \readdata~21 (
// Equation(s):
// \readdata~21_combout  = ( RES_LO[9] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[9]))) # (\readdata~3_combout  & (\readdata~20_combout )) ) ) ) # ( !RES_LO[9] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[9]))) # 
// (\readdata~3_combout  & (\readdata~20_combout )) ) ) ) # ( RES_LO[9] & ( !\readdata~2_combout  & ( \readdata~3_combout  ) ) )

	.dataa(!\readdata~3_combout ),
	.datab(!\readdata~20_combout ),
	.datac(gnd),
	.datad(!RES_HI[9]),
	.datae(!RES_LO[9]),
	.dataf(!\readdata~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~21 .extended_lut = "off";
defparam \readdata~21 .lut_mask = 64'h0000555511BB11BB;
defparam \readdata~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \vecA_baseAddr[10]~feeder (
// Equation(s):
// \vecA_baseAddr[10]~feeder_combout  = \writedata[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\writedata[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[10]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vecA_baseAddr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \vecA_baseAddr[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[10] .is_wysiwyg = "true";
defparam \vecA_baseAddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \vecB_baseAddr[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[10]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[10] .is_wysiwyg = "true";
defparam \vecB_baseAddr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \readdata~22 (
// Equation(s):
// \readdata~22_combout  = ( vecB_baseAddr[10] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[10]))) # (\address[0]~input_o  & (((vec_length[10])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[10] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[10]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[10])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[10]),
	.datad(!vec_length[10]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~22 .extended_lut = "off";
defparam \readdata~22 .lut_mask = 64'h0246024613571357;
defparam \readdata~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N45
cyclonev_lcell_comb \coreComp|Mult0~979 (
// Equation(s):
// \coreComp|Mult0~979_sumout  = SUM(( !\coreComp|accum [42] $ (!\coreComp|Mult0~1149  $ (\coreComp|Mult0~306 )) ) + ( \coreComp|Mult0~977  ) + ( \coreComp|Mult0~976  ))
// \coreComp|Mult0~980  = CARRY(( !\coreComp|accum [42] $ (!\coreComp|Mult0~1149  $ (\coreComp|Mult0~306 )) ) + ( \coreComp|Mult0~977  ) + ( \coreComp|Mult0~976  ))
// \coreComp|Mult0~981  = SHARE((!\coreComp|accum [42] & (\coreComp|Mult0~1149  & \coreComp|Mult0~306 )) # (\coreComp|accum [42] & ((\coreComp|Mult0~306 ) # (\coreComp|Mult0~1149 ))))

	.dataa(!\coreComp|accum [42]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1149 ),
	.datad(!\coreComp|Mult0~306 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~976 ),
	.sharein(\coreComp|Mult0~977 ),
	.combout(),
	.sumout(\coreComp|Mult0~979_sumout ),
	.cout(\coreComp|Mult0~980 ),
	.shareout(\coreComp|Mult0~981 ));
// synopsys translate_off
defparam \coreComp|Mult0~979 .extended_lut = "off";
defparam \coreComp|Mult0~979 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~979 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N36
cyclonev_lcell_comb \coreComp|Mult0~81 (
// Equation(s):
// \coreComp|Mult0~81_sumout  = SUM(( !\coreComp|Mult0~979_sumout  $ (!\coreComp|Mult0~624 ) ) + ( \coreComp|Mult0~75  ) + ( \coreComp|Mult0~74  ))
// \coreComp|Mult0~82  = CARRY(( !\coreComp|Mult0~979_sumout  $ (!\coreComp|Mult0~624 ) ) + ( \coreComp|Mult0~75  ) + ( \coreComp|Mult0~74  ))
// \coreComp|Mult0~83  = SHARE((\coreComp|Mult0~979_sumout  & \coreComp|Mult0~624 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~979_sumout ),
	.datad(!\coreComp|Mult0~624 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~74 ),
	.sharein(\coreComp|Mult0~75 ),
	.combout(),
	.sumout(\coreComp|Mult0~81_sumout ),
	.cout(\coreComp|Mult0~82 ),
	.shareout(\coreComp|Mult0~83 ));
// synopsys translate_off
defparam \coreComp|Mult0~81 .extended_lut = "off";
defparam \coreComp|Mult0~81 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N38
dffeas \coreComp|accum[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~81_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [42]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[42] .is_wysiwyg = "true";
defparam \coreComp|accum[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N37
dffeas \RES_HI[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [42]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[10] .is_wysiwyg = "true";
defparam \RES_HI[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N41
dffeas \RES_LO[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [10]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[10] .is_wysiwyg = "true";
defparam \RES_LO[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N39
cyclonev_lcell_comb \readdata~23 (
// Equation(s):
// \readdata~23_combout  = ( RES_LO[10] & ( \readdata~3_combout  & ( (!\readdata~2_combout ) # (\readdata~22_combout ) ) ) ) # ( !RES_LO[10] & ( \readdata~3_combout  & ( (\readdata~22_combout  & \readdata~2_combout ) ) ) ) # ( RES_LO[10] & ( 
// !\readdata~3_combout  & ( (RES_HI[10] & \readdata~2_combout ) ) ) ) # ( !RES_LO[10] & ( !\readdata~3_combout  & ( (RES_HI[10] & \readdata~2_combout ) ) ) )

	.dataa(!\readdata~22_combout ),
	.datab(!RES_HI[10]),
	.datac(!\readdata~2_combout ),
	.datad(gnd),
	.datae(!RES_LO[10]),
	.dataf(!\readdata~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~23 .extended_lut = "off";
defparam \readdata~23 .lut_mask = 64'h030303030505F5F5;
defparam \readdata~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N48
cyclonev_lcell_comb \coreComp|Mult0~983 (
// Equation(s):
// \coreComp|Mult0~983_sumout  = SUM(( !\coreComp|accum [43] $ (!\coreComp|Mult0~307  $ (\coreComp|Mult0~1150 )) ) + ( \coreComp|Mult0~981  ) + ( \coreComp|Mult0~980  ))
// \coreComp|Mult0~984  = CARRY(( !\coreComp|accum [43] $ (!\coreComp|Mult0~307  $ (\coreComp|Mult0~1150 )) ) + ( \coreComp|Mult0~981  ) + ( \coreComp|Mult0~980  ))
// \coreComp|Mult0~985  = SHARE((!\coreComp|accum [43] & (\coreComp|Mult0~307  & \coreComp|Mult0~1150 )) # (\coreComp|accum [43] & ((\coreComp|Mult0~1150 ) # (\coreComp|Mult0~307 ))))

	.dataa(!\coreComp|accum [43]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~307 ),
	.datad(!\coreComp|Mult0~1150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~980 ),
	.sharein(\coreComp|Mult0~981 ),
	.combout(),
	.sumout(\coreComp|Mult0~983_sumout ),
	.cout(\coreComp|Mult0~984 ),
	.shareout(\coreComp|Mult0~985 ));
// synopsys translate_off
defparam \coreComp|Mult0~983 .extended_lut = "off";
defparam \coreComp|Mult0~983 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~983 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N39
cyclonev_lcell_comb \coreComp|Mult0~89 (
// Equation(s):
// \coreComp|Mult0~89_sumout  = SUM(( !\coreComp|Mult0~625  $ (!\coreComp|Mult0~983_sumout ) ) + ( \coreComp|Mult0~83  ) + ( \coreComp|Mult0~82  ))
// \coreComp|Mult0~90  = CARRY(( !\coreComp|Mult0~625  $ (!\coreComp|Mult0~983_sumout ) ) + ( \coreComp|Mult0~83  ) + ( \coreComp|Mult0~82  ))
// \coreComp|Mult0~91  = SHARE((\coreComp|Mult0~625  & \coreComp|Mult0~983_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~625 ),
	.datad(!\coreComp|Mult0~983_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~82 ),
	.sharein(\coreComp|Mult0~83 ),
	.combout(),
	.sumout(\coreComp|Mult0~89_sumout ),
	.cout(\coreComp|Mult0~90 ),
	.shareout(\coreComp|Mult0~91 ));
// synopsys translate_off
defparam \coreComp|Mult0~89 .extended_lut = "off";
defparam \coreComp|Mult0~89 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N41
dffeas \coreComp|accum[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~89_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [43]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[43] .is_wysiwyg = "true";
defparam \coreComp|accum[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N7
dffeas \RES_HI[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [43]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[11] .is_wysiwyg = "true";
defparam \RES_HI[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \vecB_baseAddr[11]~feeder (
// Equation(s):
// \vecB_baseAddr[11]~feeder_combout  = \writedata[11]~input_o 

	.dataa(gnd),
	.datab(!\writedata[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[11]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \vecB_baseAddr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N49
dffeas \vecB_baseAddr[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[11] .is_wysiwyg = "true";
defparam \vecB_baseAddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N22
dffeas \vecA_baseAddr[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[11]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[11] .is_wysiwyg = "true";
defparam \vecA_baseAddr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \readdata~24 (
// Equation(s):
// \readdata~24_combout  = ( vecA_baseAddr[11] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[11]))) # (\address[1]~input_o  & (vecB_baseAddr[11])))) ) ) # ( !vecA_baseAddr[11] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[11]))) # (\address[1]~input_o  & (vecB_baseAddr[11])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[11]),
	.datad(!vec_length[11]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~24 .extended_lut = "off";
defparam \readdata~24 .lut_mask = 64'h0145014523672367;
defparam \readdata~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N11
dffeas \RES_LO[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [11]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[11] .is_wysiwyg = "true";
defparam \RES_LO[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N9
cyclonev_lcell_comb \readdata~25 (
// Equation(s):
// \readdata~25_combout  = ( RES_LO[11] & ( (!\readdata~2_combout  & (((\readdata~3_combout )))) # (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[11])) # (\readdata~3_combout  & ((\readdata~24_combout ))))) ) ) # ( !RES_LO[11] & ( 
// (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[11])) # (\readdata~3_combout  & ((\readdata~24_combout ))))) ) )

	.dataa(!RES_HI[11]),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~24_combout ),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~25 .extended_lut = "off";
defparam \readdata~25 .lut_mask = 64'h110311CF110311CF;
defparam \readdata~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N51
cyclonev_lcell_comb \coreComp|Mult0~987 (
// Equation(s):
// \coreComp|Mult0~987_sumout  = SUM(( !\coreComp|accum [44] $ (!\coreComp|Mult0~1151  $ (\coreComp|Mult0~308 )) ) + ( \coreComp|Mult0~985  ) + ( \coreComp|Mult0~984  ))
// \coreComp|Mult0~988  = CARRY(( !\coreComp|accum [44] $ (!\coreComp|Mult0~1151  $ (\coreComp|Mult0~308 )) ) + ( \coreComp|Mult0~985  ) + ( \coreComp|Mult0~984  ))
// \coreComp|Mult0~989  = SHARE((!\coreComp|accum [44] & (\coreComp|Mult0~1151  & \coreComp|Mult0~308 )) # (\coreComp|accum [44] & ((\coreComp|Mult0~308 ) # (\coreComp|Mult0~1151 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [44]),
	.datac(!\coreComp|Mult0~1151 ),
	.datad(!\coreComp|Mult0~308 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~984 ),
	.sharein(\coreComp|Mult0~985 ),
	.combout(),
	.sumout(\coreComp|Mult0~987_sumout ),
	.cout(\coreComp|Mult0~988 ),
	.shareout(\coreComp|Mult0~989 ));
// synopsys translate_off
defparam \coreComp|Mult0~987 .extended_lut = "off";
defparam \coreComp|Mult0~987 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~987 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N42
cyclonev_lcell_comb \coreComp|Mult0~97 (
// Equation(s):
// \coreComp|Mult0~97_sumout  = SUM(( !\coreComp|Mult0~987_sumout  $ (!\coreComp|Mult0~626 ) ) + ( \coreComp|Mult0~91  ) + ( \coreComp|Mult0~90  ))
// \coreComp|Mult0~98  = CARRY(( !\coreComp|Mult0~987_sumout  $ (!\coreComp|Mult0~626 ) ) + ( \coreComp|Mult0~91  ) + ( \coreComp|Mult0~90  ))
// \coreComp|Mult0~99  = SHARE((\coreComp|Mult0~987_sumout  & \coreComp|Mult0~626 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~987_sumout ),
	.datad(!\coreComp|Mult0~626 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~90 ),
	.sharein(\coreComp|Mult0~91 ),
	.combout(),
	.sumout(\coreComp|Mult0~97_sumout ),
	.cout(\coreComp|Mult0~98 ),
	.shareout(\coreComp|Mult0~99 ));
// synopsys translate_off
defparam \coreComp|Mult0~97 .extended_lut = "off";
defparam \coreComp|Mult0~97 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N44
dffeas \coreComp|accum[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~97_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [44]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[44] .is_wysiwyg = "true";
defparam \coreComp|accum[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N10
dffeas \RES_HI[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [44]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[12] .is_wysiwyg = "true";
defparam \RES_HI[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N11
dffeas \RES_LO[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [12]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[12] .is_wysiwyg = "true";
defparam \RES_LO[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \vecA_baseAddr[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[12]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[12] .is_wysiwyg = "true";
defparam \vecA_baseAddr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \vecB_baseAddr[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[12]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[12] .is_wysiwyg = "true";
defparam \vecB_baseAddr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \readdata~26 (
// Equation(s):
// \readdata~26_combout  = ( vecB_baseAddr[12] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[12])))) # (\address[1]~input_o  & (((vecA_baseAddr[12])) # (\address[0]~input_o ))) ) ) # ( !vecB_baseAddr[12] & ( (!\address[1]~input_o  & 
// (\address[0]~input_o  & ((vec_length[12])))) # (\address[1]~input_o  & (!\address[0]~input_o  & (vecA_baseAddr[12]))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecA_baseAddr[12]),
	.datad(!vec_length[12]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~26 .extended_lut = "off";
defparam \readdata~26 .lut_mask = 64'h0426042615371537;
defparam \readdata~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N9
cyclonev_lcell_comb \readdata~27 (
// Equation(s):
// \readdata~27_combout  = ( RES_LO[12] & ( \readdata~26_combout  & ( ((RES_HI[12] & \readdata~2_combout )) # (\readdata~3_combout ) ) ) ) # ( !RES_LO[12] & ( \readdata~26_combout  & ( (\readdata~2_combout  & ((RES_HI[12]) # (\readdata~3_combout ))) ) ) ) # 
// ( RES_LO[12] & ( !\readdata~26_combout  & ( (!\readdata~3_combout  & (RES_HI[12] & \readdata~2_combout )) # (\readdata~3_combout  & ((!\readdata~2_combout ))) ) ) ) # ( !RES_LO[12] & ( !\readdata~26_combout  & ( (!\readdata~3_combout  & (RES_HI[12] & 
// \readdata~2_combout )) ) ) )

	.dataa(!\readdata~3_combout ),
	.datab(!RES_HI[12]),
	.datac(!\readdata~2_combout ),
	.datad(gnd),
	.datae(!RES_LO[12]),
	.dataf(!\readdata~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~27 .extended_lut = "off";
defparam \readdata~27 .lut_mask = 64'h0202525207075757;
defparam \readdata~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \vecA_baseAddr[13]~feeder (
// Equation(s):
// \vecA_baseAddr[13]~feeder_combout  = ( \writedata[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[13]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \vecA_baseAddr[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[13] .is_wysiwyg = "true";
defparam \vecA_baseAddr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \vecB_baseAddr[13]~feeder (
// Equation(s):
// \vecB_baseAddr[13]~feeder_combout  = ( \writedata[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[13]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \vecB_baseAddr[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[13] .is_wysiwyg = "true";
defparam \vecB_baseAddr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \readdata~28 (
// Equation(s):
// \readdata~28_combout  = ( vec_length[13] & ( vecB_baseAddr[13] & ( ((\address[1]~input_o  & vecA_baseAddr[13])) # (\address[0]~input_o ) ) ) ) # ( !vec_length[13] & ( vecB_baseAddr[13] & ( (\address[1]~input_o  & ((\address[0]~input_o ) # 
// (vecA_baseAddr[13]))) ) ) ) # ( vec_length[13] & ( !vecB_baseAddr[13] & ( (!\address[1]~input_o  & ((\address[0]~input_o ))) # (\address[1]~input_o  & (vecA_baseAddr[13] & !\address[0]~input_o )) ) ) ) # ( !vec_length[13] & ( !vecB_baseAddr[13] & ( 
// (\address[1]~input_o  & (vecA_baseAddr[13] & !\address[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[13]),
	.datad(!\address[0]~input_o ),
	.datae(!vec_length[13]),
	.dataf(!vecB_baseAddr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~28 .extended_lut = "off";
defparam \readdata~28 .lut_mask = 64'h030003CC033303FF;
defparam \readdata~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N54
cyclonev_lcell_comb \coreComp|Mult0~991 (
// Equation(s):
// \coreComp|Mult0~991_sumout  = SUM(( !\coreComp|accum [45] $ (!\coreComp|Mult0~309  $ (\coreComp|Mult0~1152 )) ) + ( \coreComp|Mult0~989  ) + ( \coreComp|Mult0~988  ))
// \coreComp|Mult0~992  = CARRY(( !\coreComp|accum [45] $ (!\coreComp|Mult0~309  $ (\coreComp|Mult0~1152 )) ) + ( \coreComp|Mult0~989  ) + ( \coreComp|Mult0~988  ))
// \coreComp|Mult0~993  = SHARE((!\coreComp|accum [45] & (\coreComp|Mult0~309  & \coreComp|Mult0~1152 )) # (\coreComp|accum [45] & ((\coreComp|Mult0~1152 ) # (\coreComp|Mult0~309 ))))

	.dataa(!\coreComp|accum [45]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~309 ),
	.datad(!\coreComp|Mult0~1152 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~988 ),
	.sharein(\coreComp|Mult0~989 ),
	.combout(),
	.sumout(\coreComp|Mult0~991_sumout ),
	.cout(\coreComp|Mult0~992 ),
	.shareout(\coreComp|Mult0~993 ));
// synopsys translate_off
defparam \coreComp|Mult0~991 .extended_lut = "off";
defparam \coreComp|Mult0~991 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~991 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N45
cyclonev_lcell_comb \coreComp|Mult0~105 (
// Equation(s):
// \coreComp|Mult0~105_sumout  = SUM(( !\coreComp|Mult0~627  $ (!\coreComp|Mult0~991_sumout ) ) + ( \coreComp|Mult0~99  ) + ( \coreComp|Mult0~98  ))
// \coreComp|Mult0~106  = CARRY(( !\coreComp|Mult0~627  $ (!\coreComp|Mult0~991_sumout ) ) + ( \coreComp|Mult0~99  ) + ( \coreComp|Mult0~98  ))
// \coreComp|Mult0~107  = SHARE((\coreComp|Mult0~627  & \coreComp|Mult0~991_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~627 ),
	.datad(!\coreComp|Mult0~991_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~98 ),
	.sharein(\coreComp|Mult0~99 ),
	.combout(),
	.sumout(\coreComp|Mult0~105_sumout ),
	.cout(\coreComp|Mult0~106 ),
	.shareout(\coreComp|Mult0~107 ));
// synopsys translate_off
defparam \coreComp|Mult0~105 .extended_lut = "off";
defparam \coreComp|Mult0~105 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N47
dffeas \coreComp|accum[45] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~105_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [45]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[45] .is_wysiwyg = "true";
defparam \coreComp|accum[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N50
dffeas \RES_HI[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [45]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[13] .is_wysiwyg = "true";
defparam \RES_HI[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N53
dffeas \RES_LO[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [13]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[13] .is_wysiwyg = "true";
defparam \RES_LO[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N51
cyclonev_lcell_comb \readdata~29 (
// Equation(s):
// \readdata~29_combout  = ( RES_LO[13] & ( (!\readdata~3_combout  & (((\readdata~2_combout  & RES_HI[13])))) # (\readdata~3_combout  & (((!\readdata~2_combout )) # (\readdata~28_combout ))) ) ) # ( !RES_LO[13] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout  & ((RES_HI[13]))) # (\readdata~3_combout  & (\readdata~28_combout )))) ) )

	.dataa(!\readdata~3_combout ),
	.datab(!\readdata~28_combout ),
	.datac(!\readdata~2_combout ),
	.datad(!RES_HI[13]),
	.datae(!RES_LO[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~29 .extended_lut = "off";
defparam \readdata~29 .lut_mask = 64'h010B515B010B515B;
defparam \readdata~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \vecA_baseAddr[14]~feeder (
// Equation(s):
// \vecA_baseAddr[14]~feeder_combout  = \writedata[14]~input_o 

	.dataa(!\writedata[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[14]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \vecA_baseAddr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N58
dffeas \vecA_baseAddr[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[14] .is_wysiwyg = "true";
defparam \vecA_baseAddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \vecB_baseAddr[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[14]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[14] .is_wysiwyg = "true";
defparam \vecB_baseAddr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \readdata~30 (
// Equation(s):
// \readdata~30_combout  = ( vec_length[14] & ( vecB_baseAddr[14] & ( ((vecA_baseAddr[14] & \address[1]~input_o )) # (\address[0]~input_o ) ) ) ) # ( !vec_length[14] & ( vecB_baseAddr[14] & ( (\address[1]~input_o  & ((\address[0]~input_o ) # 
// (vecA_baseAddr[14]))) ) ) ) # ( vec_length[14] & ( !vecB_baseAddr[14] & ( (!\address[1]~input_o  & ((\address[0]~input_o ))) # (\address[1]~input_o  & (vecA_baseAddr[14] & !\address[0]~input_o )) ) ) ) # ( !vec_length[14] & ( !vecB_baseAddr[14] & ( 
// (vecA_baseAddr[14] & (\address[1]~input_o  & !\address[0]~input_o )) ) ) )

	.dataa(!vecA_baseAddr[14]),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(gnd),
	.datae(!vec_length[14]),
	.dataf(!vecB_baseAddr[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~30 .extended_lut = "off";
defparam \readdata~30 .lut_mask = 64'h10101C1C13131F1F;
defparam \readdata~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N2
dffeas \RES_LO[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [14]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[14] .is_wysiwyg = "true";
defparam \RES_LO[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N57
cyclonev_lcell_comb \coreComp|Mult0~995 (
// Equation(s):
// \coreComp|Mult0~995_sumout  = SUM(( !\coreComp|accum [46] $ (!\coreComp|Mult0~310  $ (\coreComp|Mult0~1153 )) ) + ( \coreComp|Mult0~993  ) + ( \coreComp|Mult0~992  ))
// \coreComp|Mult0~996  = CARRY(( !\coreComp|accum [46] $ (!\coreComp|Mult0~310  $ (\coreComp|Mult0~1153 )) ) + ( \coreComp|Mult0~993  ) + ( \coreComp|Mult0~992  ))
// \coreComp|Mult0~997  = SHARE((!\coreComp|accum [46] & (\coreComp|Mult0~310  & \coreComp|Mult0~1153 )) # (\coreComp|accum [46] & ((\coreComp|Mult0~1153 ) # (\coreComp|Mult0~310 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [46]),
	.datac(!\coreComp|Mult0~310 ),
	.datad(!\coreComp|Mult0~1153 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~992 ),
	.sharein(\coreComp|Mult0~993 ),
	.combout(),
	.sumout(\coreComp|Mult0~995_sumout ),
	.cout(\coreComp|Mult0~996 ),
	.shareout(\coreComp|Mult0~997 ));
// synopsys translate_off
defparam \coreComp|Mult0~995 .extended_lut = "off";
defparam \coreComp|Mult0~995 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~995 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N48
cyclonev_lcell_comb \coreComp|Mult0~113 (
// Equation(s):
// \coreComp|Mult0~113_sumout  = SUM(( !\coreComp|Mult0~628  $ (!\coreComp|Mult0~995_sumout ) ) + ( \coreComp|Mult0~107  ) + ( \coreComp|Mult0~106  ))
// \coreComp|Mult0~114  = CARRY(( !\coreComp|Mult0~628  $ (!\coreComp|Mult0~995_sumout ) ) + ( \coreComp|Mult0~107  ) + ( \coreComp|Mult0~106  ))
// \coreComp|Mult0~115  = SHARE((\coreComp|Mult0~628  & \coreComp|Mult0~995_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~628 ),
	.datad(!\coreComp|Mult0~995_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~106 ),
	.sharein(\coreComp|Mult0~107 ),
	.combout(),
	.sumout(\coreComp|Mult0~113_sumout ),
	.cout(\coreComp|Mult0~114 ),
	.shareout(\coreComp|Mult0~115 ));
// synopsys translate_off
defparam \coreComp|Mult0~113 .extended_lut = "off";
defparam \coreComp|Mult0~113 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N50
dffeas \coreComp|accum[46] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~113_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [46]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[46] .is_wysiwyg = "true";
defparam \coreComp|accum[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N49
dffeas \RES_HI[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [46]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[14] .is_wysiwyg = "true";
defparam \RES_HI[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N0
cyclonev_lcell_comb \readdata~31 (
// Equation(s):
// \readdata~31_combout  = ( RES_LO[14] & ( RES_HI[14] & ( (!\readdata~2_combout  & ((\readdata~3_combout ))) # (\readdata~2_combout  & ((!\readdata~3_combout ) # (\readdata~30_combout ))) ) ) ) # ( !RES_LO[14] & ( RES_HI[14] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~30_combout ))) ) ) ) # ( RES_LO[14] & ( !RES_HI[14] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~30_combout ))) ) ) ) # ( !RES_LO[14] & ( !RES_HI[14] & ( (\readdata~2_combout  & 
// (\readdata~30_combout  & \readdata~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~30_combout ),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[14]),
	.dataf(!RES_HI[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~31 .extended_lut = "off";
defparam \readdata~31 .lut_mask = 64'h000300CF330333CF;
defparam \readdata~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N27
cyclonev_lcell_comb \vecA_baseAddr[15]~feeder (
// Equation(s):
// \vecA_baseAddr[15]~feeder_combout  = ( \writedata[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[15]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N28
dffeas \vecA_baseAddr[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[15] .is_wysiwyg = "true";
defparam \vecA_baseAddr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \vecB_baseAddr[15]~feeder (
// Equation(s):
// \vecB_baseAddr[15]~feeder_combout  = ( \writedata[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[15]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N23
dffeas \vecB_baseAddr[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[15] .is_wysiwyg = "true";
defparam \vecB_baseAddr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \readdata~32 (
// Equation(s):
// \readdata~32_combout  = ( vec_length[15] & ( \address[1]~input_o  & ( (!\address[0]~input_o  & (vecA_baseAddr[15])) # (\address[0]~input_o  & ((vecB_baseAddr[15]))) ) ) ) # ( !vec_length[15] & ( \address[1]~input_o  & ( (!\address[0]~input_o  & 
// (vecA_baseAddr[15])) # (\address[0]~input_o  & ((vecB_baseAddr[15]))) ) ) ) # ( vec_length[15] & ( !\address[1]~input_o  & ( \address[0]~input_o  ) ) )

	.dataa(!vecA_baseAddr[15]),
	.datab(gnd),
	.datac(!\address[0]~input_o ),
	.datad(!vecB_baseAddr[15]),
	.datae(!vec_length[15]),
	.dataf(!\address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~32 .extended_lut = "off";
defparam \readdata~32 .lut_mask = 64'h00000F0F505F505F;
defparam \readdata~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N0
cyclonev_lcell_comb \coreComp|Mult0~999 (
// Equation(s):
// \coreComp|Mult0~999_sumout  = SUM(( !\coreComp|accum [47] $ (!\coreComp|Mult0~1154  $ (\coreComp|Mult0~311 )) ) + ( \coreComp|Mult0~997  ) + ( \coreComp|Mult0~996  ))
// \coreComp|Mult0~1000  = CARRY(( !\coreComp|accum [47] $ (!\coreComp|Mult0~1154  $ (\coreComp|Mult0~311 )) ) + ( \coreComp|Mult0~997  ) + ( \coreComp|Mult0~996  ))
// \coreComp|Mult0~1001  = SHARE((!\coreComp|accum [47] & (\coreComp|Mult0~1154  & \coreComp|Mult0~311 )) # (\coreComp|accum [47] & ((\coreComp|Mult0~311 ) # (\coreComp|Mult0~1154 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [47]),
	.datac(!\coreComp|Mult0~1154 ),
	.datad(!\coreComp|Mult0~311 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~996 ),
	.sharein(\coreComp|Mult0~997 ),
	.combout(),
	.sumout(\coreComp|Mult0~999_sumout ),
	.cout(\coreComp|Mult0~1000 ),
	.shareout(\coreComp|Mult0~1001 ));
// synopsys translate_off
defparam \coreComp|Mult0~999 .extended_lut = "off";
defparam \coreComp|Mult0~999 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~999 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N51
cyclonev_lcell_comb \coreComp|Mult0~121 (
// Equation(s):
// \coreComp|Mult0~121_sumout  = SUM(( !\coreComp|Mult0~999_sumout  $ (!\coreComp|Mult0~629 ) ) + ( \coreComp|Mult0~115  ) + ( \coreComp|Mult0~114  ))
// \coreComp|Mult0~122  = CARRY(( !\coreComp|Mult0~999_sumout  $ (!\coreComp|Mult0~629 ) ) + ( \coreComp|Mult0~115  ) + ( \coreComp|Mult0~114  ))
// \coreComp|Mult0~123  = SHARE((\coreComp|Mult0~999_sumout  & \coreComp|Mult0~629 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~999_sumout ),
	.datad(!\coreComp|Mult0~629 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~114 ),
	.sharein(\coreComp|Mult0~115 ),
	.combout(),
	.sumout(\coreComp|Mult0~121_sumout ),
	.cout(\coreComp|Mult0~122 ),
	.shareout(\coreComp|Mult0~123 ));
// synopsys translate_off
defparam \coreComp|Mult0~121 .extended_lut = "off";
defparam \coreComp|Mult0~121 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N53
dffeas \coreComp|accum[47] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~121_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [47]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[47] .is_wysiwyg = "true";
defparam \coreComp|accum[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N34
dffeas \RES_HI[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [47]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[15] .is_wysiwyg = "true";
defparam \RES_HI[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N23
dffeas \RES_LO[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [15]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[15] .is_wysiwyg = "true";
defparam \RES_LO[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N21
cyclonev_lcell_comb \readdata~33 (
// Equation(s):
// \readdata~33_combout  = ( RES_LO[15] & ( \readdata~3_combout  & ( (!\readdata~2_combout ) # (\readdata~32_combout ) ) ) ) # ( !RES_LO[15] & ( \readdata~3_combout  & ( (\readdata~32_combout  & \readdata~2_combout ) ) ) ) # ( RES_LO[15] & ( 
// !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[15]) ) ) ) # ( !RES_LO[15] & ( !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[15]) ) ) )

	.dataa(!\readdata~32_combout ),
	.datab(!\readdata~2_combout ),
	.datac(!RES_HI[15]),
	.datad(gnd),
	.datae(!RES_LO[15]),
	.dataf(!\readdata~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~33 .extended_lut = "off";
defparam \readdata~33 .lut_mask = 64'h030303031111DDDD;
defparam \readdata~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \vecB_baseAddr[16]~feeder (
// Equation(s):
// \vecB_baseAddr[16]~feeder_combout  = ( \writedata[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[16]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \vecB_baseAddr[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[16] .is_wysiwyg = "true";
defparam \vecB_baseAddr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N13
dffeas \vecA_baseAddr[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[16]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[16] .is_wysiwyg = "true";
defparam \vecA_baseAddr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \readdata~34 (
// Equation(s):
// \readdata~34_combout  = ( vecA_baseAddr[16] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[16])))) # (\address[1]~input_o  & ((!\address[0]~input_o ) # ((vecB_baseAddr[16])))) ) ) # ( !vecA_baseAddr[16] & ( (\address[0]~input_o  & 
// ((!\address[1]~input_o  & ((vec_length[16]))) # (\address[1]~input_o  & (vecB_baseAddr[16])))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecB_baseAddr[16]),
	.datad(!vec_length[16]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~34 .extended_lut = "off";
defparam \readdata~34 .lut_mask = 64'h0123012345674567;
defparam \readdata~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N44
dffeas \RES_LO[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [16]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[16] .is_wysiwyg = "true";
defparam \RES_LO[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N3
cyclonev_lcell_comb \coreComp|Mult0~1003 (
// Equation(s):
// \coreComp|Mult0~1003_sumout  = SUM(( !\coreComp|Mult0~1155  $ (!\coreComp|accum [48] $ (\coreComp|Mult0~312 )) ) + ( \coreComp|Mult0~1001  ) + ( \coreComp|Mult0~1000  ))
// \coreComp|Mult0~1004  = CARRY(( !\coreComp|Mult0~1155  $ (!\coreComp|accum [48] $ (\coreComp|Mult0~312 )) ) + ( \coreComp|Mult0~1001  ) + ( \coreComp|Mult0~1000  ))
// \coreComp|Mult0~1005  = SHARE((!\coreComp|Mult0~1155  & (\coreComp|accum [48] & \coreComp|Mult0~312 )) # (\coreComp|Mult0~1155  & ((\coreComp|Mult0~312 ) # (\coreComp|accum [48]))))

	.dataa(!\coreComp|Mult0~1155 ),
	.datab(gnd),
	.datac(!\coreComp|accum [48]),
	.datad(!\coreComp|Mult0~312 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1000 ),
	.sharein(\coreComp|Mult0~1001 ),
	.combout(),
	.sumout(\coreComp|Mult0~1003_sumout ),
	.cout(\coreComp|Mult0~1004 ),
	.shareout(\coreComp|Mult0~1005 ));
// synopsys translate_off
defparam \coreComp|Mult0~1003 .extended_lut = "off";
defparam \coreComp|Mult0~1003 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1003 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N54
cyclonev_lcell_comb \coreComp|Mult0~129 (
// Equation(s):
// \coreComp|Mult0~129_sumout  = SUM(( !\coreComp|Mult0~630  $ (!\coreComp|Mult0~1003_sumout ) ) + ( \coreComp|Mult0~123  ) + ( \coreComp|Mult0~122  ))
// \coreComp|Mult0~130  = CARRY(( !\coreComp|Mult0~630  $ (!\coreComp|Mult0~1003_sumout ) ) + ( \coreComp|Mult0~123  ) + ( \coreComp|Mult0~122  ))
// \coreComp|Mult0~131  = SHARE((\coreComp|Mult0~630  & \coreComp|Mult0~1003_sumout ))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~630 ),
	.datac(gnd),
	.datad(!\coreComp|Mult0~1003_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~122 ),
	.sharein(\coreComp|Mult0~123 ),
	.combout(),
	.sumout(\coreComp|Mult0~129_sumout ),
	.cout(\coreComp|Mult0~130 ),
	.shareout(\coreComp|Mult0~131 ));
// synopsys translate_off
defparam \coreComp|Mult0~129 .extended_lut = "off";
defparam \coreComp|Mult0~129 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~129 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N56
dffeas \coreComp|accum[48] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~129_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [48]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[48] .is_wysiwyg = "true";
defparam \coreComp|accum[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N46
dffeas \RES_HI[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [48]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[16] .is_wysiwyg = "true";
defparam \RES_HI[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N42
cyclonev_lcell_comb \readdata~35 (
// Equation(s):
// \readdata~35_combout  = ( RES_LO[16] & ( RES_HI[16] & ( (!\readdata~2_combout  & ((\readdata~3_combout ))) # (\readdata~2_combout  & ((!\readdata~3_combout ) # (\readdata~34_combout ))) ) ) ) # ( !RES_LO[16] & ( RES_HI[16] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~34_combout ))) ) ) ) # ( RES_LO[16] & ( !RES_HI[16] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~34_combout ))) ) ) ) # ( !RES_LO[16] & ( !RES_HI[16] & ( (\readdata~2_combout  & 
// (\readdata~34_combout  & \readdata~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~34_combout ),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[16]),
	.dataf(!RES_HI[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~35 .extended_lut = "off";
defparam \readdata~35 .lut_mask = 64'h000300CF330333CF;
defparam \readdata~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N6
cyclonev_lcell_comb \coreComp|Mult0~1007 (
// Equation(s):
// \coreComp|Mult0~1007_sumout  = SUM(( !\coreComp|accum [49] $ (!\coreComp|Mult0~1156  $ (\coreComp|Mult0~313 )) ) + ( \coreComp|Mult0~1005  ) + ( \coreComp|Mult0~1004  ))
// \coreComp|Mult0~1008  = CARRY(( !\coreComp|accum [49] $ (!\coreComp|Mult0~1156  $ (\coreComp|Mult0~313 )) ) + ( \coreComp|Mult0~1005  ) + ( \coreComp|Mult0~1004  ))
// \coreComp|Mult0~1009  = SHARE((!\coreComp|accum [49] & (\coreComp|Mult0~1156  & \coreComp|Mult0~313 )) # (\coreComp|accum [49] & ((\coreComp|Mult0~313 ) # (\coreComp|Mult0~1156 ))))

	.dataa(!\coreComp|accum [49]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1156 ),
	.datad(!\coreComp|Mult0~313 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1004 ),
	.sharein(\coreComp|Mult0~1005 ),
	.combout(),
	.sumout(\coreComp|Mult0~1007_sumout ),
	.cout(\coreComp|Mult0~1008 ),
	.shareout(\coreComp|Mult0~1009 ));
// synopsys translate_off
defparam \coreComp|Mult0~1007 .extended_lut = "off";
defparam \coreComp|Mult0~1007 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1007 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N57
cyclonev_lcell_comb \coreComp|Mult0~137 (
// Equation(s):
// \coreComp|Mult0~137_sumout  = SUM(( !\coreComp|Mult0~631  $ (!\coreComp|Mult0~1007_sumout ) ) + ( \coreComp|Mult0~131  ) + ( \coreComp|Mult0~130  ))
// \coreComp|Mult0~138  = CARRY(( !\coreComp|Mult0~631  $ (!\coreComp|Mult0~1007_sumout ) ) + ( \coreComp|Mult0~131  ) + ( \coreComp|Mult0~130  ))
// \coreComp|Mult0~139  = SHARE((\coreComp|Mult0~631  & \coreComp|Mult0~1007_sumout ))

	.dataa(!\coreComp|Mult0~631 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~1007_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~130 ),
	.sharein(\coreComp|Mult0~131 ),
	.combout(),
	.sumout(\coreComp|Mult0~137_sumout ),
	.cout(\coreComp|Mult0~138 ),
	.shareout(\coreComp|Mult0~139 ));
// synopsys translate_off
defparam \coreComp|Mult0~137 .extended_lut = "off";
defparam \coreComp|Mult0~137 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~137 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y18_N59
dffeas \coreComp|accum[49] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~137_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [49]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[49] .is_wysiwyg = "true";
defparam \coreComp|accum[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N38
dffeas \RES_HI[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [49]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[17] .is_wysiwyg = "true";
defparam \RES_HI[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N41
dffeas \RES_LO[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [17]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[17] .is_wysiwyg = "true";
defparam \RES_LO[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N17
dffeas \vecA_baseAddr[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[17]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[17] .is_wysiwyg = "true";
defparam \vecA_baseAddr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \vecB_baseAddr[17]~feeder (
// Equation(s):
// \vecB_baseAddr[17]~feeder_combout  = ( \writedata[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[17]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \vecB_baseAddr[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[17] .is_wysiwyg = "true";
defparam \vecB_baseAddr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N45
cyclonev_lcell_comb \readdata~36 (
// Equation(s):
// \readdata~36_combout  = ( vecB_baseAddr[17] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[17])))) # (\address[1]~input_o  & (((vecA_baseAddr[17])) # (\address[0]~input_o ))) ) ) # ( !vecB_baseAddr[17] & ( (!\address[1]~input_o  & 
// (\address[0]~input_o  & ((vec_length[17])))) # (\address[1]~input_o  & (!\address[0]~input_o  & (vecA_baseAddr[17]))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecA_baseAddr[17]),
	.datad(!vec_length[17]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~36 .extended_lut = "off";
defparam \readdata~36 .lut_mask = 64'h0426042615371537;
defparam \readdata~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N39
cyclonev_lcell_comb \readdata~37 (
// Equation(s):
// \readdata~37_combout  = ( RES_LO[17] & ( \readdata~36_combout  & ( ((RES_HI[17] & \readdata~2_combout )) # (\readdata~3_combout ) ) ) ) # ( !RES_LO[17] & ( \readdata~36_combout  & ( (\readdata~2_combout  & ((\readdata~3_combout ) # (RES_HI[17]))) ) ) ) # 
// ( RES_LO[17] & ( !\readdata~36_combout  & ( (!\readdata~3_combout  & (RES_HI[17] & \readdata~2_combout )) # (\readdata~3_combout  & ((!\readdata~2_combout ))) ) ) ) # ( !RES_LO[17] & ( !\readdata~36_combout  & ( (RES_HI[17] & (!\readdata~3_combout  & 
// \readdata~2_combout )) ) ) )

	.dataa(!RES_HI[17]),
	.datab(!\readdata~3_combout ),
	.datac(!\readdata~2_combout ),
	.datad(gnd),
	.datae(!RES_LO[17]),
	.dataf(!\readdata~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~37 .extended_lut = "off";
defparam \readdata~37 .lut_mask = 64'h0404343407073737;
defparam \readdata~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N9
cyclonev_lcell_comb \coreComp|Mult0~1011 (
// Equation(s):
// \coreComp|Mult0~1011_sumout  = SUM(( !\coreComp|accum [50] $ (!\coreComp|Mult0~314  $ (\coreComp|Mult0~1157 )) ) + ( \coreComp|Mult0~1009  ) + ( \coreComp|Mult0~1008  ))
// \coreComp|Mult0~1012  = CARRY(( !\coreComp|accum [50] $ (!\coreComp|Mult0~314  $ (\coreComp|Mult0~1157 )) ) + ( \coreComp|Mult0~1009  ) + ( \coreComp|Mult0~1008  ))
// \coreComp|Mult0~1013  = SHARE((!\coreComp|accum [50] & (\coreComp|Mult0~314  & \coreComp|Mult0~1157 )) # (\coreComp|accum [50] & ((\coreComp|Mult0~1157 ) # (\coreComp|Mult0~314 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [50]),
	.datac(!\coreComp|Mult0~314 ),
	.datad(!\coreComp|Mult0~1157 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1008 ),
	.sharein(\coreComp|Mult0~1009 ),
	.combout(),
	.sumout(\coreComp|Mult0~1011_sumout ),
	.cout(\coreComp|Mult0~1012 ),
	.shareout(\coreComp|Mult0~1013 ));
// synopsys translate_off
defparam \coreComp|Mult0~1011 .extended_lut = "off";
defparam \coreComp|Mult0~1011 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1011 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N0
cyclonev_lcell_comb \coreComp|Mult0~145 (
// Equation(s):
// \coreComp|Mult0~145_sumout  = SUM(( !\coreComp|Mult0~632  $ (!\coreComp|Mult0~1011_sumout ) ) + ( \coreComp|Mult0~139  ) + ( \coreComp|Mult0~138  ))
// \coreComp|Mult0~146  = CARRY(( !\coreComp|Mult0~632  $ (!\coreComp|Mult0~1011_sumout ) ) + ( \coreComp|Mult0~139  ) + ( \coreComp|Mult0~138  ))
// \coreComp|Mult0~147  = SHARE((\coreComp|Mult0~632  & \coreComp|Mult0~1011_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~632 ),
	.datad(!\coreComp|Mult0~1011_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~138 ),
	.sharein(\coreComp|Mult0~139 ),
	.combout(),
	.sumout(\coreComp|Mult0~145_sumout ),
	.cout(\coreComp|Mult0~146 ),
	.shareout(\coreComp|Mult0~147 ));
// synopsys translate_off
defparam \coreComp|Mult0~145 .extended_lut = "off";
defparam \coreComp|Mult0~145 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~145 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N2
dffeas \coreComp|accum[50] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~145_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [50]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[50] .is_wysiwyg = "true";
defparam \coreComp|accum[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N16
dffeas \RES_HI[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [50]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[18] .is_wysiwyg = "true";
defparam \RES_HI[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y18_N59
dffeas \RES_LO[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [18]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[18] .is_wysiwyg = "true";
defparam \RES_LO[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \vecB_baseAddr[18]~feeder (
// Equation(s):
// \vecB_baseAddr[18]~feeder_combout  = ( \writedata[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[18]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \vecB_baseAddr[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[18] .is_wysiwyg = "true";
defparam \vecB_baseAddr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \vecA_baseAddr[18]~feeder (
// Equation(s):
// \vecA_baseAddr[18]~feeder_combout  = ( \writedata[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[18]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N20
dffeas \vecA_baseAddr[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[18] .is_wysiwyg = "true";
defparam \vecA_baseAddr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N39
cyclonev_lcell_comb \readdata~38 (
// Equation(s):
// \readdata~38_combout  = ( vecA_baseAddr[18] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[18]))) # (\address[1]~input_o  & (vecB_baseAddr[18])))) ) ) # ( !vecA_baseAddr[18] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[18]))) # (\address[1]~input_o  & (vecB_baseAddr[18])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[18]),
	.datad(!vec_length[18]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~38 .extended_lut = "off";
defparam \readdata~38 .lut_mask = 64'h0145014523672367;
defparam \readdata~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N57
cyclonev_lcell_comb \readdata~39 (
// Equation(s):
// \readdata~39_combout  = ( RES_LO[18] & ( \readdata~38_combout  & ( ((RES_HI[18] & \readdata~2_combout )) # (\readdata~3_combout ) ) ) ) # ( !RES_LO[18] & ( \readdata~38_combout  & ( (\readdata~2_combout  & ((\readdata~3_combout ) # (RES_HI[18]))) ) ) ) # 
// ( RES_LO[18] & ( !\readdata~38_combout  & ( (!\readdata~2_combout  & ((\readdata~3_combout ))) # (\readdata~2_combout  & (RES_HI[18] & !\readdata~3_combout )) ) ) ) # ( !RES_LO[18] & ( !\readdata~38_combout  & ( (RES_HI[18] & (\readdata~2_combout  & 
// !\readdata~3_combout )) ) ) )

	.dataa(!RES_HI[18]),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~3_combout ),
	.datad(gnd),
	.datae(!RES_LO[18]),
	.dataf(!\readdata~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~39 .extended_lut = "off";
defparam \readdata~39 .lut_mask = 64'h10101C1C13131F1F;
defparam \readdata~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N53
dffeas \vecB_baseAddr[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[19]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[19]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[19] .is_wysiwyg = "true";
defparam \vecB_baseAddr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \vecA_baseAddr[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[19]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[19]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[19] .is_wysiwyg = "true";
defparam \vecA_baseAddr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \readdata~40 (
// Equation(s):
// \readdata~40_combout  = ( vecA_baseAddr[19] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[19]))) # (\address[1]~input_o  & (vecB_baseAddr[19])))) ) ) # ( !vecA_baseAddr[19] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[19]))) # (\address[1]~input_o  & (vecB_baseAddr[19])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[19]),
	.datad(!vec_length[19]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~40 .extended_lut = "off";
defparam \readdata~40 .lut_mask = 64'h0145014523672367;
defparam \readdata~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N38
dffeas \RES_LO[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [19]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[19] .is_wysiwyg = "true";
defparam \RES_LO[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N12
cyclonev_lcell_comb \coreComp|Mult0~1015 (
// Equation(s):
// \coreComp|Mult0~1015_sumout  = SUM(( !\coreComp|accum [51] $ (!\coreComp|Mult0~1158  $ (\coreComp|Mult0~315 )) ) + ( \coreComp|Mult0~1013  ) + ( \coreComp|Mult0~1012  ))
// \coreComp|Mult0~1016  = CARRY(( !\coreComp|accum [51] $ (!\coreComp|Mult0~1158  $ (\coreComp|Mult0~315 )) ) + ( \coreComp|Mult0~1013  ) + ( \coreComp|Mult0~1012  ))
// \coreComp|Mult0~1017  = SHARE((!\coreComp|accum [51] & (\coreComp|Mult0~1158  & \coreComp|Mult0~315 )) # (\coreComp|accum [51] & ((\coreComp|Mult0~315 ) # (\coreComp|Mult0~1158 ))))

	.dataa(!\coreComp|accum [51]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1158 ),
	.datad(!\coreComp|Mult0~315 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1012 ),
	.sharein(\coreComp|Mult0~1013 ),
	.combout(),
	.sumout(\coreComp|Mult0~1015_sumout ),
	.cout(\coreComp|Mult0~1016 ),
	.shareout(\coreComp|Mult0~1017 ));
// synopsys translate_off
defparam \coreComp|Mult0~1015 .extended_lut = "off";
defparam \coreComp|Mult0~1015 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1015 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N3
cyclonev_lcell_comb \coreComp|Mult0~153 (
// Equation(s):
// \coreComp|Mult0~153_sumout  = SUM(( !\coreComp|Mult0~1015_sumout  $ (!\coreComp|Mult0~633 ) ) + ( \coreComp|Mult0~147  ) + ( \coreComp|Mult0~146  ))
// \coreComp|Mult0~154  = CARRY(( !\coreComp|Mult0~1015_sumout  $ (!\coreComp|Mult0~633 ) ) + ( \coreComp|Mult0~147  ) + ( \coreComp|Mult0~146  ))
// \coreComp|Mult0~155  = SHARE((\coreComp|Mult0~1015_sumout  & \coreComp|Mult0~633 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1015_sumout ),
	.datad(!\coreComp|Mult0~633 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~146 ),
	.sharein(\coreComp|Mult0~147 ),
	.combout(),
	.sumout(\coreComp|Mult0~153_sumout ),
	.cout(\coreComp|Mult0~154 ),
	.shareout(\coreComp|Mult0~155 ));
// synopsys translate_off
defparam \coreComp|Mult0~153 .extended_lut = "off";
defparam \coreComp|Mult0~153 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~153 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N5
dffeas \coreComp|accum[51] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~153_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [51]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[51] .is_wysiwyg = "true";
defparam \coreComp|accum[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N41
dffeas \RES_HI[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [51]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[19] .is_wysiwyg = "true";
defparam \RES_HI[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N36
cyclonev_lcell_comb \readdata~41 (
// Equation(s):
// \readdata~41_combout  = ( RES_LO[19] & ( RES_HI[19] & ( (!\readdata~2_combout  & (\readdata~3_combout )) # (\readdata~2_combout  & ((!\readdata~3_combout ) # (\readdata~40_combout ))) ) ) ) # ( !RES_LO[19] & ( RES_HI[19] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~40_combout ))) ) ) ) # ( RES_LO[19] & ( !RES_HI[19] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~40_combout ))) ) ) ) # ( !RES_LO[19] & ( !RES_HI[19] & ( (\readdata~2_combout  & 
// (\readdata~3_combout  & \readdata~40_combout )) ) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!\readdata~3_combout ),
	.datac(!\readdata~40_combout ),
	.datad(gnd),
	.datae(!RES_LO[19]),
	.dataf(!RES_HI[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~41 .extended_lut = "off";
defparam \readdata~41 .lut_mask = 64'h0101232345456767;
defparam \readdata~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \vecB_baseAddr[20]~feeder (
// Equation(s):
// \vecB_baseAddr[20]~feeder_combout  = ( \writedata[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[20]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \vecB_baseAddr[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[20]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[20] .is_wysiwyg = "true";
defparam \vecB_baseAddr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \vecA_baseAddr[20]~feeder (
// Equation(s):
// \vecA_baseAddr[20]~feeder_combout  = ( \writedata[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[20]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N35
dffeas \vecA_baseAddr[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[20]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[20] .is_wysiwyg = "true";
defparam \vecA_baseAddr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \readdata~42 (
// Equation(s):
// \readdata~42_combout  = ( vecA_baseAddr[20] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[20]))) # (\address[1]~input_o  & (vecB_baseAddr[20])))) ) ) # ( !vecA_baseAddr[20] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[20]))) # (\address[1]~input_o  & (vecB_baseAddr[20])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[20]),
	.datad(!vec_length[20]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~42 .extended_lut = "off";
defparam \readdata~42 .lut_mask = 64'h0145014523672367;
defparam \readdata~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N15
cyclonev_lcell_comb \coreComp|Mult0~1019 (
// Equation(s):
// \coreComp|Mult0~1019_sumout  = SUM(( !\coreComp|accum [52] $ (!\coreComp|Mult0~316  $ (\coreComp|Mult0~1159 )) ) + ( \coreComp|Mult0~1017  ) + ( \coreComp|Mult0~1016  ))
// \coreComp|Mult0~1020  = CARRY(( !\coreComp|accum [52] $ (!\coreComp|Mult0~316  $ (\coreComp|Mult0~1159 )) ) + ( \coreComp|Mult0~1017  ) + ( \coreComp|Mult0~1016  ))
// \coreComp|Mult0~1021  = SHARE((!\coreComp|accum [52] & (\coreComp|Mult0~316  & \coreComp|Mult0~1159 )) # (\coreComp|accum [52] & ((\coreComp|Mult0~1159 ) # (\coreComp|Mult0~316 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [52]),
	.datac(!\coreComp|Mult0~316 ),
	.datad(!\coreComp|Mult0~1159 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1016 ),
	.sharein(\coreComp|Mult0~1017 ),
	.combout(),
	.sumout(\coreComp|Mult0~1019_sumout ),
	.cout(\coreComp|Mult0~1020 ),
	.shareout(\coreComp|Mult0~1021 ));
// synopsys translate_off
defparam \coreComp|Mult0~1019 .extended_lut = "off";
defparam \coreComp|Mult0~1019 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1019 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \coreComp|Mult0~161 (
// Equation(s):
// \coreComp|Mult0~161_sumout  = SUM(( !\coreComp|Mult0~634  $ (!\coreComp|Mult0~1019_sumout ) ) + ( \coreComp|Mult0~155  ) + ( \coreComp|Mult0~154  ))
// \coreComp|Mult0~162  = CARRY(( !\coreComp|Mult0~634  $ (!\coreComp|Mult0~1019_sumout ) ) + ( \coreComp|Mult0~155  ) + ( \coreComp|Mult0~154  ))
// \coreComp|Mult0~163  = SHARE((\coreComp|Mult0~634  & \coreComp|Mult0~1019_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~634 ),
	.datad(!\coreComp|Mult0~1019_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~154 ),
	.sharein(\coreComp|Mult0~155 ),
	.combout(),
	.sumout(\coreComp|Mult0~161_sumout ),
	.cout(\coreComp|Mult0~162 ),
	.shareout(\coreComp|Mult0~163 ));
// synopsys translate_off
defparam \coreComp|Mult0~161 .extended_lut = "off";
defparam \coreComp|Mult0~161 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~161 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N8
dffeas \coreComp|accum[52] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~161_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [52]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[52] .is_wysiwyg = "true";
defparam \coreComp|accum[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N32
dffeas \RES_HI[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [52]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[20] .is_wysiwyg = "true";
defparam \RES_HI[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N35
dffeas \RES_LO[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [20]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[20] .is_wysiwyg = "true";
defparam \RES_LO[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \readdata~43 (
// Equation(s):
// \readdata~43_combout  = ( RES_LO[20] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[20]))) # (\readdata~3_combout  & (\readdata~42_combout )) ) ) ) # ( !RES_LO[20] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[20]))) # 
// (\readdata~3_combout  & (\readdata~42_combout )) ) ) ) # ( RES_LO[20] & ( !\readdata~2_combout  & ( \readdata~3_combout  ) ) )

	.dataa(!\readdata~42_combout ),
	.datab(!RES_HI[20]),
	.datac(!\readdata~3_combout ),
	.datad(gnd),
	.datae(!RES_LO[20]),
	.dataf(!\readdata~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~43 .extended_lut = "off";
defparam \readdata~43 .lut_mask = 64'h00000F0F35353535;
defparam \readdata~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N55
dffeas \vecA_baseAddr[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[21]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[21]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[21] .is_wysiwyg = "true";
defparam \vecA_baseAddr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \vecB_baseAddr[21]~feeder (
// Equation(s):
// \vecB_baseAddr[21]~feeder_combout  = ( \writedata[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[21]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N35
dffeas \vecB_baseAddr[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[21]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[21] .is_wysiwyg = "true";
defparam \vecB_baseAddr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \readdata~44 (
// Equation(s):
// \readdata~44_combout  = ( vec_length[21] & ( vecB_baseAddr[21] & ( ((vecA_baseAddr[21] & \address[1]~input_o )) # (\address[0]~input_o ) ) ) ) # ( !vec_length[21] & ( vecB_baseAddr[21] & ( (\address[1]~input_o  & ((vecA_baseAddr[21]) # 
// (\address[0]~input_o ))) ) ) ) # ( vec_length[21] & ( !vecB_baseAddr[21] & ( (!\address[0]~input_o  & (vecA_baseAddr[21] & \address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o ))) ) ) ) # ( !vec_length[21] & ( !vecB_baseAddr[21] & ( 
// (!\address[0]~input_o  & (vecA_baseAddr[21] & \address[1]~input_o )) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!vecA_baseAddr[21]),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(!vec_length[21]),
	.dataf(!vecB_baseAddr[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~44 .extended_lut = "off";
defparam \readdata~44 .lut_mask = 64'h0202525207075757;
defparam \readdata~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N18
cyclonev_lcell_comb \coreComp|Mult0~1023 (
// Equation(s):
// \coreComp|Mult0~1023_sumout  = SUM(( !\coreComp|accum [53] $ (!\coreComp|Mult0~1160  $ (\coreComp|Mult0~317 )) ) + ( \coreComp|Mult0~1021  ) + ( \coreComp|Mult0~1020  ))
// \coreComp|Mult0~1024  = CARRY(( !\coreComp|accum [53] $ (!\coreComp|Mult0~1160  $ (\coreComp|Mult0~317 )) ) + ( \coreComp|Mult0~1021  ) + ( \coreComp|Mult0~1020  ))
// \coreComp|Mult0~1025  = SHARE((!\coreComp|accum [53] & (\coreComp|Mult0~1160  & \coreComp|Mult0~317 )) # (\coreComp|accum [53] & ((\coreComp|Mult0~317 ) # (\coreComp|Mult0~1160 ))))

	.dataa(gnd),
	.datab(!\coreComp|accum [53]),
	.datac(!\coreComp|Mult0~1160 ),
	.datad(!\coreComp|Mult0~317 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1020 ),
	.sharein(\coreComp|Mult0~1021 ),
	.combout(),
	.sumout(\coreComp|Mult0~1023_sumout ),
	.cout(\coreComp|Mult0~1024 ),
	.shareout(\coreComp|Mult0~1025 ));
// synopsys translate_off
defparam \coreComp|Mult0~1023 .extended_lut = "off";
defparam \coreComp|Mult0~1023 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1023 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N9
cyclonev_lcell_comb \coreComp|Mult0~169 (
// Equation(s):
// \coreComp|Mult0~169_sumout  = SUM(( !\coreComp|Mult0~1023_sumout  $ (!\coreComp|Mult0~635 ) ) + ( \coreComp|Mult0~163  ) + ( \coreComp|Mult0~162  ))
// \coreComp|Mult0~170  = CARRY(( !\coreComp|Mult0~1023_sumout  $ (!\coreComp|Mult0~635 ) ) + ( \coreComp|Mult0~163  ) + ( \coreComp|Mult0~162  ))
// \coreComp|Mult0~171  = SHARE((\coreComp|Mult0~1023_sumout  & \coreComp|Mult0~635 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1023_sumout ),
	.datad(!\coreComp|Mult0~635 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~162 ),
	.sharein(\coreComp|Mult0~163 ),
	.combout(),
	.sumout(\coreComp|Mult0~169_sumout ),
	.cout(\coreComp|Mult0~170 ),
	.shareout(\coreComp|Mult0~171 ));
// synopsys translate_off
defparam \coreComp|Mult0~169 .extended_lut = "off";
defparam \coreComp|Mult0~169 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~169 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N11
dffeas \coreComp|accum[53] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~169_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [53]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[53] .is_wysiwyg = "true";
defparam \coreComp|accum[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N14
dffeas \RES_HI[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [53]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[21] .is_wysiwyg = "true";
defparam \RES_HI[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N17
dffeas \RES_LO[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [21]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[21] .is_wysiwyg = "true";
defparam \RES_LO[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N15
cyclonev_lcell_comb \readdata~45 (
// Equation(s):
// \readdata~45_combout  = ( RES_LO[21] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[21]))) # (\readdata~3_combout  & (\readdata~44_combout )) ) ) ) # ( !RES_LO[21] & ( \readdata~2_combout  & ( (!\readdata~3_combout  & ((RES_HI[21]))) # 
// (\readdata~3_combout  & (\readdata~44_combout )) ) ) ) # ( RES_LO[21] & ( !\readdata~2_combout  & ( \readdata~3_combout  ) ) )

	.dataa(!\readdata~44_combout ),
	.datab(!RES_HI[21]),
	.datac(!\readdata~3_combout ),
	.datad(gnd),
	.datae(!RES_LO[21]),
	.dataf(!\readdata~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~45 .extended_lut = "off";
defparam \readdata~45 .lut_mask = 64'h00000F0F35353535;
defparam \readdata~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N21
cyclonev_lcell_comb \coreComp|Mult0~1027 (
// Equation(s):
// \coreComp|Mult0~1027_sumout  = SUM(( !\coreComp|accum [54] $ (!\coreComp|Mult0~1161 ) ) + ( \coreComp|Mult0~1025  ) + ( \coreComp|Mult0~1024  ))
// \coreComp|Mult0~1028  = CARRY(( !\coreComp|accum [54] $ (!\coreComp|Mult0~1161 ) ) + ( \coreComp|Mult0~1025  ) + ( \coreComp|Mult0~1024  ))
// \coreComp|Mult0~1029  = SHARE((\coreComp|accum [54] & \coreComp|Mult0~1161 ))

	.dataa(!\coreComp|accum [54]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1161 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1024 ),
	.sharein(\coreComp|Mult0~1025 ),
	.combout(),
	.sumout(\coreComp|Mult0~1027_sumout ),
	.cout(\coreComp|Mult0~1028 ),
	.shareout(\coreComp|Mult0~1029 ));
// synopsys translate_off
defparam \coreComp|Mult0~1027 .extended_lut = "off";
defparam \coreComp|Mult0~1027 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~1027 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \coreComp|Mult0~2157 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_A~88_combout ,\coreComp|FIFO_A~86_combout ,\coreComp|FIFO_A~84_combout ,\coreComp|FIFO_A~82_combout ,\coreComp|FIFO_A~80_combout ,\coreComp|FIFO_A~78_combout ,\coreComp|FIFO_A~76_combout ,\coreComp|FIFO_A~74_combout ,\coreComp|FIFO_A~72_combout ,
\coreComp|FIFO_A~70_combout ,\coreComp|FIFO_A~68_combout ,\coreComp|FIFO_A~66_combout ,\coreComp|FIFO_A~64_combout ,\coreComp|FIFO_A~62_combout ,\coreComp|FIFO_A~60_combout ,\coreComp|FIFO_A~58_combout ,\coreComp|FIFO_A~56_combout ,\coreComp|FIFO_A~54_combout ,
\coreComp|FIFO_A~52_combout ,\coreComp|FIFO_A~50_combout ,\coreComp|FIFO_A~48_combout ,\coreComp|FIFO_A~46_combout ,\coreComp|FIFO_A~44_combout ,\coreComp|FIFO_A~42_combout ,\coreComp|FIFO_A~40_combout ,\coreComp|FIFO_A~38_combout ,\coreComp|FIFO_A~36_combout }),
	.ay({\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,
\coreComp|FIFO_B~98_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~2157_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~2157 .accumulate_clock = "none";
defparam \coreComp|Mult0~2157 .ax_clock = "none";
defparam \coreComp|Mult0~2157 .ax_width = 27;
defparam \coreComp|Mult0~2157 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~2157 .ay_scan_in_width = 10;
defparam \coreComp|Mult0~2157 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~2157 .az_clock = "none";
defparam \coreComp|Mult0~2157 .bx_clock = "none";
defparam \coreComp|Mult0~2157 .by_clock = "none";
defparam \coreComp|Mult0~2157 .by_use_scan_in = "false";
defparam \coreComp|Mult0~2157 .bz_clock = "none";
defparam \coreComp|Mult0~2157 .coef_a_0 = 0;
defparam \coreComp|Mult0~2157 .coef_a_1 = 0;
defparam \coreComp|Mult0~2157 .coef_a_2 = 0;
defparam \coreComp|Mult0~2157 .coef_a_3 = 0;
defparam \coreComp|Mult0~2157 .coef_a_4 = 0;
defparam \coreComp|Mult0~2157 .coef_a_5 = 0;
defparam \coreComp|Mult0~2157 .coef_a_6 = 0;
defparam \coreComp|Mult0~2157 .coef_a_7 = 0;
defparam \coreComp|Mult0~2157 .coef_b_0 = 0;
defparam \coreComp|Mult0~2157 .coef_b_1 = 0;
defparam \coreComp|Mult0~2157 .coef_b_2 = 0;
defparam \coreComp|Mult0~2157 .coef_b_3 = 0;
defparam \coreComp|Mult0~2157 .coef_b_4 = 0;
defparam \coreComp|Mult0~2157 .coef_b_5 = 0;
defparam \coreComp|Mult0~2157 .coef_b_6 = 0;
defparam \coreComp|Mult0~2157 .coef_b_7 = 0;
defparam \coreComp|Mult0~2157 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~2157 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~2157 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~2157 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~2157 .enable_double_accum = "false";
defparam \coreComp|Mult0~2157 .load_const_clock = "none";
defparam \coreComp|Mult0~2157 .load_const_value = 0;
defparam \coreComp|Mult0~2157 .mode_sub_location = 0;
defparam \coreComp|Mult0~2157 .negate_clock = "none";
defparam \coreComp|Mult0~2157 .operand_source_max = "input";
defparam \coreComp|Mult0~2157 .operand_source_may = "input";
defparam \coreComp|Mult0~2157 .operand_source_mbx = "input";
defparam \coreComp|Mult0~2157 .operand_source_mby = "input";
defparam \coreComp|Mult0~2157 .operation_mode = "m27x27";
defparam \coreComp|Mult0~2157 .output_clock = "none";
defparam \coreComp|Mult0~2157 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~2157 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~2157 .result_a_width = 64;
defparam \coreComp|Mult0~2157 .signed_max = "false";
defparam \coreComp|Mult0~2157 .signed_may = "false";
defparam \coreComp|Mult0~2157 .signed_mbx = "false";
defparam \coreComp|Mult0~2157 .signed_mby = "false";
defparam \coreComp|Mult0~2157 .sub_clock = "none";
defparam \coreComp|Mult0~2157 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \coreComp|Mult0~1816 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_B~88_combout ,\coreComp|FIFO_B~86_combout ,\coreComp|FIFO_B~84_combout ,\coreComp|FIFO_B~82_combout ,\coreComp|FIFO_B~80_combout ,\coreComp|FIFO_B~78_combout ,\coreComp|FIFO_B~76_combout ,\coreComp|FIFO_B~74_combout ,\coreComp|FIFO_B~72_combout ,
\coreComp|FIFO_B~70_combout ,\coreComp|FIFO_B~68_combout ,\coreComp|FIFO_B~66_combout ,\coreComp|FIFO_B~64_combout ,\coreComp|FIFO_B~62_combout ,\coreComp|FIFO_B~60_combout ,\coreComp|FIFO_B~58_combout ,\coreComp|FIFO_B~56_combout ,\coreComp|FIFO_B~54_combout ,
\coreComp|FIFO_B~52_combout ,\coreComp|FIFO_B~50_combout ,\coreComp|FIFO_B~48_combout ,\coreComp|FIFO_B~46_combout ,\coreComp|FIFO_B~44_combout ,\coreComp|FIFO_B~42_combout ,\coreComp|FIFO_B~40_combout ,\coreComp|FIFO_B~38_combout ,\coreComp|FIFO_B~36_combout }),
	.ay({\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,
\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~1816_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~1816 .accumulate_clock = "none";
defparam \coreComp|Mult0~1816 .ax_clock = "none";
defparam \coreComp|Mult0~1816 .ax_width = 27;
defparam \coreComp|Mult0~1816 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~1816 .ay_scan_in_width = 10;
defparam \coreComp|Mult0~1816 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~1816 .az_clock = "none";
defparam \coreComp|Mult0~1816 .bx_clock = "none";
defparam \coreComp|Mult0~1816 .by_clock = "none";
defparam \coreComp|Mult0~1816 .by_use_scan_in = "false";
defparam \coreComp|Mult0~1816 .bz_clock = "none";
defparam \coreComp|Mult0~1816 .coef_a_0 = 0;
defparam \coreComp|Mult0~1816 .coef_a_1 = 0;
defparam \coreComp|Mult0~1816 .coef_a_2 = 0;
defparam \coreComp|Mult0~1816 .coef_a_3 = 0;
defparam \coreComp|Mult0~1816 .coef_a_4 = 0;
defparam \coreComp|Mult0~1816 .coef_a_5 = 0;
defparam \coreComp|Mult0~1816 .coef_a_6 = 0;
defparam \coreComp|Mult0~1816 .coef_a_7 = 0;
defparam \coreComp|Mult0~1816 .coef_b_0 = 0;
defparam \coreComp|Mult0~1816 .coef_b_1 = 0;
defparam \coreComp|Mult0~1816 .coef_b_2 = 0;
defparam \coreComp|Mult0~1816 .coef_b_3 = 0;
defparam \coreComp|Mult0~1816 .coef_b_4 = 0;
defparam \coreComp|Mult0~1816 .coef_b_5 = 0;
defparam \coreComp|Mult0~1816 .coef_b_6 = 0;
defparam \coreComp|Mult0~1816 .coef_b_7 = 0;
defparam \coreComp|Mult0~1816 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~1816 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~1816 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~1816 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~1816 .enable_double_accum = "false";
defparam \coreComp|Mult0~1816 .load_const_clock = "none";
defparam \coreComp|Mult0~1816 .load_const_value = 0;
defparam \coreComp|Mult0~1816 .mode_sub_location = 0;
defparam \coreComp|Mult0~1816 .negate_clock = "none";
defparam \coreComp|Mult0~1816 .operand_source_max = "input";
defparam \coreComp|Mult0~1816 .operand_source_may = "input";
defparam \coreComp|Mult0~1816 .operand_source_mbx = "input";
defparam \coreComp|Mult0~1816 .operand_source_mby = "input";
defparam \coreComp|Mult0~1816 .operation_mode = "m27x27";
defparam \coreComp|Mult0~1816 .output_clock = "none";
defparam \coreComp|Mult0~1816 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~1816 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~1816 .result_a_width = 64;
defparam \coreComp|Mult0~1816 .signed_max = "false";
defparam \coreComp|Mult0~1816 .signed_may = "false";
defparam \coreComp|Mult0~1816 .signed_mbx = "false";
defparam \coreComp|Mult0~1816 .signed_mby = "false";
defparam \coreComp|Mult0~1816 .sub_clock = "none";
defparam \coreComp|Mult0~1816 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y16_N0
cyclonev_mac \coreComp|Mult0~1475 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,
\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,
\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~98_combout ,\coreComp|FIFO_B~96_combout ,\coreComp|FIFO_B~94_combout ,\coreComp|FIFO_B~92_combout ,\coreComp|FIFO_B~90_combout }),
	.ay({\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,
\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,
\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~100_combout ,\coreComp|FIFO_A~98_combout ,
\coreComp|FIFO_A~96_combout ,\coreComp|FIFO_A~94_combout ,\coreComp|FIFO_A~92_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coreComp|Mult0~1475_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coreComp|Mult0~1475 .accumulate_clock = "none";
defparam \coreComp|Mult0~1475 .ax_clock = "none";
defparam \coreComp|Mult0~1475 .ax_width = 27;
defparam \coreComp|Mult0~1475 .ay_scan_in_clock = "none";
defparam \coreComp|Mult0~1475 .ay_scan_in_width = 27;
defparam \coreComp|Mult0~1475 .ay_use_scan_in = "false";
defparam \coreComp|Mult0~1475 .az_clock = "none";
defparam \coreComp|Mult0~1475 .bx_clock = "none";
defparam \coreComp|Mult0~1475 .by_clock = "none";
defparam \coreComp|Mult0~1475 .by_use_scan_in = "false";
defparam \coreComp|Mult0~1475 .bz_clock = "none";
defparam \coreComp|Mult0~1475 .coef_a_0 = 0;
defparam \coreComp|Mult0~1475 .coef_a_1 = 0;
defparam \coreComp|Mult0~1475 .coef_a_2 = 0;
defparam \coreComp|Mult0~1475 .coef_a_3 = 0;
defparam \coreComp|Mult0~1475 .coef_a_4 = 0;
defparam \coreComp|Mult0~1475 .coef_a_5 = 0;
defparam \coreComp|Mult0~1475 .coef_a_6 = 0;
defparam \coreComp|Mult0~1475 .coef_a_7 = 0;
defparam \coreComp|Mult0~1475 .coef_b_0 = 0;
defparam \coreComp|Mult0~1475 .coef_b_1 = 0;
defparam \coreComp|Mult0~1475 .coef_b_2 = 0;
defparam \coreComp|Mult0~1475 .coef_b_3 = 0;
defparam \coreComp|Mult0~1475 .coef_b_4 = 0;
defparam \coreComp|Mult0~1475 .coef_b_5 = 0;
defparam \coreComp|Mult0~1475 .coef_b_6 = 0;
defparam \coreComp|Mult0~1475 .coef_b_7 = 0;
defparam \coreComp|Mult0~1475 .coef_sel_a_clock = "none";
defparam \coreComp|Mult0~1475 .coef_sel_b_clock = "none";
defparam \coreComp|Mult0~1475 .delay_scan_out_ay = "false";
defparam \coreComp|Mult0~1475 .delay_scan_out_by = "false";
defparam \coreComp|Mult0~1475 .enable_double_accum = "false";
defparam \coreComp|Mult0~1475 .load_const_clock = "none";
defparam \coreComp|Mult0~1475 .load_const_value = 0;
defparam \coreComp|Mult0~1475 .mode_sub_location = 0;
defparam \coreComp|Mult0~1475 .negate_clock = "none";
defparam \coreComp|Mult0~1475 .operand_source_max = "input";
defparam \coreComp|Mult0~1475 .operand_source_may = "input";
defparam \coreComp|Mult0~1475 .operand_source_mbx = "input";
defparam \coreComp|Mult0~1475 .operand_source_mby = "input";
defparam \coreComp|Mult0~1475 .operation_mode = "m27x27";
defparam \coreComp|Mult0~1475 .output_clock = "none";
defparam \coreComp|Mult0~1475 .preadder_subtract_a = "false";
defparam \coreComp|Mult0~1475 .preadder_subtract_b = "false";
defparam \coreComp|Mult0~1475 .result_a_width = 64;
defparam \coreComp|Mult0~1475 .signed_max = "false";
defparam \coreComp|Mult0~1475 .signed_may = "false";
defparam \coreComp|Mult0~1475 .signed_mbx = "false";
defparam \coreComp|Mult0~1475 .signed_mby = "false";
defparam \coreComp|Mult0~1475 .sub_clock = "none";
defparam \coreComp|Mult0~1475 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \coreComp|Mult0~1031 (
// Equation(s):
// \coreComp|Mult0~1031_sumout  = SUM(( !\coreComp|Mult0~2157_resulta  $ (!\coreComp|Mult0~1816_resulta  $ (\coreComp|Mult0~1475_resulta )) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~1032  = CARRY(( !\coreComp|Mult0~2157_resulta  $ (!\coreComp|Mult0~1816_resulta  $ (\coreComp|Mult0~1475_resulta )) ) + ( !VCC ) + ( !VCC ))
// \coreComp|Mult0~1033  = SHARE((!\coreComp|Mult0~2157_resulta  & (\coreComp|Mult0~1816_resulta  & \coreComp|Mult0~1475_resulta )) # (\coreComp|Mult0~2157_resulta  & ((\coreComp|Mult0~1475_resulta ) # (\coreComp|Mult0~1816_resulta ))))

	.dataa(!\coreComp|Mult0~2157_resulta ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1816_resulta ),
	.datad(!\coreComp|Mult0~1475_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Mult0~1031_sumout ),
	.cout(\coreComp|Mult0~1032 ),
	.shareout(\coreComp|Mult0~1033 ));
// synopsys translate_off
defparam \coreComp|Mult0~1031 .extended_lut = "off";
defparam \coreComp|Mult0~1031 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1031 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \coreComp|Mult0~177 (
// Equation(s):
// \coreComp|Mult0~177_sumout  = SUM(( !\coreComp|Mult0~636  $ (!\coreComp|Mult0~1027_sumout  $ (\coreComp|Mult0~1031_sumout )) ) + ( \coreComp|Mult0~171  ) + ( \coreComp|Mult0~170  ))
// \coreComp|Mult0~178  = CARRY(( !\coreComp|Mult0~636  $ (!\coreComp|Mult0~1027_sumout  $ (\coreComp|Mult0~1031_sumout )) ) + ( \coreComp|Mult0~171  ) + ( \coreComp|Mult0~170  ))
// \coreComp|Mult0~179  = SHARE((!\coreComp|Mult0~636  & (\coreComp|Mult0~1027_sumout  & \coreComp|Mult0~1031_sumout )) # (\coreComp|Mult0~636  & ((\coreComp|Mult0~1031_sumout ) # (\coreComp|Mult0~1027_sumout ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~636 ),
	.datac(!\coreComp|Mult0~1027_sumout ),
	.datad(!\coreComp|Mult0~1031_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~170 ),
	.sharein(\coreComp|Mult0~171 ),
	.combout(),
	.sumout(\coreComp|Mult0~177_sumout ),
	.cout(\coreComp|Mult0~178 ),
	.shareout(\coreComp|Mult0~179 ));
// synopsys translate_off
defparam \coreComp|Mult0~177 .extended_lut = "off";
defparam \coreComp|Mult0~177 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~177 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N14
dffeas \coreComp|accum[54] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~177_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [54]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[54] .is_wysiwyg = "true";
defparam \coreComp|accum[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N44
dffeas \RES_HI[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [54]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[22] .is_wysiwyg = "true";
defparam \RES_HI[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \vecA_baseAddr[22]~feeder (
// Equation(s):
// \vecA_baseAddr[22]~feeder_combout  = ( \writedata[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[22]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \vecA_baseAddr[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[22]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[22] .is_wysiwyg = "true";
defparam \vecA_baseAddr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \vecB_baseAddr[22]~feeder (
// Equation(s):
// \vecB_baseAddr[22]~feeder_combout  = ( \writedata[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[22]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N35
dffeas \vecB_baseAddr[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[22]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[22] .is_wysiwyg = "true";
defparam \vecB_baseAddr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \readdata~46 (
// Equation(s):
// \readdata~46_combout  = ( vecB_baseAddr[22] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[22]))) # (\address[0]~input_o  & (((vec_length[22])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[22] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[22]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[22])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[22]),
	.datad(!vec_length[22]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~46 .extended_lut = "off";
defparam \readdata~46 .lut_mask = 64'h0246024613571357;
defparam \readdata~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N47
dffeas \RES_LO[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [22]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[22] .is_wysiwyg = "true";
defparam \RES_LO[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \readdata~47 (
// Equation(s):
// \readdata~47_combout  = ( RES_LO[22] & ( (!\readdata~2_combout  & (((\readdata~3_combout )))) # (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[22])) # (\readdata~3_combout  & ((\readdata~46_combout ))))) ) ) # ( !RES_LO[22] & ( 
// (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[22])) # (\readdata~3_combout  & ((\readdata~46_combout ))))) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!RES_HI[22]),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~46_combout ),
	.datae(!RES_LO[22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~47 .extended_lut = "off";
defparam \readdata~47 .lut_mask = 64'h10151A1F10151A1F;
defparam \readdata~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \vecB_baseAddr[23]~feeder (
// Equation(s):
// \vecB_baseAddr[23]~feeder_combout  = ( \writedata[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[23]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \vecB_baseAddr[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[23]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[23] .is_wysiwyg = "true";
defparam \vecB_baseAddr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \vecA_baseAddr[23]~feeder (
// Equation(s):
// \vecA_baseAddr[23]~feeder_combout  = ( \writedata[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[23]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \vecA_baseAddr[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[23]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[23] .is_wysiwyg = "true";
defparam \vecA_baseAddr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \readdata~48 (
// Equation(s):
// \readdata~48_combout  = ( vecA_baseAddr[23] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[23])))) # (\address[1]~input_o  & ((!\address[0]~input_o ) # ((vecB_baseAddr[23])))) ) ) # ( !vecA_baseAddr[23] & ( (\address[0]~input_o  & 
// ((!\address[1]~input_o  & ((vec_length[23]))) # (\address[1]~input_o  & (vecB_baseAddr[23])))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecB_baseAddr[23]),
	.datad(!vec_length[23]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~48 .extended_lut = "off";
defparam \readdata~48 .lut_mask = 64'h0123012345674567;
defparam \readdata~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N29
dffeas \RES_LO[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [23]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[23] .is_wysiwyg = "true";
defparam \RES_LO[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N24
cyclonev_lcell_comb \coreComp|Mult0~1035 (
// Equation(s):
// \coreComp|Mult0~1035_sumout  = SUM(( !\coreComp|accum [55] $ (!\coreComp|Mult0~1162 ) ) + ( \coreComp|Mult0~1029  ) + ( \coreComp|Mult0~1028  ))
// \coreComp|Mult0~1036  = CARRY(( !\coreComp|accum [55] $ (!\coreComp|Mult0~1162 ) ) + ( \coreComp|Mult0~1029  ) + ( \coreComp|Mult0~1028  ))
// \coreComp|Mult0~1037  = SHARE((\coreComp|accum [55] & \coreComp|Mult0~1162 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [55]),
	.datac(!\coreComp|Mult0~1162 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1028 ),
	.sharein(\coreComp|Mult0~1029 ),
	.combout(),
	.sumout(\coreComp|Mult0~1035_sumout ),
	.cout(\coreComp|Mult0~1036 ),
	.shareout(\coreComp|Mult0~1037 ));
// synopsys translate_off
defparam \coreComp|Mult0~1035 .extended_lut = "off";
defparam \coreComp|Mult0~1035 .lut_mask = 64'h0000030300003C3C;
defparam \coreComp|Mult0~1035 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N33
cyclonev_lcell_comb \coreComp|Mult0~1039 (
// Equation(s):
// \coreComp|Mult0~1039_sumout  = SUM(( !\coreComp|Mult0~2158  $ (!\coreComp|Mult0~1817  $ (\coreComp|Mult0~1476 )) ) + ( \coreComp|Mult0~1033  ) + ( \coreComp|Mult0~1032  ))
// \coreComp|Mult0~1040  = CARRY(( !\coreComp|Mult0~2158  $ (!\coreComp|Mult0~1817  $ (\coreComp|Mult0~1476 )) ) + ( \coreComp|Mult0~1033  ) + ( \coreComp|Mult0~1032  ))
// \coreComp|Mult0~1041  = SHARE((!\coreComp|Mult0~2158  & (\coreComp|Mult0~1817  & \coreComp|Mult0~1476 )) # (\coreComp|Mult0~2158  & ((\coreComp|Mult0~1476 ) # (\coreComp|Mult0~1817 ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~2158 ),
	.datac(!\coreComp|Mult0~1817 ),
	.datad(!\coreComp|Mult0~1476 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1032 ),
	.sharein(\coreComp|Mult0~1033 ),
	.combout(),
	.sumout(\coreComp|Mult0~1039_sumout ),
	.cout(\coreComp|Mult0~1040 ),
	.shareout(\coreComp|Mult0~1041 ));
// synopsys translate_off
defparam \coreComp|Mult0~1039 .extended_lut = "off";
defparam \coreComp|Mult0~1039 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1039 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N15
cyclonev_lcell_comb \coreComp|Mult0~185 (
// Equation(s):
// \coreComp|Mult0~185_sumout  = SUM(( !\coreComp|Mult0~637  $ (!\coreComp|Mult0~1035_sumout  $ (\coreComp|Mult0~1039_sumout )) ) + ( \coreComp|Mult0~179  ) + ( \coreComp|Mult0~178  ))
// \coreComp|Mult0~186  = CARRY(( !\coreComp|Mult0~637  $ (!\coreComp|Mult0~1035_sumout  $ (\coreComp|Mult0~1039_sumout )) ) + ( \coreComp|Mult0~179  ) + ( \coreComp|Mult0~178  ))
// \coreComp|Mult0~187  = SHARE((!\coreComp|Mult0~637  & (\coreComp|Mult0~1035_sumout  & \coreComp|Mult0~1039_sumout )) # (\coreComp|Mult0~637  & ((\coreComp|Mult0~1039_sumout ) # (\coreComp|Mult0~1035_sumout ))))

	.dataa(!\coreComp|Mult0~637 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1035_sumout ),
	.datad(!\coreComp|Mult0~1039_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~178 ),
	.sharein(\coreComp|Mult0~179 ),
	.combout(),
	.sumout(\coreComp|Mult0~185_sumout ),
	.cout(\coreComp|Mult0~186 ),
	.shareout(\coreComp|Mult0~187 ));
// synopsys translate_off
defparam \coreComp|Mult0~185 .extended_lut = "off";
defparam \coreComp|Mult0~185 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~185 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N17
dffeas \coreComp|accum[55] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~185_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [55]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[55] .is_wysiwyg = "true";
defparam \coreComp|accum[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N26
dffeas \RES_HI[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [55]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[23] .is_wysiwyg = "true";
defparam \RES_HI[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N27
cyclonev_lcell_comb \readdata~49 (
// Equation(s):
// \readdata~49_combout  = ( RES_LO[23] & ( RES_HI[23] & ( (!\readdata~3_combout  & ((\readdata~2_combout ))) # (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~48_combout ))) ) ) ) # ( !RES_LO[23] & ( RES_HI[23] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~48_combout ))) ) ) ) # ( RES_LO[23] & ( !RES_HI[23] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~48_combout ))) ) ) ) # ( !RES_LO[23] & ( !RES_HI[23] & ( (\readdata~48_combout  & 
// (\readdata~3_combout  & \readdata~2_combout )) ) ) )

	.dataa(!\readdata~48_combout ),
	.datab(gnd),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~2_combout ),
	.datae(!RES_LO[23]),
	.dataf(!RES_HI[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~49 .extended_lut = "off";
defparam \readdata~49 .lut_mask = 64'h00050F0500F50FF5;
defparam \readdata~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \vecA_baseAddr[24]~feeder (
// Equation(s):
// \vecA_baseAddr[24]~feeder_combout  = ( \writedata[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[24]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \vecA_baseAddr[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[24]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[24] .is_wysiwyg = "true";
defparam \vecA_baseAddr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \vecB_baseAddr[24]~feeder (
// Equation(s):
// \vecB_baseAddr[24]~feeder_combout  = ( \writedata[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[24]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \vecB_baseAddr[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[24]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[24] .is_wysiwyg = "true";
defparam \vecB_baseAddr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \readdata~50 (
// Equation(s):
// \readdata~50_combout  = ( vecB_baseAddr[24] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[24]))) # (\address[0]~input_o  & (((vec_length[24])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[24] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[24]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[24])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[24]),
	.datad(!vec_length[24]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~50 .extended_lut = "off";
defparam \readdata~50 .lut_mask = 64'h0246024613571357;
defparam \readdata~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N36
cyclonev_lcell_comb \coreComp|Mult0~1047 (
// Equation(s):
// \coreComp|Mult0~1047_sumout  = SUM(( !\coreComp|Mult0~2159  $ (!\coreComp|Mult0~1818  $ (\coreComp|Mult0~1477 )) ) + ( \coreComp|Mult0~1041  ) + ( \coreComp|Mult0~1040  ))
// \coreComp|Mult0~1048  = CARRY(( !\coreComp|Mult0~2159  $ (!\coreComp|Mult0~1818  $ (\coreComp|Mult0~1477 )) ) + ( \coreComp|Mult0~1041  ) + ( \coreComp|Mult0~1040  ))
// \coreComp|Mult0~1049  = SHARE((!\coreComp|Mult0~2159  & (\coreComp|Mult0~1818  & \coreComp|Mult0~1477 )) # (\coreComp|Mult0~2159  & ((\coreComp|Mult0~1477 ) # (\coreComp|Mult0~1818 ))))

	.dataa(!\coreComp|Mult0~2159 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1818 ),
	.datad(!\coreComp|Mult0~1477 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1040 ),
	.sharein(\coreComp|Mult0~1041 ),
	.combout(),
	.sumout(\coreComp|Mult0~1047_sumout ),
	.cout(\coreComp|Mult0~1048 ),
	.shareout(\coreComp|Mult0~1049 ));
// synopsys translate_off
defparam \coreComp|Mult0~1047 .extended_lut = "off";
defparam \coreComp|Mult0~1047 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1047 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N27
cyclonev_lcell_comb \coreComp|Mult0~1043 (
// Equation(s):
// \coreComp|Mult0~1043_sumout  = SUM(( !\coreComp|accum [56] $ (!\coreComp|Mult0~1163 ) ) + ( \coreComp|Mult0~1037  ) + ( \coreComp|Mult0~1036  ))
// \coreComp|Mult0~1044  = CARRY(( !\coreComp|accum [56] $ (!\coreComp|Mult0~1163 ) ) + ( \coreComp|Mult0~1037  ) + ( \coreComp|Mult0~1036  ))
// \coreComp|Mult0~1045  = SHARE((\coreComp|accum [56] & \coreComp|Mult0~1163 ))

	.dataa(!\coreComp|accum [56]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|Mult0~1163 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1036 ),
	.sharein(\coreComp|Mult0~1037 ),
	.combout(),
	.sumout(\coreComp|Mult0~1043_sumout ),
	.cout(\coreComp|Mult0~1044 ),
	.shareout(\coreComp|Mult0~1045 ));
// synopsys translate_off
defparam \coreComp|Mult0~1043 .extended_lut = "off";
defparam \coreComp|Mult0~1043 .lut_mask = 64'h00000055000055AA;
defparam \coreComp|Mult0~1043 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N18
cyclonev_lcell_comb \coreComp|Mult0~193 (
// Equation(s):
// \coreComp|Mult0~193_sumout  = SUM(( !\coreComp|Mult0~638  $ (!\coreComp|Mult0~1047_sumout  $ (\coreComp|Mult0~1043_sumout )) ) + ( \coreComp|Mult0~187  ) + ( \coreComp|Mult0~186  ))
// \coreComp|Mult0~194  = CARRY(( !\coreComp|Mult0~638  $ (!\coreComp|Mult0~1047_sumout  $ (\coreComp|Mult0~1043_sumout )) ) + ( \coreComp|Mult0~187  ) + ( \coreComp|Mult0~186  ))
// \coreComp|Mult0~195  = SHARE((!\coreComp|Mult0~638  & (\coreComp|Mult0~1047_sumout  & \coreComp|Mult0~1043_sumout )) # (\coreComp|Mult0~638  & ((\coreComp|Mult0~1043_sumout ) # (\coreComp|Mult0~1047_sumout ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~638 ),
	.datac(!\coreComp|Mult0~1047_sumout ),
	.datad(!\coreComp|Mult0~1043_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~186 ),
	.sharein(\coreComp|Mult0~187 ),
	.combout(),
	.sumout(\coreComp|Mult0~193_sumout ),
	.cout(\coreComp|Mult0~194 ),
	.shareout(\coreComp|Mult0~195 ));
// synopsys translate_off
defparam \coreComp|Mult0~193 .extended_lut = "off";
defparam \coreComp|Mult0~193 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~193 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N20
dffeas \coreComp|accum[56] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~193_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [56]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[56] .is_wysiwyg = "true";
defparam \coreComp|accum[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N59
dffeas \RES_HI[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [56]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[24] .is_wysiwyg = "true";
defparam \RES_HI[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N56
dffeas \RES_LO[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [24]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[24] .is_wysiwyg = "true";
defparam \RES_LO[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \readdata~51 (
// Equation(s):
// \readdata~51_combout  = ( RES_LO[24] & ( (!\readdata~3_combout  & (((\readdata~2_combout  & RES_HI[24])))) # (\readdata~3_combout  & (((!\readdata~2_combout )) # (\readdata~50_combout ))) ) ) # ( !RES_LO[24] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout  & ((RES_HI[24]))) # (\readdata~3_combout  & (\readdata~50_combout )))) ) )

	.dataa(!\readdata~50_combout ),
	.datab(!\readdata~3_combout ),
	.datac(!\readdata~2_combout ),
	.datad(!RES_HI[24]),
	.datae(!RES_LO[24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~51 .extended_lut = "off";
defparam \readdata~51 .lut_mask = 64'h010D313D010D313D;
defparam \readdata~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N29
dffeas \vecB_baseAddr[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[25]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[25]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[25] .is_wysiwyg = "true";
defparam \vecB_baseAddr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N56
dffeas \vecA_baseAddr[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[25]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[25]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[25] .is_wysiwyg = "true";
defparam \vecA_baseAddr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \readdata~52 (
// Equation(s):
// \readdata~52_combout  = ( vecA_baseAddr[25] & ( (!\address[1]~input_o  & (\address[0]~input_o  & ((vec_length[25])))) # (\address[1]~input_o  & ((!\address[0]~input_o ) # ((vecB_baseAddr[25])))) ) ) # ( !vecA_baseAddr[25] & ( (\address[0]~input_o  & 
// ((!\address[1]~input_o  & ((vec_length[25]))) # (\address[1]~input_o  & (vecB_baseAddr[25])))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!vecB_baseAddr[25]),
	.datad(!vec_length[25]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~52 .extended_lut = "off";
defparam \readdata~52 .lut_mask = 64'h0123012345674567;
defparam \readdata~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N53
dffeas \RES_LO[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [25]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[25] .is_wysiwyg = "true";
defparam \RES_LO[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N30
cyclonev_lcell_comb \coreComp|Mult0~1051 (
// Equation(s):
// \coreComp|Mult0~1051_sumout  = SUM(( !\coreComp|accum [57] $ (!\coreComp|Mult0~1164 ) ) + ( \coreComp|Mult0~1045  ) + ( \coreComp|Mult0~1044  ))
// \coreComp|Mult0~1052  = CARRY(( !\coreComp|accum [57] $ (!\coreComp|Mult0~1164 ) ) + ( \coreComp|Mult0~1045  ) + ( \coreComp|Mult0~1044  ))
// \coreComp|Mult0~1053  = SHARE((\coreComp|accum [57] & \coreComp|Mult0~1164 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [57]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~1164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1044 ),
	.sharein(\coreComp|Mult0~1045 ),
	.combout(),
	.sumout(\coreComp|Mult0~1051_sumout ),
	.cout(\coreComp|Mult0~1052 ),
	.shareout(\coreComp|Mult0~1053 ));
// synopsys translate_off
defparam \coreComp|Mult0~1051 .extended_lut = "off";
defparam \coreComp|Mult0~1051 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~1051 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \coreComp|Mult0~1055 (
// Equation(s):
// \coreComp|Mult0~1055_sumout  = SUM(( !\coreComp|Mult0~2160  $ (!\coreComp|Mult0~1819  $ (\coreComp|Mult0~1478 )) ) + ( \coreComp|Mult0~1049  ) + ( \coreComp|Mult0~1048  ))
// \coreComp|Mult0~1056  = CARRY(( !\coreComp|Mult0~2160  $ (!\coreComp|Mult0~1819  $ (\coreComp|Mult0~1478 )) ) + ( \coreComp|Mult0~1049  ) + ( \coreComp|Mult0~1048  ))
// \coreComp|Mult0~1057  = SHARE((!\coreComp|Mult0~2160  & (\coreComp|Mult0~1819  & \coreComp|Mult0~1478 )) # (\coreComp|Mult0~2160  & ((\coreComp|Mult0~1478 ) # (\coreComp|Mult0~1819 ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~2160 ),
	.datac(!\coreComp|Mult0~1819 ),
	.datad(!\coreComp|Mult0~1478 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1048 ),
	.sharein(\coreComp|Mult0~1049 ),
	.combout(),
	.sumout(\coreComp|Mult0~1055_sumout ),
	.cout(\coreComp|Mult0~1056 ),
	.shareout(\coreComp|Mult0~1057 ));
// synopsys translate_off
defparam \coreComp|Mult0~1055 .extended_lut = "off";
defparam \coreComp|Mult0~1055 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1055 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N21
cyclonev_lcell_comb \coreComp|Mult0~201 (
// Equation(s):
// \coreComp|Mult0~201_sumout  = SUM(( !\coreComp|Mult0~1051_sumout  $ (!\coreComp|Mult0~639  $ (\coreComp|Mult0~1055_sumout )) ) + ( \coreComp|Mult0~195  ) + ( \coreComp|Mult0~194  ))
// \coreComp|Mult0~202  = CARRY(( !\coreComp|Mult0~1051_sumout  $ (!\coreComp|Mult0~639  $ (\coreComp|Mult0~1055_sumout )) ) + ( \coreComp|Mult0~195  ) + ( \coreComp|Mult0~194  ))
// \coreComp|Mult0~203  = SHARE((!\coreComp|Mult0~1051_sumout  & (\coreComp|Mult0~639  & \coreComp|Mult0~1055_sumout )) # (\coreComp|Mult0~1051_sumout  & ((\coreComp|Mult0~1055_sumout ) # (\coreComp|Mult0~639 ))))

	.dataa(!\coreComp|Mult0~1051_sumout ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~639 ),
	.datad(!\coreComp|Mult0~1055_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~194 ),
	.sharein(\coreComp|Mult0~195 ),
	.combout(),
	.sumout(\coreComp|Mult0~201_sumout ),
	.cout(\coreComp|Mult0~202 ),
	.shareout(\coreComp|Mult0~203 ));
// synopsys translate_off
defparam \coreComp|Mult0~201 .extended_lut = "off";
defparam \coreComp|Mult0~201 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~201 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N23
dffeas \coreComp|accum[57] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~201_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [57]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[57] .is_wysiwyg = "true";
defparam \coreComp|accum[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N50
dffeas \RES_HI[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [57]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[25] .is_wysiwyg = "true";
defparam \RES_HI[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N51
cyclonev_lcell_comb \readdata~53 (
// Equation(s):
// \readdata~53_combout  = ( RES_LO[25] & ( RES_HI[25] & ( (!\readdata~3_combout  & ((\readdata~2_combout ))) # (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~52_combout ))) ) ) ) # ( !RES_LO[25] & ( RES_HI[25] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~52_combout ))) ) ) ) # ( RES_LO[25] & ( !RES_HI[25] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~52_combout ))) ) ) ) # ( !RES_LO[25] & ( !RES_HI[25] & ( (\readdata~52_combout  & 
// (\readdata~3_combout  & \readdata~2_combout )) ) ) )

	.dataa(!\readdata~52_combout ),
	.datab(gnd),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~2_combout ),
	.datae(!RES_LO[25]),
	.dataf(!RES_HI[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~53 .extended_lut = "off";
defparam \readdata~53 .lut_mask = 64'h00050F0500F50FF5;
defparam \readdata~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N33
cyclonev_lcell_comb \coreComp|Mult0~1059 (
// Equation(s):
// \coreComp|Mult0~1059_sumout  = SUM(( !\coreComp|accum [58] $ (!\coreComp|Mult0~1165 ) ) + ( \coreComp|Mult0~1053  ) + ( \coreComp|Mult0~1052  ))
// \coreComp|Mult0~1060  = CARRY(( !\coreComp|accum [58] $ (!\coreComp|Mult0~1165 ) ) + ( \coreComp|Mult0~1053  ) + ( \coreComp|Mult0~1052  ))
// \coreComp|Mult0~1061  = SHARE((\coreComp|accum [58] & \coreComp|Mult0~1165 ))

	.dataa(!\coreComp|accum [58]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1165 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1052 ),
	.sharein(\coreComp|Mult0~1053 ),
	.combout(),
	.sumout(\coreComp|Mult0~1059_sumout ),
	.cout(\coreComp|Mult0~1060 ),
	.shareout(\coreComp|Mult0~1061 ));
// synopsys translate_off
defparam \coreComp|Mult0~1059 .extended_lut = "off";
defparam \coreComp|Mult0~1059 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~1059 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N42
cyclonev_lcell_comb \coreComp|Mult0~1063 (
// Equation(s):
// \coreComp|Mult0~1063_sumout  = SUM(( !\coreComp|Mult0~2161  $ (!\coreComp|Mult0~1820  $ (\coreComp|Mult0~1479 )) ) + ( \coreComp|Mult0~1057  ) + ( \coreComp|Mult0~1056  ))
// \coreComp|Mult0~1064  = CARRY(( !\coreComp|Mult0~2161  $ (!\coreComp|Mult0~1820  $ (\coreComp|Mult0~1479 )) ) + ( \coreComp|Mult0~1057  ) + ( \coreComp|Mult0~1056  ))
// \coreComp|Mult0~1065  = SHARE((!\coreComp|Mult0~2161  & (\coreComp|Mult0~1820  & \coreComp|Mult0~1479 )) # (\coreComp|Mult0~2161  & ((\coreComp|Mult0~1479 ) # (\coreComp|Mult0~1820 ))))

	.dataa(!\coreComp|Mult0~2161 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1820 ),
	.datad(!\coreComp|Mult0~1479 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1056 ),
	.sharein(\coreComp|Mult0~1057 ),
	.combout(),
	.sumout(\coreComp|Mult0~1063_sumout ),
	.cout(\coreComp|Mult0~1064 ),
	.shareout(\coreComp|Mult0~1065 ));
// synopsys translate_off
defparam \coreComp|Mult0~1063 .extended_lut = "off";
defparam \coreComp|Mult0~1063 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1063 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N24
cyclonev_lcell_comb \coreComp|Mult0~209 (
// Equation(s):
// \coreComp|Mult0~209_sumout  = SUM(( !\coreComp|Mult0~640  $ (!\coreComp|Mult0~1059_sumout  $ (\coreComp|Mult0~1063_sumout )) ) + ( \coreComp|Mult0~203  ) + ( \coreComp|Mult0~202  ))
// \coreComp|Mult0~210  = CARRY(( !\coreComp|Mult0~640  $ (!\coreComp|Mult0~1059_sumout  $ (\coreComp|Mult0~1063_sumout )) ) + ( \coreComp|Mult0~203  ) + ( \coreComp|Mult0~202  ))
// \coreComp|Mult0~211  = SHARE((!\coreComp|Mult0~640  & (\coreComp|Mult0~1059_sumout  & \coreComp|Mult0~1063_sumout )) # (\coreComp|Mult0~640  & ((\coreComp|Mult0~1063_sumout ) # (\coreComp|Mult0~1059_sumout ))))

	.dataa(!\coreComp|Mult0~640 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1059_sumout ),
	.datad(!\coreComp|Mult0~1063_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~202 ),
	.sharein(\coreComp|Mult0~203 ),
	.combout(),
	.sumout(\coreComp|Mult0~209_sumout ),
	.cout(\coreComp|Mult0~210 ),
	.shareout(\coreComp|Mult0~211 ));
// synopsys translate_off
defparam \coreComp|Mult0~209 .extended_lut = "off";
defparam \coreComp|Mult0~209 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~209 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N26
dffeas \coreComp|accum[58] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~209_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [58]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[58] .is_wysiwyg = "true";
defparam \coreComp|accum[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N23
dffeas \RES_HI[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [58]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[26] .is_wysiwyg = "true";
defparam \RES_HI[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \vecA_baseAddr[26]~feeder (
// Equation(s):
// \vecA_baseAddr[26]~feeder_combout  = ( \writedata[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[26]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \vecA_baseAddr[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[26]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[26] .is_wysiwyg = "true";
defparam \vecA_baseAddr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \vecB_baseAddr[26]~feeder (
// Equation(s):
// \vecB_baseAddr[26]~feeder_combout  = ( \writedata[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[26]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \vecB_baseAddr[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[26]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[26] .is_wysiwyg = "true";
defparam \vecB_baseAddr[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \readdata~54 (
// Equation(s):
// \readdata~54_combout  = ( vecB_baseAddr[26] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[26]))) # (\address[0]~input_o  & (((vec_length[26])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[26] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[26]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[26])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[26]),
	.datad(!vec_length[26]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~54 .extended_lut = "off";
defparam \readdata~54 .lut_mask = 64'h0246024613571357;
defparam \readdata~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N20
dffeas \RES_LO[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [26]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[26] .is_wysiwyg = "true";
defparam \RES_LO[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N18
cyclonev_lcell_comb \readdata~55 (
// Equation(s):
// \readdata~55_combout  = ( RES_LO[26] & ( (!\readdata~3_combout  & (RES_HI[26] & (\readdata~2_combout ))) # (\readdata~3_combout  & (((!\readdata~2_combout ) # (\readdata~54_combout )))) ) ) # ( !RES_LO[26] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout  & (RES_HI[26])) # (\readdata~3_combout  & ((\readdata~54_combout ))))) ) )

	.dataa(!RES_HI[26]),
	.datab(!\readdata~3_combout ),
	.datac(!\readdata~2_combout ),
	.datad(!\readdata~54_combout ),
	.datae(!RES_LO[26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~55 .extended_lut = "off";
defparam \readdata~55 .lut_mask = 64'h0407343704073437;
defparam \readdata~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N59
dffeas \vecA_baseAddr[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[27]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[27]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[27] .is_wysiwyg = "true";
defparam \vecA_baseAddr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N17
dffeas \vecB_baseAddr[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[27]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[27]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[27] .is_wysiwyg = "true";
defparam \vecB_baseAddr[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \readdata~56 (
// Equation(s):
// \readdata~56_combout  = ( vec_length[27] & ( vecB_baseAddr[27] & ( ((\address[1]~input_o  & vecA_baseAddr[27])) # (\address[0]~input_o ) ) ) ) # ( !vec_length[27] & ( vecB_baseAddr[27] & ( (\address[1]~input_o  & ((vecA_baseAddr[27]) # 
// (\address[0]~input_o ))) ) ) ) # ( vec_length[27] & ( !vecB_baseAddr[27] & ( (!\address[1]~input_o  & (\address[0]~input_o )) # (\address[1]~input_o  & (!\address[0]~input_o  & vecA_baseAddr[27])) ) ) ) # ( !vec_length[27] & ( !vecB_baseAddr[27] & ( 
// (\address[1]~input_o  & (!\address[0]~input_o  & vecA_baseAddr[27])) ) ) )

	.dataa(gnd),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!vecA_baseAddr[27]),
	.datae(!vec_length[27]),
	.dataf(!vecB_baseAddr[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~56 .extended_lut = "off";
defparam \readdata~56 .lut_mask = 64'h00300C3C03330F3F;
defparam \readdata~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N45
cyclonev_lcell_comb \coreComp|Mult0~1071 (
// Equation(s):
// \coreComp|Mult0~1071_sumout  = SUM(( !\coreComp|Mult0~2162  $ (!\coreComp|Mult0~1821  $ (\coreComp|Mult0~1480 )) ) + ( \coreComp|Mult0~1065  ) + ( \coreComp|Mult0~1064  ))
// \coreComp|Mult0~1072  = CARRY(( !\coreComp|Mult0~2162  $ (!\coreComp|Mult0~1821  $ (\coreComp|Mult0~1480 )) ) + ( \coreComp|Mult0~1065  ) + ( \coreComp|Mult0~1064  ))
// \coreComp|Mult0~1073  = SHARE((!\coreComp|Mult0~2162  & (\coreComp|Mult0~1821  & \coreComp|Mult0~1480 )) # (\coreComp|Mult0~2162  & ((\coreComp|Mult0~1480 ) # (\coreComp|Mult0~1821 ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~2162 ),
	.datac(!\coreComp|Mult0~1821 ),
	.datad(!\coreComp|Mult0~1480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1064 ),
	.sharein(\coreComp|Mult0~1065 ),
	.combout(),
	.sumout(\coreComp|Mult0~1071_sumout ),
	.cout(\coreComp|Mult0~1072 ),
	.shareout(\coreComp|Mult0~1073 ));
// synopsys translate_off
defparam \coreComp|Mult0~1071 .extended_lut = "off";
defparam \coreComp|Mult0~1071 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1071 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N36
cyclonev_lcell_comb \coreComp|Mult0~1067 (
// Equation(s):
// \coreComp|Mult0~1067_sumout  = SUM(( !\coreComp|accum [59] $ (!\coreComp|Mult0~1166 ) ) + ( \coreComp|Mult0~1061  ) + ( \coreComp|Mult0~1060  ))
// \coreComp|Mult0~1068  = CARRY(( !\coreComp|accum [59] $ (!\coreComp|Mult0~1166 ) ) + ( \coreComp|Mult0~1061  ) + ( \coreComp|Mult0~1060  ))
// \coreComp|Mult0~1069  = SHARE((\coreComp|accum [59] & \coreComp|Mult0~1166 ))

	.dataa(gnd),
	.datab(!\coreComp|accum [59]),
	.datac(gnd),
	.datad(!\coreComp|Mult0~1166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1060 ),
	.sharein(\coreComp|Mult0~1061 ),
	.combout(),
	.sumout(\coreComp|Mult0~1067_sumout ),
	.cout(\coreComp|Mult0~1068 ),
	.shareout(\coreComp|Mult0~1069 ));
// synopsys translate_off
defparam \coreComp|Mult0~1067 .extended_lut = "off";
defparam \coreComp|Mult0~1067 .lut_mask = 64'h00000033000033CC;
defparam \coreComp|Mult0~1067 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N27
cyclonev_lcell_comb \coreComp|Mult0~217 (
// Equation(s):
// \coreComp|Mult0~217_sumout  = SUM(( !\coreComp|Mult0~641  $ (!\coreComp|Mult0~1071_sumout  $ (\coreComp|Mult0~1067_sumout )) ) + ( \coreComp|Mult0~211  ) + ( \coreComp|Mult0~210  ))
// \coreComp|Mult0~218  = CARRY(( !\coreComp|Mult0~641  $ (!\coreComp|Mult0~1071_sumout  $ (\coreComp|Mult0~1067_sumout )) ) + ( \coreComp|Mult0~211  ) + ( \coreComp|Mult0~210  ))
// \coreComp|Mult0~219  = SHARE((!\coreComp|Mult0~641  & (\coreComp|Mult0~1071_sumout  & \coreComp|Mult0~1067_sumout )) # (\coreComp|Mult0~641  & ((\coreComp|Mult0~1067_sumout ) # (\coreComp|Mult0~1071_sumout ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~641 ),
	.datac(!\coreComp|Mult0~1071_sumout ),
	.datad(!\coreComp|Mult0~1067_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~210 ),
	.sharein(\coreComp|Mult0~211 ),
	.combout(),
	.sumout(\coreComp|Mult0~217_sumout ),
	.cout(\coreComp|Mult0~218 ),
	.shareout(\coreComp|Mult0~219 ));
// synopsys translate_off
defparam \coreComp|Mult0~217 .extended_lut = "off";
defparam \coreComp|Mult0~217 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~217 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N29
dffeas \coreComp|accum[59] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~217_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [59]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[59] .is_wysiwyg = "true";
defparam \coreComp|accum[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N29
dffeas \RES_HI[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [59]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[27] .is_wysiwyg = "true";
defparam \RES_HI[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N26
dffeas \RES_LO[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [27]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[27] .is_wysiwyg = "true";
defparam \RES_LO[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N24
cyclonev_lcell_comb \readdata~57 (
// Equation(s):
// \readdata~57_combout  = ( RES_LO[27] & ( \readdata~3_combout  & ( (!\readdata~2_combout ) # (\readdata~56_combout ) ) ) ) # ( !RES_LO[27] & ( \readdata~3_combout  & ( (\readdata~56_combout  & \readdata~2_combout ) ) ) ) # ( RES_LO[27] & ( 
// !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[27]) ) ) ) # ( !RES_LO[27] & ( !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[27]) ) ) )

	.dataa(!\readdata~56_combout ),
	.datab(!\readdata~2_combout ),
	.datac(!RES_HI[27]),
	.datad(gnd),
	.datae(!RES_LO[27]),
	.dataf(!\readdata~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~57 .extended_lut = "off";
defparam \readdata~57 .lut_mask = 64'h030303031111DDDD;
defparam \readdata~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \coreComp|Mult0~1083 (
// Equation(s):
// \coreComp|Mult0~1083_sumout  = SUM(( !\coreComp|Mult0~1481  $ (!\coreComp|Mult0~1822  $ (\coreComp|Mult0~2163 )) ) + ( \coreComp|Mult0~1073  ) + ( \coreComp|Mult0~1072  ))
// \coreComp|Mult0~1084  = CARRY(( !\coreComp|Mult0~1481  $ (!\coreComp|Mult0~1822  $ (\coreComp|Mult0~2163 )) ) + ( \coreComp|Mult0~1073  ) + ( \coreComp|Mult0~1072  ))
// \coreComp|Mult0~1085  = SHARE((!\coreComp|Mult0~1481  & (\coreComp|Mult0~1822  & \coreComp|Mult0~2163 )) # (\coreComp|Mult0~1481  & ((\coreComp|Mult0~2163 ) # (\coreComp|Mult0~1822 ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~1481 ),
	.datac(!\coreComp|Mult0~1822 ),
	.datad(!\coreComp|Mult0~2163 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1072 ),
	.sharein(\coreComp|Mult0~1073 ),
	.combout(),
	.sumout(\coreComp|Mult0~1083_sumout ),
	.cout(\coreComp|Mult0~1084 ),
	.shareout(\coreComp|Mult0~1085 ));
// synopsys translate_off
defparam \coreComp|Mult0~1083 .extended_lut = "off";
defparam \coreComp|Mult0~1083 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1083 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N39
cyclonev_lcell_comb \coreComp|Mult0~1079 (
// Equation(s):
// \coreComp|Mult0~1079_sumout  = SUM(( !\coreComp|accum [60] $ (!\coreComp|Mult0~1167 ) ) + ( \coreComp|Mult0~1069  ) + ( \coreComp|Mult0~1068  ))
// \coreComp|Mult0~1080  = CARRY(( !\coreComp|accum [60] $ (!\coreComp|Mult0~1167 ) ) + ( \coreComp|Mult0~1069  ) + ( \coreComp|Mult0~1068  ))
// \coreComp|Mult0~1081  = SHARE((\coreComp|accum [60] & \coreComp|Mult0~1167 ))

	.dataa(!\coreComp|accum [60]),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1167 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1068 ),
	.sharein(\coreComp|Mult0~1069 ),
	.combout(),
	.sumout(\coreComp|Mult0~1079_sumout ),
	.cout(\coreComp|Mult0~1080 ),
	.shareout(\coreComp|Mult0~1081 ));
// synopsys translate_off
defparam \coreComp|Mult0~1079 .extended_lut = "off";
defparam \coreComp|Mult0~1079 .lut_mask = 64'h0000050500005A5A;
defparam \coreComp|Mult0~1079 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \coreComp|Mult0~225 (
// Equation(s):
// \coreComp|Mult0~225_sumout  = SUM(( !\coreComp|Mult0~1083_sumout  $ (!\coreComp|Mult0~1079_sumout  $ (\coreComp|Mult0~642 )) ) + ( \coreComp|Mult0~219  ) + ( \coreComp|Mult0~218  ))
// \coreComp|Mult0~226  = CARRY(( !\coreComp|Mult0~1083_sumout  $ (!\coreComp|Mult0~1079_sumout  $ (\coreComp|Mult0~642 )) ) + ( \coreComp|Mult0~219  ) + ( \coreComp|Mult0~218  ))
// \coreComp|Mult0~227  = SHARE((!\coreComp|Mult0~1083_sumout  & (\coreComp|Mult0~1079_sumout  & \coreComp|Mult0~642 )) # (\coreComp|Mult0~1083_sumout  & ((\coreComp|Mult0~642 ) # (\coreComp|Mult0~1079_sumout ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~1083_sumout ),
	.datac(!\coreComp|Mult0~1079_sumout ),
	.datad(!\coreComp|Mult0~642 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~218 ),
	.sharein(\coreComp|Mult0~219 ),
	.combout(),
	.sumout(\coreComp|Mult0~225_sumout ),
	.cout(\coreComp|Mult0~226 ),
	.shareout(\coreComp|Mult0~227 ));
// synopsys translate_off
defparam \coreComp|Mult0~225 .extended_lut = "off";
defparam \coreComp|Mult0~225 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~225 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N32
dffeas \coreComp|accum[60] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~225_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [60]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[60] .is_wysiwyg = "true";
defparam \coreComp|accum[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N47
dffeas \RES_HI[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [60]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[28] .is_wysiwyg = "true";
defparam \RES_HI[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \vecA_baseAddr[28]~feeder (
// Equation(s):
// \vecA_baseAddr[28]~feeder_combout  = ( \writedata[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecA_baseAddr[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecA_baseAddr[28]~feeder .extended_lut = "off";
defparam \vecA_baseAddr[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecA_baseAddr[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \vecA_baseAddr[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecA_baseAddr[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[28]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[28] .is_wysiwyg = "true";
defparam \vecA_baseAddr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \vecB_baseAddr[28]~feeder (
// Equation(s):
// \vecB_baseAddr[28]~feeder_combout  = ( \writedata[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writedata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vecB_baseAddr[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vecB_baseAddr[28]~feeder .extended_lut = "off";
defparam \vecB_baseAddr[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vecB_baseAddr[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \vecB_baseAddr[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vecB_baseAddr[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[28]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[28] .is_wysiwyg = "true";
defparam \vecB_baseAddr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \readdata~58 (
// Equation(s):
// \readdata~58_combout  = ( vecB_baseAddr[28] & ( (!\address[0]~input_o  & (\address[1]~input_o  & (vecA_baseAddr[28]))) # (\address[0]~input_o  & (((vec_length[28])) # (\address[1]~input_o ))) ) ) # ( !vecB_baseAddr[28] & ( (!\address[0]~input_o  & 
// (\address[1]~input_o  & (vecA_baseAddr[28]))) # (\address[0]~input_o  & (!\address[1]~input_o  & ((vec_length[28])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecA_baseAddr[28]),
	.datad(!vec_length[28]),
	.datae(gnd),
	.dataf(!vecB_baseAddr[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~58 .extended_lut = "off";
defparam \readdata~58 .lut_mask = 64'h0246024613571357;
defparam \readdata~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N44
dffeas \RES_LO[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [28]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[28] .is_wysiwyg = "true";
defparam \RES_LO[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N42
cyclonev_lcell_comb \readdata~59 (
// Equation(s):
// \readdata~59_combout  = ( RES_LO[28] & ( (!\readdata~2_combout  & (((\readdata~3_combout )))) # (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[28])) # (\readdata~3_combout  & ((\readdata~58_combout ))))) ) ) # ( !RES_LO[28] & ( 
// (\readdata~2_combout  & ((!\readdata~3_combout  & (RES_HI[28])) # (\readdata~3_combout  & ((\readdata~58_combout ))))) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!RES_HI[28]),
	.datac(!\readdata~3_combout ),
	.datad(!\readdata~58_combout ),
	.datae(!RES_LO[28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~59 .extended_lut = "off";
defparam \readdata~59 .lut_mask = 64'h10151A1F10151A1F;
defparam \readdata~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N49
dffeas \vecB_baseAddr[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[29]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[29]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[29] .is_wysiwyg = "true";
defparam \vecB_baseAddr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \vecA_baseAddr[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[29]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[29]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[29] .is_wysiwyg = "true";
defparam \vecA_baseAddr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \readdata~60 (
// Equation(s):
// \readdata~60_combout  = ( vecA_baseAddr[29] & ( (!\address[0]~input_o  & (\address[1]~input_o )) # (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[29]))) # (\address[1]~input_o  & (vecB_baseAddr[29])))) ) ) # ( !vecA_baseAddr[29] & ( 
// (\address[0]~input_o  & ((!\address[1]~input_o  & ((vec_length[29]))) # (\address[1]~input_o  & (vecB_baseAddr[29])))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!vecB_baseAddr[29]),
	.datad(!vec_length[29]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~60 .extended_lut = "off";
defparam \readdata~60 .lut_mask = 64'h0145014523672367;
defparam \readdata~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N26
dffeas \RES_LO[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [29]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[29] .is_wysiwyg = "true";
defparam \RES_LO[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N42
cyclonev_lcell_comb \coreComp|Mult0~1091 (
// Equation(s):
// \coreComp|Mult0~1091_sumout  = SUM(( !\coreComp|accum [61] $ (!\coreComp|Mult0~1168 ) ) + ( \coreComp|Mult0~1081  ) + ( \coreComp|Mult0~1080  ))
// \coreComp|Mult0~1092  = CARRY(( !\coreComp|accum [61] $ (!\coreComp|Mult0~1168 ) ) + ( \coreComp|Mult0~1081  ) + ( \coreComp|Mult0~1080  ))
// \coreComp|Mult0~1093  = SHARE((\coreComp|accum [61] & \coreComp|Mult0~1168 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [61]),
	.datad(!\coreComp|Mult0~1168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1080 ),
	.sharein(\coreComp|Mult0~1081 ),
	.combout(),
	.sumout(\coreComp|Mult0~1091_sumout ),
	.cout(\coreComp|Mult0~1092 ),
	.shareout(\coreComp|Mult0~1093 ));
// synopsys translate_off
defparam \coreComp|Mult0~1091 .extended_lut = "off";
defparam \coreComp|Mult0~1091 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~1091 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N51
cyclonev_lcell_comb \coreComp|Mult0~1095 (
// Equation(s):
// \coreComp|Mult0~1095_sumout  = SUM(( !\coreComp|Mult0~1482  $ (!\coreComp|Mult0~1823  $ (\coreComp|Mult0~2164 )) ) + ( \coreComp|Mult0~1085  ) + ( \coreComp|Mult0~1084  ))
// \coreComp|Mult0~1096  = CARRY(( !\coreComp|Mult0~1482  $ (!\coreComp|Mult0~1823  $ (\coreComp|Mult0~2164 )) ) + ( \coreComp|Mult0~1085  ) + ( \coreComp|Mult0~1084  ))
// \coreComp|Mult0~1097  = SHARE((!\coreComp|Mult0~1482  & (\coreComp|Mult0~1823  & \coreComp|Mult0~2164 )) # (\coreComp|Mult0~1482  & ((\coreComp|Mult0~2164 ) # (\coreComp|Mult0~1823 ))))

	.dataa(!\coreComp|Mult0~1482 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1823 ),
	.datad(!\coreComp|Mult0~2164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1084 ),
	.sharein(\coreComp|Mult0~1085 ),
	.combout(),
	.sumout(\coreComp|Mult0~1095_sumout ),
	.cout(\coreComp|Mult0~1096 ),
	.shareout(\coreComp|Mult0~1097 ));
// synopsys translate_off
defparam \coreComp|Mult0~1095 .extended_lut = "off";
defparam \coreComp|Mult0~1095 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~1095 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N33
cyclonev_lcell_comb \coreComp|Mult0~233 (
// Equation(s):
// \coreComp|Mult0~233_sumout  = SUM(( !\coreComp|Mult0~643  $ (!\coreComp|Mult0~1091_sumout  $ (\coreComp|Mult0~1095_sumout )) ) + ( \coreComp|Mult0~227  ) + ( \coreComp|Mult0~226  ))
// \coreComp|Mult0~234  = CARRY(( !\coreComp|Mult0~643  $ (!\coreComp|Mult0~1091_sumout  $ (\coreComp|Mult0~1095_sumout )) ) + ( \coreComp|Mult0~227  ) + ( \coreComp|Mult0~226  ))
// \coreComp|Mult0~235  = SHARE((!\coreComp|Mult0~643  & (\coreComp|Mult0~1091_sumout  & \coreComp|Mult0~1095_sumout )) # (\coreComp|Mult0~643  & ((\coreComp|Mult0~1095_sumout ) # (\coreComp|Mult0~1091_sumout ))))

	.dataa(!\coreComp|Mult0~643 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1091_sumout ),
	.datad(!\coreComp|Mult0~1095_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~226 ),
	.sharein(\coreComp|Mult0~227 ),
	.combout(),
	.sumout(\coreComp|Mult0~233_sumout ),
	.cout(\coreComp|Mult0~234 ),
	.shareout(\coreComp|Mult0~235 ));
// synopsys translate_off
defparam \coreComp|Mult0~233 .extended_lut = "off";
defparam \coreComp|Mult0~233 .lut_mask = 64'h0000055F00005AA5;
defparam \coreComp|Mult0~233 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N35
dffeas \coreComp|accum[61] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~233_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [61]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[61] .is_wysiwyg = "true";
defparam \coreComp|accum[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N46
dffeas \RES_HI[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [61]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[29] .is_wysiwyg = "true";
defparam \RES_HI[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N24
cyclonev_lcell_comb \readdata~61 (
// Equation(s):
// \readdata~61_combout  = ( RES_LO[29] & ( RES_HI[29] & ( (!\readdata~2_combout  & ((\readdata~3_combout ))) # (\readdata~2_combout  & ((!\readdata~3_combout ) # (\readdata~60_combout ))) ) ) ) # ( !RES_LO[29] & ( RES_HI[29] & ( (\readdata~2_combout  & 
// ((!\readdata~3_combout ) # (\readdata~60_combout ))) ) ) ) # ( RES_LO[29] & ( !RES_HI[29] & ( (\readdata~3_combout  & ((!\readdata~2_combout ) # (\readdata~60_combout ))) ) ) ) # ( !RES_LO[29] & ( !RES_HI[29] & ( (\readdata~2_combout  & 
// (\readdata~60_combout  & \readdata~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\readdata~2_combout ),
	.datac(!\readdata~60_combout ),
	.datad(!\readdata~3_combout ),
	.datae(!RES_LO[29]),
	.dataf(!RES_HI[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~61 .extended_lut = "off";
defparam \readdata~61 .lut_mask = 64'h000300CF330333CF;
defparam \readdata~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \vecB_baseAddr[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[30]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[30]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[30] .is_wysiwyg = "true";
defparam \vecB_baseAddr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \vecA_baseAddr[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[30]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[30]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[30] .is_wysiwyg = "true";
defparam \vecA_baseAddr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \readdata~62 (
// Equation(s):
// \readdata~62_combout  = ( vec_length[30] & ( (!\address[1]~input_o  & (((\address[0]~input_o )))) # (\address[1]~input_o  & ((!\address[0]~input_o  & ((vecA_baseAddr[30]))) # (\address[0]~input_o  & (vecB_baseAddr[30])))) ) ) # ( !vec_length[30] & ( 
// (\address[1]~input_o  & ((!\address[0]~input_o  & ((vecA_baseAddr[30]))) # (\address[0]~input_o  & (vecB_baseAddr[30])))) ) )

	.dataa(!vecB_baseAddr[30]),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!vecA_baseAddr[30]),
	.datae(!vec_length[30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~62 .extended_lut = "off";
defparam \readdata~62 .lut_mask = 64'h01310D3D01310D3D;
defparam \readdata~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N45
cyclonev_lcell_comb \coreComp|Mult0~1103 (
// Equation(s):
// \coreComp|Mult0~1103_sumout  = SUM(( !\coreComp|accum [62] $ (!\coreComp|Mult0~1169 ) ) + ( \coreComp|Mult0~1093  ) + ( \coreComp|Mult0~1092  ))
// \coreComp|Mult0~1104  = CARRY(( !\coreComp|accum [62] $ (!\coreComp|Mult0~1169 ) ) + ( \coreComp|Mult0~1093  ) + ( \coreComp|Mult0~1092  ))
// \coreComp|Mult0~1105  = SHARE((\coreComp|accum [62] & \coreComp|Mult0~1169 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [62]),
	.datad(!\coreComp|Mult0~1169 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1092 ),
	.sharein(\coreComp|Mult0~1093 ),
	.combout(),
	.sumout(\coreComp|Mult0~1103_sumout ),
	.cout(\coreComp|Mult0~1104 ),
	.shareout(\coreComp|Mult0~1105 ));
// synopsys translate_off
defparam \coreComp|Mult0~1103 .extended_lut = "off";
defparam \coreComp|Mult0~1103 .lut_mask = 64'h0000000F00000FF0;
defparam \coreComp|Mult0~1103 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N54
cyclonev_lcell_comb \coreComp|Mult0~1107 (
// Equation(s):
// \coreComp|Mult0~1107_sumout  = SUM(( !\coreComp|Mult0~1483  $ (!\coreComp|Mult0~1824  $ (\coreComp|Mult0~2165 )) ) + ( \coreComp|Mult0~1097  ) + ( \coreComp|Mult0~1096  ))
// \coreComp|Mult0~1108  = CARRY(( !\coreComp|Mult0~1483  $ (!\coreComp|Mult0~1824  $ (\coreComp|Mult0~2165 )) ) + ( \coreComp|Mult0~1097  ) + ( \coreComp|Mult0~1096  ))
// \coreComp|Mult0~1109  = SHARE((!\coreComp|Mult0~1483  & (\coreComp|Mult0~1824  & \coreComp|Mult0~2165 )) # (\coreComp|Mult0~1483  & ((\coreComp|Mult0~2165 ) # (\coreComp|Mult0~1824 ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~1483 ),
	.datac(!\coreComp|Mult0~1824 ),
	.datad(!\coreComp|Mult0~2165 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1096 ),
	.sharein(\coreComp|Mult0~1097 ),
	.combout(),
	.sumout(\coreComp|Mult0~1107_sumout ),
	.cout(\coreComp|Mult0~1108 ),
	.shareout(\coreComp|Mult0~1109 ));
// synopsys translate_off
defparam \coreComp|Mult0~1107 .extended_lut = "off";
defparam \coreComp|Mult0~1107 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~1107 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \coreComp|Mult0~241 (
// Equation(s):
// \coreComp|Mult0~241_sumout  = SUM(( !\coreComp|Mult0~644  $ (!\coreComp|Mult0~1103_sumout  $ (\coreComp|Mult0~1107_sumout )) ) + ( \coreComp|Mult0~235  ) + ( \coreComp|Mult0~234  ))
// \coreComp|Mult0~242  = CARRY(( !\coreComp|Mult0~644  $ (!\coreComp|Mult0~1103_sumout  $ (\coreComp|Mult0~1107_sumout )) ) + ( \coreComp|Mult0~235  ) + ( \coreComp|Mult0~234  ))
// \coreComp|Mult0~243  = SHARE((!\coreComp|Mult0~644  & (\coreComp|Mult0~1103_sumout  & \coreComp|Mult0~1107_sumout )) # (\coreComp|Mult0~644  & ((\coreComp|Mult0~1107_sumout ) # (\coreComp|Mult0~1103_sumout ))))

	.dataa(gnd),
	.datab(!\coreComp|Mult0~644 ),
	.datac(!\coreComp|Mult0~1103_sumout ),
	.datad(!\coreComp|Mult0~1107_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~234 ),
	.sharein(\coreComp|Mult0~235 ),
	.combout(),
	.sumout(\coreComp|Mult0~241_sumout ),
	.cout(\coreComp|Mult0~242 ),
	.shareout(\coreComp|Mult0~243 ));
// synopsys translate_off
defparam \coreComp|Mult0~241 .extended_lut = "off";
defparam \coreComp|Mult0~241 .lut_mask = 64'h0000033F00003CC3;
defparam \coreComp|Mult0~241 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N38
dffeas \coreComp|accum[62] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~241_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [62]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[62] .is_wysiwyg = "true";
defparam \coreComp|accum[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N14
dffeas \RES_HI[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [62]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[30] .is_wysiwyg = "true";
defparam \RES_HI[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N17
dffeas \RES_LO[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [30]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[30] .is_wysiwyg = "true";
defparam \RES_LO[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N15
cyclonev_lcell_comb \readdata~63 (
// Equation(s):
// \readdata~63_combout  = ( RES_LO[30] & ( \readdata~3_combout  & ( (!\readdata~2_combout ) # (\readdata~62_combout ) ) ) ) # ( !RES_LO[30] & ( \readdata~3_combout  & ( (\readdata~62_combout  & \readdata~2_combout ) ) ) ) # ( RES_LO[30] & ( 
// !\readdata~3_combout  & ( (RES_HI[30] & \readdata~2_combout ) ) ) ) # ( !RES_LO[30] & ( !\readdata~3_combout  & ( (RES_HI[30] & \readdata~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\readdata~62_combout ),
	.datac(!RES_HI[30]),
	.datad(!\readdata~2_combout ),
	.datae(!RES_LO[30]),
	.dataf(!\readdata~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~63 .extended_lut = "off";
defparam \readdata~63 .lut_mask = 64'h000F000F0033FF33;
defparam \readdata~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N53
dffeas \vecB_baseAddr[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[31]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecB_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecB_baseAddr[31]),
	.prn(vcc));
// synopsys translate_off
defparam \vecB_baseAddr[31] .is_wysiwyg = "true";
defparam \vecB_baseAddr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \vecA_baseAddr[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writedata[31]~input_o ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vecA_baseAddr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vecA_baseAddr[31]),
	.prn(vcc));
// synopsys translate_off
defparam \vecA_baseAddr[31] .is_wysiwyg = "true";
defparam \vecA_baseAddr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \readdata~64 (
// Equation(s):
// \readdata~64_combout  = ( vec_length[31] & ( vecA_baseAddr[31] & ( (!\address[1]~input_o  & ((\address[0]~input_o ))) # (\address[1]~input_o  & ((!\address[0]~input_o ) # (vecB_baseAddr[31]))) ) ) ) # ( !vec_length[31] & ( vecA_baseAddr[31] & ( 
// (\address[1]~input_o  & ((!\address[0]~input_o ) # (vecB_baseAddr[31]))) ) ) ) # ( vec_length[31] & ( !vecA_baseAddr[31] & ( (\address[0]~input_o  & ((!\address[1]~input_o ) # (vecB_baseAddr[31]))) ) ) ) # ( !vec_length[31] & ( !vecA_baseAddr[31] & ( 
// (vecB_baseAddr[31] & (\address[1]~input_o  & \address[0]~input_o )) ) ) )

	.dataa(!vecB_baseAddr[31]),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(!vec_length[31]),
	.dataf(!vecA_baseAddr[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~64 .extended_lut = "off";
defparam \readdata~64 .lut_mask = 64'h000500F50F050FF5;
defparam \readdata~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N57
cyclonev_lcell_comb \coreComp|Mult0~1119 (
// Equation(s):
// \coreComp|Mult0~1119_sumout  = SUM(( !\coreComp|Mult0~1484  $ (!\coreComp|Mult0~1825  $ (\coreComp|Mult0~2166 )) ) + ( \coreComp|Mult0~1109  ) + ( \coreComp|Mult0~1108  ))

	.dataa(!\coreComp|Mult0~1484 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1825 ),
	.datad(!\coreComp|Mult0~2166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1108 ),
	.sharein(\coreComp|Mult0~1109 ),
	.combout(),
	.sumout(\coreComp|Mult0~1119_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Mult0~1119 .extended_lut = "off";
defparam \coreComp|Mult0~1119 .lut_mask = 64'h0000000000005AA5;
defparam \coreComp|Mult0~1119 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N48
cyclonev_lcell_comb \coreComp|Mult0~1115 (
// Equation(s):
// \coreComp|Mult0~1115_sumout  = SUM(( !\coreComp|accum [63] $ (!\coreComp|Mult0~1170 ) ) + ( \coreComp|Mult0~1105  ) + ( \coreComp|Mult0~1104  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|accum [63]),
	.datad(!\coreComp|Mult0~1170 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~1104 ),
	.sharein(\coreComp|Mult0~1105 ),
	.combout(),
	.sumout(\coreComp|Mult0~1115_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Mult0~1115 .extended_lut = "off";
defparam \coreComp|Mult0~1115 .lut_mask = 64'h0000000000000FF0;
defparam \coreComp|Mult0~1115 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N39
cyclonev_lcell_comb \coreComp|Mult0~249 (
// Equation(s):
// \coreComp|Mult0~249_sumout  = SUM(( !\coreComp|Mult0~645  $ (!\coreComp|Mult0~1119_sumout  $ (\coreComp|Mult0~1115_sumout )) ) + ( \coreComp|Mult0~243  ) + ( \coreComp|Mult0~242  ))

	.dataa(!\coreComp|Mult0~645 ),
	.datab(gnd),
	.datac(!\coreComp|Mult0~1119_sumout ),
	.datad(!\coreComp|Mult0~1115_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Mult0~242 ),
	.sharein(\coreComp|Mult0~243 ),
	.combout(),
	.sumout(\coreComp|Mult0~249_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Mult0~249 .extended_lut = "off";
defparam \coreComp|Mult0~249 .lut_mask = 64'h0000000000005AA5;
defparam \coreComp|Mult0~249 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X84_Y17_N41
dffeas \coreComp|accum[63] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Mult0~249_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|always1~0_combout ),
	.sload(gnd),
	.ena(\coreComp|accum[63]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|accum [63]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|accum[63] .is_wysiwyg = "true";
defparam \coreComp|accum[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N1
dffeas \RES_HI[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [63]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_HI[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_HI[31] .is_wysiwyg = "true";
defparam \RES_HI[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N56
dffeas \RES_LO[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coreComp|accum [31]),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RES_LO[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RES_LO[31] .is_wysiwyg = "true";
defparam \RES_LO[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N54
cyclonev_lcell_comb \readdata~65 (
// Equation(s):
// \readdata~65_combout  = ( RES_LO[31] & ( \readdata~3_combout  & ( (!\readdata~2_combout ) # (\readdata~64_combout ) ) ) ) # ( !RES_LO[31] & ( \readdata~3_combout  & ( (\readdata~2_combout  & \readdata~64_combout ) ) ) ) # ( RES_LO[31] & ( 
// !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[31]) ) ) ) # ( !RES_LO[31] & ( !\readdata~3_combout  & ( (\readdata~2_combout  & RES_HI[31]) ) ) )

	.dataa(!\readdata~2_combout ),
	.datab(!\readdata~64_combout ),
	.datac(!RES_HI[31]),
	.datad(gnd),
	.datae(!RES_LO[31]),
	.dataf(!\readdata~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readdata~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readdata~65 .extended_lut = "off";
defparam \readdata~65 .lut_mask = 64'h050505051111BBBB;
defparam \readdata~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \coreComp|readReq_b~_wirecell (
// Equation(s):
// \coreComp|readReq_b~_wirecell_combout  = ( !\coreComp|readReq_b~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|readReq_b~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|readReq_b~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|readReq_b~_wirecell .extended_lut = "off";
defparam \coreComp|readReq_b~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \coreComp|readReq_b~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \avm_waitrequest~input (
	.i(avm_waitrequest),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\avm_waitrequest~input_o ));
// synopsys translate_off
defparam \avm_waitrequest~input .bus_hold = "false";
defparam \avm_waitrequest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \coreComp|Add2~125 (
// Equation(s):
// \coreComp|Add2~125_sumout  = SUM(( \coreComp|read_req_index [29] ) + ( GND ) + ( \coreComp|Add2~94  ))
// \coreComp|Add2~126  = CARRY(( \coreComp|read_req_index [29] ) + ( GND ) + ( \coreComp|Add2~94  ))

	.dataa(!\coreComp|read_req_index [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~125_sumout ),
	.cout(\coreComp|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~125 .extended_lut = "off";
defparam \coreComp|Add2~125 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \coreComp|Add2~121 (
// Equation(s):
// \coreComp|Add2~121_sumout  = SUM(( \coreComp|read_req_index [30] ) + ( GND ) + ( \coreComp|Add2~126  ))
// \coreComp|Add2~122  = CARRY(( \coreComp|read_req_index [30] ) + ( GND ) + ( \coreComp|Add2~126  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~121_sumout ),
	.cout(\coreComp|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~121 .extended_lut = "off";
defparam \coreComp|Add2~121 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \coreComp|read_req_index[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [30]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[30] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \coreComp|Add2~117 (
// Equation(s):
// \coreComp|Add2~117_sumout  = SUM(( \coreComp|read_req_index [31] ) + ( GND ) + ( \coreComp|Add2~122  ))

	.dataa(!\coreComp|read_req_index [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~117 .extended_lut = "off";
defparam \coreComp|Add2~117 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N35
dffeas \coreComp|read_req_index[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [31]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[31] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \coreComp|LessThan0~33 (
// Equation(s):
// \coreComp|LessThan0~33_combout  = ( \coreComp|vec_length [30] & ( \coreComp|vec_length [31] & ( (!\coreComp|read_req_index [30]) # ((!\coreComp|read_req_index [31]) # ((\coreComp|vec_length [29] & !\coreComp|read_req_index [29]))) ) ) ) # ( 
// !\coreComp|vec_length [30] & ( \coreComp|vec_length [31] & ( (!\coreComp|read_req_index [31]) # ((\coreComp|vec_length [29] & (!\coreComp|read_req_index [30] & !\coreComp|read_req_index [29]))) ) ) ) # ( \coreComp|vec_length [30] & ( !\coreComp|vec_length 
// [31] & ( (!\coreComp|read_req_index [31] & ((!\coreComp|read_req_index [30]) # ((\coreComp|vec_length [29] & !\coreComp|read_req_index [29])))) ) ) ) # ( !\coreComp|vec_length [30] & ( !\coreComp|vec_length [31] & ( (\coreComp|vec_length [29] & 
// (!\coreComp|read_req_index [30] & (!\coreComp|read_req_index [29] & !\coreComp|read_req_index [31]))) ) ) )

	.dataa(!\coreComp|vec_length [29]),
	.datab(!\coreComp|read_req_index [30]),
	.datac(!\coreComp|read_req_index [29]),
	.datad(!\coreComp|read_req_index [31]),
	.datae(!\coreComp|vec_length [30]),
	.dataf(!\coreComp|vec_length [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~33 .extended_lut = "off";
defparam \coreComp|LessThan0~33 .lut_mask = 64'h4000DC00FF40FFDC;
defparam \coreComp|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \coreComp|LessThan0~22 (
// Equation(s):
// \coreComp|LessThan0~22_combout  = ( \coreComp|read_req_index [27] & ( \coreComp|vec_length [26] & ( (\coreComp|read_req_index [26] & (\coreComp|vec_length [27] & (!\coreComp|vec_length [28] $ (\coreComp|read_req_index [28])))) ) ) ) # ( 
// !\coreComp|read_req_index [27] & ( \coreComp|vec_length [26] & ( (\coreComp|read_req_index [26] & (!\coreComp|vec_length [27] & (!\coreComp|vec_length [28] $ (\coreComp|read_req_index [28])))) ) ) ) # ( \coreComp|read_req_index [27] & ( 
// !\coreComp|vec_length [26] & ( (!\coreComp|read_req_index [26] & (\coreComp|vec_length [27] & (!\coreComp|vec_length [28] $ (\coreComp|read_req_index [28])))) ) ) ) # ( !\coreComp|read_req_index [27] & ( !\coreComp|vec_length [26] & ( 
// (!\coreComp|read_req_index [26] & (!\coreComp|vec_length [27] & (!\coreComp|vec_length [28] $ (\coreComp|read_req_index [28])))) ) ) )

	.dataa(!\coreComp|read_req_index [26]),
	.datab(!\coreComp|vec_length [27]),
	.datac(!\coreComp|vec_length [28]),
	.datad(!\coreComp|read_req_index [28]),
	.datae(!\coreComp|read_req_index [27]),
	.dataf(!\coreComp|vec_length [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~22 .extended_lut = "off";
defparam \coreComp|LessThan0~22 .lut_mask = 64'h8008200240041001;
defparam \coreComp|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \coreComp|LessThan0~29 (
// Equation(s):
// \coreComp|LessThan0~29_combout  = ( \coreComp|read_req_index [27] & ( \coreComp|vec_length [26] & ( (!\coreComp|read_req_index [28] & (((!\coreComp|read_req_index [26] & \coreComp|vec_length [27])) # (\coreComp|vec_length [28]))) # 
// (\coreComp|read_req_index [28] & (\coreComp|vec_length [28] & (!\coreComp|read_req_index [26] & \coreComp|vec_length [27]))) ) ) ) # ( !\coreComp|read_req_index [27] & ( \coreComp|vec_length [26] & ( (!\coreComp|read_req_index [28] & 
// (((!\coreComp|read_req_index [26]) # (\coreComp|vec_length [27])) # (\coreComp|vec_length [28]))) # (\coreComp|read_req_index [28] & (\coreComp|vec_length [28] & ((!\coreComp|read_req_index [26]) # (\coreComp|vec_length [27])))) ) ) ) # ( 
// \coreComp|read_req_index [27] & ( !\coreComp|vec_length [26] & ( (!\coreComp|read_req_index [28] & \coreComp|vec_length [28]) ) ) ) # ( !\coreComp|read_req_index [27] & ( !\coreComp|vec_length [26] & ( (!\coreComp|read_req_index [28] & 
// ((\coreComp|vec_length [27]) # (\coreComp|vec_length [28]))) # (\coreComp|read_req_index [28] & (\coreComp|vec_length [28] & \coreComp|vec_length [27])) ) ) )

	.dataa(!\coreComp|read_req_index [28]),
	.datab(!\coreComp|vec_length [28]),
	.datac(!\coreComp|read_req_index [26]),
	.datad(!\coreComp|vec_length [27]),
	.datae(!\coreComp|read_req_index [27]),
	.dataf(!\coreComp|vec_length [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~29 .extended_lut = "off";
defparam \coreComp|LessThan0~29 .lut_mask = 64'h22BB2222B2BB22B2;
defparam \coreComp|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \coreComp|LessThan0~30 (
// Equation(s):
// \coreComp|LessThan0~30_combout  = ( !\coreComp|LessThan0~29_combout  & ( \coreComp|read_req_index [25] & ( (!\coreComp|LessThan0~22_combout ) # ((!\coreComp|vec_length [24]) # ((!\coreComp|vec_length [25]) # (\coreComp|read_req_index [24]))) ) ) ) # ( 
// !\coreComp|LessThan0~29_combout  & ( !\coreComp|read_req_index [25] & ( (!\coreComp|LessThan0~22_combout ) # ((!\coreComp|vec_length [25] & ((!\coreComp|vec_length [24]) # (\coreComp|read_req_index [24])))) ) ) )

	.dataa(!\coreComp|LessThan0~22_combout ),
	.datab(!\coreComp|vec_length [24]),
	.datac(!\coreComp|vec_length [25]),
	.datad(!\coreComp|read_req_index [24]),
	.datae(!\coreComp|LessThan0~29_combout ),
	.dataf(!\coreComp|read_req_index [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~30 .extended_lut = "off";
defparam \coreComp|LessThan0~30 .lut_mask = 64'hEAFA0000FEFF0000;
defparam \coreComp|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \coreComp|LessThan0~23 (
// Equation(s):
// \coreComp|LessThan0~23_combout  = ( \coreComp|read_req_index [24] & ( !\coreComp|vec_length [24] ) ) # ( !\coreComp|read_req_index [24] & ( \coreComp|vec_length [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|vec_length [24]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~23 .extended_lut = "off";
defparam \coreComp|LessThan0~23 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \coreComp|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \coreComp|LessThan0~28 (
// Equation(s):
// \coreComp|LessThan0~28_combout  = ( \coreComp|read_req_index [25] & ( (\coreComp|LessThan0~22_combout  & (!\coreComp|LessThan0~23_combout  & \coreComp|vec_length [25])) ) ) # ( !\coreComp|read_req_index [25] & ( (\coreComp|LessThan0~22_combout  & 
// (!\coreComp|LessThan0~23_combout  & !\coreComp|vec_length [25])) ) )

	.dataa(!\coreComp|LessThan0~22_combout ),
	.datab(!\coreComp|LessThan0~23_combout ),
	.datac(!\coreComp|vec_length [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~28 .extended_lut = "off";
defparam \coreComp|LessThan0~28 .lut_mask = 64'h4040404004040404;
defparam \coreComp|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \coreComp|LessThan0~31 (
// Equation(s):
// \coreComp|LessThan0~31_combout  = ( \coreComp|LessThan0~28_combout  & ( \coreComp|vec_length [23] & ( (\coreComp|read_req_index [23] & (\coreComp|LessThan0~30_combout  & ((!\coreComp|vec_length [22]) # (\coreComp|read_req_index [22])))) ) ) ) # ( 
// !\coreComp|LessThan0~28_combout  & ( \coreComp|vec_length [23] & ( \coreComp|LessThan0~30_combout  ) ) ) # ( \coreComp|LessThan0~28_combout  & ( !\coreComp|vec_length [23] & ( (\coreComp|LessThan0~30_combout  & (((!\coreComp|vec_length [22]) # 
// (\coreComp|read_req_index [22])) # (\coreComp|read_req_index [23]))) ) ) ) # ( !\coreComp|LessThan0~28_combout  & ( !\coreComp|vec_length [23] & ( \coreComp|LessThan0~30_combout  ) ) )

	.dataa(!\coreComp|read_req_index [23]),
	.datab(!\coreComp|LessThan0~30_combout ),
	.datac(!\coreComp|vec_length [22]),
	.datad(!\coreComp|read_req_index [22]),
	.datae(!\coreComp|LessThan0~28_combout ),
	.dataf(!\coreComp|vec_length [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~31 .extended_lut = "off";
defparam \coreComp|LessThan0~31 .lut_mask = 64'h3333313333331011;
defparam \coreComp|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y19_N48
cyclonev_lcell_comb \coreComp|LessThan1~0 (
// Equation(s):
// \coreComp|LessThan1~0_combout  = ( \coreComp|FIFO_A_count [1] & ( \coreComp|FIFO_A_count [5] & ( (\coreComp|FIFO_A_count [2] & (\coreComp|FIFO_A_count [4] & \coreComp|FIFO_A_count [3])) ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_A_count [2]),
	.datac(!\coreComp|FIFO_A_count [4]),
	.datad(!\coreComp|FIFO_A_count [3]),
	.datae(!\coreComp|FIFO_A_count [1]),
	.dataf(!\coreComp|FIFO_A_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan1~0 .extended_lut = "off";
defparam \coreComp|LessThan1~0 .lut_mask = 64'h0000000000000003;
defparam \coreComp|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N42
cyclonev_lcell_comb \coreComp|LessThan2~0 (
// Equation(s):
// \coreComp|LessThan2~0_combout  = ( \coreComp|FIFO_B_count [1] & ( \coreComp|FIFO_B_count [2] & ( (\coreComp|FIFO_B_count [4] & (\coreComp|FIFO_B_count [5] & \coreComp|FIFO_B_count [3])) ) ) )

	.dataa(gnd),
	.datab(!\coreComp|FIFO_B_count [4]),
	.datac(!\coreComp|FIFO_B_count [5]),
	.datad(!\coreComp|FIFO_B_count [3]),
	.datae(!\coreComp|FIFO_B_count [1]),
	.dataf(!\coreComp|FIFO_B_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan2~0 .extended_lut = "off";
defparam \coreComp|LessThan2~0 .lut_mask = 64'h0000000000000003;
defparam \coreComp|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N24
cyclonev_lcell_comb \coreComp|avm_address[1]~1 (
// Equation(s):
// \coreComp|avm_address[1]~1_combout  = ( \coreComp|state.RUN~q  & ( !\coreComp|FIFO_A_count [6] & ( (!\coreComp|FIFO_B_count [6] & (!\coreComp|LessThan1~0_combout  & !\coreComp|LessThan2~0_combout )) ) ) )

	.dataa(!\coreComp|FIFO_B_count [6]),
	.datab(!\coreComp|LessThan1~0_combout ),
	.datac(gnd),
	.datad(!\coreComp|LessThan2~0_combout ),
	.datae(!\coreComp|state.RUN~q ),
	.dataf(!\coreComp|FIFO_A_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[1]~1 .extended_lut = "off";
defparam \coreComp|avm_address[1]~1 .lut_mask = 64'h0000880000000000;
defparam \coreComp|avm_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \coreComp|LessThan0~20 (
// Equation(s):
// \coreComp|LessThan0~20_combout  = ( \coreComp|vec_length [21] & ( \coreComp|vec_length [19] & ( (\coreComp|read_req_index [19] & (\coreComp|read_req_index [21] & (!\coreComp|read_req_index [20] $ (\coreComp|vec_length [20])))) ) ) ) # ( 
// !\coreComp|vec_length [21] & ( \coreComp|vec_length [19] & ( (\coreComp|read_req_index [19] & (!\coreComp|read_req_index [21] & (!\coreComp|read_req_index [20] $ (\coreComp|vec_length [20])))) ) ) ) # ( \coreComp|vec_length [21] & ( !\coreComp|vec_length 
// [19] & ( (!\coreComp|read_req_index [19] & (\coreComp|read_req_index [21] & (!\coreComp|read_req_index [20] $ (\coreComp|vec_length [20])))) ) ) ) # ( !\coreComp|vec_length [21] & ( !\coreComp|vec_length [19] & ( (!\coreComp|read_req_index [19] & 
// (!\coreComp|read_req_index [21] & (!\coreComp|read_req_index [20] $ (\coreComp|vec_length [20])))) ) ) )

	.dataa(!\coreComp|read_req_index [20]),
	.datab(!\coreComp|vec_length [20]),
	.datac(!\coreComp|read_req_index [19]),
	.datad(!\coreComp|read_req_index [21]),
	.datae(!\coreComp|vec_length [21]),
	.dataf(!\coreComp|vec_length [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~20 .extended_lut = "off";
defparam \coreComp|LessThan0~20 .lut_mask = 64'h9000009009000009;
defparam \coreComp|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \coreComp|LessThan0~21 (
// Equation(s):
// \coreComp|LessThan0~21_combout  = ( \coreComp|vec_length [21] & ( \coreComp|vec_length [20] & ( (!\coreComp|read_req_index [20]) # ((!\coreComp|read_req_index [21]) # ((\coreComp|vec_length [19] & !\coreComp|read_req_index [19]))) ) ) ) # ( 
// !\coreComp|vec_length [21] & ( \coreComp|vec_length [20] & ( (!\coreComp|read_req_index [21] & ((!\coreComp|read_req_index [20]) # ((\coreComp|vec_length [19] & !\coreComp|read_req_index [19])))) ) ) ) # ( \coreComp|vec_length [21] & ( 
// !\coreComp|vec_length [20] & ( (!\coreComp|read_req_index [21]) # ((!\coreComp|read_req_index [20] & (\coreComp|vec_length [19] & !\coreComp|read_req_index [19]))) ) ) ) # ( !\coreComp|vec_length [21] & ( !\coreComp|vec_length [20] & ( 
// (!\coreComp|read_req_index [20] & (\coreComp|vec_length [19] & (!\coreComp|read_req_index [19] & !\coreComp|read_req_index [21]))) ) ) )

	.dataa(!\coreComp|read_req_index [20]),
	.datab(!\coreComp|vec_length [19]),
	.datac(!\coreComp|read_req_index [19]),
	.datad(!\coreComp|read_req_index [21]),
	.datae(!\coreComp|vec_length [21]),
	.dataf(!\coreComp|vec_length [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~21 .extended_lut = "off";
defparam \coreComp|LessThan0~21 .lut_mask = 64'h2000FF20BA00FFBA;
defparam \coreComp|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \coreComp|LessThan0~18 (
// Equation(s):
// \coreComp|LessThan0~18_combout  = ( \coreComp|vec_length [17] & ( (!\coreComp|vec_length [18] & (!\coreComp|read_req_index [18] & !\coreComp|read_req_index [17])) # (\coreComp|vec_length [18] & ((!\coreComp|read_req_index [18]) # 
// (!\coreComp|read_req_index [17]))) ) ) # ( !\coreComp|vec_length [17] & ( (\coreComp|vec_length [18] & !\coreComp|read_req_index [18]) ) )

	.dataa(!\coreComp|vec_length [18]),
	.datab(!\coreComp|read_req_index [18]),
	.datac(!\coreComp|read_req_index [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~18 .extended_lut = "off";
defparam \coreComp|LessThan0~18 .lut_mask = 64'h44444444D4D4D4D4;
defparam \coreComp|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \coreComp|LessThan0~16 (
// Equation(s):
// \coreComp|LessThan0~16_combout  = ( \coreComp|vec_length [18] & ( (\coreComp|read_req_index [18] & (!\coreComp|vec_length [17] $ (\coreComp|read_req_index [17]))) ) ) # ( !\coreComp|vec_length [18] & ( (!\coreComp|read_req_index [18] & 
// (!\coreComp|vec_length [17] $ (\coreComp|read_req_index [17]))) ) )

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [18]),
	.datac(!\coreComp|vec_length [17]),
	.datad(!\coreComp|read_req_index [17]),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~16 .extended_lut = "off";
defparam \coreComp|LessThan0~16 .lut_mask = 64'hC00CC00C30033003;
defparam \coreComp|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \coreComp|LessThan0~19 (
// Equation(s):
// \coreComp|LessThan0~19_combout  = ( !\coreComp|LessThan0~18_combout  & ( \coreComp|LessThan0~16_combout  & ( (!\coreComp|vec_length [16] & ((!\coreComp|vec_length [15]) # ((\coreComp|read_req_index [15]) # (\coreComp|read_req_index [16])))) # 
// (\coreComp|vec_length [16] & (\coreComp|read_req_index [16] & ((!\coreComp|vec_length [15]) # (\coreComp|read_req_index [15])))) ) ) ) # ( !\coreComp|LessThan0~18_combout  & ( !\coreComp|LessThan0~16_combout  ) )

	.dataa(!\coreComp|vec_length [16]),
	.datab(!\coreComp|vec_length [15]),
	.datac(!\coreComp|read_req_index [16]),
	.datad(!\coreComp|read_req_index [15]),
	.datae(!\coreComp|LessThan0~18_combout ),
	.dataf(!\coreComp|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~19 .extended_lut = "off";
defparam \coreComp|LessThan0~19 .lut_mask = 64'hFFFF00008EAF0000;
defparam \coreComp|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \coreComp|LessThan0~24 (
// Equation(s):
// \coreComp|LessThan0~24_combout  = ( !\coreComp|read_req_index [23] & ( \coreComp|vec_length [23] ) ) # ( \coreComp|read_req_index [23] & ( !\coreComp|vec_length [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|read_req_index [23]),
	.dataf(!\coreComp|vec_length [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~24 .extended_lut = "off";
defparam \coreComp|LessThan0~24 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \coreComp|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \coreComp|LessThan0~25 (
// Equation(s):
// \coreComp|LessThan0~25_combout  = ( !\coreComp|read_req_index [22] & ( \coreComp|vec_length [22] ) ) # ( \coreComp|read_req_index [22] & ( !\coreComp|vec_length [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coreComp|read_req_index [22]),
	.dataf(!\coreComp|vec_length [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~25 .extended_lut = "off";
defparam \coreComp|LessThan0~25 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \coreComp|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \coreComp|LessThan0~26 (
// Equation(s):
// \coreComp|LessThan0~26_combout  = ( \coreComp|read_req_index [25] & ( \coreComp|LessThan0~22_combout  & ( (!\coreComp|LessThan0~24_combout  & (\coreComp|vec_length [25] & (!\coreComp|LessThan0~23_combout  & !\coreComp|LessThan0~25_combout ))) ) ) ) # ( 
// !\coreComp|read_req_index [25] & ( \coreComp|LessThan0~22_combout  & ( (!\coreComp|LessThan0~24_combout  & (!\coreComp|vec_length [25] & (!\coreComp|LessThan0~23_combout  & !\coreComp|LessThan0~25_combout ))) ) ) )

	.dataa(!\coreComp|LessThan0~24_combout ),
	.datab(!\coreComp|vec_length [25]),
	.datac(!\coreComp|LessThan0~23_combout ),
	.datad(!\coreComp|LessThan0~25_combout ),
	.datae(!\coreComp|read_req_index [25]),
	.dataf(!\coreComp|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~26 .extended_lut = "off";
defparam \coreComp|LessThan0~26 .lut_mask = 64'h0000000080002000;
defparam \coreComp|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \coreComp|LessThan0~17 (
// Equation(s):
// \coreComp|LessThan0~17_combout  = ( \coreComp|vec_length [15] & ( \coreComp|vec_length [16] & ( (\coreComp|read_req_index [16] & (\coreComp|read_req_index [15] & \coreComp|LessThan0~16_combout )) ) ) ) # ( !\coreComp|vec_length [15] & ( 
// \coreComp|vec_length [16] & ( (\coreComp|read_req_index [16] & (!\coreComp|read_req_index [15] & \coreComp|LessThan0~16_combout )) ) ) ) # ( \coreComp|vec_length [15] & ( !\coreComp|vec_length [16] & ( (!\coreComp|read_req_index [16] & 
// (\coreComp|read_req_index [15] & \coreComp|LessThan0~16_combout )) ) ) ) # ( !\coreComp|vec_length [15] & ( !\coreComp|vec_length [16] & ( (!\coreComp|read_req_index [16] & (!\coreComp|read_req_index [15] & \coreComp|LessThan0~16_combout )) ) ) )

	.dataa(!\coreComp|read_req_index [16]),
	.datab(!\coreComp|read_req_index [15]),
	.datac(gnd),
	.datad(!\coreComp|LessThan0~16_combout ),
	.datae(!\coreComp|vec_length [15]),
	.dataf(!\coreComp|vec_length [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~17 .extended_lut = "off";
defparam \coreComp|LessThan0~17 .lut_mask = 64'h0088002200440011;
defparam \coreComp|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \coreComp|Add2~21 (
// Equation(s):
// \coreComp|Add2~21_sumout  = SUM(( \coreComp|read_req_index [0] ) + ( \coreComp|readReq_b~q  ) + ( !VCC ))
// \coreComp|Add2~22  = CARRY(( \coreComp|read_req_index [0] ) + ( \coreComp|readReq_b~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|readReq_b~q ),
	.datad(!\coreComp|read_req_index [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~21_sumout ),
	.cout(\coreComp|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~21 .extended_lut = "off";
defparam \coreComp|Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \coreComp|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \coreComp|read_req_index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[0] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \coreComp|LessThan0~3 (
// Equation(s):
// \coreComp|LessThan0~3_combout  = ( \coreComp|vec_length [1] & ( (!\coreComp|read_req_index [1]) # ((!\coreComp|read_req_index [0] & \coreComp|vec_length [0])) ) ) # ( !\coreComp|vec_length [1] & ( (!\coreComp|read_req_index [1] & 
// (!\coreComp|read_req_index [0] & \coreComp|vec_length [0])) ) )

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [1]),
	.datac(!\coreComp|read_req_index [0]),
	.datad(!\coreComp|vec_length [0]),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~3 .extended_lut = "off";
defparam \coreComp|LessThan0~3 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \coreComp|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \coreComp|LessThan0~1 (
// Equation(s):
// \coreComp|LessThan0~1_combout  = ( \coreComp|vec_length [5] & ( !\coreComp|read_req_index [5] ) ) # ( !\coreComp|vec_length [5] & ( \coreComp|read_req_index [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~1 .extended_lut = "off";
defparam \coreComp|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \coreComp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \coreComp|LessThan0~0 (
// Equation(s):
// \coreComp|LessThan0~0_combout  = ( \coreComp|vec_length [6] & ( (\coreComp|read_req_index [6] & (!\coreComp|vec_length [7] $ (\coreComp|read_req_index [7]))) ) ) # ( !\coreComp|vec_length [6] & ( (!\coreComp|read_req_index [6] & (!\coreComp|vec_length [7] 
// $ (\coreComp|read_req_index [7]))) ) )

	.dataa(!\coreComp|vec_length [7]),
	.datab(!\coreComp|read_req_index [6]),
	.datac(!\coreComp|read_req_index [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~0 .extended_lut = "off";
defparam \coreComp|LessThan0~0 .lut_mask = 64'h8484848421212121;
defparam \coreComp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \coreComp|LessThan0~5 (
// Equation(s):
// \coreComp|LessThan0~5_combout  = ( \coreComp|vec_length [3] & ( (!\coreComp|read_req_index [3]) # ((\coreComp|vec_length [2] & !\coreComp|read_req_index [2])) ) ) # ( !\coreComp|vec_length [3] & ( (\coreComp|vec_length [2] & (!\coreComp|read_req_index [3] 
// & !\coreComp|read_req_index [2])) ) )

	.dataa(!\coreComp|vec_length [2]),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [3]),
	.datad(!\coreComp|read_req_index [2]),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~5 .extended_lut = "off";
defparam \coreComp|LessThan0~5 .lut_mask = 64'h50005000F5F0F5F0;
defparam \coreComp|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \coreComp|LessThan0~2 (
// Equation(s):
// \coreComp|LessThan0~2_combout  = ( \coreComp|vec_length [4] & ( !\coreComp|read_req_index [4] ) ) # ( !\coreComp|vec_length [4] & ( \coreComp|read_req_index [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~2 .extended_lut = "off";
defparam \coreComp|LessThan0~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \coreComp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \coreComp|LessThan0~4 (
// Equation(s):
// \coreComp|LessThan0~4_combout  = ( \coreComp|read_req_index [2] & ( (\coreComp|vec_length [2] & (!\coreComp|vec_length [3] $ (\coreComp|read_req_index [3]))) ) ) # ( !\coreComp|read_req_index [2] & ( (!\coreComp|vec_length [2] & (!\coreComp|vec_length [3] 
// $ (\coreComp|read_req_index [3]))) ) )

	.dataa(gnd),
	.datab(!\coreComp|vec_length [3]),
	.datac(!\coreComp|vec_length [2]),
	.datad(!\coreComp|read_req_index [3]),
	.datae(!\coreComp|read_req_index [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~4 .extended_lut = "off";
defparam \coreComp|LessThan0~4 .lut_mask = 64'hC0300C03C0300C03;
defparam \coreComp|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \coreComp|LessThan0~6 (
// Equation(s):
// \coreComp|LessThan0~6_combout  = ( !\coreComp|LessThan0~2_combout  & ( \coreComp|LessThan0~4_combout  & ( (!\coreComp|LessThan0~1_combout  & (\coreComp|LessThan0~0_combout  & ((\coreComp|LessThan0~5_combout ) # (\coreComp|LessThan0~3_combout )))) ) ) ) # 
// ( !\coreComp|LessThan0~2_combout  & ( !\coreComp|LessThan0~4_combout  & ( (!\coreComp|LessThan0~1_combout  & (\coreComp|LessThan0~0_combout  & \coreComp|LessThan0~5_combout )) ) ) )

	.dataa(!\coreComp|LessThan0~3_combout ),
	.datab(!\coreComp|LessThan0~1_combout ),
	.datac(!\coreComp|LessThan0~0_combout ),
	.datad(!\coreComp|LessThan0~5_combout ),
	.datae(!\coreComp|LessThan0~2_combout ),
	.dataf(!\coreComp|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~6 .extended_lut = "off";
defparam \coreComp|LessThan0~6 .lut_mask = 64'h000C0000040C0000;
defparam \coreComp|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \coreComp|LessThan0~11 (
// Equation(s):
// \coreComp|LessThan0~11_combout  = ( \coreComp|vec_length [10] & ( (!\coreComp|read_req_index [10] & ((!\coreComp|read_req_index [11]) # (\coreComp|vec_length [11]))) # (\coreComp|read_req_index [10] & (\coreComp|vec_length [11] & !\coreComp|read_req_index 
// [11])) ) ) # ( !\coreComp|vec_length [10] & ( (\coreComp|vec_length [11] & !\coreComp|read_req_index [11]) ) )

	.dataa(!\coreComp|read_req_index [10]),
	.datab(!\coreComp|vec_length [11]),
	.datac(!\coreComp|read_req_index [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~11 .extended_lut = "off";
defparam \coreComp|LessThan0~11 .lut_mask = 64'h30303030B2B2B2B2;
defparam \coreComp|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \coreComp|LessThan0~9 (
// Equation(s):
// \coreComp|LessThan0~9_combout  = ( \coreComp|read_req_index [10] & ( (\coreComp|vec_length [10] & (!\coreComp|vec_length [11] $ (\coreComp|read_req_index [11]))) ) ) # ( !\coreComp|read_req_index [10] & ( (!\coreComp|vec_length [10] & 
// (!\coreComp|vec_length [11] $ (\coreComp|read_req_index [11]))) ) )

	.dataa(gnd),
	.datab(!\coreComp|vec_length [11]),
	.datac(!\coreComp|vec_length [10]),
	.datad(!\coreComp|read_req_index [11]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~9 .extended_lut = "off";
defparam \coreComp|LessThan0~9 .lut_mask = 64'hC030C0300C030C03;
defparam \coreComp|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \coreComp|LessThan0~12 (
// Equation(s):
// \coreComp|LessThan0~12_combout  = ( \coreComp|LessThan0~9_combout  & ( \coreComp|read_req_index [8] & ( (!\coreComp|LessThan0~11_combout  & ((!\coreComp|vec_length [9]) # (\coreComp|read_req_index [9]))) ) ) ) # ( !\coreComp|LessThan0~9_combout  & ( 
// \coreComp|read_req_index [8] & ( !\coreComp|LessThan0~11_combout  ) ) ) # ( \coreComp|LessThan0~9_combout  & ( !\coreComp|read_req_index [8] & ( (!\coreComp|LessThan0~11_combout  & ((!\coreComp|vec_length [8] & ((!\coreComp|vec_length [9]) # 
// (\coreComp|read_req_index [9]))) # (\coreComp|vec_length [8] & (!\coreComp|vec_length [9] & \coreComp|read_req_index [9])))) ) ) ) # ( !\coreComp|LessThan0~9_combout  & ( !\coreComp|read_req_index [8] & ( !\coreComp|LessThan0~11_combout  ) ) )

	.dataa(!\coreComp|LessThan0~11_combout ),
	.datab(!\coreComp|vec_length [8]),
	.datac(!\coreComp|vec_length [9]),
	.datad(!\coreComp|read_req_index [9]),
	.datae(!\coreComp|LessThan0~9_combout ),
	.dataf(!\coreComp|read_req_index [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~12 .extended_lut = "off";
defparam \coreComp|LessThan0~12 .lut_mask = 64'hAAAA80A8AAAAA0AA;
defparam \coreComp|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \coreComp|LessThan0~13 (
// Equation(s):
// \coreComp|LessThan0~13_combout  = ( \coreComp|read_req_index [12] & ( \coreComp|read_req_index [14] & ( (\coreComp|vec_length [12] & (\coreComp|vec_length [14] & (!\coreComp|read_req_index [13] $ (\coreComp|vec_length [13])))) ) ) ) # ( 
// !\coreComp|read_req_index [12] & ( \coreComp|read_req_index [14] & ( (!\coreComp|vec_length [12] & (\coreComp|vec_length [14] & (!\coreComp|read_req_index [13] $ (\coreComp|vec_length [13])))) ) ) ) # ( \coreComp|read_req_index [12] & ( 
// !\coreComp|read_req_index [14] & ( (\coreComp|vec_length [12] & (!\coreComp|vec_length [14] & (!\coreComp|read_req_index [13] $ (\coreComp|vec_length [13])))) ) ) ) # ( !\coreComp|read_req_index [12] & ( !\coreComp|read_req_index [14] & ( 
// (!\coreComp|vec_length [12] & (!\coreComp|vec_length [14] & (!\coreComp|read_req_index [13] $ (\coreComp|vec_length [13])))) ) ) )

	.dataa(!\coreComp|vec_length [12]),
	.datab(!\coreComp|read_req_index [13]),
	.datac(!\coreComp|vec_length [14]),
	.datad(!\coreComp|vec_length [13]),
	.datae(!\coreComp|read_req_index [12]),
	.dataf(!\coreComp|read_req_index [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~13 .extended_lut = "off";
defparam \coreComp|LessThan0~13 .lut_mask = 64'h8020401008020401;
defparam \coreComp|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \coreComp|LessThan0~7 (
// Equation(s):
// \coreComp|LessThan0~7_combout  = ( \coreComp|vec_length [7] & ( (!\coreComp|read_req_index [7]) # ((\coreComp|vec_length [6] & !\coreComp|read_req_index [6])) ) ) # ( !\coreComp|vec_length [7] & ( (\coreComp|vec_length [6] & (!\coreComp|read_req_index [6] 
// & !\coreComp|read_req_index [7])) ) )

	.dataa(!\coreComp|vec_length [6]),
	.datab(!\coreComp|read_req_index [6]),
	.datac(gnd),
	.datad(!\coreComp|read_req_index [7]),
	.datae(gnd),
	.dataf(!\coreComp|vec_length [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~7 .extended_lut = "off";
defparam \coreComp|LessThan0~7 .lut_mask = 64'h44004400FF44FF44;
defparam \coreComp|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \coreComp|LessThan0~8 (
// Equation(s):
// \coreComp|LessThan0~8_combout  = ( \coreComp|LessThan0~0_combout  & ( !\coreComp|LessThan0~7_combout  & ( (!\coreComp|vec_length [5] & (((!\coreComp|vec_length [4]) # (\coreComp|read_req_index [4])) # (\coreComp|read_req_index [5]))) # 
// (\coreComp|vec_length [5] & (\coreComp|read_req_index [5] & ((!\coreComp|vec_length [4]) # (\coreComp|read_req_index [4])))) ) ) ) # ( !\coreComp|LessThan0~0_combout  & ( !\coreComp|LessThan0~7_combout  ) )

	.dataa(!\coreComp|vec_length [5]),
	.datab(!\coreComp|read_req_index [5]),
	.datac(!\coreComp|vec_length [4]),
	.datad(!\coreComp|read_req_index [4]),
	.datae(!\coreComp|LessThan0~0_combout ),
	.dataf(!\coreComp|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~8 .extended_lut = "off";
defparam \coreComp|LessThan0~8 .lut_mask = 64'hFFFFB2BB00000000;
defparam \coreComp|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \coreComp|LessThan0~10 (
// Equation(s):
// \coreComp|LessThan0~10_combout  = ( \coreComp|LessThan0~9_combout  & ( \coreComp|vec_length [9] & ( (\coreComp|read_req_index [9] & (!\coreComp|read_req_index [8] $ (\coreComp|vec_length [8]))) ) ) ) # ( \coreComp|LessThan0~9_combout  & ( 
// !\coreComp|vec_length [9] & ( (!\coreComp|read_req_index [9] & (!\coreComp|read_req_index [8] $ (\coreComp|vec_length [8]))) ) ) )

	.dataa(!\coreComp|read_req_index [8]),
	.datab(!\coreComp|vec_length [8]),
	.datac(!\coreComp|read_req_index [9]),
	.datad(gnd),
	.datae(!\coreComp|LessThan0~9_combout ),
	.dataf(!\coreComp|vec_length [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~10 .extended_lut = "off";
defparam \coreComp|LessThan0~10 .lut_mask = 64'h0000909000000909;
defparam \coreComp|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \coreComp|LessThan0~14 (
// Equation(s):
// \coreComp|LessThan0~14_combout  = ( \coreComp|read_req_index [12] & ( \coreComp|read_req_index [14] & ( (!\coreComp|read_req_index [13] & (\coreComp|vec_length [14] & \coreComp|vec_length [13])) ) ) ) # ( !\coreComp|read_req_index [12] & ( 
// \coreComp|read_req_index [14] & ( (\coreComp|vec_length [14] & ((!\coreComp|vec_length [12] & (!\coreComp|read_req_index [13] & \coreComp|vec_length [13])) # (\coreComp|vec_length [12] & ((!\coreComp|read_req_index [13]) # (\coreComp|vec_length [13]))))) 
// ) ) ) # ( \coreComp|read_req_index [12] & ( !\coreComp|read_req_index [14] & ( ((!\coreComp|read_req_index [13] & \coreComp|vec_length [13])) # (\coreComp|vec_length [14]) ) ) ) # ( !\coreComp|read_req_index [12] & ( !\coreComp|read_req_index [14] & ( 
// ((!\coreComp|vec_length [12] & (!\coreComp|read_req_index [13] & \coreComp|vec_length [13])) # (\coreComp|vec_length [12] & ((!\coreComp|read_req_index [13]) # (\coreComp|vec_length [13])))) # (\coreComp|vec_length [14]) ) ) )

	.dataa(!\coreComp|vec_length [12]),
	.datab(!\coreComp|read_req_index [13]),
	.datac(!\coreComp|vec_length [14]),
	.datad(!\coreComp|vec_length [13]),
	.datae(!\coreComp|read_req_index [12]),
	.dataf(!\coreComp|read_req_index [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~14 .extended_lut = "off";
defparam \coreComp|LessThan0~14 .lut_mask = 64'h4FDF0FCF040D000C;
defparam \coreComp|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \coreComp|LessThan0~15 (
// Equation(s):
// \coreComp|LessThan0~15_combout  = ( \coreComp|LessThan0~10_combout  & ( !\coreComp|LessThan0~14_combout  & ( (!\coreComp|LessThan0~13_combout ) # ((!\coreComp|LessThan0~6_combout  & (\coreComp|LessThan0~12_combout  & \coreComp|LessThan0~8_combout ))) ) ) 
// ) # ( !\coreComp|LessThan0~10_combout  & ( !\coreComp|LessThan0~14_combout  & ( (!\coreComp|LessThan0~13_combout ) # (\coreComp|LessThan0~12_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~6_combout ),
	.datab(!\coreComp|LessThan0~12_combout ),
	.datac(!\coreComp|LessThan0~13_combout ),
	.datad(!\coreComp|LessThan0~8_combout ),
	.datae(!\coreComp|LessThan0~10_combout ),
	.dataf(!\coreComp|LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~15 .extended_lut = "off";
defparam \coreComp|LessThan0~15 .lut_mask = 64'hF3F3F0F200000000;
defparam \coreComp|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \coreComp|LessThan0~27 (
// Equation(s):
// \coreComp|LessThan0~27_combout  = ( \coreComp|LessThan0~17_combout  & ( \coreComp|LessThan0~15_combout  & ( (\coreComp|LessThan0~26_combout  & (((\coreComp|LessThan0~20_combout  & !\coreComp|LessThan0~19_combout )) # (\coreComp|LessThan0~21_combout ))) ) 
// ) ) # ( !\coreComp|LessThan0~17_combout  & ( \coreComp|LessThan0~15_combout  & ( (\coreComp|LessThan0~26_combout  & (((\coreComp|LessThan0~20_combout  & !\coreComp|LessThan0~19_combout )) # (\coreComp|LessThan0~21_combout ))) ) ) ) # ( 
// \coreComp|LessThan0~17_combout  & ( !\coreComp|LessThan0~15_combout  & ( (\coreComp|LessThan0~26_combout  & ((\coreComp|LessThan0~21_combout ) # (\coreComp|LessThan0~20_combout ))) ) ) ) # ( !\coreComp|LessThan0~17_combout  & ( 
// !\coreComp|LessThan0~15_combout  & ( (\coreComp|LessThan0~26_combout  & (((\coreComp|LessThan0~20_combout  & !\coreComp|LessThan0~19_combout )) # (\coreComp|LessThan0~21_combout ))) ) ) )

	.dataa(!\coreComp|LessThan0~20_combout ),
	.datab(!\coreComp|LessThan0~21_combout ),
	.datac(!\coreComp|LessThan0~19_combout ),
	.datad(!\coreComp|LessThan0~26_combout ),
	.datae(!\coreComp|LessThan0~17_combout ),
	.dataf(!\coreComp|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~27 .extended_lut = "off";
defparam \coreComp|LessThan0~27 .lut_mask = 64'h0073007700730073;
defparam \coreComp|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \coreComp|avm_address[1]~35 (
// Equation(s):
// \coreComp|avm_address[1]~35_combout  = ( \coreComp|avm_address[1]~1_combout  & ( \coreComp|LessThan0~27_combout  & ( (!\coreComp|LessThan0~33_combout  & !\coreComp|LessThan0~32_combout ) ) ) ) # ( !\coreComp|avm_address[1]~1_combout  & ( 
// \coreComp|LessThan0~27_combout  ) ) # ( \coreComp|avm_address[1]~1_combout  & ( !\coreComp|LessThan0~27_combout  & ( (!\coreComp|LessThan0~33_combout  & ((!\coreComp|LessThan0~32_combout ) # (\coreComp|LessThan0~31_combout ))) ) ) ) # ( 
// !\coreComp|avm_address[1]~1_combout  & ( !\coreComp|LessThan0~27_combout  ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~31_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(gnd),
	.datae(!\coreComp|avm_address[1]~1_combout ),
	.dataf(!\coreComp|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[1]~35 .extended_lut = "off";
defparam \coreComp|avm_address[1]~35 .lut_mask = 64'hFFFFA2A2FFFFA0A0;
defparam \coreComp|avm_address[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N21
cyclonev_lcell_comb \coreComp|read_req_index[11]~0 (
// Equation(s):
// \coreComp|read_req_index[11]~0_combout  = ( \coreComp|Selector1~0_combout  & ( \coreComp|avm_address[1]~35_combout  ) ) # ( \coreComp|Selector1~0_combout  & ( !\coreComp|avm_address[1]~35_combout  ) ) # ( !\coreComp|Selector1~0_combout  & ( 
// !\coreComp|avm_address[1]~35_combout  & ( (!\avm_waitrequest~input_o  & \coreComp|state.RUN~q ) ) ) )

	.dataa(!\avm_waitrequest~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coreComp|state.RUN~q ),
	.datae(!\coreComp|Selector1~0_combout ),
	.dataf(!\coreComp|avm_address[1]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|read_req_index[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|read_req_index[11]~0 .extended_lut = "off";
defparam \coreComp|read_req_index[11]~0 .lut_mask = 64'h00AAFFFF0000FFFF;
defparam \coreComp|read_req_index[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \coreComp|readReq_b (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|readReq_b~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|readReq_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|readReq_b .is_wysiwyg = "true";
defparam \coreComp|readReq_b .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \coreComp|Add2~17 (
// Equation(s):
// \coreComp|Add2~17_sumout  = SUM(( \coreComp|read_req_index [1] ) + ( GND ) + ( \coreComp|Add2~22  ))
// \coreComp|Add2~18  = CARRY(( \coreComp|read_req_index [1] ) + ( GND ) + ( \coreComp|Add2~22  ))

	.dataa(!\coreComp|read_req_index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~17_sumout ),
	.cout(\coreComp|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~17 .extended_lut = "off";
defparam \coreComp|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N5
dffeas \coreComp|read_req_index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[1] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \coreComp|Add2~29 (
// Equation(s):
// \coreComp|Add2~29_sumout  = SUM(( \coreComp|read_req_index [2] ) + ( GND ) + ( \coreComp|Add2~18  ))
// \coreComp|Add2~30  = CARRY(( \coreComp|read_req_index [2] ) + ( GND ) + ( \coreComp|Add2~18  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~29_sumout ),
	.cout(\coreComp|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~29 .extended_lut = "off";
defparam \coreComp|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N8
dffeas \coreComp|read_req_index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[2] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \coreComp|Add2~25 (
// Equation(s):
// \coreComp|Add2~25_sumout  = SUM(( \coreComp|read_req_index [3] ) + ( GND ) + ( \coreComp|Add2~30  ))
// \coreComp|Add2~26  = CARRY(( \coreComp|read_req_index [3] ) + ( GND ) + ( \coreComp|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~25_sumout ),
	.cout(\coreComp|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~25 .extended_lut = "off";
defparam \coreComp|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N11
dffeas \coreComp|read_req_index[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[3] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \coreComp|Add2~13 (
// Equation(s):
// \coreComp|Add2~13_sumout  = SUM(( \coreComp|read_req_index [4] ) + ( GND ) + ( \coreComp|Add2~26  ))
// \coreComp|Add2~14  = CARRY(( \coreComp|read_req_index [4] ) + ( GND ) + ( \coreComp|Add2~26  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~13_sumout ),
	.cout(\coreComp|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~13 .extended_lut = "off";
defparam \coreComp|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N14
dffeas \coreComp|read_req_index[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[4] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \coreComp|Add2~9 (
// Equation(s):
// \coreComp|Add2~9_sumout  = SUM(( \coreComp|read_req_index [5] ) + ( GND ) + ( \coreComp|Add2~14  ))
// \coreComp|Add2~10  = CARRY(( \coreComp|read_req_index [5] ) + ( GND ) + ( \coreComp|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~9_sumout ),
	.cout(\coreComp|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~9 .extended_lut = "off";
defparam \coreComp|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \coreComp|read_req_index[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[5] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \coreComp|Add2~5 (
// Equation(s):
// \coreComp|Add2~5_sumout  = SUM(( \coreComp|read_req_index [6] ) + ( GND ) + ( \coreComp|Add2~10  ))
// \coreComp|Add2~6  = CARRY(( \coreComp|read_req_index [6] ) + ( GND ) + ( \coreComp|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~5_sumout ),
	.cout(\coreComp|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~5 .extended_lut = "off";
defparam \coreComp|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \coreComp|read_req_index[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[6] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N21
cyclonev_lcell_comb \coreComp|Add2~1 (
// Equation(s):
// \coreComp|Add2~1_sumout  = SUM(( \coreComp|read_req_index [7] ) + ( GND ) + ( \coreComp|Add2~6  ))
// \coreComp|Add2~2  = CARRY(( \coreComp|read_req_index [7] ) + ( GND ) + ( \coreComp|Add2~6  ))

	.dataa(!\coreComp|read_req_index [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~1_sumout ),
	.cout(\coreComp|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~1 .extended_lut = "off";
defparam \coreComp|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \coreComp|read_req_index[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[7] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \coreComp|Add2~45 (
// Equation(s):
// \coreComp|Add2~45_sumout  = SUM(( \coreComp|read_req_index [8] ) + ( GND ) + ( \coreComp|Add2~2  ))
// \coreComp|Add2~46  = CARRY(( \coreComp|read_req_index [8] ) + ( GND ) + ( \coreComp|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~45_sumout ),
	.cout(\coreComp|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~45 .extended_lut = "off";
defparam \coreComp|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N26
dffeas \coreComp|read_req_index[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[8] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \coreComp|Add2~33 (
// Equation(s):
// \coreComp|Add2~33_sumout  = SUM(( \coreComp|read_req_index [9] ) + ( GND ) + ( \coreComp|Add2~46  ))
// \coreComp|Add2~34  = CARRY(( \coreComp|read_req_index [9] ) + ( GND ) + ( \coreComp|Add2~46  ))

	.dataa(!\coreComp|read_req_index [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~33_sumout ),
	.cout(\coreComp|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~33 .extended_lut = "off";
defparam \coreComp|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N29
dffeas \coreComp|read_req_index[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[9] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \coreComp|Add2~41 (
// Equation(s):
// \coreComp|Add2~41_sumout  = SUM(( \coreComp|read_req_index [10] ) + ( GND ) + ( \coreComp|Add2~34  ))
// \coreComp|Add2~42  = CARRY(( \coreComp|read_req_index [10] ) + ( GND ) + ( \coreComp|Add2~34  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~41_sumout ),
	.cout(\coreComp|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~41 .extended_lut = "off";
defparam \coreComp|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \coreComp|read_req_index[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[10] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \coreComp|Add2~37 (
// Equation(s):
// \coreComp|Add2~37_sumout  = SUM(( \coreComp|read_req_index [11] ) + ( GND ) + ( \coreComp|Add2~42  ))
// \coreComp|Add2~38  = CARRY(( \coreComp|read_req_index [11] ) + ( GND ) + ( \coreComp|Add2~42  ))

	.dataa(!\coreComp|read_req_index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~37_sumout ),
	.cout(\coreComp|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~37 .extended_lut = "off";
defparam \coreComp|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N35
dffeas \coreComp|read_req_index[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[11] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \coreComp|Add2~57 (
// Equation(s):
// \coreComp|Add2~57_sumout  = SUM(( \coreComp|read_req_index [12] ) + ( GND ) + ( \coreComp|Add2~38  ))
// \coreComp|Add2~58  = CARRY(( \coreComp|read_req_index [12] ) + ( GND ) + ( \coreComp|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~57_sumout ),
	.cout(\coreComp|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~57 .extended_lut = "off";
defparam \coreComp|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \coreComp|read_req_index[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[12] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N39
cyclonev_lcell_comb \coreComp|Add2~53 (
// Equation(s):
// \coreComp|Add2~53_sumout  = SUM(( \coreComp|read_req_index [13] ) + ( GND ) + ( \coreComp|Add2~58  ))
// \coreComp|Add2~54  = CARRY(( \coreComp|read_req_index [13] ) + ( GND ) + ( \coreComp|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~53_sumout ),
	.cout(\coreComp|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~53 .extended_lut = "off";
defparam \coreComp|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N41
dffeas \coreComp|read_req_index[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[13] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \coreComp|Add2~49 (
// Equation(s):
// \coreComp|Add2~49_sumout  = SUM(( \coreComp|read_req_index [14] ) + ( GND ) + ( \coreComp|Add2~54  ))
// \coreComp|Add2~50  = CARRY(( \coreComp|read_req_index [14] ) + ( GND ) + ( \coreComp|Add2~54  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~49_sumout ),
	.cout(\coreComp|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~49 .extended_lut = "off";
defparam \coreComp|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \coreComp|read_req_index[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[14] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \coreComp|Add2~73 (
// Equation(s):
// \coreComp|Add2~73_sumout  = SUM(( \coreComp|read_req_index [15] ) + ( GND ) + ( \coreComp|Add2~50  ))
// \coreComp|Add2~74  = CARRY(( \coreComp|read_req_index [15] ) + ( GND ) + ( \coreComp|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~73_sumout ),
	.cout(\coreComp|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~73 .extended_lut = "off";
defparam \coreComp|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \coreComp|read_req_index[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[15] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \coreComp|Add2~61 (
// Equation(s):
// \coreComp|Add2~61_sumout  = SUM(( \coreComp|read_req_index [16] ) + ( GND ) + ( \coreComp|Add2~74  ))
// \coreComp|Add2~62  = CARRY(( \coreComp|read_req_index [16] ) + ( GND ) + ( \coreComp|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~61_sumout ),
	.cout(\coreComp|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~61 .extended_lut = "off";
defparam \coreComp|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \coreComp|read_req_index[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[16] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \coreComp|Add2~69 (
// Equation(s):
// \coreComp|Add2~69_sumout  = SUM(( \coreComp|read_req_index [17] ) + ( GND ) + ( \coreComp|Add2~62  ))
// \coreComp|Add2~70  = CARRY(( \coreComp|read_req_index [17] ) + ( GND ) + ( \coreComp|Add2~62  ))

	.dataa(!\coreComp|read_req_index [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~69_sumout ),
	.cout(\coreComp|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~69 .extended_lut = "off";
defparam \coreComp|Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \coreComp|read_req_index[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[17] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \coreComp|Add2~65 (
// Equation(s):
// \coreComp|Add2~65_sumout  = SUM(( \coreComp|read_req_index [18] ) + ( GND ) + ( \coreComp|Add2~70  ))
// \coreComp|Add2~66  = CARRY(( \coreComp|read_req_index [18] ) + ( GND ) + ( \coreComp|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~65_sumout ),
	.cout(\coreComp|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~65 .extended_lut = "off";
defparam \coreComp|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N56
dffeas \coreComp|read_req_index[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[18] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \coreComp|Add2~85 (
// Equation(s):
// \coreComp|Add2~85_sumout  = SUM(( \coreComp|read_req_index [19] ) + ( GND ) + ( \coreComp|Add2~66  ))
// \coreComp|Add2~86  = CARRY(( \coreComp|read_req_index [19] ) + ( GND ) + ( \coreComp|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~85_sumout ),
	.cout(\coreComp|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~85 .extended_lut = "off";
defparam \coreComp|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N59
dffeas \coreComp|read_req_index[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [19]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[19] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \coreComp|Add2~81 (
// Equation(s):
// \coreComp|Add2~81_sumout  = SUM(( \coreComp|read_req_index [20] ) + ( GND ) + ( \coreComp|Add2~86  ))
// \coreComp|Add2~82  = CARRY(( \coreComp|read_req_index [20] ) + ( GND ) + ( \coreComp|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~81_sumout ),
	.cout(\coreComp|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~81 .extended_lut = "off";
defparam \coreComp|Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \coreComp|read_req_index[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [20]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[20] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \coreComp|Add2~77 (
// Equation(s):
// \coreComp|Add2~77_sumout  = SUM(( \coreComp|read_req_index [21] ) + ( GND ) + ( \coreComp|Add2~82  ))
// \coreComp|Add2~78  = CARRY(( \coreComp|read_req_index [21] ) + ( GND ) + ( \coreComp|Add2~82  ))

	.dataa(!\coreComp|read_req_index [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~77_sumout ),
	.cout(\coreComp|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~77 .extended_lut = "off";
defparam \coreComp|Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N5
dffeas \coreComp|read_req_index[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [21]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[21] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \coreComp|Add2~113 (
// Equation(s):
// \coreComp|Add2~113_sumout  = SUM(( \coreComp|read_req_index [22] ) + ( GND ) + ( \coreComp|Add2~78  ))
// \coreComp|Add2~114  = CARRY(( \coreComp|read_req_index [22] ) + ( GND ) + ( \coreComp|Add2~78  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~113_sumout ),
	.cout(\coreComp|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~113 .extended_lut = "off";
defparam \coreComp|Add2~113 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \coreComp|read_req_index[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [22]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[22] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \coreComp|Add2~109 (
// Equation(s):
// \coreComp|Add2~109_sumout  = SUM(( \coreComp|read_req_index [23] ) + ( GND ) + ( \coreComp|Add2~114  ))
// \coreComp|Add2~110  = CARRY(( \coreComp|read_req_index [23] ) + ( GND ) + ( \coreComp|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~109_sumout ),
	.cout(\coreComp|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~109 .extended_lut = "off";
defparam \coreComp|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \coreComp|read_req_index[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [23]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[23] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \coreComp|Add2~105 (
// Equation(s):
// \coreComp|Add2~105_sumout  = SUM(( \coreComp|read_req_index [24] ) + ( GND ) + ( \coreComp|Add2~110  ))
// \coreComp|Add2~106  = CARRY(( \coreComp|read_req_index [24] ) + ( GND ) + ( \coreComp|Add2~110  ))

	.dataa(gnd),
	.datab(!\coreComp|read_req_index [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~105_sumout ),
	.cout(\coreComp|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~105 .extended_lut = "off";
defparam \coreComp|Add2~105 .lut_mask = 64'h0000FFFF00003333;
defparam \coreComp|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \coreComp|read_req_index[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [24]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[24] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \coreComp|Add2~89 (
// Equation(s):
// \coreComp|Add2~89_sumout  = SUM(( \coreComp|read_req_index [25] ) + ( GND ) + ( \coreComp|Add2~106  ))
// \coreComp|Add2~90  = CARRY(( \coreComp|read_req_index [25] ) + ( GND ) + ( \coreComp|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~89_sumout ),
	.cout(\coreComp|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~89 .extended_lut = "off";
defparam \coreComp|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N17
dffeas \coreComp|read_req_index[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [25]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[25] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \coreComp|Add2~101 (
// Equation(s):
// \coreComp|Add2~101_sumout  = SUM(( \coreComp|read_req_index [26] ) + ( GND ) + ( \coreComp|Add2~90  ))
// \coreComp|Add2~102  = CARRY(( \coreComp|read_req_index [26] ) + ( GND ) + ( \coreComp|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~101_sumout ),
	.cout(\coreComp|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~101 .extended_lut = "off";
defparam \coreComp|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \coreComp|read_req_index[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [26]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[26] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N21
cyclonev_lcell_comb \coreComp|Add2~97 (
// Equation(s):
// \coreComp|Add2~97_sumout  = SUM(( \coreComp|read_req_index [27] ) + ( GND ) + ( \coreComp|Add2~102  ))
// \coreComp|Add2~98  = CARRY(( \coreComp|read_req_index [27] ) + ( GND ) + ( \coreComp|Add2~102  ))

	.dataa(!\coreComp|read_req_index [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~97_sumout ),
	.cout(\coreComp|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~97 .extended_lut = "off";
defparam \coreComp|Add2~97 .lut_mask = 64'h0000FFFF00005555;
defparam \coreComp|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N23
dffeas \coreComp|read_req_index[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [27]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[27] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \coreComp|Add2~93 (
// Equation(s):
// \coreComp|Add2~93_sumout  = SUM(( \coreComp|read_req_index [28] ) + ( GND ) + ( \coreComp|Add2~98  ))
// \coreComp|Add2~94  = CARRY(( \coreComp|read_req_index [28] ) + ( GND ) + ( \coreComp|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|read_req_index [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add2~93_sumout ),
	.cout(\coreComp|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add2~93 .extended_lut = "off";
defparam \coreComp|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coreComp|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \coreComp|read_req_index[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [28]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[28] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N29
dffeas \coreComp|read_req_index[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\coreComp|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\coreComp|state.RUN~q ),
	.sload(gnd),
	.ena(\coreComp|read_req_index[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coreComp|read_req_index [29]),
	.prn(vcc));
// synopsys translate_off
defparam \coreComp|read_req_index[29] .is_wysiwyg = "true";
defparam \coreComp|read_req_index[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \coreComp|LessThan0~32 (
// Equation(s):
// \coreComp|LessThan0~32_combout  = ( \coreComp|vec_length [31] & ( \coreComp|vec_length [30] & ( (\coreComp|read_req_index [30] & (\coreComp|read_req_index [31] & (!\coreComp|read_req_index [29] $ (\coreComp|vec_length [29])))) ) ) ) # ( 
// !\coreComp|vec_length [31] & ( \coreComp|vec_length [30] & ( (\coreComp|read_req_index [30] & (!\coreComp|read_req_index [31] & (!\coreComp|read_req_index [29] $ (\coreComp|vec_length [29])))) ) ) ) # ( \coreComp|vec_length [31] & ( !\coreComp|vec_length 
// [30] & ( (!\coreComp|read_req_index [30] & (\coreComp|read_req_index [31] & (!\coreComp|read_req_index [29] $ (\coreComp|vec_length [29])))) ) ) ) # ( !\coreComp|vec_length [31] & ( !\coreComp|vec_length [30] & ( (!\coreComp|read_req_index [30] & 
// (!\coreComp|read_req_index [31] & (!\coreComp|read_req_index [29] $ (\coreComp|vec_length [29])))) ) ) )

	.dataa(!\coreComp|read_req_index [29]),
	.datab(!\coreComp|read_req_index [30]),
	.datac(!\coreComp|vec_length [29]),
	.datad(!\coreComp|read_req_index [31]),
	.datae(!\coreComp|vec_length [31]),
	.dataf(!\coreComp|vec_length [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|LessThan0~32 .extended_lut = "off";
defparam \coreComp|LessThan0~32 .lut_mask = 64'h8400008421000021;
defparam \coreComp|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \coreComp|avm_address[0]~0 (
// Equation(s):
// \coreComp|avm_address[0]~0_combout  = ( vecA_baseAddr[0] & ( (!\coreComp|readReq_b~q ) # (vecB_baseAddr[0]) ) ) # ( !vecA_baseAddr[0] & ( (\coreComp|readReq_b~q  & vecB_baseAddr[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|readReq_b~q ),
	.datad(!vecB_baseAddr[0]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[0]~0 .extended_lut = "off";
defparam \coreComp|avm_address[0]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \coreComp|avm_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N51
cyclonev_lcell_comb \coreComp|avm_address[0]~2 (
// Equation(s):
// \coreComp|avm_address[0]~2_combout  = ( \coreComp|avm_address[0]~0_combout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|avm_address[0]~0_combout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[0]~2 .extended_lut = "off";
defparam \coreComp|avm_address[0]~2 .lut_mask = 64'h00000000000051FF;
defparam \coreComp|avm_address[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N15
cyclonev_lcell_comb \coreComp|avm_address[1]~3 (
// Equation(s):
// \coreComp|avm_address[1]~3_combout  = ( vecA_baseAddr[1] & ( vecB_baseAddr[1] ) ) # ( !vecA_baseAddr[1] & ( vecB_baseAddr[1] & ( \coreComp|readReq_b~q  ) ) ) # ( vecA_baseAddr[1] & ( !vecB_baseAddr[1] & ( !\coreComp|readReq_b~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coreComp|readReq_b~q ),
	.datad(gnd),
	.datae(!vecA_baseAddr[1]),
	.dataf(!vecB_baseAddr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[1]~3 .extended_lut = "off";
defparam \coreComp|avm_address[1]~3 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coreComp|avm_address[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \coreComp|avm_address[1]~4 (
// Equation(s):
// \coreComp|avm_address[1]~4_combout  = ( \coreComp|avm_address[1]~3_combout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|avm_address[1]~3_combout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[1]~4 .extended_lut = "off";
defparam \coreComp|avm_address[1]~4 .lut_mask = 64'h0000000000005F1F;
defparam \coreComp|avm_address[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \coreComp|Add0~1 (
// Equation(s):
// \coreComp|Add0~1_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[2]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[2])) ) + ( \coreComp|read_req_index [0] ) + ( !VCC ))
// \coreComp|Add0~2  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[2]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[2])) ) + ( \coreComp|read_req_index [0] ) + ( !VCC ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecB_baseAddr[2]),
	.datac(!vecA_baseAddr[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~1_sumout ),
	.cout(\coreComp|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~1 .extended_lut = "off";
defparam \coreComp|Add0~1 .lut_mask = 64'h0000FF0000001B1B;
defparam \coreComp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \coreComp|avm_address[2]~5 (
// Equation(s):
// \coreComp|avm_address[2]~5_combout  = ( \coreComp|Add0~1_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout ) 
// ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~1_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[2]~5 .extended_lut = "off";
defparam \coreComp|avm_address[2]~5 .lut_mask = 64'h0000000000005F1F;
defparam \coreComp|avm_address[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \coreComp|Add0~5 (
// Equation(s):
// \coreComp|Add0~5_sumout  = SUM(( \coreComp|read_req_index [1] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[3]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[3])) ) + ( \coreComp|Add0~2  ))
// \coreComp|Add0~6  = CARRY(( \coreComp|read_req_index [1] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[3]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[3])) ) + ( \coreComp|Add0~2  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[3]),
	.datad(!\coreComp|read_req_index [1]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[3]),
	.datag(gnd),
	.cin(\coreComp|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~5_sumout ),
	.cout(\coreComp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~5 .extended_lut = "off";
defparam \coreComp|Add0~5 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \coreComp|avm_address[3]~6 (
// Equation(s):
// \coreComp|avm_address[3]~6_combout  = ( \coreComp|Add0~5_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout ) 
// ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|Add0~5_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[3]~6 .extended_lut = "off";
defparam \coreComp|avm_address[3]~6 .lut_mask = 64'h00000000000051FF;
defparam \coreComp|avm_address[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \coreComp|Add0~9 (
// Equation(s):
// \coreComp|Add0~9_sumout  = SUM(( \coreComp|read_req_index [2] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[4]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[4])) ) + ( \coreComp|Add0~6  ))
// \coreComp|Add0~10  = CARRY(( \coreComp|read_req_index [2] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[4]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[4])) ) + ( \coreComp|Add0~6  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[4]),
	.datad(!\coreComp|read_req_index [2]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[4]),
	.datag(gnd),
	.cin(\coreComp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~9_sumout ),
	.cout(\coreComp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~9 .extended_lut = "off";
defparam \coreComp|Add0~9 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N24
cyclonev_lcell_comb \coreComp|avm_address[4]~7 (
// Equation(s):
// \coreComp|avm_address[4]~7_combout  = ( \coreComp|Add0~9_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout ) 
// ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~9_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[4]~7 .extended_lut = "off";
defparam \coreComp|avm_address[4]~7 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N39
cyclonev_lcell_comb \coreComp|Add0~13 (
// Equation(s):
// \coreComp|Add0~13_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[5]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[5])) ) + ( \coreComp|read_req_index [3] ) + ( \coreComp|Add0~10  ))
// \coreComp|Add0~14  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[5]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[5])) ) + ( \coreComp|read_req_index [3] ) + ( \coreComp|Add0~10  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[5]),
	.datad(!vecA_baseAddr[5]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [3]),
	.datag(gnd),
	.cin(\coreComp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~13_sumout ),
	.cout(\coreComp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~13 .extended_lut = "off";
defparam \coreComp|Add0~13 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \coreComp|avm_address[5]~8 (
// Equation(s):
// \coreComp|avm_address[5]~8_combout  = ( \coreComp|Add0~13_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout 
// ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~13_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[5]~8 .extended_lut = "off";
defparam \coreComp|avm_address[5]~8 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \coreComp|Add0~17 (
// Equation(s):
// \coreComp|Add0~17_sumout  = SUM(( \coreComp|read_req_index [4] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[6]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[6])) ) + ( \coreComp|Add0~14  ))
// \coreComp|Add0~18  = CARRY(( \coreComp|read_req_index [4] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[6]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[6])) ) + ( \coreComp|Add0~14  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[6]),
	.datad(!\coreComp|read_req_index [4]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[6]),
	.datag(gnd),
	.cin(\coreComp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~17_sumout ),
	.cout(\coreComp|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~17 .extended_lut = "off";
defparam \coreComp|Add0~17 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \coreComp|avm_address[6]~9 (
// Equation(s):
// \coreComp|avm_address[6]~9_combout  = ( \coreComp|Add0~17_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout 
// ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~17_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[6]~9 .extended_lut = "off";
defparam \coreComp|avm_address[6]~9 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N45
cyclonev_lcell_comb \coreComp|Add0~21 (
// Equation(s):
// \coreComp|Add0~21_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[7]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[7])) ) + ( \coreComp|read_req_index [5] ) + ( \coreComp|Add0~18  ))
// \coreComp|Add0~22  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[7]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[7])) ) + ( \coreComp|read_req_index [5] ) + ( \coreComp|Add0~18  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[7]),
	.datad(!vecA_baseAddr[7]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [5]),
	.datag(gnd),
	.cin(\coreComp|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~21_sumout ),
	.cout(\coreComp|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~21 .extended_lut = "off";
defparam \coreComp|Add0~21 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N57
cyclonev_lcell_comb \coreComp|avm_address[7]~10 (
// Equation(s):
// \coreComp|avm_address[7]~10_combout  = ( \coreComp|Add0~21_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout 
// ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~21_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[7]~10 .extended_lut = "off";
defparam \coreComp|avm_address[7]~10 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \coreComp|Add0~25 (
// Equation(s):
// \coreComp|Add0~25_sumout  = SUM(( (!\coreComp|readReq_b~q  & (vecA_baseAddr[8])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[8]))) ) + ( \coreComp|read_req_index [6] ) + ( \coreComp|Add0~22  ))
// \coreComp|Add0~26  = CARRY(( (!\coreComp|readReq_b~q  & (vecA_baseAddr[8])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[8]))) ) + ( \coreComp|read_req_index [6] ) + ( \coreComp|Add0~22  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecA_baseAddr[8]),
	.datac(!vecB_baseAddr[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [6]),
	.datag(gnd),
	.cin(\coreComp|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~25_sumout ),
	.cout(\coreComp|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~25 .extended_lut = "off";
defparam \coreComp|Add0~25 .lut_mask = 64'h0000FF0000002727;
defparam \coreComp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \coreComp|avm_address[8]~11 (
// Equation(s):
// \coreComp|avm_address[8]~11_combout  = ( \coreComp|Add0~25_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout 
// ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~25_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[8]~11 .extended_lut = "off";
defparam \coreComp|avm_address[8]~11 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \coreComp|Add0~29 (
// Equation(s):
// \coreComp|Add0~29_sumout  = SUM(( \coreComp|read_req_index [7] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[9]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[9])) ) + ( \coreComp|Add0~26  ))
// \coreComp|Add0~30  = CARRY(( \coreComp|read_req_index [7] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[9]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[9])) ) + ( \coreComp|Add0~26  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[9]),
	.datad(!\coreComp|read_req_index [7]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[9]),
	.datag(gnd),
	.cin(\coreComp|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~29_sumout ),
	.cout(\coreComp|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~29 .extended_lut = "off";
defparam \coreComp|Add0~29 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \coreComp|avm_address[9]~12 (
// Equation(s):
// \coreComp|avm_address[9]~12_combout  = ( \coreComp|Add0~29_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # (\coreComp|LessThan0~33_combout 
// ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~29_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[9]~12 .extended_lut = "off";
defparam \coreComp|avm_address[9]~12 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \coreComp|Add0~33 (
// Equation(s):
// \coreComp|Add0~33_sumout  = SUM(( \coreComp|read_req_index [8] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[10]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[10])) ) + ( \coreComp|Add0~30  ))
// \coreComp|Add0~34  = CARRY(( \coreComp|read_req_index [8] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[10]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[10])) ) + ( \coreComp|Add0~30  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[10]),
	.datad(!\coreComp|read_req_index [8]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[10]),
	.datag(gnd),
	.cin(\coreComp|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~33_sumout ),
	.cout(\coreComp|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~33 .extended_lut = "off";
defparam \coreComp|Add0~33 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \coreComp|avm_address[10]~13 (
// Equation(s):
// \coreComp|avm_address[10]~13_combout  = ( \coreComp|Add0~33_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~33_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[10]~13 .extended_lut = "off";
defparam \coreComp|avm_address[10]~13 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N57
cyclonev_lcell_comb \coreComp|Add0~37 (
// Equation(s):
// \coreComp|Add0~37_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[11]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[11])) ) + ( \coreComp|read_req_index [9] ) + ( \coreComp|Add0~34  ))
// \coreComp|Add0~38  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[11]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[11])) ) + ( \coreComp|read_req_index [9] ) + ( \coreComp|Add0~34  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[11]),
	.datad(!vecA_baseAddr[11]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [9]),
	.datag(gnd),
	.cin(\coreComp|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~37_sumout ),
	.cout(\coreComp|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~37 .extended_lut = "off";
defparam \coreComp|Add0~37 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \coreComp|avm_address[11]~14 (
// Equation(s):
// \coreComp|avm_address[11]~14_combout  = ( \coreComp|Add0~37_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~37_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[11]~14 .extended_lut = "off";
defparam \coreComp|avm_address[11]~14 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \coreComp|Add0~41 (
// Equation(s):
// \coreComp|Add0~41_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[12]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[12])) ) + ( \coreComp|read_req_index [10] ) + ( \coreComp|Add0~38  ))
// \coreComp|Add0~42  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[12]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[12])) ) + ( \coreComp|read_req_index [10] ) + ( \coreComp|Add0~38  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[12]),
	.datad(!vecA_baseAddr[12]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [10]),
	.datag(gnd),
	.cin(\coreComp|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~41_sumout ),
	.cout(\coreComp|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~41 .extended_lut = "off";
defparam \coreComp|Add0~41 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \coreComp|avm_address[12]~15 (
// Equation(s):
// \coreComp|avm_address[12]~15_combout  = ( \coreComp|Add0~41_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~41_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[12]~15 .extended_lut = "off";
defparam \coreComp|avm_address[12]~15 .lut_mask = 64'h0000000000005F1F;
defparam \coreComp|avm_address[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \coreComp|Add0~45 (
// Equation(s):
// \coreComp|Add0~45_sumout  = SUM(( \coreComp|read_req_index [11] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[13]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[13])) ) + ( \coreComp|Add0~42  ))
// \coreComp|Add0~46  = CARRY(( \coreComp|read_req_index [11] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[13]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[13])) ) + ( \coreComp|Add0~42  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!\coreComp|read_req_index [11]),
	.datac(!vecB_baseAddr[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vecA_baseAddr[13]),
	.datag(gnd),
	.cin(\coreComp|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~45_sumout ),
	.cout(\coreComp|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~45 .extended_lut = "off";
defparam \coreComp|Add0~45 .lut_mask = 64'h0000FA5000003333;
defparam \coreComp|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \coreComp|avm_address[13]~16 (
// Equation(s):
// \coreComp|avm_address[13]~16_combout  = ( \coreComp|avm_address[1]~1_combout  & ( \coreComp|LessThan0~32_combout  & ( (\coreComp|Add0~45_sumout  & (((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )) # (\coreComp|LessThan0~33_combout 
// ))) ) ) ) # ( \coreComp|avm_address[1]~1_combout  & ( !\coreComp|LessThan0~32_combout  & ( (\coreComp|LessThan0~33_combout  & \coreComp|Add0~45_sumout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|Add0~45_sumout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|avm_address[1]~1_combout ),
	.dataf(!\coreComp|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[13]~16 .extended_lut = "off";
defparam \coreComp|avm_address[13]~16 .lut_mask = 64'h0000050500000F07;
defparam \coreComp|avm_address[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \coreComp|Add0~49 (
// Equation(s):
// \coreComp|Add0~49_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[14]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[14])) ) + ( \coreComp|read_req_index [12] ) + ( \coreComp|Add0~46  ))
// \coreComp|Add0~50  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[14]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[14])) ) + ( \coreComp|read_req_index [12] ) + ( \coreComp|Add0~46  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[14]),
	.datad(!vecA_baseAddr[14]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [12]),
	.datag(gnd),
	.cin(\coreComp|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~49_sumout ),
	.cout(\coreComp|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~49 .extended_lut = "off";
defparam \coreComp|Add0~49 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \coreComp|avm_address[14]~17 (
// Equation(s):
// \coreComp|avm_address[14]~17_combout  = ( \coreComp|Add0~49_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~49_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[14]~17 .extended_lut = "off";
defparam \coreComp|avm_address[14]~17 .lut_mask = 64'h0000000000000FBF;
defparam \coreComp|avm_address[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \coreComp|Add0~53 (
// Equation(s):
// \coreComp|Add0~53_sumout  = SUM(( \coreComp|read_req_index [13] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[15]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[15])) ) + ( \coreComp|Add0~50  ))
// \coreComp|Add0~54  = CARRY(( \coreComp|read_req_index [13] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[15]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[15])) ) + ( \coreComp|Add0~50  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[15]),
	.datad(!\coreComp|read_req_index [13]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[15]),
	.datag(gnd),
	.cin(\coreComp|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~53_sumout ),
	.cout(\coreComp|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~53 .extended_lut = "off";
defparam \coreComp|Add0~53 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \coreComp|avm_address[15]~18 (
// Equation(s):
// \coreComp|avm_address[15]~18_combout  = ( \coreComp|Add0~53_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|Add0~53_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[15]~18 .extended_lut = "off";
defparam \coreComp|avm_address[15]~18 .lut_mask = 64'h00000000000051FF;
defparam \coreComp|avm_address[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \coreComp|Add0~57 (
// Equation(s):
// \coreComp|Add0~57_sumout  = SUM(( \coreComp|read_req_index [14] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[16]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[16])) ) + ( \coreComp|Add0~54  ))
// \coreComp|Add0~58  = CARRY(( \coreComp|read_req_index [14] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[16]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[16])) ) + ( \coreComp|Add0~54  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecB_baseAddr[16]),
	.datac(!\coreComp|read_req_index [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vecA_baseAddr[16]),
	.datag(gnd),
	.cin(\coreComp|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~57_sumout ),
	.cout(\coreComp|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~57 .extended_lut = "off";
defparam \coreComp|Add0~57 .lut_mask = 64'h0000EE4400000F0F;
defparam \coreComp|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N9
cyclonev_lcell_comb \coreComp|avm_address[16]~19 (
// Equation(s):
// \coreComp|avm_address[16]~19_combout  = ( \coreComp|Add0~57_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~57_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[16]~19 .extended_lut = "off";
defparam \coreComp|avm_address[16]~19 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \coreComp|Add0~61 (
// Equation(s):
// \coreComp|Add0~61_sumout  = SUM(( \coreComp|read_req_index [15] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[17]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[17])) ) + ( \coreComp|Add0~58  ))
// \coreComp|Add0~62  = CARRY(( \coreComp|read_req_index [15] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[17]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[17])) ) + ( \coreComp|Add0~58  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[17]),
	.datad(!\coreComp|read_req_index [15]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[17]),
	.datag(gnd),
	.cin(\coreComp|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~61_sumout ),
	.cout(\coreComp|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~61 .extended_lut = "off";
defparam \coreComp|Add0~61 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \coreComp|avm_address[17]~20 (
// Equation(s):
// \coreComp|avm_address[17]~20_combout  = ( \coreComp|Add0~61_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~61_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[17]~20 .extended_lut = "off";
defparam \coreComp|avm_address[17]~20 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \coreComp|Add0~65 (
// Equation(s):
// \coreComp|Add0~65_sumout  = SUM(( (!\coreComp|readReq_b~q  & (vecA_baseAddr[18])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[18]))) ) + ( \coreComp|read_req_index [16] ) + ( \coreComp|Add0~62  ))
// \coreComp|Add0~66  = CARRY(( (!\coreComp|readReq_b~q  & (vecA_baseAddr[18])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[18]))) ) + ( \coreComp|read_req_index [16] ) + ( \coreComp|Add0~62  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecA_baseAddr[18]),
	.datac(!vecB_baseAddr[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [16]),
	.datag(gnd),
	.cin(\coreComp|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~65_sumout ),
	.cout(\coreComp|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~65 .extended_lut = "off";
defparam \coreComp|Add0~65 .lut_mask = 64'h0000FF0000002727;
defparam \coreComp|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \coreComp|avm_address[18]~21 (
// Equation(s):
// \coreComp|avm_address[18]~21_combout  = ( \coreComp|LessThan0~31_combout  & ( \coreComp|LessThan0~33_combout  & ( (\coreComp|avm_address[1]~1_combout  & \coreComp|Add0~65_sumout ) ) ) ) # ( !\coreComp|LessThan0~31_combout  & ( 
// \coreComp|LessThan0~33_combout  & ( (\coreComp|avm_address[1]~1_combout  & \coreComp|Add0~65_sumout ) ) ) ) # ( \coreComp|LessThan0~31_combout  & ( !\coreComp|LessThan0~33_combout  & ( (\coreComp|avm_address[1]~1_combout  & (\coreComp|LessThan0~32_combout 
//  & (\coreComp|Add0~65_sumout  & \coreComp|LessThan0~27_combout ))) ) ) ) # ( !\coreComp|LessThan0~31_combout  & ( !\coreComp|LessThan0~33_combout  & ( (\coreComp|avm_address[1]~1_combout  & (\coreComp|LessThan0~32_combout  & \coreComp|Add0~65_sumout )) ) 
// ) )

	.dataa(!\coreComp|avm_address[1]~1_combout ),
	.datab(!\coreComp|LessThan0~32_combout ),
	.datac(!\coreComp|Add0~65_sumout ),
	.datad(!\coreComp|LessThan0~27_combout ),
	.datae(!\coreComp|LessThan0~31_combout ),
	.dataf(!\coreComp|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[18]~21 .extended_lut = "off";
defparam \coreComp|avm_address[18]~21 .lut_mask = 64'h0101000105050505;
defparam \coreComp|avm_address[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \coreComp|Add0~69 (
// Equation(s):
// \coreComp|Add0~69_sumout  = SUM(( \coreComp|read_req_index [17] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[19]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[19])) ) + ( \coreComp|Add0~66  ))
// \coreComp|Add0~70  = CARRY(( \coreComp|read_req_index [17] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[19]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[19])) ) + ( \coreComp|Add0~66  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[19]),
	.datad(!\coreComp|read_req_index [17]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[19]),
	.datag(gnd),
	.cin(\coreComp|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~69_sumout ),
	.cout(\coreComp|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~69 .extended_lut = "off";
defparam \coreComp|Add0~69 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N39
cyclonev_lcell_comb \coreComp|avm_address[19]~22 (
// Equation(s):
// \coreComp|avm_address[19]~22_combout  = ( \coreComp|Add0~69_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~69_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[19]~22 .extended_lut = "off";
defparam \coreComp|avm_address[19]~22 .lut_mask = 64'h00000000000055F7;
defparam \coreComp|avm_address[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \coreComp|Add0~73 (
// Equation(s):
// \coreComp|Add0~73_sumout  = SUM(( \coreComp|read_req_index [18] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[20]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[20])) ) + ( \coreComp|Add0~70  ))
// \coreComp|Add0~74  = CARRY(( \coreComp|read_req_index [18] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[20]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[20])) ) + ( \coreComp|Add0~70  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecB_baseAddr[20]),
	.datac(!vecA_baseAddr[20]),
	.datad(!\coreComp|read_req_index [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~73_sumout ),
	.cout(\coreComp|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~73 .extended_lut = "off";
defparam \coreComp|Add0~73 .lut_mask = 64'h0000E4E4000000FF;
defparam \coreComp|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \coreComp|avm_address[20]~23 (
// Equation(s):
// \coreComp|avm_address[20]~23_combout  = ( \coreComp|Add0~73_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~73_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[20]~23 .extended_lut = "off";
defparam \coreComp|avm_address[20]~23 .lut_mask = 64'h0000000000000FBF;
defparam \coreComp|avm_address[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \coreComp|Add0~77 (
// Equation(s):
// \coreComp|Add0~77_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[21]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[21])) ) + ( \coreComp|read_req_index [19] ) + ( \coreComp|Add0~74  ))
// \coreComp|Add0~78  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[21]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[21])) ) + ( \coreComp|read_req_index [19] ) + ( \coreComp|Add0~74  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[21]),
	.datad(!vecA_baseAddr[21]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [19]),
	.datag(gnd),
	.cin(\coreComp|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~77_sumout ),
	.cout(\coreComp|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~77 .extended_lut = "off";
defparam \coreComp|Add0~77 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \coreComp|avm_address[21]~24 (
// Equation(s):
// \coreComp|avm_address[21]~24_combout  = ( \coreComp|Add0~77_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~77_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[21]~24 .extended_lut = "off";
defparam \coreComp|avm_address[21]~24 .lut_mask = 64'h0000000000005F57;
defparam \coreComp|avm_address[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \coreComp|Add0~81 (
// Equation(s):
// \coreComp|Add0~81_sumout  = SUM(( \coreComp|read_req_index [20] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[22]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[22])) ) + ( \coreComp|Add0~78  ))
// \coreComp|Add0~82  = CARRY(( \coreComp|read_req_index [20] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[22]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[22])) ) + ( \coreComp|Add0~78  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!\coreComp|read_req_index [20]),
	.datac(!vecB_baseAddr[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vecA_baseAddr[22]),
	.datag(gnd),
	.cin(\coreComp|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~81_sumout ),
	.cout(\coreComp|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~81 .extended_lut = "off";
defparam \coreComp|Add0~81 .lut_mask = 64'h0000FA5000003333;
defparam \coreComp|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \coreComp|avm_address[22]~25 (
// Equation(s):
// \coreComp|avm_address[22]~25_combout  = ( \coreComp|Add0~81_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|Add0~81_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[22]~25 .extended_lut = "off";
defparam \coreComp|avm_address[22]~25 .lut_mask = 64'h0000000000000BFF;
defparam \coreComp|avm_address[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \coreComp|Add0~85 (
// Equation(s):
// \coreComp|Add0~85_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[23]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[23])) ) + ( \coreComp|read_req_index [21] ) + ( \coreComp|Add0~82  ))
// \coreComp|Add0~86  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[23]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[23])) ) + ( \coreComp|read_req_index [21] ) + ( \coreComp|Add0~82  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[23]),
	.datad(!vecA_baseAddr[23]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [21]),
	.datag(gnd),
	.cin(\coreComp|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~85_sumout ),
	.cout(\coreComp|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~85 .extended_lut = "off";
defparam \coreComp|Add0~85 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \coreComp|avm_address[23]~26 (
// Equation(s):
// \coreComp|avm_address[23]~26_combout  = ( \coreComp|Add0~85_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~32_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~27_combout ),
	.datae(!\coreComp|Add0~85_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[23]~26 .extended_lut = "off";
defparam \coreComp|avm_address[23]~26 .lut_mask = 64'h0000000000007577;
defparam \coreComp|avm_address[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \coreComp|Add0~89 (
// Equation(s):
// \coreComp|Add0~89_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[24]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[24])) ) + ( \coreComp|read_req_index [22] ) + ( \coreComp|Add0~86  ))
// \coreComp|Add0~90  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[24]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[24])) ) + ( \coreComp|read_req_index [22] ) + ( \coreComp|Add0~86  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecB_baseAddr[24]),
	.datac(!\coreComp|read_req_index [22]),
	.datad(!vecA_baseAddr[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~89_sumout ),
	.cout(\coreComp|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~89 .extended_lut = "off";
defparam \coreComp|Add0~89 .lut_mask = 64'h0000F0F0000011BB;
defparam \coreComp|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N45
cyclonev_lcell_comb \coreComp|avm_address[24]~27 (
// Equation(s):
// \coreComp|avm_address[24]~27_combout  = ( \coreComp|avm_address[1]~1_combout  & ( \coreComp|Add0~89_sumout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~33_combout ),
	.datab(!\coreComp|LessThan0~32_combout ),
	.datac(!\coreComp|LessThan0~27_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|avm_address[1]~1_combout ),
	.dataf(!\coreComp|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[24]~27 .extended_lut = "off";
defparam \coreComp|avm_address[24]~27 .lut_mask = 64'h0000000000007757;
defparam \coreComp|avm_address[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \coreComp|Add0~93 (
// Equation(s):
// \coreComp|Add0~93_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[25]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[25])) ) + ( \coreComp|read_req_index [23] ) + ( \coreComp|Add0~90  ))
// \coreComp|Add0~94  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[25]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[25])) ) + ( \coreComp|read_req_index [23] ) + ( \coreComp|Add0~90  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[25]),
	.datad(!vecA_baseAddr[25]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [23]),
	.datag(gnd),
	.cin(\coreComp|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~93_sumout ),
	.cout(\coreComp|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~93 .extended_lut = "off";
defparam \coreComp|Add0~93 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N39
cyclonev_lcell_comb \coreComp|avm_address[25]~28 (
// Equation(s):
// \coreComp|avm_address[25]~28_combout  = ( \coreComp|Add0~93_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|Add0~93_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[25]~28 .extended_lut = "off";
defparam \coreComp|avm_address[25]~28 .lut_mask = 64'h0000000000000BFF;
defparam \coreComp|avm_address[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \coreComp|Add0~97 (
// Equation(s):
// \coreComp|Add0~97_sumout  = SUM(( \coreComp|read_req_index [24] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[26]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[26])) ) + ( \coreComp|Add0~94  ))
// \coreComp|Add0~98  = CARRY(( \coreComp|read_req_index [24] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[26]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[26])) ) + ( \coreComp|Add0~94  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[26]),
	.datad(!\coreComp|read_req_index [24]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[26]),
	.datag(gnd),
	.cin(\coreComp|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~97_sumout ),
	.cout(\coreComp|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~97 .extended_lut = "off";
defparam \coreComp|Add0~97 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \coreComp|avm_address[26]~29 (
// Equation(s):
// \coreComp|avm_address[26]~29_combout  = ( \coreComp|Add0~97_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~97_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[26]~29 .extended_lut = "off";
defparam \coreComp|avm_address[26]~29 .lut_mask = 64'h0000000000000FBF;
defparam \coreComp|avm_address[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \coreComp|Add0~101 (
// Equation(s):
// \coreComp|Add0~101_sumout  = SUM(( \coreComp|read_req_index [25] ) + ( (!\coreComp|readReq_b~q  & (vecA_baseAddr[27])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[27]))) ) + ( \coreComp|Add0~98  ))
// \coreComp|Add0~102  = CARRY(( \coreComp|read_req_index [25] ) + ( (!\coreComp|readReq_b~q  & (vecA_baseAddr[27])) # (\coreComp|readReq_b~q  & ((vecB_baseAddr[27]))) ) + ( \coreComp|Add0~98  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecA_baseAddr[27]),
	.datac(!vecB_baseAddr[27]),
	.datad(!\coreComp|read_req_index [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coreComp|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~101_sumout ),
	.cout(\coreComp|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~101 .extended_lut = "off";
defparam \coreComp|Add0~101 .lut_mask = 64'h0000D8D8000000FF;
defparam \coreComp|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \coreComp|avm_address[27]~30 (
// Equation(s):
// \coreComp|avm_address[27]~30_combout  = ( \coreComp|avm_address[1]~1_combout  & ( \coreComp|Add0~101_sumout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|avm_address[1]~1_combout ),
	.dataf(!\coreComp|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[27]~30 .extended_lut = "off";
defparam \coreComp|avm_address[27]~30 .lut_mask = 64'h0000000000000BFF;
defparam \coreComp|avm_address[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \coreComp|Add0~105 (
// Equation(s):
// \coreComp|Add0~105_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[28]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[28])) ) + ( \coreComp|read_req_index [26] ) + ( \coreComp|Add0~102  ))
// \coreComp|Add0~106  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[28]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[28])) ) + ( \coreComp|read_req_index [26] ) + ( \coreComp|Add0~102  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[28]),
	.datad(!vecA_baseAddr[28]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [26]),
	.datag(gnd),
	.cin(\coreComp|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~105_sumout ),
	.cout(\coreComp|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~105 .extended_lut = "off";
defparam \coreComp|Add0~105 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \coreComp|avm_address[28]~31 (
// Equation(s):
// \coreComp|avm_address[28]~31_combout  = ( \coreComp|Add0~105_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~31_combout ),
	.datae(!\coreComp|Add0~105_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[28]~31 .extended_lut = "off";
defparam \coreComp|avm_address[28]~31 .lut_mask = 64'h0000000000005F1F;
defparam \coreComp|avm_address[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \coreComp|Add0~109 (
// Equation(s):
// \coreComp|Add0~109_sumout  = SUM(( \coreComp|read_req_index [27] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[29]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[29])) ) + ( \coreComp|Add0~106  ))
// \coreComp|Add0~110  = CARRY(( \coreComp|read_req_index [27] ) + ( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[29]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[29])) ) + ( \coreComp|Add0~106  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[29]),
	.datad(!\coreComp|read_req_index [27]),
	.datae(gnd),
	.dataf(!vecA_baseAddr[29]),
	.datag(gnd),
	.cin(\coreComp|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~109_sumout ),
	.cout(\coreComp|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~109 .extended_lut = "off";
defparam \coreComp|Add0~109 .lut_mask = 64'h0000FA50000000FF;
defparam \coreComp|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \coreComp|avm_address[29]~32 (
// Equation(s):
// \coreComp|avm_address[29]~32_combout  = ( \coreComp|Add0~109_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~33_combout ),
	.datad(!\coreComp|LessThan0~32_combout ),
	.datae(!\coreComp|Add0~109_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[29]~32 .extended_lut = "off";
defparam \coreComp|avm_address[29]~32 .lut_mask = 64'h0000000000000FBF;
defparam \coreComp|avm_address[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \coreComp|Add0~113 (
// Equation(s):
// \coreComp|Add0~113_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[30]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[30])) ) + ( \coreComp|read_req_index [28] ) + ( \coreComp|Add0~110  ))
// \coreComp|Add0~114  = CARRY(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[30]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[30])) ) + ( \coreComp|read_req_index [28] ) + ( \coreComp|Add0~110  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(gnd),
	.datac(!vecB_baseAddr[30]),
	.datad(!vecA_baseAddr[30]),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [28]),
	.datag(gnd),
	.cin(\coreComp|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~113_sumout ),
	.cout(\coreComp|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~113 .extended_lut = "off";
defparam \coreComp|Add0~113 .lut_mask = 64'h0000FF00000005AF;
defparam \coreComp|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \coreComp|avm_address[30]~33 (
// Equation(s):
// \coreComp|avm_address[30]~33_combout  = ( \coreComp|Add0~113_sumout  & ( \coreComp|avm_address[1]~1_combout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~32_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~31_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|Add0~113_sumout ),
	.dataf(!\coreComp|avm_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[30]~33 .extended_lut = "off";
defparam \coreComp|avm_address[30]~33 .lut_mask = 64'h00000000000051FF;
defparam \coreComp|avm_address[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \coreComp|Add0~117 (
// Equation(s):
// \coreComp|Add0~117_sumout  = SUM(( (!\coreComp|readReq_b~q  & ((vecA_baseAddr[31]))) # (\coreComp|readReq_b~q  & (vecB_baseAddr[31])) ) + ( \coreComp|read_req_index [29] ) + ( \coreComp|Add0~114  ))

	.dataa(!\coreComp|readReq_b~q ),
	.datab(!vecB_baseAddr[31]),
	.datac(!vecA_baseAddr[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coreComp|read_req_index [29]),
	.datag(gnd),
	.cin(\coreComp|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coreComp|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|Add0~117 .extended_lut = "off";
defparam \coreComp|Add0~117 .lut_mask = 64'h0000FF0000001B1B;
defparam \coreComp|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \coreComp|avm_address[31]~34 (
// Equation(s):
// \coreComp|avm_address[31]~34_combout  = ( \coreComp|avm_address[1]~1_combout  & ( \coreComp|Add0~117_sumout  & ( ((\coreComp|LessThan0~32_combout  & ((!\coreComp|LessThan0~31_combout ) # (\coreComp|LessThan0~27_combout )))) # 
// (\coreComp|LessThan0~33_combout ) ) ) )

	.dataa(!\coreComp|LessThan0~31_combout ),
	.datab(!\coreComp|LessThan0~27_combout ),
	.datac(!\coreComp|LessThan0~32_combout ),
	.datad(!\coreComp|LessThan0~33_combout ),
	.datae(!\coreComp|avm_address[1]~1_combout ),
	.dataf(!\coreComp|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coreComp|avm_address[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coreComp|avm_address[31]~34 .extended_lut = "off";
defparam \coreComp|avm_address[31]~34 .lut_mask = 64'h0000000000000BFF;
defparam \coreComp|avm_address[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
