library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Superior is
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           segmento : out STD_LOGIC_VECTOR (6 downto 0);
           anodo : out STD_LOGIC_VECTOR (3 downto 0));
end Superior;

architecture Behavioral of Superior is
component divide is
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           Foutdivide : out  STD_LOGIC);
end component;

component Estados is
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           Foutq : out  STD_LOGIC_VECTOR (2 downto 0));
end component;

component ModuloDisplay is
    Port ( DatoIn : in  STD_LOGIC_VECTOR (2 downto 0);
			  anodos : out  STD_LOGIC_VECTOR (3 downto 0);
           segmento : out  STD_LOGIC_VECTOR (6 downto 0));
end component;
 
signal sg1: std_logic;
signal sg2: std_logic_vector(2 downto 0);

begin
u0:divide port map(clk=>clk,reset=>reset,foutdivide=>sg1);
u1:estados port map(clk=>sg1,reset=>reset,foutq=>sg2);
u2:modulodisplay port map(datoin=>sg2,anodos=>anodo,segmento=>segmento);
end Behavioral;
