[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 230
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelect4/dut.sv
n<> u<229> t<Top_level_rule> c<1> l<2:1> el<22:1>
  n<> u<1> t<Null_rule> p<229> s<228> l<2:1> el<2:1>
  n<> u<228> t<Source_text> p<229> c<19> l<2:1> el<21:10>
    n<> u<19> t<Description> p<228> c<18> s<133> l<2:1> el<3:10>
      n<> u<18> t<Module_declaration> p<19> c<16> l<2:1> el<3:10>
        n<> u<16> t<Module_nonansi_header> p<18> c<2> s<17> l<2:1> el<2:61>
          n<module> u<2> t<Module_keyword> p<16> s<3> l<2:1> el<2:7>
          n<tlul_fifo_sync> u<3> t<STRING_CONST> p<16> s<4> l<2:8> el<2:22>
          n<> u<4> t<Package_import_declaration_list> p<16> s<14> l<2:23> el<2:23>
          n<> u<14> t<Parameter_port_list> p<16> c<13> s<15> l<2:23> el<2:57>
            n<> u<13> t<Parameter_port_declaration> p<14> c<12> l<2:25> el<2:56>
              n<> u<12> t<Parameter_declaration> p<13> c<8> l<2:25> el<2:56>
                n<> u<8> t<Data_type_or_implicit> p<12> c<7> s<11> l<2:35> el<2:47>
                  n<> u<7> t<Data_type> p<8> c<5> l<2:35> el<2:47>
                    n<> u<5> t<IntegerAtomType_Int> p<7> s<6> l<2:35> el<2:38>
                    n<> u<6> t<Signing_Unsigned> p<7> l<2:39> el<2:47>
                n<> u<11> t<Param_assignment_list> p<12> c<10> l<2:48> el<2:56>
                  n<> u<10> t<Param_assignment> p<11> c<9> l<2:48> el<2:56>
                    n<ReqDepth> u<9> t<STRING_CONST> p<10> l<2:48> el<2:56>
          n<> u<15> t<Port_list> p<16> l<2:58> el<2:60>
        n<> u<17> t<ENDMODULE> p<18> l<3:1> el<3:10>
    n<> u<133> t<Description> p<228> c<132> s<167> l<5:1> el<9:10>
      n<> u<132> t<Module_declaration> p<133> c<64> l<5:1> el<9:10>
        n<> u<64> t<Module_nonansi_header> p<132> c<20> s<130> l<5:1> el<5:89>
          n<module> u<20> t<Module_keyword> p<64> s<21> l<5:1> el<5:7>
          n<tlul_socket_1n> u<21> t<STRING_CONST> p<64> s<22> l<5:8> el<5:22>
          n<> u<22> t<Package_import_declaration_list> p<64> s<62> l<5:23> el<5:23>
          n<> u<62> t<Parameter_port_list> p<64> c<31> s<63> l<5:23> el<5:85>
            n<> u<31> t<Parameter_port_declaration> p<62> c<30> s<61> l<5:25> el<5:49>
              n<> u<30> t<Parameter_declaration> p<31> c<26> l<5:25> el<5:49>
                n<> u<26> t<Data_type_or_implicit> p<30> c<25> s<29> l<5:35> el<5:47>
                  n<> u<25> t<Data_type> p<26> c<23> l<5:35> el<5:47>
                    n<> u<23> t<IntegerAtomType_Int> p<25> s<24> l<5:35> el<5:38>
                    n<> u<24> t<Signing_Unsigned> p<25> l<5:39> el<5:47>
                n<> u<29> t<Param_assignment_list> p<30> c<28> l<5:48> el<5:49>
                  n<> u<28> t<Param_assignment> p<29> c<27> l<5:48> el<5:49>
                    n<N> u<27> t<STRING_CONST> p<28> l<5:48> el<5:49>
            n<> u<61> t<Parameter_port_declaration> p<62> c<60> l<5:51> el<5:84>
              n<> u<60> t<Parameter_declaration> p<61> c<56> l<5:51> el<5:84>
                n<> u<56> t<Data_type_or_implicit> p<60> c<55> s<59> l<5:61> el<5:74>
                  n<> u<55> t<Data_type> p<56> c<32> l<5:61> el<5:74>
                    n<> u<32> t<IntVec_TypeBit> p<55> s<54> l<5:61> el<5:64>
                    n<> u<54> t<Packed_dimension> p<55> c<53> l<5:65> el<5:74>
                      n<> u<53> t<Constant_range> p<54> c<48> l<5:66> el<5:73>
                        n<> u<48> t<Constant_expression> p<53> c<42> s<52> l<5:66> el<5:71>
                          n<> u<42> t<Constant_expression> p<48> c<36> s<47> l<5:66> el<5:69>
                            n<> u<36> t<Constant_expression> p<42> c<35> s<41> l<5:66> el<5:67>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<5:66> el<5:67>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<5:66> el<5:67>
                                  n<N> u<33> t<STRING_CONST> p<34> l<5:66> el<5:67>
                            n<> u<41> t<BinOp_Mult> p<42> s<40> l<5:67> el<5:68>
                            n<> u<40> t<Constant_expression> p<42> c<39> l<5:68> el<5:69>
                              n<> u<39> t<Constant_primary> p<40> c<38> l<5:68> el<5:69>
                                n<> u<38> t<Primary_literal> p<39> c<37> l<5:68> el<5:69>
                                  n<4> u<37> t<INT_CONST> p<38> l<5:68> el<5:69>
                          n<> u<47> t<BinOp_Minus> p<48> s<46> l<5:69> el<5:70>
                          n<> u<46> t<Constant_expression> p<48> c<45> l<5:70> el<5:71>
                            n<> u<45> t<Constant_primary> p<46> c<44> l<5:70> el<5:71>
                              n<> u<44> t<Primary_literal> p<45> c<43> l<5:70> el<5:71>
                                n<1> u<43> t<INT_CONST> p<44> l<5:70> el<5:71>
                        n<> u<52> t<Constant_expression> p<53> c<51> l<5:72> el<5:73>
                          n<> u<51> t<Constant_primary> p<52> c<50> l<5:72> el<5:73>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<5:72> el<5:73>
                              n<0> u<49> t<INT_CONST> p<50> l<5:72> el<5:73>
                n<> u<59> t<Param_assignment_list> p<60> c<58> l<5:75> el<5:84>
                  n<> u<58> t<Param_assignment> p<59> c<57> l<5:75> el<5:84>
                    n<DReqDepth> u<57> t<STRING_CONST> p<58> l<5:75> el<5:84>
          n<> u<63> t<Port_list> p<64> l<5:86> el<5:88>
        n<> u<130> t<Module_item> p<132> c<129> s<131> l<6:3> el<8:6>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<6:3> el<8:6>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<6:3> el<8:6>
              n<> u<127> t<Module_common_item> p<128> c<126> l<6:3> el<8:6>
                n<> u<126> t<Loop_generate_construct> p<127> c<70> l<6:3> el<8:6>
                  n<> u<70> t<Genvar_initialization> p<126> c<65> s<80> l<6:8> el<6:20>
                    n<i> u<65> t<STRING_CONST> p<70> s<69> l<6:15> el<6:16>
                    n<> u<69> t<Constant_expression> p<70> c<68> l<6:19> el<6:20>
                      n<> u<68> t<Constant_primary> p<69> c<67> l<6:19> el<6:20>
                        n<> u<67> t<Primary_literal> p<68> c<66> l<6:19> el<6:20>
                          n<0> u<66> t<INT_CONST> p<67> l<6:19> el<6:20>
                  n<> u<80> t<Constant_expression> p<126> c<74> s<83> l<6:23> el<6:28>
                    n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<6:23> el<6:24>
                      n<> u<73> t<Constant_primary> p<74> c<72> l<6:23> el<6:24>
                        n<> u<72> t<Primary_literal> p<73> c<71> l<6:23> el<6:24>
                          n<i> u<71> t<STRING_CONST> p<72> l<6:23> el<6:24>
                    n<> u<79> t<BinOp_Less> p<80> s<78> l<6:25> el<6:26>
                    n<> u<78> t<Constant_expression> p<80> c<77> l<6:27> el<6:28>
                      n<> u<77> t<Constant_primary> p<78> c<76> l<6:27> el<6:28>
                        n<> u<76> t<Primary_literal> p<77> c<75> l<6:27> el<6:28>
                          n<N> u<75> t<STRING_CONST> p<76> l<6:27> el<6:28>
                  n<> u<83> t<Genvar_iteration> p<126> c<81> s<125> l<6:31> el<6:34>
                    n<i> u<81> t<STRING_CONST> p<83> s<82> l<6:31> el<6:32>
                    n<> u<82> t<IncDec_PlusPlus> p<83> l<6:32> el<6:34>
                  n<> u<125> t<Generate_item> p<126> c<124> l<6:36> el<8:6>
                    n<> u<124> t<Generate_begin_end_block> p<125> c<84> l<6:36> el<8:6>
                      n<gen_dfifo> u<84> t<STRING_CONST> p<124> s<122> l<6:44> el<6:53>
                      n<> u<122> t<Generate_item> p<124> c<121> s<123> l<7:5> el<7:61>
                        n<> u<121> t<Module_or_generate_item> p<122> c<120> l<7:5> el<7:61>
                          n<> u<120> t<Module_instantiation> p<121> c<85> l<7:5> el<7:61>
                            n<tlul_fifo_sync> u<85> t<STRING_CONST> p<120> s<114> l<7:5> el<7:19>
                            n<> u<114> t<Parameter_value_assignment> p<120> c<113> s<119> l<7:20> el<7:51>
                              n<> u<113> t<Parameter_assignment_list> p<114> c<112> l<7:22> el<7:50>
                                n<> u<112> t<Named_parameter_assignment> p<113> c<86> l<7:22> el<7:50>
                                  n<ReqDepth> u<86> t<STRING_CONST> p<112> s<111> l<7:23> el<7:31>
                                  n<> u<111> t<Param_expression> p<112> c<110> l<7:32> el<7:49>
                                    n<> u<110> t<Mintypmax_expression> p<111> c<109> l<7:32> el<7:49>
                                      n<> u<109> t<Expression> p<110> c<108> l<7:32> el<7:49>
                                        n<> u<108> t<Primary> p<109> c<107> l<7:32> el<7:49>
                                          n<> u<107> t<Complex_func_call> p<108> c<87> l<7:32> el<7:49>
                                            n<DReqDepth> u<87> t<STRING_CONST> p<107> s<106> l<7:32> el<7:41>
                                            n<> u<106> t<Select> p<107> c<88> l<7:41> el<7:49>
                                              n<> u<88> t<Bit_select> p<106> s<105> l<7:41> el<7:41>
                                              n<> u<105> t<Part_select_range> p<106> c<104> l<7:42> el<7:48>
                                                n<> u<104> t<Indexed_range> p<105> c<98> l<7:42> el<7:48>
                                                  n<> u<98> t<Expression> p<104> c<92> s<99> l<7:42> el<7:45>
                                                    n<> u<92> t<Expression> p<98> c<91> s<97> l<7:42> el<7:43>
                                                      n<> u<91> t<Primary> p<92> c<90> l<7:42> el<7:43>
                                                        n<> u<90> t<Primary_literal> p<91> c<89> l<7:42> el<7:43>
                                                          n<i> u<89> t<STRING_CONST> p<90> l<7:42> el<7:43>
                                                    n<> u<97> t<BinOp_Mult> p<98> s<96> l<7:43> el<7:44>
                                                    n<> u<96> t<Expression> p<98> c<95> l<7:44> el<7:45>
                                                      n<> u<95> t<Primary> p<96> c<94> l<7:44> el<7:45>
                                                        n<> u<94> t<Primary_literal> p<95> c<93> l<7:44> el<7:45>
                                                          n<4> u<93> t<INT_CONST> p<94> l<7:44> el<7:45>
                                                  n<> u<99> t<IncPartSelectOp> p<104> s<103> l<7:45> el<7:47>
                                                  n<> u<103> t<Constant_expression> p<104> c<102> l<7:47> el<7:48>
                                                    n<> u<102> t<Constant_primary> p<103> c<101> l<7:47> el<7:48>
                                                      n<> u<101> t<Primary_literal> p<102> c<100> l<7:47> el<7:48>
                                                        n<4> u<100> t<INT_CONST> p<101> l<7:47> el<7:48>
                            n<> u<119> t<Hierarchical_instance> p<120> c<116> l<7:52> el<7:60>
                              n<> u<116> t<Name_of_instance> p<119> c<115> s<118> l<7:52> el<7:58>
                                n<fifo_d> u<115> t<STRING_CONST> p<116> l<7:52> el<7:58>
                              n<> u<118> t<Port_connection_list> p<119> c<117> l<7:59> el<7:59>
                                n<> u<117> t<Ordered_port_connection> p<118> l<7:59> el<7:59>
                      n<> u<123> t<END> p<124> l<8:3> el<8:6>
        n<> u<131> t<ENDMODULE> p<132> l<9:1> el<9:10>
    n<> u<167> t<Description> p<228> c<166> s<227> l<11:1> el<13:10>
      n<> u<166> t<Module_declaration> p<167> c<137> l<11:1> el<13:10>
        n<> u<137> t<Module_ansi_header> p<166> c<134> s<164> l<11:1> el<11:18>
          n<module> u<134> t<Module_keyword> p<137> s<135> l<11:1> el<11:7>
          n<xbar_main> u<135> t<STRING_CONST> p<137> s<136> l<11:8> el<11:17>
          n<> u<136> t<Package_import_declaration_list> p<137> l<11:17> el<11:17>
        n<> u<164> t<Non_port_module_item> p<166> c<163> s<165> l<12:3> el<12:72>
          n<> u<163> t<Module_or_generate_item> p<164> c<162> l<12:3> el<12:72>
            n<> u<162> t<Module_instantiation> p<163> c<138> l<12:3> el<12:72>
              n<tlul_socket_1n> u<138> t<STRING_CONST> p<162> s<156> l<12:3> el<12:17>
              n<> u<156> t<Parameter_value_assignment> p<162> c<155> s<161> l<12:18> el<12:60>
                n<> u<155> t<Parameter_assignment_list> p<156> c<146> l<12:20> el<12:59>
                  n<> u<146> t<Named_parameter_assignment> p<155> c<139> s<154> l<12:20> el<12:52>
                    n<DReqDepth> u<139> t<STRING_CONST> p<146> s<145> l<12:21> el<12:30>
                    n<> u<145> t<Param_expression> p<146> c<144> l<12:32> el<12:51>
                      n<> u<144> t<Mintypmax_expression> p<145> c<143> l<12:32> el<12:51>
                        n<> u<143> t<Expression> p<144> c<142> l<12:32> el<12:51>
                          n<> u<142> t<Primary> p<143> c<141> l<12:32> el<12:51>
                            n<> u<141> t<Primary_literal> p<142> c<140> l<12:32> el<12:51>
                              n<68'h200000000000000> u<140> t<INT_CONST> p<141> l<12:32> el<12:51>
                  n<> u<154> t<Named_parameter_assignment> p<155> c<147> l<12:54> el<12:59>
                    n<N> u<147> t<STRING_CONST> p<154> s<153> l<12:55> el<12:56>
                    n<> u<153> t<Param_expression> p<154> c<152> l<12:57> el<12:58>
                      n<> u<152> t<Mintypmax_expression> p<153> c<151> l<12:57> el<12:58>
                        n<> u<151> t<Expression> p<152> c<150> l<12:57> el<12:58>
                          n<> u<150> t<Primary> p<151> c<149> l<12:57> el<12:58>
                            n<> u<149> t<Primary_literal> p<150> c<148> l<12:57> el<12:58>
                              n<8> u<148> t<INT_CONST> p<149> l<12:57> el<12:58>
              n<> u<161> t<Hierarchical_instance> p<162> c<158> l<12:61> el<12:71>
                n<> u<158> t<Name_of_instance> p<161> c<157> s<160> l<12:61> el<12:69>
                  n<u_s1n_25> u<157> t<STRING_CONST> p<158> l<12:61> el<12:69>
                n<> u<160> t<Port_connection_list> p<161> c<159> l<12:70> el<12:70>
                  n<> u<159> t<Ordered_port_connection> p<160> l<12:70> el<12:70>
        n<> u<165> t<ENDMODULE> p<166> l<13:1> el<13:10>
    n<> u<227> t<Description> p<228> c<226> l<16:1> el<21:10>
      n<> u<226> t<Module_declaration> p<227> c<172> l<16:1> el<21:10>
        n<> u<172> t<Module_nonansi_header> p<226> c<168> s<189> l<16:1> el<16:14>
          n<module> u<168> t<Module_keyword> p<172> s<169> l<16:1> el<16:7>
          n<top> u<169> t<STRING_CONST> p<172> s<170> l<16:8> el<16:11>
          n<> u<170> t<Package_import_declaration_list> p<172> s<171> l<16:11> el<16:11>
          n<> u<171> t<Port_list> p<172> l<16:11> el<16:13>
        n<> u<189> t<Module_item> p<226> c<188> s<224> l<18:2> el<18:36>
          n<> u<188> t<Non_port_module_item> p<189> c<187> l<18:2> el<18:36>
            n<> u<187> t<Module_or_generate_item> p<188> c<186> l<18:2> el<18:36>
              n<> u<186> t<Module_common_item> p<187> c<185> l<18:2> el<18:36>
                n<> u<185> t<Module_or_generate_item_declaration> p<186> c<184> l<18:2> el<18:36>
                  n<> u<184> t<Package_or_generate_item_declaration> p<185> c<183> l<18:2> el<18:36>
                    n<> u<183> t<Parameter_declaration> p<184> c<173> l<18:2> el<18:35>
                      n<> u<173> t<Data_type_or_implicit> p<183> s<182> l<18:12> el<18:12>
                      n<> u<182> t<Param_assignment_list> p<183> c<181> l<18:12> el<18:35>
                        n<> u<181> t<Param_assignment> p<182> c<174> l<18:12> el<18:35>
                          n<A> u<174> t<STRING_CONST> p<181> s<180> l<18:12> el<18:13>
                          n<> u<180> t<Constant_param_expression> p<181> c<179> l<18:16> el<18:35>
                            n<> u<179> t<Constant_mintypmax_expression> p<180> c<178> l<18:16> el<18:35>
                              n<> u<178> t<Constant_expression> p<179> c<177> l<18:16> el<18:35>
                                n<> u<177> t<Constant_primary> p<178> c<176> l<18:16> el<18:35>
                                  n<> u<176> t<Primary_literal> p<177> c<175> l<18:16> el<18:35>
                                    n<68'h200000000000000> u<175> t<INT_CONST> p<176> l<18:16> el<18:35>
        n<> u<224> t<Module_item> p<226> c<223> s<225> l<19:2> el<19:26>
          n<> u<223> t<Non_port_module_item> p<224> c<222> l<19:2> el<19:26>
            n<> u<222> t<Module_or_generate_item> p<223> c<221> l<19:2> el<19:26>
              n<> u<221> t<Module_common_item> p<222> c<220> l<19:2> el<19:26>
                n<> u<220> t<Module_or_generate_item_declaration> p<221> c<219> l<19:2> el<19:26>
                  n<> u<219> t<Package_or_generate_item_declaration> p<220> c<218> l<19:2> el<19:26>
                    n<> u<218> t<Parameter_declaration> p<219> c<190> l<19:2> el<19:25>
                      n<> u<190> t<Data_type_or_implicit> p<218> s<217> l<19:12> el<19:12>
                      n<> u<217> t<Param_assignment_list> p<218> c<216> l<19:12> el<19:25>
                        n<> u<216> t<Param_assignment> p<217> c<191> l<19:12> el<19:25>
                          n<B> u<191> t<STRING_CONST> p<216> s<215> l<19:12> el<19:13>
                          n<> u<215> t<Constant_param_expression> p<216> c<214> l<19:16> el<19:25>
                            n<> u<214> t<Constant_mintypmax_expression> p<215> c<213> l<19:16> el<19:25>
                              n<> u<213> t<Constant_expression> p<214> c<212> l<19:16> el<19:25>
                                n<> u<212> t<Constant_primary> p<213> c<192> l<19:16> el<19:25>
                                  n<A> u<192> t<STRING_CONST> p<212> s<211> l<19:16> el<19:17>
                                  n<> u<211> t<Constant_select> p<212> c<193> l<19:17> el<19:25>
                                    n<> u<193> t<Constant_bit_select> p<211> s<210> l<19:17> el<19:17>
                                    n<> u<210> t<Constant_part_select_range> p<211> c<209> l<19:18> el<19:24>
                                      n<> u<209> t<Constant_indexed_range> p<210> c<203> l<19:18> el<19:24>
                                        n<> u<203> t<Constant_expression> p<209> c<197> s<204> l<19:18> el<19:21>
                                          n<> u<197> t<Constant_expression> p<203> c<196> s<202> l<19:18> el<19:19>
                                            n<> u<196> t<Constant_primary> p<197> c<195> l<19:18> el<19:19>
                                              n<> u<195> t<Primary_literal> p<196> c<194> l<19:18> el<19:19>
                                                n<8> u<194> t<INT_CONST> p<195> l<19:18> el<19:19>
                                          n<> u<202> t<BinOp_Mult> p<203> s<201> l<19:19> el<19:20>
                                          n<> u<201> t<Constant_expression> p<203> c<200> l<19:20> el<19:21>
                                            n<> u<200> t<Constant_primary> p<201> c<199> l<19:20> el<19:21>
                                              n<> u<199> t<Primary_literal> p<200> c<198> l<19:20> el<19:21>
                                                n<4> u<198> t<INT_CONST> p<199> l<19:20> el<19:21>
                                        n<> u<204> t<IncPartSelectOp> p<209> s<208> l<19:21> el<19:23>
                                        n<> u<208> t<Constant_expression> p<209> c<207> l<19:23> el<19:24>
                                          n<> u<207> t<Constant_primary> p<208> c<206> l<19:23> el<19:24>
                                            n<> u<206> t<Primary_literal> p<207> c<205> l<19:23> el<19:24>
                                              n<4> u<205> t<INT_CONST> p<206> l<19:23> el<19:24>
        n<> u<225> t<ENDMODULE> p<226> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: No timescale set for "tlul_fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: No timescale set for "tlul_socket_1n".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: No timescale set for "xbar_main".
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: Compile module "work@tlul_socket_1n".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: Compile module "work@xbar_main".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
BitTypespec                                            1
Constant                                               8
Design                                                 1
GenFor                                                 1
Identifier                                             5
IndexedPartSelect                                      1
IntTypespec                                            2
Module                                                 4
ModuleTypespec                                         2
Operation                                              5
PackedArrayTypespec                                    1
ParamAssign                                            5
Parameter                                              5
Range                                                  1
RefModule                                              2
RefObj                                                 4
RefTypespec                                            4
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PartSelect4/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tlul_fifo_sync)
    |vpiName:work@tlul_fifo_sync
  |vpiParameter:
  \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_fifo_sync.ReqDepth), line:2:35, endln:2:47
      |vpiParent:
      \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
      |vpiFullName:work@tlul_fifo_sync.ReqDepth
      |vpiActual:
      \_IntTypespec: 
    |vpiName:ReqDepth
    |vpiFullName:work@tlul_fifo_sync.ReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:2:48, endln:2:56
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiLhs:
    \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@tlul_fifo_sync
|vpiAllModules:
\_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tlul_socket_1n)
    |vpiName:work@tlul_socket_1n
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.N), line:5:35, endln:5:47
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
      |vpiFullName:work@tlul_socket_1n.N
      |vpiActual:
      \_IntTypespec: 
    |vpiName:N
    |vpiFullName:work@tlul_socket_1n.N
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.DReqDepth), line:5:61, endln:5:74
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiName:DReqDepth
    |vpiFullName:work@tlul_socket_1n.DReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:5:48, endln:5:49
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
  |vpiParamAssign:
  \_ParamAssign: , line:5:75, endln:5:84
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
  |vpiInternalScope:
  \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiFullName:work@tlul_socket_1n
    |vpiVariables:
    \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:
      \_Identifier: (gen_dfifo)
        |vpiName:gen_dfifo
      |vpiFullName:work@tlul_socket_1n.gen_dfifo
      |vpiTypedef:
      \_ModuleTypespec: (tlul_fifo_sync)
        |vpiParent:
        \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
        |vpiName:tlul_fifo_sync
      |vpiImportTypespec:
      \_ModuleTypespec: (tlul_fifo_sync)
      |vpiStmt:
      \_RefModule: work@tlul_fifo_sync (fifo_d), line:7:5, endln:7:19
        |vpiParent:
        \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
        |vpiName:fifo_d
        |vpiDefName:work@tlul_fifo_sync
        |vpiActual:
        \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiImportTypespec:
    \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
    |vpiImportTypespec:
    \_LogicNet: (work@tlul_socket_1n.i), line:6:23, endln:6:24
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@tlul_socket_1n.i), line:6:31, endln:6:32
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiName:i
      |vpiFullName:work@tlul_socket_1n.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:6:8, endln:6:20
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiRhs:
      \_Constant: , line:6:19, endln:6:20
        |vpiParent:
        \_Assignment: , line:6:8, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@tlul_socket_1n.i), line:6:15, endln:6:16
    |vpiCondition:
    \_Operation: , line:6:23, endln:6:28
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.i), line:6:23, endln:6:24
        |vpiParent:
        \_Operation: , line:6:23, endln:6:28
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_LogicNet: (work@tlul_socket_1n.i), line:6:23, endln:6:24
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.N), line:6:27, endln:6:28
        |vpiParent:
        \_Operation: , line:6:23, endln:6:28
        |vpiName:N
        |vpiFullName:work@tlul_socket_1n.N
        |vpiActual:
        \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiForIncStmt:
    \_Operation: , line:6:31, endln:6:34
      |vpiParent:
      \_GenFor: (work@tlul_socket_1n), line:6:3, endln:8:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@tlul_socket_1n.i), line:6:31, endln:6:32
        |vpiParent:
        \_Operation: , line:6:31, endln:6:34
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_LogicNet: (work@tlul_socket_1n.i), line:6:31, endln:6:32
    |vpiStmt:
    \_Begin: (work@tlul_socket_1n.gen_dfifo), line:6:36, endln:8:6
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiTypedef:
  \_PackedArrayTypespec: 
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiRange:
    \_Range: , line:5:65, endln:5:74
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Operation: , line:5:66, endln:5:71
        |vpiParent:
        \_Range: , line:5:65, endln:5:74
        |vpiOpType:11
        |vpiOperand:
        \_Operation: , line:5:66, endln:5:69
          |vpiParent:
          \_Operation: , line:5:66, endln:5:71
          |vpiOpType:25
          |vpiOperand:
          \_RefObj: (work@tlul_socket_1n.N), line:5:66, endln:5:67
            |vpiParent:
            \_Operation: , line:5:66, endln:5:69
            |vpiName:N
            |vpiFullName:work@tlul_socket_1n.N
            |vpiActual:
            \_Parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
          |vpiOperand:
          \_Constant: , line:5:68, endln:5:69
            |vpiParent:
            \_Operation: , line:5:66, endln:5:69
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:70, endln:5:71
          |vpiParent:
          \_Operation: , line:5:66, endln:5:71
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:72, endln:5:73
        |vpiParent:
        \_Range: , line:5:65, endln:5:74
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@tlul_socket_1n)
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiFullName:work@tlul_socket_1n
      |vpiActual:
      \_BitTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_PackedArrayTypespec: 
  |vpiDefName:work@tlul_socket_1n
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.A), line:18:12, endln:18:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |HEX:200000000000000
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_Parameter: (work@top.B), line:19:12, endln:19:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParamAssign:
  \_ParamAssign: , line:18:12, endln:18:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:18:16, endln:18:35
      |vpiParent:
      \_ParamAssign: , line:18:12, endln:18:35
      |vpiDecompile:68'h200000000000000
      |vpiSize:68
      |HEX:200000000000000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.A), line:18:12, endln:18:35
  |vpiParamAssign:
  \_ParamAssign: , line:19:12, endln:19:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
      |vpiParent:
      \_ParamAssign: , line:19:12, endln:19:25
      |vpiName:A
      |vpiFullName:work@top.A
      |vpiDefName:A
      |vpiActual:
      \_Parameter: (work@top.A), line:18:12, endln:18:35
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:19:18, endln:19:21
        |vpiParent:
        \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:19:18, endln:19:19
          |vpiParent:
          \_Operation: , line:19:18, endln:19:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:19:20, endln:19:21
          |vpiParent:
          \_Operation: , line:19:18, endln:19:21
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:19:23, endln:19:24
        |vpiParent:
        \_IndexedPartSelect: A (work@top.A), line:19:18, endln:19:24
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.B), line:19:12, endln:19:25
  |vpiDefName:work@top
|vpiAllModules:
\_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@xbar_main)
    |vpiName:work@xbar_main
  |vpiTypedef:
  \_ModuleTypespec: (tlul_socket_1n)
    |vpiParent:
    \_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:tlul_socket_1n
  |vpiImportTypespec:
  \_ModuleTypespec: (tlul_socket_1n)
  |vpiDefName:work@xbar_main
  |vpiRefModule:
  \_RefModule: work@tlul_socket_1n (u_s1n_25), line:12:3, endln:12:17
    |vpiParent:
    \_Module: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:u_s1n_25
    |vpiDefName:work@tlul_socket_1n
    |vpiActual:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
