{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641896272060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641896272061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 15:47:51 2022 " "Processing started: Tue Jan 11 15:47:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641896272061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896272061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896272061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641896273744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641896273744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282712 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282725 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282725 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282725 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282737 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_013_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282740 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_013 " "Found entity 2: soc_system_mm_interconnect_0_router_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282741 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282742 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282743 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282743 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641896282744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282744 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys_0 " "Found entity 1: soc_system_sysid_qsys_0" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_switch_pio " "Found entity 1: soc_system_switch_pio" {  } { { "soc_system/synthesis/submodules/soc_system_switch_pio.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_64K.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_64K.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_64K " "Found entity 1: soc_system_ocram_64K" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_16b " "Found entity 1: soc_system_ocram_16b" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu " "Found entity 21: soc_system_nios2_gen2_0_cpu" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0 " "Found entity 1: soc_system_master_0" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_p2b_adapter " "Found entity 1: soc_system_master_0_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_b2p_adapter " "Found entity 1: soc_system_master_0_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_timing_adt " "Found entity 1: soc_system_master_0_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282780 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282780 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282787 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282787 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282787 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282787 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/VexRiscv.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "soc_system/synthesis/submodules/VexRiscv.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/VexRiscv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.v 1 1 " "Found 1 design units, including 1 entities, in source file blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896282789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink " "Elaborating entity \"blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641896282914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "power_on_reset_std_sync_inst" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborated megafunction instantiation \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Instantiated megafunction \"altera_std_synchronizer:power_on_reset_std_sync_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 20 " "Parameter \"depth\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896282937 ""}  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896282937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "blink.v" "u0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv soc_system:u0\|VexRiscv:vexriscv_0 " "Elaborating entity \"VexRiscv\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vexriscv_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Cfu.v 1 1 " "Using design file Cfu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cfu " "Found entity 1: Cfu" {  } { { "Cfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/Cfu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896282988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641896282988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cfu soc_system:u0\|VexRiscv:vexriscv_0\|Cfu:Cfu " "Elaborating entity \"Cfu\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|Cfu:Cfu\"" {  } { { "soc_system/synthesis/submodules/VexRiscv.v" "Cfu" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/VexRiscv.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282990 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(626) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(626): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282999 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(688) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(688): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282999 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(758) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(758): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896282999 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(1660) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(1660)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1660 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283001 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6547) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6547)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6547 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283009 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6548) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6548)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6548 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283009 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(6549) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(6549)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6549 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283009 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7112) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7112)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7113) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7113)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7114) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7114)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7114 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7115) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7115)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7116) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7116)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283011 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(7785) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7785): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7785 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283011 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv_FullCfu.v(7800) " "Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7800): overriding existing value for attribute \"syn_keep\"" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7800 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7842) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7842)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7842 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style VexRiscv_FullCfu.v(7843) " "Unrecognized synthesis attribute \"ram_style\" at VexRiscv_FullCfu.v(7843)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7843 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(8109) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(8109)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 8109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg VexRiscv_FullCfu.v(8110) " "Unrecognized synthesis attribute \"async_reg\" at VexRiscv_FullCfu.v(8110)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 8110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283012 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VexRiscv_FullCfu.v 8 8 " "Using design file VexRiscv_FullCfu.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv_FullCfu " "Found entity 1: VexRiscv_FullCfu" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "2 SystemDebugger " "Found entity 2: SystemDebugger" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "3 JtagBridge " "Found entity 3: JtagBridge" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "4 StreamFork " "Found entity 4: StreamFork" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataCache " "Found entity 5: DataCache" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "6 InstructionCache " "Found entity 6: InstructionCache" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "7 FlowCCByToggle " "Found entity 7: FlowCCByToggle" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 8038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""} { "Info" "ISGN_ENTITY_NAME" "8 BufferCC " "Found entity 8: BufferCC" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 8103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641896283015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv_FullCfu soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1 " "Elaborating entity \"VexRiscv_FullCfu\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\"" {  } { { "soc_system/synthesis/submodules/VexRiscv.v" "VexRiscv1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/VexRiscv.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_CfuPlugin_CFU_IN_FLIGHT VexRiscv_FullCfu.v(522) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(522): object \"writeBack_CfuPlugin_CFU_IN_FLIGHT\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283054 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv_FullCfu.v(590) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(590): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283055 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv_FullCfu.v(716) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(716): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv_FullCfu.v(717) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(717): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv_FullCfu.v(727) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(727): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv_FullCfu.v(728) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(728): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv_FullCfu.v(738) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(738): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv_FullCfu.v(739) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(739): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv_FullCfu.v(749) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(749): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv_FullCfu.v(751) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(751): object \"lastStageInstruction\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv_FullCfu.v(752) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(752): object \"lastStagePc\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv_FullCfu.v(753) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(753): object \"lastStageIsValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283056 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv_FullCfu.v(754) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(754): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv_FullCfu.v(760) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(760): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv_FullCfu.v(762) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(762): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 762 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv_FullCfu.v(763) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(763): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 763 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv_FullCfu.v(764) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(764): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv_FullCfu.v(768) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(768): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv_FullCfu.v(769) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(769): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv_FullCfu.v(771) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(771): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv_FullCfu.v(781) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(781): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 781 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv_FullCfu.v(796) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(796): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv_FullCfu.v(797) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(797): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv_FullCfu.v(799) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(799): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv_FullCfu.v(809) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(809): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv_FullCfu.v(829) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(829): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv_FullCfu.v(830) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(830): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 830 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283057 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv_FullCfu.v(834) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(834): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv_FullCfu.v(835) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(835): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 835 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv_FullCfu.v(836) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(836): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv_FullCfu.v(837) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(837): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 837 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv_FullCfu.v(839) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(839): object \"contextSwitching\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv_FullCfu.v(847) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(847): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv_FullCfu.v(872) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(872): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv_FullCfu.v(890) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(890): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv_FullCfu.v(951) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(951): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_IBusCachedPlugin_rspCounter VexRiscv_FullCfu.v(955) " "Verilog HDL warning at VexRiscv_FullCfu.v(955): object _zz_IBusCachedPlugin_rspCounter used but never assigned" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 955 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641896283058 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_DBusCachedPlugin_rspCounter VexRiscv_FullCfu.v(1003) " "Verilog HDL warning at VexRiscv_FullCfu.v(1003): object _zz_DBusCachedPlugin_rspCounter used but never assigned" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1003 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641896283059 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv_FullCfu.v(1167) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1167): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283060 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv_FullCfu.v(1182) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1182): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283060 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv_FullCfu.v(1201) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1201): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283060 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle VexRiscv_FullCfu.v(1255) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1255): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283060 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_b_payload_resp VexRiscv_FullCfu.v(1527) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1527): object \"dbus_axi_b_payload_resp\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1527 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_r_payload_last VexRiscv_FullCfu.v(1532) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1532): object \"dbus_axi_r_payload_last\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_uncached VexRiscv_FullCfu.v(1548) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1548): object \"streamFork_1_io_outputs_0_thrown_payload_uncached\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1548 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_data VexRiscv_FullCfu.v(1550) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1550): object \"streamFork_1_io_outputs_0_thrown_payload_data\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_mask VexRiscv_FullCfu.v(1551) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1551): object \"streamFork_1_io_outputs_0_thrown_payload_mask\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_last VexRiscv_FullCfu.v(1553) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1553): object \"streamFork_1_io_outputs_0_thrown_payload_last\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_wr VexRiscv_FullCfu.v(1557) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1557): object \"streamFork_1_io_outputs_1_thrown_payload_wr\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_uncached VexRiscv_FullCfu.v(1558) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1558): object \"streamFork_1_io_outputs_1_thrown_payload_uncached\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_address VexRiscv_FullCfu.v(1559) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1559): object \"streamFork_1_io_outputs_1_thrown_payload_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283062 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_size VexRiscv_FullCfu.v(1562) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1562): object \"streamFork_1_io_outputs_1_thrown_payload_size\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1571) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1571): object \"decode_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1572) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1572): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1573) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1573): object \"_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_1_string VexRiscv_FullCfu.v(1574) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1574): object \"_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1575) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1575): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string VexRiscv_FullCfu.v(1576) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1576): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1577) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1577): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string VexRiscv_FullCfu.v(1578) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1578): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv_FullCfu.v(1579) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1579): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string VexRiscv_FullCfu.v(1580) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1580): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1581) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1581): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string VexRiscv_FullCfu.v(1582) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1582): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1583) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1583): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string VexRiscv_FullCfu.v(1584) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1584): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1585) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1585): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1586) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1586): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv_FullCfu.v(1587) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1587): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283063 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string VexRiscv_FullCfu.v(1588) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1588): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1589) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1589): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1590) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1590): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1591) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1591): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1592) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1592): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1593) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1593): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string VexRiscv_FullCfu.v(1594) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1594): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv_FullCfu.v(1595) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1595): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string VexRiscv_FullCfu.v(1596) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1596): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1597) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1597): object \"_zz_decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_1_string VexRiscv_FullCfu.v(1598) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1598): object \"_zz_decode_to_execute_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1598 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv_FullCfu.v(1599) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1599): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1599 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string VexRiscv_FullCfu.v(1600) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1600): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1600 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1601) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1601): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string VexRiscv_FullCfu.v(1602) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1602): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv_FullCfu.v(1603) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1603): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1603 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283064 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string VexRiscv_FullCfu.v(1604) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1604): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1605) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1605): object \"_zz_decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_1_string VexRiscv_FullCfu.v(1606) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1606): object \"_zz_decode_to_execute_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1607) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1607): object \"execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1608) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1608): object \"_zz_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv_FullCfu.v(1609) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1609): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1609 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1610) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1610): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv_FullCfu.v(1611) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1611): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1612) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1612): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1613) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1613): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1614) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1614): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1615) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1615): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1616) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1616): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1617) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1617): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1618) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1618): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1619) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1619): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1620) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1620): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1621) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1621): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283065 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1622) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1622): object \"_zz_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1623) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1623): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1624) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1624): object \"_zz_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv_FullCfu.v(1625) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1625): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1626) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1626): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1627) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1627): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1628) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1628): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_1_string VexRiscv_FullCfu.v(1629) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1629): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string VexRiscv_FullCfu.v(1630) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1630): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string VexRiscv_FullCfu.v(1631) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1631): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string VexRiscv_FullCfu.v(1632) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1632): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string VexRiscv_FullCfu.v(1633) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1633): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string VexRiscv_FullCfu.v(1634) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1634): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string VexRiscv_FullCfu.v(1635) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1635): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string VexRiscv_FullCfu.v(1636) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1636): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv_FullCfu.v(1637) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1637): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1637 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283066 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string VexRiscv_FullCfu.v(1638) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1638): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string VexRiscv_FullCfu.v(1639) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1639): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1639 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string VexRiscv_FullCfu.v(1640) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1640): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string VexRiscv_FullCfu.v(1641) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1641): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string VexRiscv_FullCfu.v(1642) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1642): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string VexRiscv_FullCfu.v(1643) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1643): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string VexRiscv_FullCfu.v(1644) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1644): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string VexRiscv_FullCfu.v(1645) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1645): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_8_string VexRiscv_FullCfu.v(1646) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1646): object \"_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_8_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv_FullCfu.v(1647) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1647): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv_FullCfu.v(1648) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1648): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv_FullCfu.v(1649) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1649): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv_FullCfu.v(1650) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1650): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv_FullCfu.v(1651) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1651): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv_FullCfu.v(1652) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1652): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283067 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv_FullCfu.v(1653) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1653): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283068 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv_FullCfu.v(1654) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1654): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283068 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv_FullCfu.v(1655) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1655): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283068 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv_FullCfu.v(1656) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1656): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283068 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string VexRiscv_FullCfu.v(1657) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1657): object \"decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283068 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4124) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4124): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 4124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283129 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4138) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4138): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 4138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283129 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4919) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4919): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 4919 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283135 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(4933) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4933): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 4933 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283136 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_cache" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv_FullCfu.v(7797) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7797): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv_FullCfu.v(7799) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7799): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv_FullCfu.v(7829) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7829): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv_FullCfu.v(7831) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7831): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv_FullCfu.v(7832) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7832): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv_FullCfu.v(7836) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7836): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283487 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\"" {  } { { "VexRiscv_FullCfu.v" "dataCache_1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv_FullCfu.v(6976) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6976): object \"haltCpu\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283528 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv_FullCfu.v(6985) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6985): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6985 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv_FullCfu.v(6986) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6986): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6986 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv_FullCfu.v(6987) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6987): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6987 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv_FullCfu.v(6988) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6988): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv_FullCfu.v(6989) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6989): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6989 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv_FullCfu.v(6990) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6990): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv_FullCfu.v(7018) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7018): object \"stage0_isAmo\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv_FullCfu.v(7025) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7025): object \"stageA_isAmo\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv_FullCfu.v(7026) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7026): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv_FullCfu.v(7037) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7037): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7037 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv_FullCfu.v(7045) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7045): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv_FullCfu.v(7048) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7048): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7048 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv_FullCfu.v(7050) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7050): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7050 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283529 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv_FullCfu.v(7052) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7052): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 7052 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283530 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv_FullCfu.v(6945) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv_FullCfu.v(6945) has no driver" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6945 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641896283554 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|StreamFork:streamFork_1 " "Elaborating entity \"StreamFork\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|StreamFork:streamFork_1\"" {  } { { "VexRiscv_FullCfu.v" "streamFork_1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1 " "Elaborating entity \"JtagBridge\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\"" {  } { { "VexRiscv_FullCfu.v" "jtagBridge_1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_stateNext_string VexRiscv_FullCfu.v(6572) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6572): object \"jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283583 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_state_string VexRiscv_FullCfu.v(6573) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6573): object \"jtag_tap_fsm_state_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283583 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_jtag_tap_fsm_stateNext_string VexRiscv_FullCfu.v(6574) " "Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6574): object \"_zz_jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896283583 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6662) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6662): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6662 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283585 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6717) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6717): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6717 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283585 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscv_FullCfu.v(6773) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6773): truncated value with size 5 to match size of target (4)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283586 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscv_FullCfu.v(6779) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6779): truncated value with size 5 to match size of target (4)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283586 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv_FullCfu.v(6768) " "Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6768): all case item expressions in this case statement are onehot" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6768 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641896283586 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 VexRiscv_FullCfu.v(6786) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6786): truncated value with size 33 to match size of target (32)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283586 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 34 VexRiscv_FullCfu.v(6802) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6802): truncated value with size 35 to match size of target (34)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283587 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1 " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\"" {  } { { "VexRiscv_FullCfu.v" "flowCCByToggle_1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc " "Elaborating entity \"BufferCC\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc\"" {  } { { "VexRiscv_FullCfu.v" "inputArea_target_buffercc" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 8068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|SystemDebugger:systemDebugger_1 " "Elaborating entity \"SystemDebugger\" for hierarchy \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|SystemDebugger:systemDebugger_1\"" {  } { { "VexRiscv_FullCfu.v" "systemDebugger_1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VexRiscv_FullCfu.v(6513) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6513): truncated value with size 9 to match size of target (8)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283608 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 67 VexRiscv_FullCfu.v(6515) " "Verilog HDL assignment warning at VexRiscv_FullCfu.v(6515): truncated value with size 68 to match size of target (67)" {  } { { "VexRiscv_FullCfu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 6515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896283608 "|blink|soc_system:u0|VexRiscv:vexriscv_0|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896283798 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896283798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896283970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896283970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896283978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896284274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896284274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896284274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896284274 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896284274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0 soc_system:u0\|soc_system_master_0:master_0 " "Elaborating entity \"soc_system_master_0\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\"" {  } { { "soc_system/synthesis/soc_system.v" "master_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896284998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285012 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285035 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285084 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_timing_adt soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_0_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "timing_adt" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896285122 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "fifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "transacto" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_b2p_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_0_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p_adapter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641896285201 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896285201 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_p2b_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_0_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b_adapter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "rst_controller" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285366 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896285403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896285403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285465 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285707 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896285746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896285746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285853 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_16b soc_system:u0\|soc_system_ocram_16b:ocram_16b " "Elaborating entity \"soc_system_ocram_16b\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_16b" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_16b.hex " "Parameter \"init_file\" = \"soc_system_ocram_16b.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896285885 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896285885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pum1 " "Found entity 1: altsyncram_pum1" {  } { { "db/altsyncram_pum1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_pum1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896285921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896285921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pum1 soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated " "Elaborating entity \"altsyncram_pum1\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896285922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_64K soc_system:u0\|soc_system_ocram_64K:ocram_64k " "Elaborating entity \"soc_system_ocram_64K\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_64k" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_64K.hex " "Parameter \"init_file\" = \"soc_system_ocram_64K.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896286070 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896286070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2n1 " "Found entity 1: altsyncram_d2n1" {  } { { "db/altsyncram_d2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_d2n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896286112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896286112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2n1 soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated " "Elaborating entity \"altsyncram_d2n1\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896286576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896286576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_d2n1.tdf" "decode3" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_d2n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896286609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896286609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_d2n1.tdf" "mux2" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_d2n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_switch_pio soc_system:u0\|soc_system_switch_pio:switch_pio " "Elaborating entity \"soc_system_switch_pio\" for hierarchy \"soc_system:u0\|soc_system_switch_pio:switch_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "switch_pio" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys_0 soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_system_sysid_qsys_0\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896286637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscv_0_dbusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscv_0_dbusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscv_0_dbusaxi_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscv_0_ibusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscv_0_ibusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscv_0_ibusaxi_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "switch_pio_s1_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_16b_s1_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_64k_s1_translator" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_dbusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_dbusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscv_0_dbusaxi_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_ibusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscv_0_ibusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscv_0_ibusaxi_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_013 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"soc_system_mm_interconnect_0_router_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_013" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_013_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_limiter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641896287746 "|blink|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896287801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_004" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_006" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_006" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_006.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_006" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_004" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_006" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_003" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/soc_system/synthesis/soc_system.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896288447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i84 " "Found entity 1: altsyncram_0i84" {  } { { "db/altsyncram_0i84.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_0i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896303045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896303045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mdi " "Found entity 1: cntr_mdi" {  } { { "db/cntr_mdi.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_mdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896304780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896304780 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896307065 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641896307652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.11.15:48:31 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl " "2022.01.11.15:48:31 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896311443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896313380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896313556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896314657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896314819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896314978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896315161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896315163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896315163 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641896315872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldee078ccc/alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316531 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896316643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896316643 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641896332855 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641896332855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896332891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896332891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896332926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896332926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896332945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896332945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896332945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_s5q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896332978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896332978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896333015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896333015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8q1 " "Found entity 1: altsyncram_m8q1" {  } { { "db/altsyncram_m8q1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_m8q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896333053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896333053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896333082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896333082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83q1 " "Found entity 1: altsyncram_83q1" {  } { { "db/altsyncram_83q1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_83q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896333119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896333119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896333144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641896333144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641896333144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641896333182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896333182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641896333751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896339296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "478 " "478 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641896345630 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[8\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[8\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[8\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[8\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[11\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[11\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[11\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[11\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[30\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[30\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[30\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[30\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[7\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[7\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[7\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[7\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[29\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[29\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[29\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[29\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[28\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[28\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[28\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[28\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[6\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[6\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[6\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[6\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[27\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[27\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[27\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[27\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[26\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[26\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[26\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[26\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[5\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[5\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[5\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[5\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[25\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[25\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[25\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[25\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[24\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[24\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[24\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[24\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[31\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[31\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[31\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[31\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[13\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[13\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[13\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[13\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[12\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[12\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[12\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[12\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[9\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[9\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[9\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[9\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[10\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[10\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[10\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[10\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[4\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[4\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[4\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[4\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[23\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[23\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[23\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[23\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[22\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[22\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[22\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[22\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[3\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[3\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[3\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[3\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[21\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[21\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[21\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[21\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[20\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[20\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[20\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[20\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[2\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[2\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[2\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[2\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[19\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[19\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[19\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[19\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[18\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[18\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[18\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[18\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[0\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[0\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[0\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[0\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[0\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[0\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[15\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[15\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[15\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[15\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[14\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[14\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[14\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[14\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[1\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[1\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[1\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[1\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[1\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[1\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[17\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[17\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[17\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[17\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[16\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS2\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS2\[16\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 688 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[16\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|execute_RS1\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "execute_RS1\[16\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 626 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"soc_system:u0\|VexRiscv:vexriscv_0\|VexRiscv_FullCfu:VexRiscv1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "VexRiscv_FullCfu.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/VexRiscv_FullCfu.v" 758 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896345699 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641896345699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/khyam/Downloads/qsys/cfu/jtag_master/output_files/blink.map.smsg " "Generated suppressed messages file /home/khyam/Downloads/qsys/cfu/jtag_master/output_files/blink.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896346727 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 291 4343 0 0 4052 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 291 of its 4343 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4052 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1641896352997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641896354237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641896354237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[2\] " "No output dependent on input pin \"push_button\[2\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896357959 "|blink|push_button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[3\] " "No output dependent on input pin \"push_button\[3\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/cfu/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641896357959 "|blink|push_button[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641896357959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38195 " "Implemented 38195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641896358046 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641896358046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35631 " "Implemented 35631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641896358046 ""} { "Info" "ICUT_CUT_TM_RAMS" "2543 " "Implemented 2543 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641896358046 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641896358046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641896358046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1619 " "Peak virtual memory: 1619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641896358226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 15:49:18 2022 " "Processing ended: Tue Jan 11 15:49:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641896358226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641896358226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641896358226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641896358226 ""}
