{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649173757567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649173757575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 17:49:17 2022 " "Processing started: Tue Apr 05 17:49:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649173757575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173757575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8_bit_updown_counter -c 8_bit_updown_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8_bit_updown_counter -c 8_bit_updown_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173757576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649173758347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649173758347 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" updown_counter.v(31) " "Verilog HDL syntax error at updown_counter.v(31) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "updown_counter.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/updown_counter.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1649173771398 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "updown_counter updown_counter.v(5) " "Ignored design unit \"updown_counter\" at updown_counter.v(5) due to previous errors" {  } { { "updown_counter.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/updown_counter.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1649173771398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file updown_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771398 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkEnable.v(17) " "Verilog HDL information at clkEnable.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "clkEnable.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/clkEnable.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649173771398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenable.v 1 1 " "Found 1 design units, including 1 entities, in source file clkenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkEnable " "Found entity 1: clkEnable" {  } { { "clkEnable.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/clkEnable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus_mux " "Found entity 1: counter_bus_mux" {  } { { "counter_bus_mux.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/counter_bus_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Task1 " "Found entity 1: Task1" {  } { { "Task1.bdf" "" { Schematic "C:/Users/Fabian/Documents/Quartus/Task2/Task1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "C:/Users/Fabian/Documents/Quartus/Task2/simple_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_updown_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_updown_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_updown_counter " "Found entity 1: 8_bit_updown_counter" {  } { { "8_bit_updown_counter.bdf" "" { Schematic "C:/Users/Fabian/Documents/Quartus/Task2/8_bit_updown_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_updown_counter_unmodified.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_updown_counter_unmodified.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_updown_counter_unmodified " "Found entity 1: 8_bit_updown_counter_unmodified" {  } { { "8_bit_updown_counter_unmodified.bdf" "" { Schematic "C:/Users/Fabian/Documents/Quartus/Task2/8_bit_updown_counter_unmodified.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649173771414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fabian/Documents/Quartus/Task2/output_files/8_bit_updown_counter.map.smsg " "Generated suppressed messages file C:/Users/Fabian/Documents/Quartus/Task2/output_files/8_bit_updown_counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649173771498 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 17:49:31 2022 " "Processing ended: Tue Apr 05 17:49:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649173771498 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649173771498 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649173771498 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173771498 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649173772169 ""}
