{"vcs1":{"timestamp_begin":1731405816.198310146, "rt":2.05, "ut":0.79, "st":0.23}}
{"vcselab":{"timestamp_begin":1731405818.328607436, "rt":1.35, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731405819.754712644, "rt":0.39, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731405815.654101347}
{"VCS_COMP_START_TIME": 1731405815.654101347}
{"VCS_COMP_END_TIME": 1731405822.419092781}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336636}}
{"stitch_vcselab": {"peak_mem": 231592}}
