*$
*$#$
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS3704
* Date: 11NOV2021
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.s003
* EVM Order Number: 
* EVM User's Guide: 
* Datasheet: SNVSBZ2 - MARCH 2021
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modelled
*      a. VDD THRESHOLD RESPONSE
*      b. POSITIVE AND NEGATIVE OVERDRIVE
*      c. SET DELAY TIME 
*      d. INTERNAL HYSTERESIS 
*      e. OUTPUT MODES (PPH, PPL, ODL)
*      f. START-UP TIME
*      g. IDD PIN CURRENT 
*      
*      
* 2. Temperature effects are not modelled.
*
*****************************************************************************
* source TPS3704_3CH_VERSION
.SUBCKT TPS3704_3CH VDD SENSE1 SENSE2 GND SENSE3 RESET3 RESET2 RESET1  PARAMS: CH1_INPUT=0 CH2_INPUT=1 CH3_INPUT=2 TOL=0.1 CH1_OUTPUT=0 CH2_OUTPUT=0 CH3_OUTPUT=0 VTH1=2 VTH2=2 VTH3=2
X_U91         N17957087 VDD_OK_2 N17954467 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10         N16855515 SENSE1 N079923 N16855570 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V25         N17913235 0 1.4
X_U82         CH2_INPUT N17957087 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_G1         VDD 0 TABLE { V(N17913693, 0) } 
+ (
+  (0,0)(1.7,5.2736u)(2,5.3614u)(2.5,5.4313u)(3,5.494u)(3.3,5.5292u)(3.5,5.5523u)(4,5.6096u)(4.5,5.6749u)(5,5.7573u)(5.5,5.8796u)(6,6.2511u)
+  )
R_R7         0 GND  1m TC=0,0 
X_U65         VDD_STARTUP VDD_OK_1 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V24         N17913201 0 65m
X_U92         CH2_INPUT VDD_OK_2 SENSE_CT_2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V12         U2_N16765815 0 1.28V
V_U2_V11         U2_N16769295 0 1.28Vdc
C_U2_C1         CTS2 0  38.5p  
G_U2_ABMI2         0 CTS2 VALUE { IF(V(N17954467)>0.5,10u,0)    }
X_U2_U18         N17954467 U2_CTS_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8         CTS2 U2_N16765815 CTS_OK_SENSE_2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_S4    U2_CTS_SENSE_BAR 0 CTS2 0 CTSDELAY_U2_S4 
D_U2_D13         CTS2 U2_N16769295 D_D1 
C_C1         0 VDD_STARTUP  1u  TC=0,0 
E_E4         N17913693 0 VDD 0 1
V_V20         N16855515 0 {VITP1_1}
X_U37         N17944254 VDD POR_OK_PPL_1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_D10         VDD_STARTUP VDD_VALID D_D1 
X_S5    DRIVE_SIG_PPL_1 0 PPL_1 0 TPS3704_3CH_S5 
R_R1         VDD_VALID VDD_STARTUP  1405 TC=0,0 
X_U11         VDD N17913235 N17913201 VDD_VALID COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U8         CTR2 U1_N16765815 CTR_OK_SENSE_2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U1_C1         CTR2 0  4.9773n  
X_U1_U18         SENSE_CT_2 U1_CTR_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABMI2         0 CTR2 VALUE { IF(V(SENSE_CT_2)>0.5,1u,0)    }
X_U1_S4    U1_CTR_SENSE_BAR 0 CTR2 U1_N16767630 CTRDELAY_U1_S4 
V_U1_V14         U1_N16768959 0 2V
D_U1_D14         CTR2 U1_N16768959 D_D1 
D_U1_D13         U1_N16770446 CTR2 D_D1 
V_U1_V13         U1_N16767630 0 0V
V_U1_V17         U1_N16770375 0 0V
R_U1_R1         U1_N16770446 U1_N16770375  1k TC=0,0 
X_U1_U19         U1_N16769887 CTR2 MR_ASSERT_2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U1_V16         U1_N16769887 0 0.30
V_U1_V15         U1_N16765815 0 2V
V_V23         N17944254 0 0.7
X_S7    N16784978 0 VDD1 PPL_1 TPS3704_3CH_S7 
E_ABM15         VDD1 0 VALUE { (V(VDD)*1)    }
X_S8    DRIVE_SIG_PPH_1 0 VDD1 PPH_1 TPS3704_3CH_S8 
X_U95         N19904 VDD POR_OK_PPH_1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U96         POR_OK_PPH_1 SR_Q_1 DRIVE_SIG_PPH_1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S9    N16786016 0 PPH_1 0 TPS3704_3CH_S9 
V_V26         N19904 0 0.7
X_U99_U8         CTR1 U99_N16765815 CTR_OK_SENSE_1 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U99_C1         CTR1 0  4.9773n  
X_U99_U18         SENSE_CT_1 U99_CTR_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U99_ABMI2         0 CTR1 VALUE { IF(V(SENSE_CT_1)>0.5,1u,0)    }
X_U99_S4    U99_CTR_SENSE_BAR 0 CTR1 U99_N16767630 CTRDELAY_U99_S4 
V_U99_V14         U99_N16768959 0 2V
D_U99_D14         CTR1 U99_N16768959 D_D1 
D_U99_D13         U99_N16770446 CTR1 D_D1 
V_U99_V13         U99_N16767630 0 0V
V_U99_V17         U99_N16770375 0 0V
R_U99_R1         U99_N16770446 U99_N16770375  1k TC=0,0 
X_U99_U19         U99_N16769887 CTR1 MR_ASSERT_1 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U99_V16         U99_N16769887 0 0.30
V_U99_V15         U99_N16765815 0 2V
X_U101         CH1_INPUT VDD_OK_1 SENSE_CT_1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U102_V12         U102_N16765815 0 1.28V
V_U102_V11         U102_N16769295 0 1.28Vdc
G_U102_ABMI2         0 CTS1 VALUE { IF(V(N24142)>0.5,10u,0)    }
X_U102_U8         CTS1 U102_N16765815 CTS_OK_SENSE_1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U102_C1         CTS1 0  38.5p  
X_U102_U18         N24142 U102_CTS_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U102_S4    U102_CTS_SENSE_BAR 0 CTS1 0 CTSDELAY_U102_S4 
D_U102_D13         CTS1 U102_N16769295 D_D1 
X_U105         N51463 VDD_OK_1 N24142 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U107         N26810 VDD POR_OK_ODL_1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V28         N26810 0 0.7
X_U120         N36132 N36435 N34628 N16856884 COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_V40         N34628 0 {VITP1_1*HYS1}
X_U122         VDD_STARTUP VDD_OK_2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U150         MR_ASSERT_1 N16793116 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U128         N16781930 SR_Q_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U140         N16784078 SR_Q_1 DRIVE_SIG_PPL_1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U132         N16782258 SR_Q_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U134         N16782308 SR_QB_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U127         N16793146 SR_QB_1 N16781930 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U152         CTS_OK_SENSE_2 MR_ASSERT_2 N16793391 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U130         N16782054 SR_QB_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R10         ODL_1 RESET1  {R1_ODL} TC=0,0 
X_U142         N16786103 SR_Q_1 DRIVE_SIG_ODL_1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U126         CH1_INPUT N51463 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U131         N16793577 SR_QB_2 N16782258 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U151         CTS_OK_SENSE_1 MR_ASSERT_1 N16793275 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U149         CTR_OK_SENSE_1 N16793116 N16793146 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U133         SR_Q_2 N16788358 N16782308 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R8         PPH_1 RESET1  {R1_PPH} TC=0,0 
X_U141         POR_OK_ODL_1 N16786103 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R9         PPL_1 RESET1  {R1_PPL} TC=0,0 
E_ABM19         N36132 0 VALUE { {V(SENSE1)+(VITP1_1*HYS1)}    }
X_U139         POR_OK_PPL_1 N16784078 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U137         N16783000 N16793275 N16783101 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U147         VDD_OK_2 N16788269 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U136         VDD_OK_1 N16783000 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U94         DRIVE_SIG_PPL_1 N16784978 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U129         SR_Q_1 N16783101 N16782054 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S28    DRIVE_SIG_ODL_1 0 ODL_1 0 TPS3704_3CH_S28 
X_U97         DRIVE_SIG_PPH_1 N16786016 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U148         N16788269 N16793391 N16788358 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U153         CTR_OK_SENSE_2 N16793557 N16793577 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U154         MR_ASSERT_2 N16793557 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U211         N16860751 SENSE_OV_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V84         N16863120 0 {VITP1_3*HYS3}
X_U172         N16823061 SR_Q_2 DRIVE_SIG_PPL_2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U176         N16823391 VDD POR_OK_ODL_2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U174         POR_OK_PPH_2 SR_Q_2 DRIVE_SIG_PPH_2 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_R20         SENSE_UV_2 CH2_INPUT  {R_CH2_SENSE_UV_2} TC=0,0 
X_S29    N16822991 0 VDD1 PPL_2 TPS3704_3CH_S29 
V_V73         N16860810 0 {VITP1_2}
X_S37    N16824921 0 PPH_3 0 TPS3704_3CH_S37 
V_V77         N16861018 0 {VITP1_2*(1-TOL)}
X_U187         POR_OK_ODL_3 N16825009 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U225         SENSE_OV_WIN_3 SENSE_UV_WIN_3 SENSE_WIN_3 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U201         CH3_INPUT N16827043 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U193         VDD_OK_3 N16826329 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V63         N16823391 0 0.7
V_V39         N36435 0 {VITP1_1}
R_R18         SENSE_WIN_1 CH1_INPUT  {R_CH1_SENSE_WIN_1} TC=0,0 
X_U183         N16824808 VDD POR_OK_PPH_3 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U175         DRIVE_SIG_PPH_2 N16823329 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U208         N16859155 SENSE_UV_WIN_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V74         N168607773 0 {VITP1_2*HYS2}
X_U219         N16862898 N16862918 N16862948 N16862903 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_S30    DRIVE_SIG_PPL_2 0 PPL_2 0 TPS3704_3CH_S30 
V_V75         N16860953 0 {VITP1_2*(1+TOL)}
V_V80         N16862948 0 {VITP1_3*HYS3}
E_ABM25         N16860746 0 VALUE { {V(SENSE2)+(VITP1_2*HYS2)}    }
X_U168         VDD_STARTUP VDD_OK_3 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U202         N16827043 VDD_OK_3 N16827046 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R21         SENSE_WIN_2 CH2_INPUT  {R_CH2_SENSE_WIN_2} TC=0,0 
X_U180         N16824627 VDD POR_OK_PPL_3 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V78         N16861060 0 {VITP1_2*HYS2}
X_U220         N16862903 SENSE_OV_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U188         N16825009 SR_Q_3 DRIVE_SIG_ODL_3 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S32    N16823329 0 PPH_2 0 TPS3704_3CH_S32 
X_U189         CTR_OK_SENSE_3 N16826258 N16826242 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_R14         SENSE_OV_1 CH1_INPUT  {R_CH1_SENSE_OV_1} TC=0,0 
X_U177         POR_OK_ODL_2 N16823417 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM26         N16860927 0 VALUE { {V(SENSE2)+(VITP1_2*HYS2)}    }
V_V65         N16824808 0 0.7
X_U212         N16860810 SENSE2 N168607773 N16860815 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V81         N16862962 0 {VITP1_3}
V_V85         N16863170 0 {VITP1_3*(1-TOL)}
R_R22         SENSE_OV_3 CH3_INPUT  {R_CH3_SENSE_OV_3} TC=0,0 
V_V64         N16824627 0 0.7
V_V68         N16852862 0 {VITP1_1*(1-TOL)}
X_U173         N16823216 VDD POR_OK_PPH_2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U217         N16861018 SENSE2 N16861060 N16861023 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U194         SR_Q_3 N16826401 N16826380 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V82         N168629293 0 {VITP1_3*HYS3}
X_S38    DRIVE_SIG_ODL_3 0 ODL_3 0 TPS3704_3CH_S38 
V_U198_V15         U198_N16765815 0 2V
X_U198_U19         U198_N16769887 CTR3 MR_ASSERT_3 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U198_U8         CTR3 U198_N16765815 CTR_OK_SENSE_3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U198_R1         U198_N16770446 U198_N16770375  1k TC=0,0 
C_U198_C1         CTR3 0  4.9773n  
X_U198_U18         SENSE_CT_3 U198_CTR_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U198_D14         CTR3 U198_N16768959 D_D1 
V_U198_V14         U198_N16768959 0 2V
V_U198_V16         U198_N16769887 0 0.30
V_U198_V17         U198_N16770375 0 0V
G_U198_ABMI2         0 CTR3 VALUE { IF(V(SENSE_CT_3)>0.5,1u,0)    }
V_U198_V13         U198_N16767630 0 0V
D_U198_D13         U198_N16770446 CTR3 D_D1 
X_U198_S4    U198_CTR_SENSE_BAR 0 CTR3 U198_N16767630 CTRDELAY_U198_S4 
R_R29         PPL_3 RESET3  {R3_PPL} TC=0,0 
V_V71         N16860766 0 {VITP1_2}
V_V83         N16863105 0 {VITP1_3*(1+TOL)}
X_U170         N16823035 VDD POR_OK_PPL_2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_S36    DRIVE_SIG_PPH_3 0 VDD1 PPH_3 TPS3704_3CH_S36 
E_ABM27         N16862898 0 VALUE { {V(SENSE3)+(VITP1_3*HYS3)}    }
X_U190         MR_ASSERT_3 N16826258 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U214         N16860927 N16860953 N16860968 N16860936 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R30         ODL_3 RESET3  {R3_ODL} TC=0,0 
R_R15         SENSE_UV_1 CH1_INPUT  {R_CH1_SENSE_UV_1} TC=0,0 
X_U178         N16823417 SR_Q_2 DRIVE_SIG_ODL_2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U181         POR_OK_PPL_3 N16824653 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U218         N16861023 SENSE_UV_WIN_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U195         N16826380 SR_QB_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V62         N16823216 0 0.7
V_V86         N16863212 0 {VITP1_3*HYS3}
X_U205         N16855570 SENSE_UV_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U209         SENSE_OV_WIN_1 SENSE_UV_WIN_1 SENSE_WIN_1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_R23         SENSE_UV_3 CH3_INPUT  {R_CH3_SENSE_UV_3} TC=0,0 
V_V61         N16823035 0 0.7
X_U213         N16860815 SENSE_UV_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM28         N16863079 0 VALUE { {V(SENSE3)+(VITP1_3*HYS3)}    }
X_U206         N16856884 SENSE_OV_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V69         N16852894 0 {VITP1_1*HYS1}
V_V67         N16852883 0 {VITP1_1*(1+TOL)}
X_U215         N16860936 SENSE_OV_WIN_2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U203         N16852853 N16852883 N16852894 N16858552 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U179         DRIVE_SIG_PPL_3 N16824583 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U221         N16862962 SENSE3 N168629293 N16862967 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U196         N16826329 N16826410 N16826401 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R28         PPH_3 RESET3  {R3_PPH} TC=0,0 
V_V76         N16860968 0 {VITP1_2*HYS2}
R_R26         PPL_2 RESET2  {R2_PPL} TC=0,0 
X_S33    DRIVE_SIG_ODL_2 0 ODL_2 0 TPS3704_3CH_S33 
X_U191         N16826242 SR_QB_3 N16826293 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U226         N16863170 SENSE3 N16863212 N16863175 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U199         CH3_INPUT VDD_OK_3 SENSE_CT_3 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S31    DRIVE_SIG_PPH_2 0 VDD1 PPH_2 TPS3704_3CH_S31 
R_R27         ODL_2 RESET2  {R2_ODL} TC=0,0 
X_U216         SENSE_OV_WIN_2 SENSE_UV_WIN_2 SENSE_WIN_2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V70         N16852907 0 {VITP1_1*HYS1}
X_U182         N16824653 SR_Q_3 DRIVE_SIG_PPL_3 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U207         N16858552 SENSE_OV_WIN_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U171         POR_OK_PPL_2 N16823061 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U186         N16824983 VDD POR_OK_ODL_3 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U184         POR_OK_PPH_3 SR_Q_3 DRIVE_SIG_PPH_3 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V79         N16862918 0 {VITP1_3}
R_R24         SENSE_WIN_3 CH3_INPUT  {R_CH3_SENSE_WIN_3} TC=0,0 
X_U204         N16852862 SENSE1 N16852907 N16859155 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_S34    N16824583 0 VDD1 PPL_3 TPS3704_3CH_S34 
X_U223         N16863079 N16863105 N16863120 N16863088 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R19         SENSE_OV_2 CH2_INPUT  {R_CH2_SENSE_OV_2} TC=0,0 
X_U192         N16826293 SR_Q_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V21         N079923 0 {VITP1_1*HYS1}
X_U210         N16860746 N16860766 N16860796 N16860751 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U227         N16863175 SENSE_UV_WIN_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V72         N16860796 0 {VITP1_2*HYS2}
X_U169         DRIVE_SIG_PPL_2 N16822991 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V66         N16824983 0 0.7
X_U185         DRIVE_SIG_PPH_3 N16824921 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R25         PPH_2 RESET2  {R2_PPH} TC=0,0 
X_U197         CTS_OK_SENSE_3 MR_ASSERT_3 N16826410 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U222         N16862967 SENSE_UV_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U200_V12         U200_N16765815 0 1.28V
V_U200_V11         U200_N16769295 0 1.28Vdc
G_U200_ABMI2         0 CTS3 VALUE { IF(V(N16827046)>0.5,10u,0)    }
X_U200_U8         CTS3 U200_N16765815 CTS_OK_SENSE_3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U200_C1         CTS3 0  38.5p  
X_U200_U18         N16827046 U200_CTS_SENSE_BAR INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U200_S4    U200_CTS_SENSE_BAR 0 CTS3 0 CTSDELAY_U200_S4 
D_U200_D13         CTS3 U200_N16769295 D_D1 
E_ABM24         N16852853 0 VALUE { {V(SENSE1)+(VITP1_1*HYS1)}    }
X_U224         N16863088 SENSE_OV_WIN_3 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S35    DRIVE_SIG_PPL_3 0 PPL_3 0 TPS3704_3CH_S35 
.PARAM  r_ch3_sense_uv_3={if(ch3_input!=1, 1e16,1e-6)} r_ch2_sense_ov_2=
+ {if(ch2_input!=0, 1e16,1e-6)} vtn1_1={vth1*(1-hys1)} c_off=
+ {if(vth1==0.8,78.125p,273.4375p)} hys1={if(vitp1_1>0.8, 0.0075, 0.014)} r2_odl=
+ {if(ch2_output!=0,1e16,1e-6)} vtn1_3={vth3*(1-hys3)} vtn1_2={vth2*(1-hys2)}
+  r2_pph={if(ch2_output!=1,1e16,1e-6)} r_ch2_sense_win_2={if(ch2_input!=2,
+  1e16,1e-6)} r3_pph={if(ch3_output!=1,1e16,1e-6)} r_ch3_sense_ov_3=
+ {if(ch3_input!=0, 1e16,1e-6)} hys3={if(vitp1_3>0.8, 0.0075, 0.014)} r3_odl=
+ {if(ch3_output!=0,1e16,1e-6)} hys2={if(vitp1_2>0.8, 0.0075, 0.014)} vitp1_2=
+ {vth2} r_ch3_sense_win_3={if(ch3_input!=2, 1e16,1e-6)} r_ch1_sense_uv_1=
+ {if(ch1_input!=1, 1e16,1e-6)} vitp2_1={vth1*(1+hys1)} vitp1_3={vth3} r1_odl=
+ {if(ch1_output!=0,1e16,1e-6)} r1_ppl={if(ch1_output!=2,1e16,1e-6)} r2_ppl=
+ {if(ch2_output!=2,1e16,1e-6)} r3_ppl={if(ch3_output!=2,1e16,1e-6)} vitp2_3=
+ {vth3*(1+hys3)} vitp1_1={vth1} vitp2_2={vth2*(1+hys2)} r1_pph=
+ {if(ch1_output!=1,1e16,1e-6)} r_ch1_sense_win_1={if(ch1_input!=2, 1e16,1e-6)}
+  r_ch1_sense_ov_1={if(ch1_input!=0, 1e16,1e-6)} r_ch2_sense_uv_2=
+ {if(ch2_input!=1, 1e16,1e-6)}
.ENDS TPS3704_3CH

.subckt CTSDELAY_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=2.3E8 Ron=2200 Voff=0.1V Von=0.5V
.ends CTSDELAY_U2_S4

.subckt TPS3704_3CH_S5 1 2 3 4  
S_S5         3 4 1 2 _S5
RS_S5         1 2 1G
.MODEL         _S5 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S5

.subckt CTRDELAY_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=2.3E8 Ron=1E4 Voff=0.1V Von=0.5V
.ends CTRDELAY_U1_S4

.subckt TPS3704_3CH_S7 1 2 3 4  
S_S7         3 4 1 2 _S7
RS_S7         1 2 1G
.MODEL         _S7 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S7

.subckt TPS3704_3CH_S8 1 2 3 4  
S_S8         3 4 1 2 _S8
RS_S8         1 2 1G
.MODEL         _S8 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S8

.subckt TPS3704_3CH_S9 1 2 3 4  
S_S9         3 4 1 2 _S9
RS_S9         1 2 1G
.MODEL         _S9 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S9

.subckt CTRDELAY_U99_S4 1 2 3 4  
S_U99_S4         3 4 1 2 _U99_S4
RS_U99_S4         1 2 1G
.MODEL         _U99_S4 VSWITCH Roff=2.3E8 Ron=1E4 Voff=0.1V Von=0.5V
.ends CTRDELAY_U99_S4

.subckt CTSDELAY_U102_S4 1 2 3 4  
S_U102_S4         3 4 1 2 _U102_S4
RS_U102_S4         1 2 1G
.MODEL         _U102_S4 VSWITCH Roff=2.3E8 Ron=2200 Voff=0.1V Von=0.5V
.ends CTSDELAY_U102_S4

.subckt TPS3704_3CH_S28 1 2 3 4  
S_S28         3 4 1 2 _S28
RS_S28         1 2 1G
.MODEL         _S28 VSWITCH Roff=1E8 Ron=24 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S28

.subckt TPS3704_3CH_S29 1 2 3 4  
S_S29         3 4 1 2 _S29
RS_S29         1 2 1G
.MODEL         _S29 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S29

.subckt TPS3704_3CH_S37 1 2 3 4  
S_S37         3 4 1 2 _S37
RS_S37         1 2 1G
.MODEL         _S37 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S37

.subckt TPS3704_3CH_S30 1 2 3 4  
S_S30         3 4 1 2 _S30
RS_S30         1 2 1G
.MODEL         _S30 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S30

.subckt TPS3704_3CH_S32 1 2 3 4  
S_S32         3 4 1 2 _S32
RS_S32         1 2 1G
.MODEL         _S32 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S32

.subckt TPS3704_3CH_S38 1 2 3 4  
S_S38         3 4 1 2 _S38
RS_S38         1 2 1G
.MODEL         _S38 VSWITCH Roff=1E8 Ron=24 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S38

.subckt CTRDELAY_U198_S4 1 2 3 4  
S_U198_S4         3 4 1 2 _U198_S4
RS_U198_S4         1 2 1G
.MODEL         _U198_S4 VSWITCH Roff=2.3E8 Ron=1E4 Voff=0.1V Von=0.5V
.ends CTRDELAY_U198_S4

.subckt TPS3704_3CH_S36 1 2 3 4  
S_S36         3 4 1 2 _S36
RS_S36         1 2 1G
.MODEL         _S36 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S36

.subckt TPS3704_3CH_S33 1 2 3 4  
S_S33         3 4 1 2 _S33
RS_S33         1 2 1G
.MODEL         _S33 VSWITCH Roff=1E8 Ron=24 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S33

.subckt TPS3704_3CH_S31 1 2 3 4  
S_S31         3 4 1 2 _S31
RS_S31         1 2 1G
.MODEL         _S31 VSWITCH Roff=1E6 Ron=50 Voff=0.3V Von=0.7V
.ends TPS3704_3CH_S31

.subckt TPS3704_3CH_S34 1 2 3 4  
S_S34         3 4 1 2 _S34
RS_S34         1 2 1G
.MODEL         _S34 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S34

.subckt CTSDELAY_U200_S4 1 2 3 4  
S_U200_S4         3 4 1 2 _U200_S4
RS_U200_S4         1 2 1G
.MODEL         _U200_S4 VSWITCH Roff=2.3E8 Ron=2200 Voff=0.1V Von=0.5V
.ends CTSDELAY_U200_S4

.subckt TPS3704_3CH_S35 1 2 3 4  
S_S35         3 4 1 2 _S35
RS_S35         1 2 1G
.MODEL         _S35 VSWITCH Roff=1E6 Ron=50 Voff=0.3 Von=0.7
.ends TPS3704_3CH_S35
