// Seed: 2468039172
`define pp_1 0
module module_0 (
    input id_1,
    input reg id_2,
    input reg id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  assign id_6 = 1'b0;
  always
    if (1) id_3 <= 1;
    else id_2 <= id_7;
  logic id_8;
  logic id_9;
  assign id_4[1-1'd0] = 1'b0;
endmodule
