// Seed: 29666289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always disable id_6;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    output logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wor id_15
);
  assign id_6#(.id_13(1)) = 1;
  wire id_17 = id_7;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 = -1;
    end
  end
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
