Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/arify/Programs_4_user/Xlinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot t15_dds_v2_behav xil_defaultlib.t15_dds_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9565] expression has 11 elements; formal 'addrs' expects 16 [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_13/project_13.srcs/sources_1/new/t15_dds_v2.vhd:101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t15_dds_v2 in library work failed.
