# Chapter 2.1: 8085 Architecture and Pin Diagram

## ğŸ“š Chapter Overview

This chapter provides a detailed study of the Intel 8085 microprocessor's internal architecture and external pin configuration. Understanding these fundamentals is essential for designing 8085-based systems.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Draw and explain the internal architecture of 8085
- Identify all 40 pins and their functions
- Understand the signal groups and their roles
- Design basic 8085 system connections

---

## 1. 8085 Introduction

### 1.1 Key Features

The Intel 8085 (introduced in 1976) is an 8-bit microprocessor with the following features:

| Feature | Specification |
|---------|---------------|
| Data Bus Width | 8 bits |
| Address Bus Width | 16 bits |
| Addressable Memory | 64 KB (65,536 bytes) |
| Clock Frequency | 3 MHz (8085), 5 MHz (8085A-2) |
| Power Supply | Single +5V |
| Package | 40-pin DIP |
| Instruction Count | 74 instruction types, 246 opcodes |
| Register Set | Six 8-bit + SP + PC |
| Interrupts | 5 hardware + 8 software (RST) |
| Technology | NMOS (8085), CMOS (80C85) |

---

## 2. Internal Architecture

### 2.1 Functional Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                            8085 INTERNAL ARCHITECTURE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                              â”‚
â”‚  INTERRUPT CONTROL          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚           REGISTER ARRAY                    â”‚ â”‚
â”‚  â”‚ TRAP â”€â”€â–º         â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚ â”‚
â”‚  â”‚ RST7.5 â”€â”€â–º       â”‚       â”‚  â”‚ W (8)   â”‚  Temp  â”‚ Z (8)   â”‚             â”‚ â”‚
â”‚  â”‚ RST6.5 â”€â”€â–º INTR  â”‚       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚ â”‚
â”‚  â”‚ RST5.5 â”€â”€â–º Logic â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚ â”‚
â”‚  â”‚ INTR â”€â”€â–º         â”‚       â”‚  â”‚  B (8)  â”‚        â”‚  C (8)  â”‚             â”‚ â”‚
â”‚  â”‚        â”€â”€â–º INTA  â”‚       â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚  â”‚  D (8)  â”‚        â”‚  E (8)  â”‚             â”‚ â”‚
â”‚                             â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”‚ â”‚
â”‚  SERIAL I/O                 â”‚  â”‚  H (8)  â”‚        â”‚  L (8)  â”‚             â”‚ â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚ â”‚
â”‚  â”‚ SID â”€â”€â–º Serial   â”‚       â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚ â”‚
â”‚  â”‚        I/O       â”‚       â”‚       â”‚   Stack Pointer (16)  â”‚             â”‚ â”‚
â”‚  â”‚ SOD â—„â”€â”€ Control  â”‚       â”‚       â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚       â”‚  Program Counter (16) â”‚             â”‚ â”‚
â”‚                             â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚ â”‚
â”‚                             â”‚   Incrementer/Decrementer Address Latch    â”‚ â”‚
â”‚                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                              â”‚                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                        INTERNAL DATA BUS (8-bit)                     â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚       â”‚              â”‚                â”‚                â”‚                    â”‚
â”‚       â–¼              â–¼                â–¼                â–¼                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚Accumulator  â”‚   Temp    â”‚   â”‚ Instruction   â”‚  â”‚                  â”‚    â”‚
â”‚  â”‚   (8)   â”‚   â”‚   Reg     â”‚   â”‚   Register    â”‚  â”‚  Timing and      â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜   â”‚   (8)     â”‚   â”‚     (8)       â”‚  â”‚  Control Unit    â”‚    â”‚
â”‚       â”‚        â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                  â”‚    â”‚
â”‚       â”‚              â”‚                 â”‚          â”‚  CLK GEN â—„â”€X1,X2 â”‚    â”‚
â”‚       â–¼              â–¼                 â–¼          â”‚                  â”‚    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚  Control Signals:â”‚    â”‚
â”‚  â”‚         ALU             â”‚   â”‚  Instructionâ”‚   â”‚  RD, WR, IO/M    â”‚    â”‚
â”‚  â”‚   Arithmetic Logic      â”‚   â”‚   Decoder   â”‚   â”‚  S0, S1, ALE     â”‚    â”‚
â”‚  â”‚         Unit            â”‚   â”‚             â”‚   â”‚  HOLD, HLDA      â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚  READY, RESET    â”‚    â”‚
â”‚              â”‚                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚              â–¼                                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚  â”‚   FLAG REGISTER (8)     â”‚                                              â”‚
â”‚  â”‚  S â”‚ Z â”‚ X â”‚AC â”‚ X â”‚ P â”‚ X â”‚CY                                        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                              â”‚
â”‚                                                                            â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•    â”‚
â”‚            Address Bus A15-A8 (8)        AD7-AD0 (8) Multiplexed         â”‚
â”‚                    â–¼                          â–¼                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚    Address Buffer           Address/Data Buffer                   â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.2 Major Functional Blocks

| Block | Function |
|-------|----------|
| **ALU** | Performs arithmetic (ADD, SUB, INC, DEC) and logical (AND, OR, XOR) operations |
| **Accumulator** | Primary 8-bit register for ALU operations, stores one operand and result |
| **Register Array** | Six 8-bit general purpose registers (B,C,D,E,H,L) + W,Z temporary registers |
| **Program Counter (PC)** | 16-bit register holding address of next instruction |
| **Stack Pointer (SP)** | 16-bit register pointing to top of stack |
| **Instruction Register** | Holds fetched instruction opcode |
| **Instruction Decoder** | Decodes opcode and generates internal control signals |
| **Timing & Control** | Generates timing signals and external control signals |
| **Interrupt Control** | Handles 5 hardware interrupt inputs |
| **Serial I/O** | Provides basic serial data input (SID) and output (SOD) |

---

## 3. Pin Diagram

### 3.1 Complete Pin Configuration

```
                        8085 PIN DIAGRAM (40-Pin DIP)
                        
                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
               X1    â”€â”€â”€ â”‚ 1              40  â”‚ â”€â”€â”€ Vcc (+5V)
               X2    â”€â”€â”€ â”‚ 2              39  â”‚ â”€â”€â”€ HOLD
           RESET OUT â”€â”€â”€ â”‚ 3              38  â”‚ â”€â”€â”€ HLDA
              SOD    â”€â”€â”€ â”‚ 4              37  â”‚ â”€â”€â”€ CLK (OUT)
              SID    â”€â”€â”€ â”‚ 5              36  â”‚ â”€â”€â”€ RESET IN
             TRAP    â”€â”€â”€ â”‚ 6              35  â”‚ â”€â”€â”€ READY
           RST 7.5   â”€â”€â”€ â”‚ 7              34  â”‚ â”€â”€â”€ IO/MÌ„
           RST 6.5   â”€â”€â”€ â”‚ 8              33  â”‚ â”€â”€â”€ S1
           RST 5.5   â”€â”€â”€ â”‚ 9              32  â”‚ â”€â”€â”€ RDÌ„
             INTR    â”€â”€â”€ â”‚ 10             31  â”‚ â”€â”€â”€ WRÌ„
             INTA    â”€â”€â”€ â”‚ 11             30  â”‚ â”€â”€â”€ ALE
              AD0    â”€â”€â”€ â”‚ 12             29  â”‚ â”€â”€â”€ S0
              AD1    â”€â”€â”€ â”‚ 13             28  â”‚ â”€â”€â”€ A15
              AD2    â”€â”€â”€ â”‚ 14             27  â”‚ â”€â”€â”€ A14
              AD3    â”€â”€â”€ â”‚ 15             26  â”‚ â”€â”€â”€ A13
              AD4    â”€â”€â”€ â”‚ 16             25  â”‚ â”€â”€â”€ A12
              AD5    â”€â”€â”€ â”‚ 17             24  â”‚ â”€â”€â”€ A11
              AD6    â”€â”€â”€ â”‚ 18             23  â”‚ â”€â”€â”€ A10
              AD7    â”€â”€â”€ â”‚ 19             22  â”‚ â”€â”€â”€ A9
              Vss    â”€â”€â”€ â”‚ 20             21  â”‚ â”€â”€â”€ A8
                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Pin Count by Category:
â€¢ Address/Data: 16 pins (AD0-AD7, A8-A15)
â€¢ Control: 8 pins (ALE, RD, WR, IO/M, S0, S1, READY, RESET IN)
â€¢ Interrupt: 6 pins (TRAP, RST 7.5, 6.5, 5.5, INTR, INTA)
â€¢ Serial I/O: 2 pins (SID, SOD)
â€¢ DMA: 2 pins (HOLD, HLDA)
â€¢ Clock: 4 pins (X1, X2, CLK OUT, RESET OUT)
â€¢ Power: 2 pins (Vcc, Vss)
```

### 3.2 Pin Categories and Descriptions

#### Group 1: Address and Data Pins

```
ADDRESS AND DATA SIGNALS:

Higher Address Lines (Dedicated):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  A15 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º MSB of Address
  A14 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
  A13 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º  Non-multiplexed
  A12 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º  Always contain
  A11 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º  address bits
  A10 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
  A9  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
  A8  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º (Total: 8 lines)


Multiplexed Address/Data Lines:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

     During T1:              After T1:
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
AD7  â”‚ A7 (address) â”‚   â†’    â”‚ D7 (data)    â”‚
AD6  â”‚ A6 (address) â”‚   â†’    â”‚ D6 (data)    â”‚
AD5  â”‚ A5 (address) â”‚   â†’    â”‚ D5 (data)    â”‚
AD4  â”‚ A4 (address) â”‚   â†’    â”‚ D4 (data)    â”‚
AD3  â”‚ A3 (address) â”‚   â†’    â”‚ D3 (data)    â”‚
AD2  â”‚ A2 (address) â”‚   â†’    â”‚ D2 (data)    â”‚
AD1  â”‚ A1 (address) â”‚   â†’    â”‚ D1 (data)    â”‚
AD0  â”‚ A0 (address) â”‚   â†’    â”‚ D0 (data)    â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â””â”€â”€â–º ALE (Address Latch Enable)
                 latches A0-A7 at end of T1
```

| Pin | Name | Type | Description |
|-----|------|------|-------------|
| AD0-AD7 | Address/Data | Bidirectional | Multiplexed lower address (T1) and data |
| A8-A15 | Address | Output | Higher order address lines |

#### Group 2: Control and Status Signals

```
CONTROL SIGNAL GENERATION:

                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â”‚  8085 Control   â”‚
                 â”‚      Logic      â”‚
                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                 â”‚                 â”‚
        â–¼                 â–¼                 â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚   ALE   â”‚      â”‚   RDÌ„    â”‚      â”‚   WRÌ„    â”‚
   â”‚ (pulse) â”‚      â”‚ (read)  â”‚      â”‚ (write) â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚                 â”‚                 â”‚
        â”‚            â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”            â”‚
        â”‚            â”‚  IO/MÌ„   â”‚            â”‚
        â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
        â”‚                 â”‚                 â”‚
        â–¼                 â–¼                 â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚     Combined with Address Decoding          â”‚
   â”‚                                             â”‚
   â”‚   IO/MÌ„ = 0, RDÌ„ = 0  â†’  Memory Read         â”‚
   â”‚   IO/MÌ„ = 0, WRÌ„ = 0  â†’  Memory Write        â”‚
   â”‚   IO/MÌ„ = 1, RDÌ„ = 0  â†’  I/O Read (IN)       â”‚
   â”‚   IO/MÌ„ = 1, WRÌ„ = 0  â†’  I/O Write (OUT)     â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| Pin | Name | Type | Description |
|-----|------|------|-------------|
| ALE | Address Latch Enable | Output | Positive pulse during T1, used to latch A0-A7 |
| RDÌ„ | Read | Output (Active Low) | Memory or I/O read operation |
| WRÌ„ | Write | Output (Active Low) | Memory or I/O write operation |
| IO/MÌ„ | IO/Memory | Output | High = I/O, Low = Memory operation |
| S0, S1 | Status | Output | Machine cycle status identification |
| READY | Ready | Input | Used for wait state insertion |
| RESET IN | Reset Input | Input (Active Low) | Resets processor |
| RESET OUT | Reset Output | Output | Reset signal for peripherals |

#### Status Signal Encoding

| S1 | S0 | IO/MÌ„ | Operation |
|----|----|----|-----------|
| 0 | 1 | 0 | Memory Write |
| 1 | 0 | 0 | Memory Read |
| 0 | 1 | 1 | I/O Write |
| 1 | 0 | 1 | I/O Read |
| 1 | 1 | 0 | Opcode Fetch |
| 0 | 0 | X | Halt |
| 1 | 1 | 1 | Interrupt Ack |

#### Group 3: Interrupt Signals

```
INTERRUPT STRUCTURE:

     Priority
        â”‚
   Highest â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  â”‚  TRAP (Pin 6)                      â”‚
        â”‚  â”‚  â€¢ Non-maskable, Edge & Level      â”‚
        â”‚  â”‚  â€¢ Highest priority                â”‚
        â”‚  â”‚  â€¢ Vectors to 0024H                â”‚
        â–¼  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  RST 7.5 (Pin 7)                   â”‚
           â”‚  â€¢ Maskable, Edge triggered        â”‚
           â”‚  â€¢ Has internal flip-flop          â”‚
           â”‚  â€¢ Vectors to 003CH                â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  RST 6.5 (Pin 8)                   â”‚
           â”‚  â€¢ Maskable, Level triggered       â”‚
           â”‚  â€¢ Vectors to 0034H                â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  RST 5.5 (Pin 9)                   â”‚
           â”‚  â€¢ Maskable, Level triggered       â”‚
           â”‚  â€¢ Vectors to 002CH                â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   Lowest  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  â”‚  INTR (Pin 10)                     â”‚
        â”‚  â”‚  â€¢ Maskable, Level triggered       â”‚
        â”‚  â”‚  â€¢ Requires external RST/CALL      â”‚
        â”‚  â”‚  â€¢ INTA acknowledges               â”‚
        â–¼  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| Pin | Name | Type | Priority | Trigger | Vector Address |
|-----|------|------|----------|---------|----------------|
| TRAP | Trap | Input | 1 (Highest) | Edge & Level | 0024H |
| RST 7.5 | Restart 7.5 | Input | 2 | Edge | 003CH |
| RST 6.5 | Restart 6.5 | Input | 3 | Level | 0034H |
| RST 5.5 | Restart 5.5 | Input | 4 | Level | 002CH |
| INTR | Interrupt Request | Input | 5 (Lowest) | Level | Via instruction |
| INTA | Interrupt Ack | Output | - | - | Acknowledges INTR |

#### Group 4: Serial I/O Signals

```
SERIAL I/O OPERATION:

              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚        8085         â”‚
              â”‚                     â”‚
  Serial   â”€â”€â–ºâ”‚ SID     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
  Data In     â”‚    â”€â”€â”€â”€â–ºâ”‚ Serial â”‚ â”‚
              â”‚         â”‚  I/O   â”‚ â”‚
  Serial   â—„â”€â”€â”‚ SOD â—„â”€â”€â”€â”‚Control â”‚ â”‚
  Data Out    â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Instructions used:
â€¢ RIM (Read Interrupt Mask) - Reads SID bit
â€¢ SIM (Set Interrupt Mask) - Sets SOD bit

RIM Instruction (After execution):
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚SID â”‚ I7.5â”‚ I6.5â”‚ I5.5â”‚ IE â”‚M7.5â”‚M6.5â”‚M5.5â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
  D7                                   D0

SIM Instruction (Before execution):
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚SOD â”‚SOE â”‚ X  â”‚R7.5â”‚MSE â”‚M7.5â”‚M6.5â”‚M5.5â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
  D7                                   D0
```

| Pin | Name | Type | Description |
|-----|------|------|-------------|
| SID | Serial Input Data | Input | Read using RIM instruction (bit 7) |
| SOD | Serial Output Data | Output | Set using SIM instruction (bit 7) |

#### Group 5: DMA Signals

```
DMA OPERATION:

Normal Operation:                 DMA Operation:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  8085 is Bus    â”‚               â”‚  DMA Controller â”‚
â”‚    Master       â”‚               â”‚   is Bus Master â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                                 â”‚
         â–¼                                 â–¼
   â•â•â•â•â•â•â•â•â•â•â•â•â•â•                   â•â•â•â•â•â•â•â•â•â•â•â•â•â•
      System Bus                       System Bus
   â•â•â•â•â•â•â•â•â•â•â•â•â•â•                   â•â•â•â•â•â•â•â•â•â•â•â•â•â•


HOLD/HLDA Timing:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

HOLD   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€
                    â”‚                         â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

HLDA   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€
                           â”‚                  â”‚
                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       
Bus    â”‚â—„â”€â”€â”€ CPU â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚â—„â”€â”€â”€â”€â”€ DMA â”€â”€â”€â”€â”€â–ºâ”‚â—„â”€ CPU â”€
```

| Pin | Name | Type | Description |
|-----|------|------|-------------|
| HOLD | Hold | Input | DMA request from external device |
| HLDA | Hold Acknowledge | Output | CPU acknowledges and releases bus |

#### Group 6: Clock Signals

```
CLOCK CIRCUIT:

Method 1: Crystal (Recommended)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                    
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”     Crystal
    â”‚  8085   â”‚    â”Œâ”€â”€â”€â”€â”€â”
    â”‚         â”‚    â”‚ ))) â”‚
    â”‚    X1   â”‚â”€â”€â”€â”€â”¤     â”œâ”€â”€â”€â”€â”
    â”‚    X2   â”‚â”€â”€â”€â”€â”¤     â”œâ”€â”€â”€â”€â”¤
    â”‚         â”‚    â””â”€â”€â”€â”€â”€â”˜    â”‚
    â”‚ CLK OUT â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           20-30 pF each
                          to ground


Method 2: External Clock
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                    
    External      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    Clock   â”€â”€â”€â”€â”€â–ºâ”‚ X1      â”‚
    (2x freq)     â”‚   8085  â”‚
           GNDâ”€â”€â”€â–ºâ”‚ X2      â”‚
                  â”‚ CLK OUT â”‚â”€â”€â”€â”€â”€â”€â–º System Clock
                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Note: Crystal frequency = 2 Ã— Operating frequency
      For 3 MHz 8085, use 6 MHz crystal
```

| Pin | Name | Type | Description |
|-----|------|------|-------------|
| X1 | Crystal 1 | Input | Clock input (crystal or external) |
| X2 | Crystal 2 | Input | Crystal connection (GND if external clock) |
| CLK OUT | Clock Output | Output | System clock output (f/2 of crystal) |

#### Group 7: Power Supply

| Pin | Name | Description |
|-----|------|-------------|
| Vcc | Power | +5V DC supply |
| Vss | Ground | 0V reference |

---

## 4. Detailed Architecture Analysis

### 4.1 ALU (Arithmetic Logic Unit)

```
ALU OPERATIONS:

                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    Accumulator â”€â”€â”€â–ºâ”‚                         â”‚
         (A)        â”‚         ALU             â”‚
                    â”‚                         â”‚â”€â”€â”€â–º Result â†’ A
    Operand â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  â€¢ ADD, ADC, SUB, SBB   â”‚
    (Reg/Mem)       â”‚  â€¢ INR, DCR             â”‚â”€â”€â”€â–º Flags
                    â”‚  â€¢ ANA, ORA, XRA        â”‚
                    â”‚  â€¢ CMP, CMA, CMC        â”‚
                    â”‚  â€¢ RLC, RRC, RAL, RAR   â”‚
                    â”‚  â€¢ DAA                  â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ALU Connection to Internal Bus:
                    
              Internal Bus
    â—„â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â–º
                    â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â–¼                     â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   ACC   â”‚          â”‚  Temp   â”‚
    â”‚         â”‚          â”‚  Reg    â”‚
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚                    â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚   ALU   â”‚
              â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                   â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â–¼                   â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   ACC   â”‚         â”‚  Flags  â”‚
    â”‚ (Result)â”‚         â”‚  S,Z,AC â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚  P,CY   â”‚
                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 Timing and Control Unit

```
TIMING AND CONTROL:

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚                   TIMING AND CONTROL UNIT                     â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚                                                               â”‚
    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
    â”‚   â”‚   Clock Generator â”‚       â”‚    State Counter          â”‚  â”‚
    â”‚   â”‚                   â”‚â”€â”€â”€â”€â”€â”€â–ºâ”‚                           â”‚  â”‚
    â”‚   â”‚   X1 â”€â”€â–º  Ã·2     â”‚       â”‚   T1 â”€â”€â–º T2 â”€â”€â–º T3 â”€â”€â–º..  â”‚  â”‚
    â”‚   â”‚   X2 â”€â”€â–º         â”‚       â”‚                           â”‚  â”‚
    â”‚   â”‚        â”€â”€â–º CLK   â”‚       â”‚   (T-states per M-cycle)  â”‚  â”‚
    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
    â”‚                                             â”‚                 â”‚
    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
    â”‚   â”‚              Control Signal Generator                  â”‚  â”‚
    â”‚   â”‚                                                        â”‚  â”‚
    â”‚   â”‚   Inputs:                    Outputs:                  â”‚  â”‚
    â”‚   â”‚   â€¢ Instruction Register     â€¢ ALE, RDÌ„, WRÌ„           â”‚  â”‚
    â”‚   â”‚   â€¢ State Counter            â€¢ IO/MÌ„, S0, S1          â”‚  â”‚
    â”‚   â”‚   â€¢ Flags                    â€¢ Register enables       â”‚  â”‚
    â”‚   â”‚   â€¢ External signals         â€¢ ALU operation          â”‚  â”‚
    â”‚   â”‚     (READY, HOLD, etc.)      â€¢ Bus controls           â”‚  â”‚
    â”‚   â”‚                                                        â”‚  â”‚
    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
    â”‚                                                               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. 8085 System Design

### 5.1 Minimum System Configuration

```
MINIMUM 8085 SYSTEM:

                                    +5V
                                     â”‚
                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                           â”‚                    â”‚
          Crystal          â”‚                    â”‚
         â”Œâ”€â”€â”€â”€â”€â”          â”Œâ”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”
         â”‚6 MHzâ”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤X1              Vcc   â”‚
         â””â”€â”€â”¬â”€â”€â”˜          â”‚                      â”‚
            â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”¤X2                    â”‚
            â”‚     â”‚       â”‚                      â”‚
           â•â•ªâ•   â•â•ªâ•      â”‚       8085           â”‚
          20pF  20pF      â”‚                      â”‚
            â”‚     â”‚       â”‚                      â”‚
            â””â”€â”€â”¬â”€â”€â”˜       â”‚   A8-A15 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
               â”‚          â”‚                      â”‚              â”‚
              GND         â”‚   AD0-AD7 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
                          â”‚                      â”‚          â”‚   â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ ALE                  â”‚          â”‚   â”‚
     â”‚                    â”‚                      â”‚          â”‚   â”‚
     â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ RDÌ„                   â”‚          â”‚   â”‚
     â”‚    â”‚               â”‚                      â”‚          â”‚   â”‚
     â”‚    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ WRÌ„                   â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚           â”‚                      â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”¤ IO/MÌ„                 â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚       â”‚                      â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚       â”‚   RESET IN â—„â”€â”€â”€â”€â”    â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚       â”‚                 â”‚    â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚                â”‚             â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚               GND            â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚                              â”‚          â”‚   â”‚
     â”‚    â”‚   â”‚   â”‚                              â”‚          â”‚   â”‚
     â–¼    â–¼   â–¼   â–¼                              â–¼          â–¼   â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚                         74LS373 (Latch)                         â”‚
   â”‚   ALE â”€â”€â–º LE                                                    â”‚
   â”‚                                                                 â”‚
   â”‚   AD0-AD7 â”€â”€â–º D0-D7 â”€â”€â–º Q0-Q7 â”€â”€â–º A0-A7 (Latched Address)     â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                 â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚                           â”‚                           â”‚
     â–¼                           â–¼                           â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚    ROM      â”‚         â”‚    RAM      â”‚         â”‚   8255      â”‚
   â”‚   2764      â”‚         â”‚   6264      â”‚         â”‚    PPI      â”‚
   â”‚   (8 KB)    â”‚         â”‚   (8 KB)    â”‚         â”‚    I/O      â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 Reset Circuit

```
RESET CIRCUIT:

Method 1: RC Reset (Power-on Reset)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

     +5V
      â”‚
      â”´  10ÂµF
     â”€â”¬â”€ (Electrolytic)
      â”‚
      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º RESET IN (Pin 36)
      â”‚
      â”´  10kÎ©
     â”€â”¬â”€
      â”‚
     GND


Method 2: Push-button Reset
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

     +5V                           
      â”‚                            
      â”´  10kÎ©                      
     â”€â”¬â”€                           
      â”‚                            
      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º RESET IN    
      â”‚                            
      â”‚   â”Œâ”€â”€â”€â”                    
      â””â”€â”€â”€â”¤   â”œâ”€â”€â”€â”€â”€â”€â–º GND         
          â”‚ S â”‚  (Push button)     
          â””â”€â”€â”€â”˜                    


Method 3: Combined Reset
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

     +5V
      â”‚
      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚                   â”‚
      â”´  10kÎ©            â”´  10ÂµF
     â”€â”¬â”€                â”€â”¬â”€
      â”‚                   â”‚
      â”œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
      â”‚       â”‚           â”‚
      â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”‚
      â”‚   â”‚       â”‚       â”‚
      â”‚   â”‚   S   â”œâ”€â”€â”€â”€â”€â”€â”€â”˜
      â”‚   â”‚(Reset)â”‚
      â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜
      â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º RESET IN


RESET TIMING:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

RESET IN â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€
              â”‚  â‰¥3 CLK cycles     â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚â—„â”€â”€â”€â”€ min 3 clocks â”€â–ºâ”‚

After Reset:
â€¢ PC = 0000H
â€¢ IR = 00H (NOP)
â€¢ Interrupts disabled
â€¢ HLDA, SOD = 0
â€¢ All registers undefined
```

---

## ğŸ“‹ Summary Table

| Category | Pins | Description |
|----------|------|-------------|
| **Address (Higher)** | A8-A15 | 8 dedicated address lines |
| **Address/Data** | AD0-AD7 | 8 multiplexed address/data lines |
| **Control Output** | ALE, RDÌ„, WRÌ„, IO/MÌ„, S0, S1 | Control and status signals |
| **Interrupts** | TRAP, RST 7.5/6.5/5.5, INTR, INTA | 5 inputs + 1 acknowledge |
| **Serial I/O** | SID, SOD | Serial input and output |
| **DMA** | HOLD, HLDA | Bus request and acknowledge |
| **Clock** | X1, X2, CLK OUT | Clock input and output |
| **Reset** | RESET IN, RESET OUT | System reset signals |
| **Power** | Vcc, Vss | +5V and Ground |

---

## â“ Quick Revision Questions

1. **What is the function of ALE signal in 8085?**
   <details>
   <summary>Show Answer</summary>
   ALE (Address Latch Enable) is a positive pulse generated during T1 of every machine cycle. It is used to demultiplex the lower address (A0-A7) from the multiplexed AD0-AD7 bus by latching the address in an external latch (74LS373).
   </details>

2. **List all five hardware interrupts of 8085 in order of priority.**
   <details>
   <summary>Show Answer</summary>
   1. TRAP (Highest, non-maskable) 2. RST 7.5 (Maskable, edge-triggered) 3. RST 6.5 (Maskable, level-triggered) 4. RST 5.5 (Maskable, level-triggered) 5. INTR (Lowest, maskable)
   </details>

3. **What is the difference between IO/MÌ„ signal values for memory and I/O operations?**
   <details>
   <summary>Show Answer</summary>
   IO/MÌ„ = 0 (Low): Memory operation (Memory Read or Memory Write). IO/MÌ„ = 1 (High): I/O operation (I/O Read or I/O Write).
   </details>

4. **Why does 8085 use multiplexed address/data bus? What is the disadvantage?**
   <details>
   <summary>Show Answer</summary>
   Multiplexing reduces the pin count (saves 8 pins), allowing 8085 to fit in a 40-pin DIP package. Disadvantage: Requires external latch, slightly slower operation, more complex circuit design.
   </details>

5. **What happens when RESET IN is activated in 8085?**
   <details>
   <summary>Show Answer</summary>
   When RESET IN goes low (for at least 3 clock cycles): PC is set to 0000H, interrupts are disabled, HLDA and SOD are reset, all buses are tri-stated. After reset, execution begins from address 0000H.
   </details>

6. **Explain the function of SID and SOD pins with the instructions used.**
   <details>
   <summary>Show Answer</summary>
   SID (Serial Input Data): Input pin for serial data, read using RIM instruction (bit 7 of Accumulator). SOD (Serial Output Data): Output pin for serial data, set using SIM instruction (bit 7 with bit 6 as enable).
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 1: Bus Organization](../01-Introduction-to-Microprocessors/04-bus-organization.md) | [Unit 2 Index](README.md) | [2.2 Register Organization](02-register-organization.md) |

---

*[â† Previous: Bus Organization](../01-Introduction-to-Microprocessors/04-bus-organization.md) | [Next: Register Organization â†’](02-register-organization.md)*
