--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.067 ns
From           : iCLK_50
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]
From Clock     : --
To Clock       : iCLK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 8.560 ns
From           : sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]
To             : oDRAM0_RAS_N
From Clock     : iCLK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.650 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.171 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
Slack          : 2.853 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 139.92 MHz ( period = 7.147 ns )
From           : zaehler_sig[7]
To             : errorlesen_sig[1]
From Clock     : sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0
To Clock       : sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 74.87 MHz ( period = 13.356 ns )
From           : sld_hub:auto_hub|virtual_ir_scan_reg
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
From Clock     : sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0
To Clock       : sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

