{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640026843241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026843242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 03:00:18 2021 " "Processing started: Tue Dec 21 03:00:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026843242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026843242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c 8bit-div " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026843243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640026843651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640026843651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_Shift-func " "Found design unit 1: U_Shift-func" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856178 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Shift " "Found entity 1: U_Shift" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bits_div-func " "Found design unit 1: eight_bits_div-func" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856182 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bits_div " "Found entity 1: eight_bits_div" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file shift_register_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister_package " "Found design unit 1: shiftRegister_package" {  } { { "shift_register_package.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/shift_register_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-func " "Found design unit 1: subtractor-func" {  } { { "subtractor.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856190 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file subtractor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_package " "Found design unit 1: subtractor_package" {  } { { "subtractor_package.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026856193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bits_div " "Elaborating entity \"eight_bits_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640026856230 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "remainder_load lab6.vhd(32) " "VHDL Signal Declaration warning at lab6.vhd(32): used explicit default value for signal \"remainder_load\" because signal was never assigned a value" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640026856232 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "remainder_shift lab6.vhd(33) " "VHDL Signal Declaration warning at lab6.vhd(33): used explicit default value for signal \"remainder_shift\" because signal was never assigned a value" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640026856232 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_divisor lab6.vhd(35) " "Verilog HDL or VHDL warning at lab6.vhd(35): object \"temp_divisor\" assigned a value but never read" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640026856232 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(102) " "VHDL Process Statement warning at lab6.vhd(102): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856233 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(102) " "VHDL Process Statement warning at lab6.vhd(102): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_divisor lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"fixed_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(110) " "VHDL Process Statement warning at lab6.vhd(110): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_divisor lab6.vhd(110) " "VHDL Process Statement warning at lab6.vhd(110): signal \"fixed_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(111) " "VHDL Process Statement warning at lab6.vhd(111): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_divisor lab6.vhd(111) " "VHDL Process Statement warning at lab6.vhd(111): signal \"fixed_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(128) " "VHDL Process Statement warning at lab6.vhd(128): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(128) " "VHDL Process Statement warning at lab6.vhd(128): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026856234 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subtractor_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"subtractor_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "step lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"step\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"w\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_set lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"quotient_set\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"quotient_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divisor_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"divisor_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026856235 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor_load lab6.vhd(95) " "Inferred latch for \"divisor_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_load lab6.vhd(95) " "Inferred latch for \"quotient_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_set lab6.vhd(95) " "Inferred latch for \"quotient_set\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] lab6.vhd(95) " "Inferred latch for \"w\[0\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] lab6.vhd(95) " "Inferred latch for \"w\[1\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] lab6.vhd(95) " "Inferred latch for \"w\[2\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] lab6.vhd(95) " "Inferred latch for \"w\[3\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] lab6.vhd(95) " "Inferred latch for \"w\[4\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] lab6.vhd(95) " "Inferred latch for \"w\[5\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] lab6.vhd(95) " "Inferred latch for \"w\[6\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] lab6.vhd(95) " "Inferred latch for \"w\[7\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] lab6.vhd(95) " "Inferred latch for \"w\[8\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] lab6.vhd(95) " "Inferred latch for \"w\[9\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] lab6.vhd(95) " "Inferred latch for \"w\[10\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856237 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] lab6.vhd(95) " "Inferred latch for \"w\[11\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] lab6.vhd(95) " "Inferred latch for \"w\[12\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] lab6.vhd(95) " "Inferred latch for \"w\[13\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] lab6.vhd(95) " "Inferred latch for \"w\[14\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] lab6.vhd(95) " "Inferred latch for \"w\[15\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] lab6.vhd(95) " "Inferred latch for \"w\[16\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] lab6.vhd(95) " "Inferred latch for \"w\[17\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] lab6.vhd(95) " "Inferred latch for \"w\[18\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] lab6.vhd(95) " "Inferred latch for \"w\[19\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] lab6.vhd(95) " "Inferred latch for \"w\[20\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] lab6.vhd(95) " "Inferred latch for \"w\[21\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] lab6.vhd(95) " "Inferred latch for \"w\[22\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] lab6.vhd(95) " "Inferred latch for \"w\[23\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] lab6.vhd(95) " "Inferred latch for \"w\[24\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] lab6.vhd(95) " "Inferred latch for \"w\[25\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] lab6.vhd(95) " "Inferred latch for \"w\[26\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] lab6.vhd(95) " "Inferred latch for \"w\[27\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856238 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] lab6.vhd(95) " "Inferred latch for \"w\[28\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] lab6.vhd(95) " "Inferred latch for \"w\[29\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] lab6.vhd(95) " "Inferred latch for \"w\[30\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] lab6.vhd(95) " "Inferred latch for \"w\[31\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[0\] lab6.vhd(95) " "Inferred latch for \"step\[0\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[1\] lab6.vhd(95) " "Inferred latch for \"step\[1\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[2\] lab6.vhd(95) " "Inferred latch for \"step\[2\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[3\] lab6.vhd(95) " "Inferred latch for \"step\[3\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[4\] lab6.vhd(95) " "Inferred latch for \"step\[4\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[5\] lab6.vhd(95) " "Inferred latch for \"step\[5\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[6\] lab6.vhd(95) " "Inferred latch for \"step\[6\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[7\] lab6.vhd(95) " "Inferred latch for \"step\[7\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[8\] lab6.vhd(95) " "Inferred latch for \"step\[8\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[9\] lab6.vhd(95) " "Inferred latch for \"step\[9\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[10\] lab6.vhd(95) " "Inferred latch for \"step\[10\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[11\] lab6.vhd(95) " "Inferred latch for \"step\[11\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[12\] lab6.vhd(95) " "Inferred latch for \"step\[12\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856239 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[13\] lab6.vhd(95) " "Inferred latch for \"step\[13\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[14\] lab6.vhd(95) " "Inferred latch for \"step\[14\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[15\] lab6.vhd(95) " "Inferred latch for \"step\[15\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[16\] lab6.vhd(95) " "Inferred latch for \"step\[16\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[17\] lab6.vhd(95) " "Inferred latch for \"step\[17\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[18\] lab6.vhd(95) " "Inferred latch for \"step\[18\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[19\] lab6.vhd(95) " "Inferred latch for \"step\[19\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[20\] lab6.vhd(95) " "Inferred latch for \"step\[20\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[21\] lab6.vhd(95) " "Inferred latch for \"step\[21\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[22\] lab6.vhd(95) " "Inferred latch for \"step\[22\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[23\] lab6.vhd(95) " "Inferred latch for \"step\[23\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[24\] lab6.vhd(95) " "Inferred latch for \"step\[24\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[25\] lab6.vhd(95) " "Inferred latch for \"step\[25\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[26\] lab6.vhd(95) " "Inferred latch for \"step\[26\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[27\] lab6.vhd(95) " "Inferred latch for \"step\[27\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[28\] lab6.vhd(95) " "Inferred latch for \"step\[28\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[29\] lab6.vhd(95) " "Inferred latch for \"step\[29\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[30\] lab6.vhd(95) " "Inferred latch for \"step\[30\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856240 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[31\] lab6.vhd(95) " "Inferred latch for \"step\[31\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856241 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtractor_load lab6.vhd(95) " "Inferred latch for \"subtractor_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026856241 "|eight_bits_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:dd_subtractor " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:dd_subtractor\"" {  } { { "lab6.vhd" "dd_subtractor" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026856253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_Shift U_Shift:divisor_sr " "Elaborating entity \"U_Shift\" for hierarchy \"U_Shift:divisor_sr\"" {  } { { "lab6.vhd" "divisor_sr" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026856257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_Shift U_Shift:qutoient_sr " "Elaborating entity \"U_Shift\" for hierarchy \"U_Shift:qutoient_sr\"" {  } { { "lab6.vhd" "qutoient_sr" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026856261 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[9\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[9\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[10\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[10\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[11\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[11\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[12\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[12\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[13\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[13\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[14\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[14\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[15\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[15\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[16\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[16\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[17\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[17\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[18\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[18\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[19\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[19\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[20\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[20\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[21\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[21\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[22\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[22\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[23\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[23\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[24\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[24\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[25\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[25\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[26\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[26\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[27\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[27\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[28\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[28\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[29\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[29\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[30\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[30\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[31\]\$latch step\[8\]\$latch " "Duplicate LATCH primitive \"step\[31\]\$latch\" merged with LATCH primitive \"step\[8\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026856767 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640026856767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[0\]\$latch " "Latch step\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[1\]\$latch " "Latch step\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dividend\[1\] " "Ports D and ENA on the latch are fed by the same signal dividend\[1\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[2\]\$latch " "Latch step\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[3\]\$latch " "Latch step\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dividend\[3\] " "Ports D and ENA on the latch are fed by the same signal dividend\[3\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[4\]\$latch " "Latch step\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divisor\[0\] " "Ports D and ENA on the latch are fed by the same signal divisor\[0\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[5\]\$latch " "Latch step\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divisor\[0\] " "Ports D and ENA on the latch are fed by the same signal divisor\[0\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[6\]\$latch " "Latch step\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divisor\[2\] " "Ports D and ENA on the latch are fed by the same signal divisor\[2\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[7\]\$latch " "Latch step\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divisor\[3\] " "Ports D and ENA on the latch are fed by the same signal divisor\[3\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[8\]\$latch " "Latch step\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divisor\[3\] " "Ports D and ENA on the latch are fed by the same signal divisor\[3\]" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_set " "Latch quotient_set has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S2B " "Ports D and ENA on the latch are fed by the same signal y.S2B" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026856769 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026856769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w\[2\] GND " "Pin \"w\[2\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[3\] GND " "Pin \"w\[3\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[4\] GND " "Pin \"w\[4\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[5\] GND " "Pin \"w\[5\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[6\] GND " "Pin \"w\[6\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[7\] GND " "Pin \"w\[7\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[8\] GND " "Pin \"w\[8\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[9\] GND " "Pin \"w\[9\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[10\] GND " "Pin \"w\[10\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[11\] GND " "Pin \"w\[11\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[12\] GND " "Pin \"w\[12\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[13\] GND " "Pin \"w\[13\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[14\] GND " "Pin \"w\[14\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[15\] GND " "Pin \"w\[15\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[16\] GND " "Pin \"w\[16\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[17\] GND " "Pin \"w\[17\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[18\] GND " "Pin \"w\[18\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[19\] GND " "Pin \"w\[19\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[20\] GND " "Pin \"w\[20\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[21\] GND " "Pin \"w\[21\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[22\] GND " "Pin \"w\[22\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[23\] GND " "Pin \"w\[23\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[24\] GND " "Pin \"w\[24\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[25\] GND " "Pin \"w\[25\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[26\] GND " "Pin \"w\[26\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[27\] GND " "Pin \"w\[27\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[28\] GND " "Pin \"w\[28\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[29\] GND " "Pin \"w\[29\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[30\] GND " "Pin \"w\[30\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[31\] GND " "Pin \"w\[31\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|w[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[4\] GND " "Pin \"fixed_dividend\[4\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|fixed_dividend[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[5\] GND " "Pin \"fixed_dividend\[5\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|fixed_dividend[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[6\] GND " "Pin \"fixed_dividend\[6\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|fixed_dividend[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[7\] GND " "Pin \"fixed_dividend\[7\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026856801 "|eight_bits_div|fixed_dividend[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640026856801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640026856888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640026857447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026857447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640026857502 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640026857502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640026857502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640026857502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026857546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 03:00:57 2021 " "Processing ended: Tue Dec 21 03:00:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026857546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026857546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026857546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026857546 ""}
