#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct  7 15:57:26 2024
# Process ID: 9100
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24476 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
update_compile_order -fileset sources_1
create_bd_design "axi_test_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "axi_test_1" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "axi_test_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_D_AXI {1} CONFIG.G_TEMPLATE_LIST {8} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_HW_MUL {1} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1} CONFIG.C_MMU_ZONES {2}] [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
add_files -norecurse {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_slave_fsm.v}
export_ip_user_files -of_objects  [get_files C:/github/amba_bus/axi_master_fsm.v] -no_script -reset -force -quiet
remove_files  C:/github/amba_bus/axi_master_fsm.v
export_ip_user_files -of_objects  [get_files C:/github/amba_bus/axi_slave_fsm.v] -no_script -reset -force -quiet
remove_files  C:/github/amba_bus/axi_slave_fsm.v
add_files -norecurse {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_slave_fsm.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi_master_fsm axi_master_fsm_0
create_bd_cell -type module -reference axi_slave_fsm axi_slave_fsm_0
set_property location {4.5 1449 408} [get_bd_cells axi_slave_fsm_0]
set_property location {3.5 1080 397} [get_bd_cells axi_master_fsm_0]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_master_fsm_0/M_ACLK]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_slave_fsm_0/S_ACLK]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
delete_bd_objs [get_bd_nets sys_clock_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_master_fsm_0/M_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_slave_fsm_0/S_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_nets sys_clock_0_1] [get_bd_ports sys_clock_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_AWADDR] [get_bd_pins axi_slave_fsm_0/M_AWADDR]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_AWVALID] [get_bd_pins axi_slave_fsm_0/M_AWVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WVALID] [get_bd_pins axi_slave_fsm_0/M_WVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WDATA] [get_bd_pins axi_slave_fsm_0/M_WDATA]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WSTRB] [get_bd_pins axi_slave_fsm_0/M_WSTRB]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_BREADY] [get_bd_pins axi_slave_fsm_0/M_BREADY]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_ARVALID] [get_bd_pins axi_slave_fsm_0/M_ARVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_ARADDR] [get_bd_pins axi_slave_fsm_0/M_ARADDR]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_BLEN] [get_bd_pins axi_slave_fsm_0/M_BLEN]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_RREADY] [get_bd_pins axi_slave_fsm_0/M_RREADY]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "axi_test_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_RDATA] [get_bd_pins axi_master_fsm_0/S_RDATA]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_RVALID] [get_bd_pins axi_master_fsm_0/S_RVALID]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_ARREADY] [get_bd_pins axi_master_fsm_0/S_AWREADY]
set_property location {5.5 1562 411} [get_bd_cells axi_slave_fsm_0]
set_property location {4 1002 863} [get_bd_cells axi_slave_fsm_0]
undo
delete_bd_objs [get_bd_nets axi_slave_fsm_0_S_ARREADY]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_AWREADY] [get_bd_pins axi_master_fsm_0/S_AWREADY]
connect_bd_net [get_bd_pins axi_master_fsm_0/S_WREADY] [get_bd_pins axi_slave_fsm_0/S_WREADY]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_BRESP] [get_bd_pins axi_master_fsm_0/S_BRESP]
connect_bd_net [get_bd_pins axi_master_fsm_0/S_BVALID] [get_bd_pins axi_slave_fsm_0/S_BVALID]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_ARREADY] [get_bd_pins axi_master_fsm_0/S_ARREADY]
startgroup
make_bd_pins_external  [get_bd_pins axi_slave_fsm_0/led]
endgroup
set_property name led [get_bd_ports led_0]
create_bd_cell -type module -reference axi_master axi_master_0
delete_bd_objs [get_bd_cells axi_master_0]
add_files -norecurse C:/github/amba_bus/bfm.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference bfm bfm_0
set_property location {3 339 571} [get_bd_cells bfm_0]
startgroup
make_bd_pins_external  [get_bd_pins bfm_0/sw]
endgroup
set_property name sw [get_bd_ports sw_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins bfm_0/clk]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins bfm_0/reset]
connect_bd_net [get_bd_pins bfm_0/U_RDATA] [get_bd_pins axi_master_fsm_0/U_RDATA]
connect_bd_net [get_bd_pins bfm_0/U_WVALID] [get_bd_pins axi_master_fsm_0/U_WVALID]
connect_bd_net [get_bd_pins bfm_0/U_AWADDR] [get_bd_pins axi_master_fsm_0/U_AWADDR]
connect_bd_net [get_bd_pins bfm_0/U_WDATA] [get_bd_pins axi_master_fsm_0/U_WDATA]
connect_bd_net [get_bd_pins bfm_0/U_STRB] [get_bd_pins axi_master_fsm_0/U_STRB]
connect_bd_net [get_bd_pins bfm_0/U_RVALID] [get_bd_pins axi_master_fsm_0/U_RVALID]
connect_bd_net [get_bd_pins bfm_0/U_ARADDR] [get_bd_pins axi_master_fsm_0/U_ARADDR]
connect_bd_net [get_bd_pins bfm_0/U_BLEN] [get_bd_pins axi_master_fsm_0/U_BLEN]
startgroup
make_bd_pins_external  [get_bd_pins bfm_0/led]
endgroup
update_module_reference axi_test_1_axi_slave_fsm_0_0
delete_bd_objs [get_bd_nets axi_slave_fsm_0_led] [get_bd_ports led]
set_property name led [get_bd_ports led_0]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
validate_bd_design -force
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart]
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd] -top
add_files -norecurse C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top axi_test_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run axi_test_1_lmb_bram_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
write_hw_platform -fixed -force  -include_bit -file C:/github/amba_bus/soc_AMBA_BUS/axi_test_1_wrapper.xsa
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
regenerate_bd_layout
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd}
regenerate_bd_layout
validate_bd_design -force
update_module_reference axi_test_1_bfm_0_0
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
update_compile_order -fileset sources_1
current_project soc_AMBA_BUS
current_project myip_axi_test_led_v1_0_project
close_project
update_module_reference axi_test_1_bfm_0_0
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
update_module_reference axi_test_1_bfm_0_0
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference axi_test_1_bfm_0_0
update_module_reference axi_test_1_axi_master_fsm_0_0
update_module_reference axi_test_1_axi_slave_fsm_0_0
validate_bd_design
save_bd_design
reset_run synth_1
update_module_reference axi_test_1_axi_master_fsm_0_0
update_module_reference axi_test_1_axi_slave_fsm_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation
open_wave_config C:/github/amba_bus/soc_AMBA_BUS/tb_AXI_Memory_behav.wcfg
source tb_AXI_Memory.tcl
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference axi_test_1_axi_master_fsm_0_0
update_module_reference axi_test_1_axi_slave_fsm_0_0
update_module_reference axi_test_1_bfm_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
validate_bd_design -force
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
