/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  9 17:16:09 2017
 *                 Full Compile MD5 Checksum  9d6215899d3e76f8389b268683fe448f
 *                     (minus title and desc)
 *                 MD5 Checksum               4201b1b2476c5b5ee227db9566df87e2
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_VFC_0_H__
#define BCHP_VFC_0_H__

/***************************************************************************
 *VFC_0 - Video Format Converter 0 Registers
 ***************************************************************************/
#define BCHP_VFC_0_REVISION                      0x20630000 /* [RO][32] VFC Revision register */
#define BCHP_VFC_0_HW_CONFIGURATION              0x20630004 /* [RO][32] Hardware Configuration Register */
#define BCHP_VFC_0_ENABLE                        0x20630008 /* [RW][32] VFC Enable Register */
#define BCHP_VFC_0_VIDEO_3D_MODE                 0x2063000c /* [CFG][32] VFC Video Mode */
#define BCHP_VFC_0_PIC_SIZE                      0x20630010 /* [CFG][32] VFC Picture Size */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING 0x20630014 /* [CFG][32] 422 to 444 Conversion */
#define BCHP_VFC_0_DS_444_TO_422_CONV            0x20630018 /* [CFG][32] 444 to 422 Conversion */
#define BCHP_VFC_0_OUT_MUX_CTRL                  0x2063001c /* [CFG][32] out_mux control */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL        0x20630020 /* [CFG][32] Bypass Dither CTRL (10 to 8 bits conversion) */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT       0x20630024 /* [CFG][32] Bypass Dither LFSR Init value and control (10 to 8 bits conversion) */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL       0x20630028 /* [CFG][32] Bypass Dither LFSR control (10 to 8 bits conversion) */
#define BCHP_VFC_0_BVB_STATUS                    0x2063002c /* [RO][32] VFC BVB Status */
#define BCHP_VFC_0_BVB_STATUS_CLEAR              0x20630030 /* [WO][32] VFC BVB Status Clear */
#define BCHP_VFC_0_SCRATCH0                      0x20630034 /* [CFG][32] VFC Feeder Scratch register 0 */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION          0x20630090 /* [RO][32] HDR Hardware Configuration register */
#define BCHP_VFC_0_NL_CSC_CTRL                   0x20630094 /* [CFG][32] HDR CFC Control */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF          0x20630100 /* [CFG][32] Color Matrix A R0 coefficient left shift */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00           0x20630104 /* [CFG][32] Color Matrix A R0 coefficient c00 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01           0x20630108 /* [CFG][32] Color Matrix A R0 coefficient c01 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02           0x2063010c /* [CFG][32] Color Matrix A R0 coefficient c02 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03           0x20630110 /* [CFG][32] Color Matrix A R0 coefficient c03 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10           0x20630114 /* [CFG][32] Color Matrix A R0 coefficient c10 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11           0x20630118 /* [CFG][32] Color Matrix A R0 coefficient c11 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12           0x2063011c /* [CFG][32] Color Matrix A R0 coefficient c12 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13           0x20630120 /* [CFG][32] Color Matrix A R0 coefficient c13 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20           0x20630124 /* [CFG][32] Color Matrix A R0 coefficient c20 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21           0x20630128 /* [CFG][32] Color Matrix A R0 coefficient c21 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22           0x2063012c /* [CFG][32] Color Matrix A R0 coefficient c22 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23           0x20630130 /* [CFG][32] Color Matrix A R0 coefficient c23 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT       0x20630134 /* [CFG][32] Color Matrix A R0 coefficient c10 when cl_in = 1, Cr > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT       0x20630138 /* [CFG][32] Color Matrix A R0 coefficient c11 when cl_in = 1, Cr > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT       0x2063013c /* [CFG][32] Color Matrix A R0 coefficient c12 when cl_in = 1, Cr > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT       0x20630140 /* [CFG][32] Color Matrix A R0 coefficient c13 when cl_in = 1, Cr > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT       0x20630144 /* [CFG][32] Color Matrix A R0 coefficient c20 when cl_in = 1, Cb > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT       0x20630148 /* [CFG][32] Color Matrix A R0 coefficient c21 when cl_in = 1, Cb > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT       0x2063014c /* [CFG][32] Color Matrix A R0 coefficient c22 when cl_in = 1, Cb > 128 */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT       0x20630150 /* [CFG][32] Color Matrix A R0 coefficient c23 when cl_in = 1, Cb > 128 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF          0x20630200 /* [CFG][32] Color Matrix B R0 coefficient left shift */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00           0x20630204 /* [CFG][32] Color Matrix B R0 coefficient c00 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01           0x20630208 /* [CFG][32] Color Matrix B R0 coefficient c01 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02           0x2063020c /* [CFG][32] Color Matrix B R0 coefficient c02 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03           0x20630210 /* [CFG][32] Color Matrix B R0 coefficient c03 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10           0x20630214 /* [CFG][32] Color Matrix B R0 coefficient c10 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11           0x20630218 /* [CFG][32] Color Matrix B R0 coefficient c11 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12           0x2063021c /* [CFG][32] Color Matrix B R0 coefficient c12 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13           0x20630220 /* [CFG][32] Color Matrix B R0 coefficient c13 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20           0x20630224 /* [CFG][32] Color Matrix B R0 coefficient c20 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21           0x20630228 /* [CFG][32] Color Matrix B R0 coefficient c21 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22           0x2063022c /* [CFG][32] Color Matrix B R0 coefficient c22 */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23           0x20630230 /* [CFG][32] Color Matrix B R0 coefficient c23 */
#define BCHP_VFC_0_LRANGE_LIMIT_EN               0x20630240 /* [CFG][32] Luminance Range Adjustment Min/Max control */
#define BCHP_VFC_0_LRANGE_MAX                    0x20630244 /* [CFG][32] Luminance Range Adjustment maximum */
#define BCHP_VFC_0_LRANGE_MIN                    0x20630248 /* [CFG][32] Luminance Range Adjustment minimum */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF          0x20630300 /* [CFG][32] Color Matrix C R0 coefficient left shift */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00           0x20630304 /* [CFG][32] Color Matrix C R0 coefficient c00 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01           0x20630308 /* [CFG][32] Color Matrix C R0 coefficient c01 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02           0x2063030c /* [CFG][32] Color Matrix C R0 coefficient c02 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03           0x20630310 /* [CFG][32] Color Matrix C R0 coefficient c03 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10           0x20630314 /* [CFG][32] Color Matrix C R0 coefficient c10 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11           0x20630318 /* [CFG][32] Color Matrix C R0 coefficient c11 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12           0x2063031c /* [CFG][32] Color Matrix C R0 coefficient c12 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13           0x20630320 /* [CFG][32] Color Matrix C R0 coefficient c13 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20           0x20630324 /* [CFG][32] Color Matrix C R0 coefficient c20 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21           0x20630328 /* [CFG][32] Color Matrix C R0 coefficient c21 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22           0x2063032c /* [CFG][32] Color Matrix C R0 coefficient c22 */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23           0x20630330 /* [CFG][32] Color Matrix C R0 coefficient c23 */
#define BCHP_VFC_0_CSC_DITHER_CTRL               0x20630334 /* [CFG][32] Color Matrix C Dither CTRL */
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT          0x20630338 /* [CFG][32] Color Matrix C Dither LFSR Init value and control */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL          0x2063033c /* [CFG][32] Color Matrix C Dither LFSR control */
#define BCHP_VFC_0_NL2L_LUT_CTRL                 0x20630400 /* [CFG][32] NL2L LUT Control */
#define BCHP_VFC_0_L2NL_LUT_CTRL                 0x20630420 /* [CFG][32] L2NL LUT Control */

/***************************************************************************
 *REVISION - VFC Revision register
 ***************************************************************************/
/* VFC_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_VFC_0_REVISION_reserved0_MASK                         0xffff0000
#define BCHP_VFC_0_REVISION_reserved0_SHIFT                        16

/* VFC_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_VFC_0_REVISION_MAJOR_MASK                             0x0000ff00
#define BCHP_VFC_0_REVISION_MAJOR_SHIFT                            8
#define BCHP_VFC_0_REVISION_MAJOR_DEFAULT                          0x00000001

/* VFC_0 :: REVISION :: MINOR [07:00] */
#define BCHP_VFC_0_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_VFC_0_REVISION_MINOR_SHIFT                            0
#define BCHP_VFC_0_REVISION_MINOR_DEFAULT                          0x00000000

/***************************************************************************
 *HW_CONFIGURATION - Hardware Configuration Register
 ***************************************************************************/
/* VFC_0 :: HW_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_VFC_0_HW_CONFIGURATION_reserved0_MASK                 0xfffffff0
#define BCHP_VFC_0_HW_CONFIGURATION_reserved0_SHIFT                4

/* VFC_0 :: HW_CONFIGURATION :: HDR_PRESENT [03:03] */
#define BCHP_VFC_0_HW_CONFIGURATION_HDR_PRESENT_MASK               0x00000008
#define BCHP_VFC_0_HW_CONFIGURATION_HDR_PRESENT_SHIFT              3
#define BCHP_VFC_0_HW_CONFIGURATION_HDR_PRESENT_DEFAULT            0x00000001
#define BCHP_VFC_0_HW_CONFIGURATION_HDR_PRESENT_NOT_SUPPORTED      0
#define BCHP_VFC_0_HW_CONFIGURATION_HDR_PRESENT_SUPPORTED          1

/* VFC_0 :: HW_CONFIGURATION :: SUPPORT_4K [02:02] */
#define BCHP_VFC_0_HW_CONFIGURATION_SUPPORT_4K_MASK                0x00000004
#define BCHP_VFC_0_HW_CONFIGURATION_SUPPORT_4K_SHIFT               2
#define BCHP_VFC_0_HW_CONFIGURATION_SUPPORT_4K_DEFAULT             0x00000001
#define BCHP_VFC_0_HW_CONFIGURATION_SUPPORT_4K_NOT_SUPPORTED       0
#define BCHP_VFC_0_HW_CONFIGURATION_SUPPORT_4K_SUPPORTED           1

/* VFC_0 :: HW_CONFIGURATION :: PROC_CLK_IS_2X [01:01] */
#define BCHP_VFC_0_HW_CONFIGURATION_PROC_CLK_IS_2X_MASK            0x00000002
#define BCHP_VFC_0_HW_CONFIGURATION_PROC_CLK_IS_2X_SHIFT           1
#define BCHP_VFC_0_HW_CONFIGURATION_PROC_CLK_IS_2X_DEFAULT         0x00000000
#define BCHP_VFC_0_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_1X_BVB     0
#define BCHP_VFC_0_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_2X_BVB     1

/* VFC_0 :: HW_CONFIGURATION :: CORE_BVB_WIDTH_10 [00:00] */
#define BCHP_VFC_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MASK         0x00000001
#define BCHP_VFC_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_SHIFT        0
#define BCHP_VFC_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_DEFAULT      0x00000001
#define BCHP_VFC_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_8_BITS  0
#define BCHP_VFC_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_10_BITS 1

/***************************************************************************
 *ENABLE - VFC Enable Register
 ***************************************************************************/
/* VFC_0 :: ENABLE :: reserved0 [31:02] */
#define BCHP_VFC_0_ENABLE_reserved0_MASK                           0xfffffffc
#define BCHP_VFC_0_ENABLE_reserved0_SHIFT                          2

/* VFC_0 :: ENABLE :: ENABLE_CTRL [01:01] */
#define BCHP_VFC_0_ENABLE_ENABLE_CTRL_MASK                         0x00000002
#define BCHP_VFC_0_ENABLE_ENABLE_CTRL_SHIFT                        1
#define BCHP_VFC_0_ENABLE_ENABLE_CTRL_DEFAULT                      0x00000000
#define BCHP_VFC_0_ENABLE_ENABLE_CTRL_STOP_ON_FIELD_END            0
#define BCHP_VFC_0_ENABLE_ENABLE_CTRL_CONTINUOUS                   1

/* VFC_0 :: ENABLE :: ENABLE [00:00] */
#define BCHP_VFC_0_ENABLE_ENABLE_MASK                              0x00000001
#define BCHP_VFC_0_ENABLE_ENABLE_SHIFT                             0
#define BCHP_VFC_0_ENABLE_ENABLE_DEFAULT                           0x00000000
#define BCHP_VFC_0_ENABLE_ENABLE_DISABLE                           0
#define BCHP_VFC_0_ENABLE_ENABLE_ENABLE                            1

/***************************************************************************
 *VIDEO_3D_MODE - VFC Video Mode
 ***************************************************************************/
/* VFC_0 :: VIDEO_3D_MODE :: reserved0 [31:02] */
#define BCHP_VFC_0_VIDEO_3D_MODE_reserved0_MASK                    0xfffffffc
#define BCHP_VFC_0_VIDEO_3D_MODE_reserved0_SHIFT                   2

/* VFC_0 :: VIDEO_3D_MODE :: BVB_VIDEO [01:00] */
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_MASK                    0x00000003
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_SHIFT                   0
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_DEFAULT                 0x00000000
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_MODE_2D                 0
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_MODE_3D_LEFT_RIGHT      1
#define BCHP_VFC_0_VIDEO_3D_MODE_BVB_VIDEO_MODE_3D_OVER_UNDER      2

/***************************************************************************
 *PIC_SIZE - VFC Picture Size
 ***************************************************************************/
/* VFC_0 :: PIC_SIZE :: reserved0 [31:29] */
#define BCHP_VFC_0_PIC_SIZE_reserved0_MASK                         0xe0000000
#define BCHP_VFC_0_PIC_SIZE_reserved0_SHIFT                        29

/* VFC_0 :: PIC_SIZE :: HSIZE [28:16] */
#define BCHP_VFC_0_PIC_SIZE_HSIZE_MASK                             0x1fff0000
#define BCHP_VFC_0_PIC_SIZE_HSIZE_SHIFT                            16
#define BCHP_VFC_0_PIC_SIZE_HSIZE_DEFAULT                          0x000002d0

/* VFC_0 :: PIC_SIZE :: reserved1 [15:12] */
#define BCHP_VFC_0_PIC_SIZE_reserved1_MASK                         0x0000f000
#define BCHP_VFC_0_PIC_SIZE_reserved1_SHIFT                        12

/* VFC_0 :: PIC_SIZE :: VSIZE [11:00] */
#define BCHP_VFC_0_PIC_SIZE_VSIZE_MASK                             0x00000fff
#define BCHP_VFC_0_PIC_SIZE_VSIZE_SHIFT                            0
#define BCHP_VFC_0_PIC_SIZE_VSIZE_DEFAULT                          0x000000f0

/***************************************************************************
 *US_422_TO_444_CONV_WITH_DERING - 422 to 444 Conversion
 ***************************************************************************/
/* VFC_0 :: US_422_TO_444_CONV_WITH_DERING :: reserved0 [31:05] */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_reserved0_MASK   0xffffffe0
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_reserved0_SHIFT  5

/* VFC_0 :: US_422_TO_444_CONV_WITH_DERING :: RING_MODE [04:04] */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_RING_MODE_MASK   0x00000010
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_RING_MODE_SHIFT  4
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_RING_MODE_DEFAULT 0x00000000

/* VFC_0 :: US_422_TO_444_CONV_WITH_DERING :: DERING_EN [03:03] */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_DERING_EN_MASK   0x00000008
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_DERING_EN_SHIFT  3
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_DERING_EN_DEFAULT 0x00000000
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_DERING_EN_DISABLE 0
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_DERING_EN_ENABLE 1

/* VFC_0 :: US_422_TO_444_CONV_WITH_DERING :: UNBIASED_ROUND_ENABLE [02:02] */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_UNBIASED_ROUND_ENABLE_MASK 0x00000004
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_UNBIASED_ROUND_ENABLE_SHIFT 2
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_UNBIASED_ROUND_ENABLE_DEFAULT 0x00000000
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_UNBIASED_ROUND_ENABLE_DISABLE 0
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_UNBIASED_ROUND_ENABLE_ENABLE 1

/* VFC_0 :: US_422_TO_444_CONV_WITH_DERING :: FILT_CTRL [01:00] */
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_MASK   0x00000003
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_SHIFT  0
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_DEFAULT 0x00000000
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_LINEAR_INTERPOLATION 0
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_MULTI_TAPS_FILTERING 1
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_CHROMA_DUPLICATION 2
#define BCHP_VFC_0_US_422_TO_444_CONV_WITH_DERING_FILT_CTRL_TEN_TAPS_FILTERING 3

/***************************************************************************
 *DS_444_TO_422_CONV - 444 to 422 Conversion
 ***************************************************************************/
/* VFC_0 :: DS_444_TO_422_CONV :: reserved0 [31:04] */
#define BCHP_VFC_0_DS_444_TO_422_CONV_reserved0_MASK               0xfffffff0
#define BCHP_VFC_0_DS_444_TO_422_CONV_reserved0_SHIFT              4

/* VFC_0 :: DS_444_TO_422_CONV :: FILTER_TYPE [03:01] */
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_MASK             0x0000000e
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_SHIFT            1
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_DEFAULT          0x00000003
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_FILTER_TYPE_12221 0
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_FILTER_TYPE_14641 1
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_FILTER_TYPE_DECIMATE 2
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_FILTER_TYPE_STANDARD 3
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_RESERVED0        4
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_RESERVED1        5
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_RESERVED2        6
#define BCHP_VFC_0_DS_444_TO_422_CONV_FILTER_TYPE_RESERVED3        7

/* VFC_0 :: DS_444_TO_422_CONV :: RING_SUPPRESSION [00:00] */
#define BCHP_VFC_0_DS_444_TO_422_CONV_RING_SUPPRESSION_MASK        0x00000001
#define BCHP_VFC_0_DS_444_TO_422_CONV_RING_SUPPRESSION_SHIFT       0
#define BCHP_VFC_0_DS_444_TO_422_CONV_RING_SUPPRESSION_DEFAULT     0x00000000
#define BCHP_VFC_0_DS_444_TO_422_CONV_RING_SUPPRESSION_DISABLE     0
#define BCHP_VFC_0_DS_444_TO_422_CONV_RING_SUPPRESSION_ENABLE      1

/***************************************************************************
 *OUT_MUX_CTRL - out_mux control
 ***************************************************************************/
/* VFC_0 :: OUT_MUX_CTRL :: reserved0 [31:03] */
#define BCHP_VFC_0_OUT_MUX_CTRL_reserved0_MASK                     0xfffffff8
#define BCHP_VFC_0_OUT_MUX_CTRL_reserved0_SHIFT                    3

/* VFC_0 :: OUT_MUX_CTRL :: VFC_BYPASS [02:02] */
#define BCHP_VFC_0_OUT_MUX_CTRL_VFC_BYPASS_MASK                    0x00000004
#define BCHP_VFC_0_OUT_MUX_CTRL_VFC_BYPASS_SHIFT                   2
#define BCHP_VFC_0_OUT_MUX_CTRL_VFC_BYPASS_DEFAULT                 0x00000000
#define BCHP_VFC_0_OUT_MUX_CTRL_VFC_BYPASS_DISABLE                 0
#define BCHP_VFC_0_OUT_MUX_CTRL_VFC_BYPASS_ENABLE                  1

/* VFC_0 :: OUT_MUX_CTRL :: OUT_MUX_CTRL [01:00] */
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_MASK                  0x00000003
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_SHIFT                 0
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_DEFAULT               0x00000003
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_BYPASS_HDR            3
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_BYPASS_HDR_10BIT_TO_8BIT 2
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_HDR                   1
#define BCHP_VFC_0_OUT_MUX_CTRL_OUT_MUX_CTRL_HDR_10BIT_TO_8BIT     0

/***************************************************************************
 *BYPASS_DITHER_422_CTRL - Bypass Dither CTRL (10 to 8 bits conversion)
 ***************************************************************************/
/* VFC_0 :: BYPASS_DITHER_422_CTRL :: MODE [31:30] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_MASK                0xc0000000
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_SHIFT               30
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_DEFAULT             0x00000000
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_ROUNDING            0
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_TRUNCATE            1
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_MODE_DITHER              2

/* VFC_0 :: BYPASS_DITHER_422_CTRL :: reserved0 [29:20] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_reserved0_MASK           0x3ff00000
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_reserved0_SHIFT          20

/* VFC_0 :: BYPASS_DITHER_422_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH1_MASK          0x000f8000
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH1_SHIFT         15
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH1_DEFAULT       0x00000001

/* VFC_0 :: BYPASS_DITHER_422_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH1_MASK           0x00007c00
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH1_SHIFT          10
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH1_DEFAULT        0x00000000

/* VFC_0 :: BYPASS_DITHER_422_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH0_MASK          0x000003e0
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH0_SHIFT         5
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_OFFSET_CH0_DEFAULT       0x00000001

/* VFC_0 :: BYPASS_DITHER_422_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH0_MASK           0x0000001f
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH0_SHIFT          0
#define BCHP_VFC_0_BYPASS_DITHER_422_CTRL_SCALE_CH0_DEFAULT        0x00000000

/***************************************************************************
 *BYPASS_DITHER_LFSR_INIT - Bypass Dither LFSR Init value and control (10 to 8 bits conversion)
 ***************************************************************************/
/* VFC_0 :: BYPASS_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_reserved0_MASK          0xffc00000
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_reserved0_SHIFT         22

/* VFC_0 :: BYPASS_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_MASK                0x00300000
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_SHIFT               20
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_DEFAULT             0x00000003
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_ONCE                0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP        1
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP       2
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_SEQ_NEVER               3

/* VFC_0 :: BYPASS_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_VALUE_MASK              0x000fffff
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_VALUE_SHIFT             0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_INIT_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *BYPASS_DITHER_LFSR_CTRL - Bypass Dither LFSR control (10 to 8 bits conversion)
 ***************************************************************************/
/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved0_MASK          0xfffff800
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved0_SHIFT         11

/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_MASK                 0x00000700
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_SHIFT                8
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_DEFAULT              0x00000000
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_ZERO                 0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B12                  1
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B13                  2
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B14                  3
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B15                  4
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B16                  5
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B17                  6
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T2_B18                  7

/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved1_MASK          0x00000080
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved1_SHIFT         7

/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_MASK                 0x00000070
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_SHIFT                4
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_DEFAULT              0x00000000
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_ZERO                 0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B8                   1
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B9                   2
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B10                  3
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B11                  4
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B12                  5
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B13                  6
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T1_B14                  7

/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved2_MASK          0x00000008
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_reserved2_SHIFT         3

/* VFC_0 :: BYPASS_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_MASK                 0x00000007
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_SHIFT                0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_DEFAULT              0x00000000
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B2                   0
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B3                   1
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B4                   2
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B6                   3
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B7                   4
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B8                   5
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B9                   6
#define BCHP_VFC_0_BYPASS_DITHER_LFSR_CTRL_T0_B10                  7

/***************************************************************************
 *BVB_STATUS - VFC BVB Status
 ***************************************************************************/
/* VFC_0 :: BVB_STATUS :: reserved0 [31:08] */
#define BCHP_VFC_0_BVB_STATUS_reserved0_MASK                       0xffffff00
#define BCHP_VFC_0_BVB_STATUS_reserved0_SHIFT                      8

/* VFC_0 :: BVB_STATUS :: ENABLE_ERROR [07:07] */
#define BCHP_VFC_0_BVB_STATUS_ENABLE_ERROR_MASK                    0x00000080
#define BCHP_VFC_0_BVB_STATUS_ENABLE_ERROR_SHIFT                   7

/* VFC_0 :: BVB_STATUS :: reserved1 [06:05] */
#define BCHP_VFC_0_BVB_STATUS_reserved1_MASK                       0x00000060
#define BCHP_VFC_0_BVB_STATUS_reserved1_SHIFT                      5

/* VFC_0 :: BVB_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_VFC_0_BVB_STATUS_MISSING_SYNC_MASK                    0x00000010
#define BCHP_VFC_0_BVB_STATUS_MISSING_SYNC_SHIFT                   4

/* VFC_0 :: BVB_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_VFC_0_BVB_STATUS_LONG_SOURCE_MASK                     0x00000008
#define BCHP_VFC_0_BVB_STATUS_LONG_SOURCE_SHIFT                    3

/* VFC_0 :: BVB_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_VFC_0_BVB_STATUS_SHORT_SOURCE_MASK                    0x00000004
#define BCHP_VFC_0_BVB_STATUS_SHORT_SOURCE_SHIFT                   2

/* VFC_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_VFC_0_BVB_STATUS_LONG_LINE_MASK                       0x00000002
#define BCHP_VFC_0_BVB_STATUS_LONG_LINE_SHIFT                      1

/* VFC_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_VFC_0_BVB_STATUS_SHORT_LINE_MASK                      0x00000001
#define BCHP_VFC_0_BVB_STATUS_SHORT_LINE_SHIFT                     0

/***************************************************************************
 *BVB_STATUS_CLEAR - VFC BVB Status Clear
 ***************************************************************************/
/* VFC_0 :: BVB_STATUS_CLEAR :: reserved0 [31:08] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_reserved0_MASK                 0xffffff00
#define BCHP_VFC_0_BVB_STATUS_CLEAR_reserved0_SHIFT                8

/* VFC_0 :: BVB_STATUS_CLEAR :: ENABLE_ERROR [07:07] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_ENABLE_ERROR_MASK              0x00000080
#define BCHP_VFC_0_BVB_STATUS_CLEAR_ENABLE_ERROR_SHIFT             7
#define BCHP_VFC_0_BVB_STATUS_CLEAR_ENABLE_ERROR_DEFAULT           0x00000000

/* VFC_0 :: BVB_STATUS_CLEAR :: reserved1 [06:05] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_reserved1_MASK                 0x00000060
#define BCHP_VFC_0_BVB_STATUS_CLEAR_reserved1_SHIFT                5

/* VFC_0 :: BVB_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_MISSING_SYNC_MASK              0x00000010
#define BCHP_VFC_0_BVB_STATUS_CLEAR_MISSING_SYNC_SHIFT             4
#define BCHP_VFC_0_BVB_STATUS_CLEAR_MISSING_SYNC_DEFAULT           0x00000000

/* VFC_0 :: BVB_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_SOURCE_MASK               0x00000008
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_SOURCE_SHIFT              3
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_SOURCE_DEFAULT            0x00000000

/* VFC_0 :: BVB_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_SOURCE_MASK              0x00000004
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_SOURCE_SHIFT             2
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_SOURCE_DEFAULT           0x00000000

/* VFC_0 :: BVB_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_LINE_MASK                 0x00000002
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_LINE_SHIFT                1
#define BCHP_VFC_0_BVB_STATUS_CLEAR_LONG_LINE_DEFAULT              0x00000000

/* VFC_0 :: BVB_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_LINE_MASK                0x00000001
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_LINE_SHIFT               0
#define BCHP_VFC_0_BVB_STATUS_CLEAR_SHORT_LINE_DEFAULT             0x00000000

/***************************************************************************
 *SCRATCH0 - VFC Feeder Scratch register 0
 ***************************************************************************/
/* VFC_0 :: SCRATCH0 :: VALUE [31:00] */
#define BCHP_VFC_0_SCRATCH0_VALUE_MASK                             0xffffffff
#define BCHP_VFC_0_SCRATCH0_VALUE_SHIFT                            0
#define BCHP_VFC_0_SCRATCH0_VALUE_DEFAULT                          0x00000000

/***************************************************************************
 *HDR_HW_CONFIGURATION - HDR Hardware Configuration register
 ***************************************************************************/
/* VFC_0 :: HDR_HW_CONFIGURATION :: reserved0 [31:24] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved0_MASK             0xff000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved0_SHIFT            24

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MC_ALT_PRESENT [23:23] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_ALT_PRESENT_MASK 0x00800000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_ALT_PRESENT_SHIFT 23
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_ALT_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_ALT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_ALT_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MC_PRESENT [22:22] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_PRESENT_MASK    0x00400000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_PRESENT_SHIFT   22
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MC_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MB2_PRESENT [21:21] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB2_PRESENT_MASK   0x00200000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB2_PRESENT_SHIFT  21
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB2_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB2_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB2_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MB_PRESENT [20:20] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB_PRESENT_MASK    0x00100000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB_PRESENT_SHIFT   20
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MB_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MA_ALT_PRESENT [19:19] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_ALT_PRESENT_MASK 0x00080000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_ALT_PRESENT_SHIFT 19
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_ALT_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_ALT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_ALT_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_CSC_MA_PRESENT [18:18] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_PRESENT_MASK    0x00040000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_PRESENT_SHIFT   18
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_CSC_MA_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_NL_LUT_PRESENT [17:17] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_NL_LUT_PRESENT_MASK    0x00020000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_NL_LUT_PRESENT_SHIFT   17
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_NL_LUT_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_NL_LUT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_NL_LUT_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_LRNG_ADJ_PRESENT [16:16] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LRNG_ADJ_PRESENT_MASK  0x00010000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LRNG_ADJ_PRESENT_SHIFT 16
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LRNG_ADJ_PRESENT_DEFAULT 0x00000001
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LRNG_ADJ_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LRNG_ADJ_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_LMR_PRESENT [15:15] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LMR_PRESENT_MASK       0x00008000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LMR_PRESENT_SHIFT      15
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LMR_PRESENT_DEFAULT    0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LMR_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_LMR_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_TP_PRESENT [14:14] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_TP_PRESENT_MASK        0x00004000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_TP_PRESENT_SHIFT       14
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_TP_PRESENT_DEFAULT     0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_TP_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_TP_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_DLBV_CVM_PRESENT [13:13] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_CVM_PRESENT_MASK  0x00002000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_CVM_PRESENT_SHIFT 13
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_CVM_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_CVM_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_CVM_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CFC_DLBV_COMP_PRESENT [12:12] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_COMP_PRESENT_MASK 0x00001000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_COMP_PRESENT_SHIFT 12
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_COMP_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_COMP_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CFC_DLBV_COMP_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CSC_BLD_IN_PRESENT [11:11] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_IN_PRESENT_MASK    0x00000800
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_IN_PRESENT_SHIFT   11
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_IN_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_IN_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_IN_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: CSC_BLD_OUT_PRESENT [10:10] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_OUT_PRESENT_MASK   0x00000400
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_OUT_PRESENT_SHIFT  10
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_OUT_PRESENT_DEFAULT 0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_OUT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_CSC_BLD_OUT_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: ALPHA_DIV_PRESENT [09:09] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_ALPHA_DIV_PRESENT_MASK     0x00000200
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_ALPHA_DIV_PRESENT_SHIFT    9
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_ALPHA_DIV_PRESENT_DEFAULT  0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_ALPHA_DIV_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_ALPHA_DIV_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: LUT_SCB_PRESENT [08:08] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_LUT_SCB_PRESENT_MASK       0x00000100
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_LUT_SCB_PRESENT_SHIFT      8
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_LUT_SCB_PRESENT_DEFAULT    0x00000000
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_LUT_SCB_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_LUT_SCB_PRESENT_MODULE_PRESENT 1

/* VFC_0 :: HDR_HW_CONFIGURATION :: reserved1 [07:07] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved1_MASK             0x00000080
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved1_SHIFT            7

/* VFC_0 :: HDR_HW_CONFIGURATION :: MAJOR [06:04] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MAJOR_MASK                 0x00000070
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MAJOR_SHIFT                4
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MAJOR_DEFAULT              0x00000002

/* VFC_0 :: HDR_HW_CONFIGURATION :: reserved2 [03:03] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved2_MASK             0x00000008
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_reserved2_SHIFT            3

/* VFC_0 :: HDR_HW_CONFIGURATION :: MINOR [02:00] */
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MINOR_MASK                 0x00000007
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MINOR_SHIFT                0
#define BCHP_VFC_0_HDR_HW_CONFIGURATION_MINOR_DEFAULT              0x00000000

/***************************************************************************
 *NL_CSC_CTRL - HDR CFC Control
 ***************************************************************************/
/* VFC_0 :: NL_CSC_CTRL :: reserved0 [31:18] */
#define BCHP_VFC_0_NL_CSC_CTRL_reserved0_MASK                      0xfffc0000
#define BCHP_VFC_0_NL_CSC_CTRL_reserved0_SHIFT                     18

/* VFC_0 :: NL_CSC_CTRL :: CSC_MC_ENABLE [17:17] */
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MC_ENABLE_MASK                  0x00020000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MC_ENABLE_SHIFT                 17
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MC_ENABLE_DEFAULT               0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MC_ENABLE_DISABLE               0
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MC_ENABLE_ENABLE                1

/* VFC_0 :: NL_CSC_CTRL :: CSC_MB_ENABLE [16:16] */
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MB_ENABLE_MASK                  0x00010000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MB_ENABLE_SHIFT                 16
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MB_ENABLE_DEFAULT               0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MB_ENABLE_DISABLE               0
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MB_ENABLE_ENABLE                1

/* VFC_0 :: NL_CSC_CTRL :: CSC_MA_ENABLE [15:15] */
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MA_ENABLE_MASK                  0x00008000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MA_ENABLE_SHIFT                 15
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MA_ENABLE_DEFAULT               0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MA_ENABLE_DISABLE               0
#define BCHP_VFC_0_NL_CSC_CTRL_CSC_MA_ENABLE_ENABLE                1

/* VFC_0 :: NL_CSC_CTRL :: reserved1 [14:13] */
#define BCHP_VFC_0_NL_CSC_CTRL_reserved1_MASK                      0x00006000
#define BCHP_VFC_0_NL_CSC_CTRL_reserved1_SHIFT                     13

/* VFC_0 :: NL_CSC_CTRL :: LRANGE_ADJ_EN [12:12] */
#define BCHP_VFC_0_NL_CSC_CTRL_LRANGE_ADJ_EN_MASK                  0x00001000
#define BCHP_VFC_0_NL_CSC_CTRL_LRANGE_ADJ_EN_SHIFT                 12
#define BCHP_VFC_0_NL_CSC_CTRL_LRANGE_ADJ_EN_DEFAULT               0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_LRANGE_ADJ_EN_DISABLE               0
#define BCHP_VFC_0_NL_CSC_CTRL_LRANGE_ADJ_EN_ENABLE                1

/* VFC_0 :: NL_CSC_CTRL :: reserved2 [11:11] */
#define BCHP_VFC_0_NL_CSC_CTRL_reserved2_MASK                      0x00000800
#define BCHP_VFC_0_NL_CSC_CTRL_reserved2_SHIFT                     11

/* VFC_0 :: NL_CSC_CTRL :: SEL_L2NL [10:08] */
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_MASK                       0x00000700
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_SHIFT                      8
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_DEFAULT                    0x00000005
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_BT709                      0
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_BT1886                     1
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_PQ                         2
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_RESERVED                   3
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_RAM                        4
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_L2NL_BYPASS                     5

/* VFC_0 :: NL_CSC_CTRL :: reserved3 [07:07] */
#define BCHP_VFC_0_NL_CSC_CTRL_reserved3_MASK                      0x00000080
#define BCHP_VFC_0_NL_CSC_CTRL_reserved3_SHIFT                     7

/* VFC_0 :: NL_CSC_CTRL :: SEL_NL2L [06:04] */
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_MASK                       0x00000070
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_SHIFT                      4
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_DEFAULT                    0x00000005
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_BT709                      0
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_BT1886                     1
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_PQ                         2
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_RESERVED                   3
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_RAM                        4
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_NL2L_BYPASS                     5

/* VFC_0 :: NL_CSC_CTRL :: SEL_CL_IN [03:03] */
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_CL_IN_MASK                      0x00000008
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_CL_IN_SHIFT                     3
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_CL_IN_DEFAULT                   0x00000000

/* VFC_0 :: NL_CSC_CTRL :: SEL_XVYCC_L2NL [02:02] */
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_L2NL_MASK                 0x00000004
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_L2NL_SHIFT                2
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_L2NL_DEFAULT              0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_L2NL_NOT_XVYCC            0
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_L2NL_XVYCC                1

/* VFC_0 :: NL_CSC_CTRL :: SEL_XVYCC_NL2L [01:01] */
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_NL2L_MASK                 0x00000002
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_NL2L_SHIFT                1
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_NL2L_DEFAULT              0x00000000
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_NL2L_NOT_XVYCC            0
#define BCHP_VFC_0_NL_CSC_CTRL_SEL_XVYCC_NL2L_XVYCC                1

/* VFC_0 :: NL_CSC_CTRL :: reserved4 [00:00] */
#define BCHP_VFC_0_NL_CSC_CTRL_reserved4_MASK                      0x00000001
#define BCHP_VFC_0_NL_CSC_CTRL_reserved4_SHIFT                     0

/***************************************************************************
 *CSC_R0_MA_COEFF_LSHF - Color Matrix A R0 coefficient left shift
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF_reserved0_MASK             0xfffffffc
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF_reserved0_SHIFT            2

/* VFC_0 :: CSC_R0_MA_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF_CSC_COEF_LSHF_MASK         0x00000003
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF_CSC_COEF_LSHF_SHIFT        0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT      0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C00 - Color Matrix A R0 coefficient c00
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C00 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C00 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C01 - Color Matrix A R0 coefficient c01
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C01 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C01 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C02 - Color Matrix A R0 coefficient c02
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C02 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C02 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C03 - Color Matrix A R0 coefficient c03
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C03 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C03 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C10 - Color Matrix A R0 coefficient c10
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C10 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C10 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C11 - Color Matrix A R0 coefficient c11
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C11 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C11 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C12 - Color Matrix A R0 coefficient c12
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C12 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C12 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C13 - Color Matrix A R0 coefficient c13
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C13 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C13 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C20 - Color Matrix A R0 coefficient c20
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C20 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C20 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C21 - Color Matrix A R0 coefficient c21
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C21 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C21 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C22 - Color Matrix A R0 coefficient c22
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C22 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C22 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C23 - Color Matrix A R0 coefficient c23
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C23 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MA_COEFF_C23 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C10_ALT - Color Matrix A R0 coefficient c10 when cl_in = 1, Cr > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C10_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C10_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C10_ALT_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C11_ALT - Color Matrix A R0 coefficient c11 when cl_in = 1, Cr > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C11_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C11_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C11_ALT_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C12_ALT - Color Matrix A R0 coefficient c12 when cl_in = 1, Cr > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C12_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C12_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C12_ALT_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C13_ALT - Color Matrix A R0 coefficient c13 when cl_in = 1, Cr > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C13_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C13_ALT :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT_CSC_COEF_ADD_SHIFT      0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C13_ALT_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C20_ALT - Color Matrix A R0 coefficient c20 when cl_in = 1, Cb > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C20_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C20_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C20_ALT_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C21_ALT - Color Matrix A R0 coefficient c21 when cl_in = 1, Cb > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C21_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C21_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C21_ALT_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C22_ALT - Color Matrix A R0 coefficient c22 when cl_in = 1, Cb > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C22_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C22_ALT :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT_CSC_COEF_MULT_SHIFT     0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C22_ALT_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C23_ALT - Color Matrix A R0 coefficient c23 when cl_in = 1, Cb > 128
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MA_COEFF_C23_ALT :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT_reserved0_MASK          0xfe000000
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT_reserved0_SHIFT         25

/* VFC_0 :: CSC_R0_MA_COEFF_C23_ALT :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT_CSC_COEF_ADD_SHIFT      0
#define BCHP_VFC_0_CSC_R0_MA_COEFF_C23_ALT_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *NL_LR_SLOPE%i - NL_CSC Luminance Range Adjustment Slope [0..7]
 ***************************************************************************/
#define BCHP_VFC_0_NL_LR_SLOPEi_ARRAY_BASE                         0x20630160
#define BCHP_VFC_0_NL_LR_SLOPEi_ARRAY_START                        0
#define BCHP_VFC_0_NL_LR_SLOPEi_ARRAY_END                          7
#define BCHP_VFC_0_NL_LR_SLOPEi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *NL_LR_SLOPE%i - NL_CSC Luminance Range Adjustment Slope [0..7]
 ***************************************************************************/
/* VFC_0 :: NL_LR_SLOPEi :: SLOPE_M [31:16] */
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_M_MASK                       0xffff0000
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_M_SHIFT                      16
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_M_DEFAULT                    0x00000000

/* VFC_0 :: NL_LR_SLOPEi :: reserved0 [15:05] */
#define BCHP_VFC_0_NL_LR_SLOPEi_reserved0_MASK                     0x0000ffe0
#define BCHP_VFC_0_NL_LR_SLOPEi_reserved0_SHIFT                    5

/* VFC_0 :: NL_LR_SLOPEi :: SLOPE_E [04:00] */
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_E_MASK                       0x0000001f
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_E_SHIFT                      0
#define BCHP_VFC_0_NL_LR_SLOPEi_SLOPE_E_DEFAULT                    0x00000000


/***************************************************************************
 *NL_LR_XY%i - NL_CSC Luminance Range Adjustment XY [0..7]
 ***************************************************************************/
#define BCHP_VFC_0_NL_LR_XYi_ARRAY_BASE                            0x20630180
#define BCHP_VFC_0_NL_LR_XYi_ARRAY_START                           0
#define BCHP_VFC_0_NL_LR_XYi_ARRAY_END                             7
#define BCHP_VFC_0_NL_LR_XYi_ARRAY_ELEMENT_SIZE                    32

/***************************************************************************
 *NL_LR_XY%i - NL_CSC Luminance Range Adjustment XY [0..7]
 ***************************************************************************/
/* VFC_0 :: NL_LR_XYi :: LRA_Y [31:16] */
#define BCHP_VFC_0_NL_LR_XYi_LRA_Y_MASK                            0xffff0000
#define BCHP_VFC_0_NL_LR_XYi_LRA_Y_SHIFT                           16
#define BCHP_VFC_0_NL_LR_XYi_LRA_Y_DEFAULT                         0x00000000

/* VFC_0 :: NL_LR_XYi :: LRA_X [15:00] */
#define BCHP_VFC_0_NL_LR_XYi_LRA_X_MASK                            0x0000ffff
#define BCHP_VFC_0_NL_LR_XYi_LRA_X_SHIFT                           0
#define BCHP_VFC_0_NL_LR_XYi_LRA_X_DEFAULT                         0x00008000


/***************************************************************************
 *CSC_R0_MB_COEFF_LSHF - Color Matrix B R0 coefficient left shift
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF_reserved0_MASK             0xfffffffc
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF_reserved0_SHIFT            2

/* VFC_0 :: CSC_R0_MB_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF_CSC_COEF_LSHF_MASK         0x00000003
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF_CSC_COEF_LSHF_SHIFT        0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT      0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C00 - Color Matrix B R0 coefficient c00
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C00 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C00 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C01 - Color Matrix B R0 coefficient c01
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C01 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C01 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C02 - Color Matrix B R0 coefficient c02
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C02 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C02 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C03 - Color Matrix B R0 coefficient c03
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C03 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C03 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C10 - Color Matrix B R0 coefficient c10
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C10 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C10 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C11 - Color Matrix B R0 coefficient c11
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C11 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C11 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C12 - Color Matrix B R0 coefficient c12
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C12 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C12 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C13 - Color Matrix B R0 coefficient c13
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C13 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C13 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C20 - Color Matrix B R0 coefficient c20
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C20 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C20 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C21 - Color Matrix B R0 coefficient c21
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C21 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C21 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C22 - Color Matrix B R0 coefficient c22
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C22 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C22 :: CSC_COEF_MULT [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_MASK          0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_DEFAULT       0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C23 - Color Matrix B R0 coefficient c23
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MB_COEFF_C23 :: reserved0 [31:25] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23_reserved0_MASK              0xfe000000
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23_reserved0_SHIFT             25

/* VFC_0 :: CSC_R0_MB_COEFF_C23 :: CSC_COEF_ADD [24:00] */
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_MASK           0x01ffffff
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *LRANGE_LIMIT_EN - Luminance Range Adjustment Min/Max control
 ***************************************************************************/
/* VFC_0 :: LRANGE_LIMIT_EN :: reserved0 [31:01] */
#define BCHP_VFC_0_LRANGE_LIMIT_EN_reserved0_MASK                  0xfffffffe
#define BCHP_VFC_0_LRANGE_LIMIT_EN_reserved0_SHIFT                 1

/* VFC_0 :: LRANGE_LIMIT_EN :: LRANGE_LIMIT_EN [00:00] */
#define BCHP_VFC_0_LRANGE_LIMIT_EN_LRANGE_LIMIT_EN_MASK            0x00000001
#define BCHP_VFC_0_LRANGE_LIMIT_EN_LRANGE_LIMIT_EN_SHIFT           0
#define BCHP_VFC_0_LRANGE_LIMIT_EN_LRANGE_LIMIT_EN_DEFAULT         0x00000000

/***************************************************************************
 *LRANGE_MAX - Luminance Range Adjustment maximum
 ***************************************************************************/
/* VFC_0 :: LRANGE_MAX :: reserved0 [31:27] */
#define BCHP_VFC_0_LRANGE_MAX_reserved0_MASK                       0xf8000000
#define BCHP_VFC_0_LRANGE_MAX_reserved0_SHIFT                      27

/* VFC_0 :: LRANGE_MAX :: RANGE_MAX [26:00] */
#define BCHP_VFC_0_LRANGE_MAX_RANGE_MAX_MASK                       0x07ffffff
#define BCHP_VFC_0_LRANGE_MAX_RANGE_MAX_SHIFT                      0
#define BCHP_VFC_0_LRANGE_MAX_RANGE_MAX_DEFAULT                    0x00000000

/***************************************************************************
 *LRANGE_MIN - Luminance Range Adjustment minimum
 ***************************************************************************/
/* VFC_0 :: LRANGE_MIN :: reserved0 [31:27] */
#define BCHP_VFC_0_LRANGE_MIN_reserved0_MASK                       0xf8000000
#define BCHP_VFC_0_LRANGE_MIN_reserved0_SHIFT                      27

/* VFC_0 :: LRANGE_MIN :: RANGE_MIN [26:00] */
#define BCHP_VFC_0_LRANGE_MIN_RANGE_MIN_MASK                       0x07ffffff
#define BCHP_VFC_0_LRANGE_MIN_RANGE_MIN_SHIFT                      0
#define BCHP_VFC_0_LRANGE_MIN_RANGE_MIN_DEFAULT                    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_LSHF - Color Matrix C R0 coefficient left shift
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF_reserved0_MASK             0xfffffffc
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF_reserved0_SHIFT            2

/* VFC_0 :: CSC_R0_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK         0x00000003
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT        0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT      0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C00 - Color Matrix C R0 coefficient c00
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C00 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_DEFAULT       0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C01 - Color Matrix C R0 coefficient c01
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C01 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C02 - Color Matrix C R0 coefficient c02
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C02 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C03 - Color Matrix C R0 coefficient c03
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C03 :: CSC_COEF_ADD [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_MASK           0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C10 - Color Matrix C R0 coefficient c10
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C10 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C11 - Color Matrix C R0 coefficient c11
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C11 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_DEFAULT       0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C12 - Color Matrix C R0 coefficient c12
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C12 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C13 - Color Matrix C R0 coefficient c13
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C13 :: CSC_COEF_ADD [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_MASK           0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C20 - Color Matrix C R0 coefficient c20
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C20 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C21 - Color Matrix C R0 coefficient c21
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C21 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_DEFAULT       0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C22 - Color Matrix C R0 coefficient c22
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C22 :: CSC_COEF_MULT [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_MASK          0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_SHIFT         0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_DEFAULT       0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C23 - Color Matrix C R0 coefficient c23
 ***************************************************************************/
/* VFC_0 :: CSC_R0_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23_reserved0_MASK              0xffff0000
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23_reserved0_SHIFT             16

/* VFC_0 :: CSC_R0_MC_COEFF_C23 :: CSC_COEF_ADD [15:00] */
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_MASK           0x0000ffff
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_SHIFT          0
#define BCHP_VFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_DEFAULT        0x00000000

/***************************************************************************
 *CSC_DITHER_CTRL - Color Matrix C Dither CTRL
 ***************************************************************************/
/* VFC_0 :: CSC_DITHER_CTRL :: MODE [31:30] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_MASK                       0xc0000000
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_SHIFT                      30
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_DEFAULT                    0x00000000
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_ROUNDING                   0
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_TRUNCATE                   1
#define BCHP_VFC_0_CSC_DITHER_CTRL_MODE_DITHER                     2

/* VFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH2_MASK                 0x3e000000
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH2_SHIFT                25
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH2_DEFAULT              0x00000001

/* VFC_0 :: CSC_DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH2_MASK                  0x01f00000
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH2_SHIFT                 20
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH2_DEFAULT               0x00000000

/* VFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH1_MASK                 0x000f8000
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH1_SHIFT                15
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH1_DEFAULT              0x00000001

/* VFC_0 :: CSC_DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH1_MASK                  0x00007c00
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH1_SHIFT                 10
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH1_DEFAULT               0x00000000

/* VFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH0_MASK                 0x000003e0
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH0_SHIFT                5
#define BCHP_VFC_0_CSC_DITHER_CTRL_OFFSET_CH0_DEFAULT              0x00000001

/* VFC_0 :: CSC_DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH0_MASK                  0x0000001f
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH0_SHIFT                 0
#define BCHP_VFC_0_CSC_DITHER_CTRL_SCALE_CH0_DEFAULT               0x00000000

/***************************************************************************
 *CSC_DITHER_LFSR_INIT - Color Matrix C Dither LFSR Init value and control
 ***************************************************************************/
/* VFC_0 :: CSC_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_reserved0_MASK             0xffc00000
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_reserved0_SHIFT            22

/* VFC_0 :: CSC_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_MASK                   0x00300000
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_SHIFT                  20
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_DEFAULT                0x00000003
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE                   0
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP           1
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP          2
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_SEQ_NEVER                  3

/* VFC_0 :: CSC_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_VALUE_MASK                 0x000fffff
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_VALUE_SHIFT                0
#define BCHP_VFC_0_CSC_DITHER_LFSR_INIT_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *CSC_DITHER_LFSR_CTRL - Color Matrix C Dither LFSR control
 ***************************************************************************/
/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved0_MASK             0xfffff800
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved0_SHIFT            11

/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_MASK                    0x00000700
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_SHIFT                   8
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_DEFAULT                 0x00000000
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_ZERO                    0
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B12                     1
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B13                     2
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B14                     3
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B15                     4
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B16                     5
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B17                     6
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T2_B18                     7

/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved1_MASK             0x00000080
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved1_SHIFT            7

/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_MASK                    0x00000070
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_SHIFT                   4
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_DEFAULT                 0x00000000
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_ZERO                    0
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B8                      1
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B9                      2
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B10                     3
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B11                     4
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B12                     5
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B13                     6
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T1_B14                     7

/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved2_MASK             0x00000008
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_reserved2_SHIFT            3

/* VFC_0 :: CSC_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_MASK                    0x00000007
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_SHIFT                   0
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_DEFAULT                 0x00000000
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B2                      0
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B3                      1
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B4                      2
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B6                      3
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B7                      4
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B8                      5
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B9                      6
#define BCHP_VFC_0_CSC_DITHER_LFSR_CTRL_T0_B10                     7

/***************************************************************************
 *NL2L_LUT_CTRL - NL2L LUT Control
 ***************************************************************************/
/* VFC_0 :: NL2L_LUT_CTRL :: reserved0 [31:14] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_reserved0_MASK                    0xffffc000
#define BCHP_VFC_0_NL2L_LUT_CTRL_reserved0_SHIFT                   14

/* VFC_0 :: NL2L_LUT_CTRL :: READ_RAM_SEL [13:12] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_MASK                 0x00003000
#define BCHP_VFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_SHIFT                12
#define BCHP_VFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_DEFAULT              0x00000000

/* VFC_0 :: NL2L_LUT_CTRL :: LUT_NUM_SEG [11:08] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_MASK                  0x00000f00
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_SHIFT                 8
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_DEFAULT               0x00000001

/* VFC_0 :: NL2L_LUT_CTRL :: reserved1 [07:05] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_reserved1_MASK                    0x000000e0
#define BCHP_VFC_0_NL2L_LUT_CTRL_reserved1_SHIFT                   5

/* VFC_0 :: NL2L_LUT_CTRL :: LUT_OINT_BITS [04:03] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_MASK                0x00000018
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_SHIFT               3
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_DEFAULT             0x00000000

/* VFC_0 :: NL2L_LUT_CTRL :: LUT_XSCL [02:00] */
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_XSCL_MASK                     0x00000007
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_XSCL_SHIFT                    0
#define BCHP_VFC_0_NL2L_LUT_CTRL_LUT_XSCL_DEFAULT                  0x00000000

/***************************************************************************
 *NL2L_LUT_SEG_CTRL%i - NL2L LUT Segment control [0..6]
 ***************************************************************************/
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_BASE                   0x20630404
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_START                  0
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_END                    6
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *NL2L_LUT_SEG_CTRL%i - NL2L LUT Segment control [0..6]
 ***************************************************************************/
/* VFC_0 :: NL2L_LUT_SEG_CTRLi :: reserved0 [31:29] */
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_reserved0_MASK               0xe0000000
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_reserved0_SHIFT              29

/* VFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_INT_BITS [28:24] */
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_MASK        0x1f000000
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_SHIFT       24
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_DEFAULT     0x00000000

/* VFC_0 :: NL2L_LUT_SEG_CTRLi :: reserved1 [23:22] */
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_reserved1_MASK               0x00c00000
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_reserved1_SHIFT              22

/* VFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_INT_OFFSET [21:11] */
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_MASK      0x003ff800
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_SHIFT     11
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_DEFAULT   0x00000000

/* VFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_END [10:00] */
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_MASK             0x000007ff
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_SHIFT            0
#define BCHP_VFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_DEFAULT          0x00000000


/***************************************************************************
 *L2NL_LUT_CTRL - L2NL LUT Control
 ***************************************************************************/
/* VFC_0 :: L2NL_LUT_CTRL :: reserved0 [31:14] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_reserved0_MASK                    0xffffc000
#define BCHP_VFC_0_L2NL_LUT_CTRL_reserved0_SHIFT                   14

/* VFC_0 :: L2NL_LUT_CTRL :: READ_RAM_SEL [13:12] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_MASK                 0x00003000
#define BCHP_VFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_SHIFT                12
#define BCHP_VFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_DEFAULT              0x00000000

/* VFC_0 :: L2NL_LUT_CTRL :: LUT_NUM_SEG [11:08] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_MASK                  0x00000f00
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_SHIFT                 8
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_DEFAULT               0x00000001

/* VFC_0 :: L2NL_LUT_CTRL :: reserved1 [07:05] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_reserved1_MASK                    0x000000e0
#define BCHP_VFC_0_L2NL_LUT_CTRL_reserved1_SHIFT                   5

/* VFC_0 :: L2NL_LUT_CTRL :: LUT_OINT_BITS [04:03] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_MASK                0x00000018
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_SHIFT               3
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_DEFAULT             0x00000000

/* VFC_0 :: L2NL_LUT_CTRL :: LUT_XSCL [02:00] */
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_XSCL_MASK                     0x00000007
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_XSCL_SHIFT                    0
#define BCHP_VFC_0_L2NL_LUT_CTRL_LUT_XSCL_DEFAULT                  0x00000000

/***************************************************************************
 *L2NL_LUT_SEG_CTRL%i - L2NL LUT Segment control [0..6]
 ***************************************************************************/
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_BASE                   0x20630424
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_START                  0
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_END                    6
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *L2NL_LUT_SEG_CTRL%i - L2NL LUT Segment control [0..6]
 ***************************************************************************/
/* VFC_0 :: L2NL_LUT_SEG_CTRLi :: reserved0 [31:29] */
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_reserved0_MASK               0xe0000000
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_reserved0_SHIFT              29

/* VFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_INT_BITS [28:24] */
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_MASK        0x1f000000
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_SHIFT       24
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_DEFAULT     0x00000000

/* VFC_0 :: L2NL_LUT_SEG_CTRLi :: reserved1 [23:22] */
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_reserved1_MASK               0x00c00000
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_reserved1_SHIFT              22

/* VFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_INT_OFFSET [21:11] */
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_MASK      0x003ff800
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_SHIFT     11
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_DEFAULT   0x00000000

/* VFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_END [10:00] */
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_MASK             0x000007ff
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_SHIFT            0
#define BCHP_VFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_DEFAULT          0x00000000


/***************************************************************************
 *NL2L_TF_LUT%i - NL_CSC NL to L transfer function LUT
 ***************************************************************************/
#define BCHP_VFC_0_NL2L_TF_LUTi_ARRAY_BASE                         0x20630500
#define BCHP_VFC_0_NL2L_TF_LUTi_ARRAY_START                        0
#define BCHP_VFC_0_NL2L_TF_LUTi_ARRAY_END                          512
#define BCHP_VFC_0_NL2L_TF_LUTi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *NL2L_TF_LUT%i - NL_CSC NL to L transfer function LUT
 ***************************************************************************/
/* VFC_0 :: NL2L_TF_LUTi :: reserved0 [31:26] */
#define BCHP_VFC_0_NL2L_TF_LUTi_reserved0_MASK                     0xfc000000
#define BCHP_VFC_0_NL2L_TF_LUTi_reserved0_SHIFT                    26

/* VFC_0 :: NL2L_TF_LUTi :: NL2_L_TF_VAL [25:00] */
#define BCHP_VFC_0_NL2L_TF_LUTi_NL2_L_TF_VAL_MASK                  0x03ffffff
#define BCHP_VFC_0_NL2L_TF_LUTi_NL2_L_TF_VAL_SHIFT                 0


/***************************************************************************
 *L2NL_TF_LUT%i - NL_CSC L to NL transfer function LUT
 ***************************************************************************/
#define BCHP_VFC_0_L2NL_TF_LUTi_ARRAY_BASE                         0x20630e00
#define BCHP_VFC_0_L2NL_TF_LUTi_ARRAY_START                        0
#define BCHP_VFC_0_L2NL_TF_LUTi_ARRAY_END                          71
#define BCHP_VFC_0_L2NL_TF_LUTi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *L2NL_TF_LUT%i - NL_CSC L to NL transfer function LUT
 ***************************************************************************/
/* VFC_0 :: L2NL_TF_LUTi :: reserved0 [31:14] */
#define BCHP_VFC_0_L2NL_TF_LUTi_reserved0_MASK                     0xffffc000
#define BCHP_VFC_0_L2NL_TF_LUTi_reserved0_SHIFT                    14

/* VFC_0 :: L2NL_TF_LUTi :: L2_NL_TF_VAL [13:00] */
#define BCHP_VFC_0_L2NL_TF_LUTi_L2_NL_TF_VAL_MASK                  0x00003fff
#define BCHP_VFC_0_L2NL_TF_LUTi_L2_NL_TF_VAL_SHIFT                 0


#endif /* #ifndef BCHP_VFC_0_H__ */

/* End of File */
