# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 3.2e-05 4096 0.33 2390 705536 252.291 154.052 9185.38 4595.82 14187.8 14188.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 3.2e-05 4096 0.33 2390 705600 253.058 164.193 10469.2 4642.73 15537.2 15538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 3.2e-05 4096 0.33 2390 705280 252.082 154.263 10932.8 4613.4 15952.8 15953.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 3.2e-05 4096 0.33 2390 705792 251.647 154.105 10202 4617.94 15226 15226.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 3.2e-05 4096 0.33 2390 704800 253.543 154.706 10302.8 4619.34 15330.6 15330.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 3.2e-05 4096 0.33 2390 705152 252.249 154.17 10529.3 4614.24 15550.3 15550.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 3.2e-05 4096 0.33 2390 704640 252.975 154.44 10603 4613.53 15624.2 15624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 3.2e-05 4096 0.33 2390 704512 252.046 154.088 10264.2 4616.76 15287.3 15287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 3.2e-05 4096 0.33 2390 705024 251.826 154.049 10365.6 4613.26 15385 15385.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 3.2e-05 4096 0.33 2390 704000 253.568 154.759 10979.4 4622.3 16010.3 16010.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 3.2e-05 4096 0.33 2390 704512 251.764 154.08 12902.3 4629.56 17938 17938.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 3.2e-05 4096 0.33 2385 705280 252.203 154.145 9013.8 4599.67 14020.1 14020.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 3.2e-05 4096 0.33 2385 705280 253.245 154.528 9075.44 4630.83 14114.3 14114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 3.2e-05 4096 0.33 2385 705408 252.48 154.365 9045.63 4659.03 14111.8 14112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 3.2e-05 4096 0.33 2385 705152 253.296 154.521 9205.8 4618.26 14232.2 14232.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 3.2e-05 4096 0.33 2385 705024 252.368 154.152 9418.15 4599.53 14424.5 14424.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 3.2e-05 4096 0.33 2385 705024 252.912 154.565 10614.8 4629.78 15652.4 15652.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 3.2e-05 4096 0.33 2385 704640 252.331 154.405 10351.9 4620.55 15379.5 15379.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 3.2e-05 4096 0.33 2385 705024 251.709 154.314 11029.1 4621.38 16056.7 16057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 3.2e-05 4096 0.33 2385 704800 253.312 154.709 10943.8 4615.05 15967.1 15967.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 3.2e-05 4096 0.33 2385 704256 252.321 154.366 11038.4 4619.35 16064.7 16064.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 3.2e-05 4096 0.33 2385 704640 252.853 154.445 10906.2 4613.73 15927.5 15927.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 3.2e-05 4096 0.33 2385 704512 252.062 154.09 10446.9 4597.26 15450.6 15450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 3.2e-05 4096 0.33 2385 703488 252.29 154.381 12070.2 4622.56 17099.7 17099.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 3.2e-05 4096 0.33 2385 704000 253.311 154.742 12150.2 4625.71 17184.3 17184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 3.2e-05 4096 0.33 2385 704512 251.838 154.116 11137 4639.57 16182.9 16183.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 3.2e-05 4096 0.33 2400 705024 252.275 154.21 8516.91 4616.9 13540.6 13540.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 3.2e-05 4096 0.33 2400 704960 253.183 154.603 9543.54 4598.54 14550.1 14550.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 3.2e-05 4096 0.33 2400 705024 252.65 154.471 8883.95 4621.39 13912.7 13913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 3.2e-05 4096 0.33 2400 704704 253.514 154.695 9026.08 4616.93 14051.5 14051.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 3.2e-05 4096 0.33 2400 704512 252.501 154.295 9158.69 4618.21 14184 14184.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 3.2e-05 4096 0.33 2400 705024 252.837 154.554 11155.2 4600.1 16163 16163.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 3.2e-05 4096 0.33 2400 705024 252.158 154.52 7740.77 4631.76 12779.5 12779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 3.2e-05 4096 0.33 2400 704640 252.235 154.42 10792.3 4601.39 15800.6 15800.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 3.2e-05 4096 0.33 2400 704000 251.836 154.495 7515.42 4619.47 12541.5 12541.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 3.2e-05 4096 0.33 2400 705024 251.736 154.316 10145.7 4602.59 15154.6 15154.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 3.2e-05 4096 0.33 2400 703488 252.266 154.377 7179.24 4634.4 12220.6 12220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 3.2e-05 4096 0.33 2400 704800 253.288 154.691 10547.1 4596.87 15552.3 15552.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 3.2e-05 4096 0.33 2400 704000 253.277 154.749 7393.9 4638.08 12440.3 12440.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 3.2e-05 4096 0.33 2400 704256 252.167 154.367 13387.2 4618.89 18413 18413.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 3.2e-05 4096 0.33 2400 702464 251.676 154.21 8799.3 4610.07 13815.6 13815.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 3.2e-05 4096 0.33 2400 703680 252.843 154.679 12883.3 4616.62 17907.8 17908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 3.2e-05 4096 0.33 2400 702720 251.873 154.322 8696.92 4596.52 13699.9 13700.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 3.2e-05 4096 0.33 2400 703488 252.107 154.329 12539.1 4617.76 17563.6 17563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 3.2e-05 4096 0.33 2400 702464 252.417 154.534 8407.65 4605.62 13420.5 13420.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 3.2e-05 4096 0.33 2400 703488 252.329 154.397 10982.9 4599.56 15989.5 15989.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 3.2e-05 4096 0.33 2400 703488 252.236 154.405 7635.75 4624.56 12667.2 12667.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 3.2e-05 4096 0.33 2400 704000 253.347 154.744 11235.7 4606.2 16250.3 16250.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 3.2e-05 4096 0.33 2400 704000 252.519 154.654 8006.46 4623.62 13037.5 13037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 3.2e-05 4096 0.33 2400 705024 252.094 154.221 8425.38 4597.71 13429.7 13429.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 3.2e-05 4096 0.33 2400 704960 253.237 154.595 8858.21 4598.79 13865.1 13865.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 3.2e-05 4096 0.33 2400 705024 252.566 154.472 8731.52 4617.26 13756.1 13756.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 3.2e-05 4096 0.33 2400 705024 251.745 154.311 5629.92 4620.96 10657.2 10657.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 3.2e-05 4096 0.33 2400 704704 253.375 154.646 10132 4602.14 15142.5 15142.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 3.2e-05 4096 0.33 2400 704256 252.226 154.335 6381.24 4618.34 11406.4 11406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 3.2e-05 4096 0.33 2400 704512 252.407 154.3 9797.92 4602.39 14807.3 14807.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 3.2e-05 4096 0.33 2400 703488 252.095 154.336 6477.84 4622.08 11506.6 11506.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 3.2e-05 4096 0.33 2400 705024 252.819 154.533 10718.3 4602.03 15728 15728.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 3.2e-05 4096 0.33 2400 705024 252.147 154.514 7476.46 4602.77 12486.2 12486.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 3.2e-05 4096 0.33 2400 704640 252.27 154.417 10206.5 4597.57 15211 15211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 3.2e-05 4096 0.33 2400 704000 251.855 154.405 7251.49 4602 12260 12260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 3.2e-05 4096 0.33 2400 705024 251.597 154.319 12962.1 4598.25 17966.6 17966.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 3.2e-05 4096 0.33 2400 703488 252.334 154.397 8380.71 4600.17 13387.9 13388.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 3.2e-05 4096 0.33 2400 704800 253.256 154.687 12797.9 4596.97 17803.1 17803.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 3.2e-05 4096 0.33 2400 704000 253.28 154.791 8667.01 4606.54 13681.9 13682.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 3.2e-05 4096 0.33 2400 704256 252.276 154.365 12558.6 4600.19 17565.7 17566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 3.2e-05 4096 0.33 2400 702464 251.609 154.213 8254.7 4596.84 13257.7 13257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 3.2e-05 4096 0.33 2400 703680 252.869 154.692 12107.8 4605.64 17121.3 17121.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 3.2e-05 4096 0.33 2400 702720 251.863 154.352 7788.89 4619.63 12815 12815.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 3.2e-05 4096 0.33 2400 703488 252.105 154.364 11575.3 4603.09 16585.1 16585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 3.2e-05 4096 0.33 2400 702464 252.424 154.524 7841.31 4605.14 12853.7 12853.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 3.2e-05 4096 0.33 2400 705024 251.87 154.191 9524.95 4600.93 14532.2 14532.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 3.2e-05 4096 0.33 2400 704960 253.176 154.61 8546.14 4602.76 13557 13557.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 3.2e-05 4096 0.33 2400 704640 252.389 154.397 5506.11 4615.69 10528.9 10529.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 3.2e-05 4096 0.33 2400 705024 252.543 154.451 9100.61 4598.6 14106.5 14106.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 3.2e-05 4096 0.33 2400 705024 251.823 154.31 5882.1 4621.5 10910 10910.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 3.2e-05 4096 0.33 2400 704704 253.396 154.645 9766.96 4601.84 14777.1 14777.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 3.2e-05 4096 0.33 2400 704256 252.209 154.37 6170.08 4616.01 11192.9 11193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 3.2e-05 4096 0.33 2400 704512 252.38 154.312 10109.4 4608.75 15125.1 15125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 3.2e-05 4096 0.33 2400 703488 252.034 154.344 6704.6 4605.66 11716.9 11717.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 3.2e-05 4096 0.33 2400 705024 252.848 154.557 10753.6 4597.1 15758.3 15758.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 3.2e-05 4096 0.33 2400 705024 252.179 154.523 7664.16 4621.95 12693.1 12693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 3.2e-05 4096 0.33 2400 704640 252.195 154.42 10426.8 4601.39 15435.1 15435.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 3.2e-05 4096 0.33 2400 704000 251.767 154.4 7303.86 4621.28 12331.6 12331.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 3.2e-05 4096 0.33 2400 705024 251.562 154.296 12689.7 4617.5 17713.3 17713.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 3.2e-05 4096 0.33 2400 703488 252.245 154.383 8522.54 4598.17 13527.6 13527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 3.2e-05 4096 0.33 2400 704800 253.198 154.709 12763.3 4608.38 17779.9 17780.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 3.2e-05 4096 0.33 2400 704000 253.346 154.768 8549.87 4620.47 13578.7 13579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 3.2e-05 4096 0.33 2400 704256 252.225 154.403 12282.5 4614.61 17304 17304.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 3.2e-05 4096 0.33 2400 702464 251.645 154.212 8022.81 4615.18 13044.1 13044.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 3.2e-05 4096 0.33 2400 703680 252.821 154.735 11872.2 4599.44 16879.4 16879.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 3.2e-05 4096 0.33 2400 702720 251.828 154.322 7897 4599.54 12903 12903.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 3.2e-05 4096 0.33 2400 703488 252.14 154.351 11381.2 4602.62 16390.6 16390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 3.2e-05 4096 0.33 2400 702464 252.384 154.534 8110.11 4629.18 13146.5 13146.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 3.2e-05 4096 0.33 2400 705024 251.938 154.231 8311.24 4616.39 13334.1 13334.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 3.2e-05 4096 0.33 2400 704512 252.446 154.325 5346.21 4620.48 10373.8 10374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 3.2e-05 4096 0.33 2400 704960 253.243 154.584 8492.67 4599.62 13500.4 13500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 3.2e-05 4096 0.33 2400 704640 257.545 154.43 5456.63 4634.89 10503.8 10504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 3.2e-05 4096 0.33 2400 705024 252.512 154.449 9191.47 4597.82 14196.5 14196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 3.2e-05 4096 0.33 2400 705024 251.632 154.319 5859.02 4617.76 10883 10883.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 3.2e-05 4096 0.33 2400 704704 253.459 154.638 9015.17 4597.47 14021 14021.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 3.2e-05 4096 0.33 2400 704256 252.331 154.372 5794.36 4608.97 10810.3 10810.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 3.2e-05 4096 0.33 2400 704256 252.79 154.696 4760.31 4605.36 9773.45 9773.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 3.2e-05 4096 0.33 2400 704512 252.397 154.305 9188.2 4617.11 14212.3 14212.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 3.2e-05 4096 0.33 2400 703488 252.096 154.328 6197.35 4621.76 11225.8 11226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 3.2e-05 4096 0.33 2400 703488 252.285 154.404 5108.68 4602.54 10118.2 10118.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 3.2e-05 4096 0.33 2400 705024 252.742 154.557 12969.6 4597.99 17975.2 17975.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 3.2e-05 4096 0.33 2400 705024 252.152 154.571 8324.17 4622.51 13353.7 13353.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 3.2e-05 4096 0.33 2400 703296 252.552 154.295 6777.54 4594.25 11778.9 11779.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 3.2e-05 4096 0.33 2400 704640 252.161 154.434 12175.5 4597.52 17179.9 17180.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 3.2e-05 4096 0.33 2400 704000 251.826 154.413 8205.76 4645.96 13258.2 13258.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 3.2e-05 4096 0.33 2400 702720 251.816 154.326 6897.4 4619.37 11923.2 11923.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 3.2e-05 4096 0.33 2400 705024 251.625 154.319 11494.2 4598.92 16499.4 16499.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 3.2e-05 4096 0.33 2400 703488 252.313 154.378 7464.43 4622.48 12493.9 12494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 3.2e-05 4096 0.33 2400 702720 251.387 153.87 6463.25 4591.89 11460.7 11460.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 3.2e-05 4096 0.33 2400 704800 253.198 154.71 11340.9 4596.85 16346 16346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 3.2e-05 4096 0.33 2400 704000 253.27 154.755 7975.85 4606.45 12990.6 12990.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 3.2e-05 4096 0.33 2400 703200 253.157 154.82 6567.67 4610.02 11585.9 11586.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 3.2e-05 4096 0.33 2400 704256 252.255 154.392 11085 4594.9 16086.8 16087.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 3.2e-05 4096 0.33 2400 702464 251.59 154.221 7710.94 4611.94 12729 12729.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 3.2e-05 4096 0.33 2400 701568 252.851 154.626 6305.43 4606.75 11319.9 11320.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 3.2e-05 4096 0.33 2400 703680 252.847 154.676 10919.2 4600.28 15927.3 15927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 3.2e-05 4096 0.33 2400 702720 251.924 154.333 7708.89 4614.66 12730.1 12730.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 3.2e-05 4096 0.33 2400 702720 253.358 154.89 6443.64 4630.01 11482.2 11482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 3.2e-05 4096 0.33 2400 703488 252.15 154.318 10851.5 4617 15875.3 15875.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 3.2e-05 4096 0.33 2400 702464 252.458 154.53 7342.44 4623.9 12373.6 12373.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 3.2e-05 4096 0.33 2400 703488 252.269 154.401 6736.48 4601.38 11744.8 11745.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 3.2e-05 4096 0.33 2400 703744 252.191 154.469 8474.23 4608.32 13489.5 13489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 3.2e-05 4096 0.33 2400 703488 252.535 154.502 5448.44 4607.29 10463 10463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 3.2e-05 4096 0.33 2400 704000 253.166 154.812 9639.63 4613.49 14661.4 14661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 3.2e-05 4096 0.33 2400 703360 252.562 154.673 6097.59 4627.54 11132.6 11132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 3.2e-05 4096 0.33 2400 702720 253.236 154.856 4970.01 4605.71 9984.11 9984.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 3.2e-05 4096 0.33 2400 703872 252.582 154.654 8859.7 4607.31 13874.5 13874.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 3.2e-05 4096 0.33 2400 703488 252.199 154.572 5775.14 4637.89 10820.1 10820.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 3.2e-05 4096 0.33 2400 703872 252.549 154.688 4736.3 4605.72 9749.55 9749.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 3.2e-05 4096 0.33 2400 703360 253.518 154.88 12635.7 4628.51 17672.9 17673.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 3.2e-05 4096 0.33 2400 702464 252.798 154.745 7928.01 4628.89 12964.7 12964.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 3.2e-05 4096 0.33 2400 702912 253.263 154.885 6460.67 4612.1 11481.2 11481.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 3.2e-05 4096 0.33 2400 703488 252.441 154.493 11729.1 4607.39 16743.7 16743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 3.2e-05 4096 0.33 2400 702464 252.495 154.534 7522.03 4638.06 12567.4 12567.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 3.2e-05 4096 0.33 2400 701952 252.781 154.596 6067.92 4611.39 11087 11087.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 3.2e-05 4096 0.33 2400 703872 253.051 154.796 12034.2 4604.36 17046.7 17046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 3.2e-05 4096 0.33 2400 703872 252.454 154.7 7814.37 4608.89 12830.7 12830.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 3.2e-05 4096 0.33 2400 701568 252.953 154.666 6882.78 4618.96 11909.6 11909.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 3.2e-05 4096 0.33 2400 700416 252.297 154.417 6120.86 4604.68 11132.5 11132.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 3.2e-05 4096 0.33 2400 703360 252.622 154.669 11300.1 4608.94 16316.6 16316.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 3.2e-05 4096 0.33 2400 702720 252.359 154.584 7735.44 4630.65 12773.3 12773.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 3.2e-05 4096 0.33 2400 700800 252.937 154.724 6435.53 4605.83 11449.3 11449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 3.2e-05 4096 0.33 2400 701440 253.179 154.868 6479.5 4620.62 11508.5 11508.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 3.2e-05 4096 0.33 2400 703488 252.194 154.577 10777.5 4610.41 15794.9 15795.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 3.2e-05 4096 0.33 2400 701952 252.801 154.622 7587.94 4627.74 12623.4 12623.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 3.2e-05 4096 0.33 2400 700416 252.313 154.419 6232.07 4618.66 11257.7 11258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 3.2e-05 4096 0.33 2400 700416 253.661 154.935 5836.43 4637.78 10883.1 10883.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 3.2e-05 4096 0.33 2400 703200 253.638 154.929 11069.1 4606.16 16084.1 16084.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 3.2e-05 4096 0.33 2400 702400 253.698 155.012 7506.83 4629.47 12545.3 12545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 3.2e-05 4096 0.33 2400 700800 254.196 155.194 6693.48 4611.47 11714.6 11714.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 3.2e-05 4096 0.33 2400 700800 254.061 155.302 5959.91 4621.51 10991.1 10991.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 3.2e-05 4096 0.33 2400 705024 251.799 154.217 9123.7 4603.17 14133.2 14133.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 3.2e-05 4096 0.33 2400 704512 252.42 154.287 5822.11 4617.47 10846.6 10846.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 3.2e-05 4096 0.33 2400 705024 251.582 154.293 4813.93 4598.94 9819.02 9819.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 3.2e-05 4096 0.33 2400 704960 252.927 154.62 8818.9 4598.99 13825.7 13826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 3.2e-05 4096 0.33 2400 704640 252.056 154.425 5748.07 4617.36 10772.2 10772.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 3.2e-05 4096 0.33 2400 703680 252.759 154.654 4673.08 4604.42 9685.18 9685.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 3.2e-05 4096 0.33 2400 705024 252.286 154.463 12206.6 4620.85 17234.5 17234.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 3.2e-05 4096 0.33 2400 705024 251.607 154.329 7683.56 4602.61 12692.4 12692.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 3.2e-05 4096 0.33 2400 705024 252.107 154.52 6203.19 4602.58 11212.7 11212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 3.2e-05 4096 0.33 2400 703488 252.308 154.379 5229.33 4599.29 10235.6 10235.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 3.2e-05 4096 0.33 2400 704704 253.288 154.654 11257.7 4597.6 16263.5 16263.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 3.2e-05 4096 0.33 2400 704256 252.172 154.393 7147.12 4619.45 12173.4 12173.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 3.2e-05 4096 0.33 2400 704256 252.783 154.719 5872.13 4601.22 10881.1 10881.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 3.2e-05 4096 0.33 2400 702464 251.575 154.242 5292.74 4595.74 10294.6 10294.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 3.2e-05 4096 0.33 2400 704512 252.297 154.331 10960 4617.27 15984.2 15984.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 3.2e-05 4096 0.33 2400 703488 252.134 154.344 7088.91 4620.32 12116 12116.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 3.2e-05 4096 0.33 2400 703488 252.253 154.366 5948.78 4600.08 10955.8 10956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 3.2e-05 4096 0.33 2400 702464 252.363 154.55 5234.56 4608.88 10250.6 10250.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 3.2e-05 4096 0.33 2400 705024 252.774 154.544 10845.1 4620.12 15872.8 15873.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 3.2e-05 4096 0.33 2400 705024 252.199 154.55 7473.72 4618.27 12499 12499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 3.2e-05 4096 0.33 2400 703296 252.536 154.32 6313.92 4613.12 11334.2 11334.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 3.2e-05 4096 0.33 2400 702720 251.308 153.839 6312.73 4592.19 11310.3 11310.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 3.2e-05 4096 0.33 2400 704640 252.15 154.415 10751.6 4601.87 15760.3 15760.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 3.2e-05 4096 0.33 2400 704000 251.801 154.425 7628.07 4621.04 12655.6 12655.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 3.2e-05 4096 0.33 2400 702720 251.821 154.343 6268.09 4614.28 11288.8 11289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 3.2e-05 4096 0.33 2400 704000 252.087 154.456 5844.64 4607.97 10859.4 10859.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 3.2e-05 4096 0.33 2400 703232 252.3 154.549 9629.21 4611.56 14647.9 14648.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 3.2e-05 4096 0.33 2400 702976 252.807 154.567 6099.39 4625.65 11132.7 11133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 3.2e-05 4096 0.33 2400 702720 252.233 154.689 4994.95 4610.76 10012.9 10013.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 3.2e-05 4096 0.33 2400 703360 253.507 154.954 8913.67 4607.45 13929.9 13930.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 3.2e-05 4096 0.33 2400 702720 252.732 154.774 5718.07 4631.09 10756.9 10757.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 3.2e-05 4096 0.33 2400 702720 253.295 154.833 4753.07 4604.04 9765.52 9765.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 3.2e-05 4096 0.33 2400 702720 252.247 154.562 4105.57 4628.02 9140.68 9140.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 3.2e-05 4096 0.33 2400 703104 252.732 154.784 12106.8 4631.98 17146.5 17146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 3.2e-05 4096 0.33 2400 702720 252.248 154.691 7522.31 4633.79 12563.3 12563.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 3.2e-05 4096 0.33 2400 702720 252.737 154.861 6142.78 4611.12 11161.8 11162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 3.2e-05 4096 0.33 2400 701952 252.773 154.581 5219.23 4607.37 10234.2 10234.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 3.2e-05 4096 0.33 2400 702912 253.581 154.913 11122.4 4611.34 16142.6 16142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 3.2e-05 4096 0.33 2400 702464 252.9 154.734 7073.59 4623.6 12105.1 12105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 3.2e-05 4096 0.33 2400 702912 253.261 154.892 5799.68 4625.74 10833.9 10834.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 3.2e-05 4096 0.33 2400 700672 252.793 154.559 5211.09 4606.42 10225.1 10225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 3.2e-05 4096 0.33 2400 702976 252.697 154.56 11018.8 4606.07 16032.4 16032.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 3.2e-05 4096 0.33 2400 702464 252.567 154.526 7143.62 4604.23 12155.2 12155.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 3.2e-05 4096 0.33 2400 701952 252.768 154.596 6062.27 4607.27 11077.2 11077.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 3.2e-05 4096 0.33 2400 702464 252.428 154.535 5397.75 4622.1 10427.1 10427.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 3.2e-05 4096 0.33 2400 703296 253.271 154.936 11361.2 4622.25 16392 16392.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 3.2e-05 4096 0.33 2400 702720 252.733 154.876 8055.58 4615.48 13079 13079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 3.2e-05 4096 0.33 2400 701568 252.988 154.653 6621 4604.35 11633.3 11633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 3.2e-05 4096 0.33 2400 700416 252.336 154.411 6248.35 4600.25 11255.6 11255.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 3.2e-05 4096 0.33 2400 702720 253.386 154.894 5730.56 4607.51 10746.6 10746.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 3.2e-05 4096 0.33 2400 702720 252.804 154.799 10969.4 4611.24 15988.5 15988.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 3.2e-05 4096 0.33 2400 702720 252.25 154.568 7523.7 4621.86 12552.7 12552.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 3.2e-05 4096 0.33 2400 700800 252.894 154.739 6459.53 4624.99 11492.4 11492.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 3.2e-05 4096 0.33 2400 701440 253.125 154.896 5888.33 4617.1 10913.7 10914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 3.2e-05 4096 0.33 2400 700800 254.004 155.271 5675.66 4621.34 10706.6 10706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 3.2e-05 4096 0.33 2400 702208 252.745 154.698 8823.14 4612.79 13843.7 13843.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 3.2e-05 4096 0.33 2400 701952 253.109 154.726 5751.01 4634.82 10793.9 10794.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 3.2e-05 4096 0.33 2400 701952 252.626 154.79 4650.89 4617.69 9676.27 9676.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1270 3.2e-05 4096 0.33 2400 701440 253.186 154.685 4212.79 4610.5 9231.45 9231.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 3.2e-05 4096 0.33 2400 702400 253.739 155.007 12075.1 4636.05 17120.2 17120.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 3.2e-05 4096 0.33 2400 702080 253.077 154.824 7506.65 4615.68 12530.5 12530.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 3.2e-05 4096 0.33 2400 701760 253.801 154.98 6120.58 4608.88 11138.5 11138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 3.2e-05 4096 0.33 2400 701440 252.751 154.817 5179.39 4619.76 10207 10207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 3.2e-05 4096 0.33 2400 702336 253.24 154.877 11087.4 4612.27 16108.1 16108.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 3.2e-05 4096 0.33 2400 701952 252.561 154.805 6946.61 4633.48 11987.7 11988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 3.2e-05 4096 0.33 2400 701568 253.341 155.072 5708.87 4621.5 10739.1 10739.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 3.2e-05 4096 0.33 2400 700416 253.613 154.914 5151.57 4618.94 10179.3 10179.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 3.2e-05 4096 0.33 2400 700800 252.945 154.727 4457.07 4606.86 9471.89 9472.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 3.2e-05 4096 0.33 2400 702016 254.054 155.075 10607.2 4635.54 15652.1 15652.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 3.2e-05 4096 0.33 2400 701568 253.41 154.848 6718.97 4614.25 11741.8 11742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 3.2e-05 4096 0.33 2400 701568 253.827 155.136 5655.57 4614.47 10679.3 10679.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 3.2e-05 4096 0.33 2400 700672 252.752 154.569 4953.07 4606.54 9967.21 9967.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 3.2e-05 4096 0.33 2400 698880 254.792 155.321 4371.39 4621.58 9403.36 9403.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 3.2e-05 4096 0.33 2400 701952 253.207 154.726 10064.8 4635.35 15108.4 15108.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 3.2e-05 4096 0.33 2400 701440 253.227 154.652 6885.53 4627.96 11921.7 11921.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 3.2e-05 4096 0.33 2400 700416 253.585 154.943 5699.87 4615.99 10724.7 10724.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 3.2e-05 4096 0.33 2400 700416 253.318 154.841 5273.19 4619.68 10301.3 10301.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 3.2e-05 4096 0.33 2400 701440 253.168 154.875 4807.84 4621.23 9837.4 9837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 3.2e-05 4096 0.33 2432 704512 251.828 154.342 8758.84 4603.79 13769.1 13769.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 3.2e-05 4096 0.33 2432 704000 252.264 154.428 5615.68 4664.03 10686.7 10686.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 3.2e-05 4096 0.33 2432 704256 251.74 154.472 4622.96 4606.52 9635.98 9636.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 3.2e-05 4096 0.33 2432 703488 252.099 154.335 4007.6 4602.98 9017.28 9017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 3.2e-05 4096 0.33 2432 704640 252.901 154.693 11739.2 4618.96 16766 16766.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 3.2e-05 4096 0.33 2432 704000 252.148 154.565 7122.79 4605.53 12135.3 12135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 3.2e-05 4096 0.33 2432 703680 252.784 154.678 5904.19 4613.29 10925.2 10925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 3.2e-05 4096 0.33 2432 704000 251.732 154.391 5068.29 4602.01 10076.7 10076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 3.2e-05 4096 0.33 2432 704000 253.229 154.766 4631.31 4625.48 9665.08 9665.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 3.2e-05 4096 0.33 2432 704256 252.309 154.641 10803.4 4610.1 15820.7 15821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 3.2e-05 4096 0.33 2432 704256 251.713 154.476 6743.56 4602.42 11752.5 11752.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 3.2e-05 4096 0.33 2432 703872 252.444 154.685 5551.84 4609.32 10568.6 10568.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 3.2e-05 4096 0.33 2432 703488 252.299 154.395 4923.54 4603.15 9933.67 9933.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 3.2e-05 4096 0.33 2432 702720 251.904 154.336 4330.94 4611.61 9349.06 9349.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 3.2e-05 4096 0.33 2432 704256 253.181 154.761 10152.3 4603.78 15164.3 15164.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 3.2e-05 4096 0.33 2432 703360 252.377 154.618 6459.51 4620.56 11487.4 11487.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 3.2e-05 4096 0.33 2432 704256 252.868 154.726 5469.35 4601.07 10478.3 10478.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 3.2e-05 4096 0.33 2432 702464 251.583 154.214 4783.7 4613.56 9803.33 9803.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 3.2e-05 4096 0.33 2432 701120 253.623 154.855 4249.83 4628.28 9286.87 9287.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 3.2e-05 4096 0.33 2432 704000 252.226 154.42 10058.5 4600.79 15066.3 15066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 3.2e-05 4096 0.33 2432 703488 251.983 154.342 6777.85 4617.4 11801.9 11802.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 3.2e-05 4096 0.33 2432 703488 252.278 154.373 5618.36 4603.87 10629.2 10629.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 3.2e-05 4096 0.33 2432 702464 252.399 154.536 5162.4 4606.19 10175.8 10176.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 3.2e-05 4096 0.33 2432 704000 252.141 154.464 4762.26 4603.57 9772.72 9772.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 3.2e-05 4096 0.33 2432 703488 252.224 154.416 4510.34 4620.86 9538.12 9538.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1270 3.2e-05 4096 0.33 2432 703104 253.763 154.745 16393.4 4612.43 21414.6 21414.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1270 3.2e-05 4096 0.33 2432 702976 252.155 154.569 9833.82 4626.6 14867.4 14867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1270 3.2e-05 4096 0.33 2432 702464 252.922 154.648 6315.91 4632.15 11355.9 11356.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1270 3.2e-05 4096 0.33 2432 702720 252.211 154.66 5182.42 4667.25 10256.8 10257.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1270 3.2e-05 4096 0.33 2432 701440 253.161 154.679 4630.16 4624.88 9663.15 9663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1270 3.2e-05 4096 0.33 2432 702720 252.25 154.61 4254.03 4621.89 9283.07 9283.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1270 3.2e-05 4096 0.33 2432 701952 252.814 154.636 3926 4630.73 8964.46 8964.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1270 3.2e-05 4096 0.33 2432 700672 252.666 154.595 3682.56 4626.51 8716.62 8716.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1270 3.2e-05 4096 0.33 2432 700416 253.333 154.844 3507.52 4615.61 8531.58 8531.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1270 3.2e-05 4096 0.33 2400 700672 253.667 154.612 13767.6 4640.55 18816.7 18816.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1270 3.2e-05 4096 0.33 2432 702464 252.675 154.208 13667.4 4600.92 18675.5 18675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1270 3.2e-05 4096 0.33 2400 701120 254.539 154.853 13926.3 4627.76 18963.7 18963.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1270 3.2e-05 4096 0.33 2400 703360 254.264 154.518 13758.5 4591.69 18759.3 18759.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1270 3.2e-05 4096 0.33 2400 703488 253.211 154.365 13598.5 4599.45 18605.8 18606.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1270 3.2e-05 4096 0.33 2400 702720 252.35 154.396 16995.4 4602.93 22005.3 22005.6
