$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Fri Sep 02 09:08:32 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [7] $end
$var wire 1 1 PC_OUT [6] $end
$var wire 1 2 PC_OUT [5] $end
$var wire 1 3 PC_OUT [4] $end
$var wire 1 4 PC_OUT [3] $end
$var wire 1 5 PC_OUT [2] $end
$var wire 1 6 PC_OUT [1] $end
$var wire 1 7 PC_OUT [0] $end
$var wire 1 8 REG_OUT [7] $end
$var wire 1 9 REG_OUT [6] $end
$var wire 1 : REG_OUT [5] $end
$var wire 1 ; REG_OUT [4] $end
$var wire 1 < REG_OUT [3] $end
$var wire 1 = REG_OUT [2] $end
$var wire 1 > REG_OUT [1] $end
$var wire 1 ? REG_OUT [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_CLOCK_50 $end
$var wire 1 J ww_KEY [3] $end
$var wire 1 K ww_KEY [2] $end
$var wire 1 L ww_KEY [1] $end
$var wire 1 M ww_KEY [0] $end
$var wire 1 N ww_PC_OUT [7] $end
$var wire 1 O ww_PC_OUT [6] $end
$var wire 1 P ww_PC_OUT [5] $end
$var wire 1 Q ww_PC_OUT [4] $end
$var wire 1 R ww_PC_OUT [3] $end
$var wire 1 S ww_PC_OUT [2] $end
$var wire 1 T ww_PC_OUT [1] $end
$var wire 1 U ww_PC_OUT [0] $end
$var wire 1 V ww_LEDR [9] $end
$var wire 1 W ww_LEDR [8] $end
$var wire 1 X ww_LEDR [7] $end
$var wire 1 Y ww_LEDR [6] $end
$var wire 1 Z ww_LEDR [5] $end
$var wire 1 [ ww_LEDR [4] $end
$var wire 1 \ ww_LEDR [3] $end
$var wire 1 ] ww_LEDR [2] $end
$var wire 1 ^ ww_LEDR [1] $end
$var wire 1 _ ww_LEDR [0] $end
$var wire 1 ` ww_REG_OUT [7] $end
$var wire 1 a ww_REG_OUT [6] $end
$var wire 1 b ww_REG_OUT [5] $end
$var wire 1 c ww_REG_OUT [4] $end
$var wire 1 d ww_REG_OUT [3] $end
$var wire 1 e ww_REG_OUT [2] $end
$var wire 1 f ww_REG_OUT [1] $end
$var wire 1 g ww_REG_OUT [0] $end
$var wire 1 h \KEY[1]~input_o\ $end
$var wire 1 i \KEY[2]~input_o\ $end
$var wire 1 j \KEY[3]~input_o\ $end
$var wire 1 k \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 l \KEY[0]~input_o\ $end
$var wire 1 m \CLOCK_50~input_o\ $end
$var wire 1 n \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 o \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 p \gravar:detectorSub0|saida~combout\ $end
$var wire 1 q \PC|DOUT[0]~0_combout\ $end
$var wire 1 r \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 s \incrementaPC|Add0~1_sumout\ $end
$var wire 1 t \incrementaPC|Add0~2\ $end
$var wire 1 u \incrementaPC|Add0~5_sumout\ $end
$var wire 1 v \incrementaPC|Add0~6\ $end
$var wire 1 w \incrementaPC|Add0~9_sumout\ $end
$var wire 1 x \incrementaPC|Add0~10\ $end
$var wire 1 y \incrementaPC|Add0~13_sumout\ $end
$var wire 1 z \PC|DOUT[4]~feeder_combout\ $end
$var wire 1 { \incrementaPC|Add0~14\ $end
$var wire 1 | \incrementaPC|Add0~17_sumout\ $end
$var wire 1 } \incrementaPC|Add0~18\ $end
$var wire 1 ~ \incrementaPC|Add0~21_sumout\ $end
$var wire 1 !! \PC|DOUT[6]~feeder_combout\ $end
$var wire 1 "! \incrementaPC|Add0~22\ $end
$var wire 1 #! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 $! \ROM1|memROM~1_combout\ $end
$var wire 1 %! \ROM1|memROM~2_combout\ $end
$var wire 1 &! \ROM1|memROM~0_combout\ $end
$var wire 1 '! \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 (! \decoderInstru1|saida[3]~0_combout\ $end
$var wire 1 )! \ROM1|memROM~5_combout\ $end
$var wire 1 *! \ROM1|memROM~3_combout\ $end
$var wire 1 +! \ROM1|memROM~4_combout\ $end
$var wire 1 ,! \RAM1|process_0~0_combout\ $end
$var wire 1 -! \RAM1|ram~145_combout\ $end
$var wire 1 .! \RAM1|ram~57_q\ $end
$var wire 1 /! \RAM1|ram~148_combout\ $end
$var wire 1 0! \RAM1|ram~65_q\ $end
$var wire 1 1! \RAM1|ram~146_combout\ $end
$var wire 1 2! \RAM1|ram~73_q\ $end
$var wire 1 3! \RAM1|ram~150_combout\ $end
$var wire 1 4! \RAM1|ram~41_q\ $end
$var wire 1 5! \RAM1|ram~149_combout\ $end
$var wire 1 6! \RAM1|ram~25_q\ $end
$var wire 1 7! \RAM1|ram~33feeder_combout\ $end
$var wire 1 8! \RAM1|ram~152_combout\ $end
$var wire 1 9! \RAM1|ram~33_q\ $end
$var wire 1 :! \RAM1|ram~151_combout\ $end
$var wire 1 ;! \RAM1|ram~17_q\ $end
$var wire 1 <! \RAM1|ram~113_combout\ $end
$var wire 1 =! \decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 >! \RAM1|ram~147_combout\ $end
$var wire 1 ?! \RAM1|ram~49_q\ $end
$var wire 1 @! \RAM1|ram~81_combout\ $end
$var wire 1 A! \decoderInstru1|Equal5~1_combout\ $end
$var wire 1 B! \ULA1|Add0~34_cout\ $end
$var wire 1 C! \ULA1|Add0~1_sumout\ $end
$var wire 1 D! \ULA1|saida[0]~0_combout\ $end
$var wire 1 E! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 F! \RAM1|ram~74_q\ $end
$var wire 1 G! \RAM1|ram~66feeder_combout\ $end
$var wire 1 H! \RAM1|ram~66_q\ $end
$var wire 1 I! \RAM1|ram~58feeder_combout\ $end
$var wire 1 J! \RAM1|ram~58_q\ $end
$var wire 1 K! \RAM1|ram~26feeder_combout\ $end
$var wire 1 L! \RAM1|ram~26_q\ $end
$var wire 1 M! \RAM1|ram~42_q\ $end
$var wire 1 N! \RAM1|ram~34_q\ $end
$var wire 1 O! \RAM1|ram~18feeder_combout\ $end
$var wire 1 P! \RAM1|ram~18_q\ $end
$var wire 1 Q! \RAM1|ram~117_combout\ $end
$var wire 1 R! \RAM1|ram~50_q\ $end
$var wire 1 S! \RAM1|ram~85_combout\ $end
$var wire 1 T! \ULA1|Add0~2\ $end
$var wire 1 U! \ULA1|Add0~5_sumout\ $end
$var wire 1 V! \ULA1|saida[1]~1_combout\ $end
$var wire 1 W! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 X! \RAM1|ram~75_q\ $end
$var wire 1 Y! \RAM1|ram~67feeder_combout\ $end
$var wire 1 Z! \RAM1|ram~67_q\ $end
$var wire 1 [! \RAM1|ram~59_q\ $end
$var wire 1 \! \RAM1|ram~43_q\ $end
$var wire 1 ]! \RAM1|ram~27_q\ $end
$var wire 1 ^! \RAM1|ram~35_q\ $end
$var wire 1 _! \RAM1|ram~19_q\ $end
$var wire 1 `! \RAM1|ram~121_combout\ $end
$var wire 1 a! \RAM1|ram~51_q\ $end
$var wire 1 b! \RAM1|ram~89_combout\ $end
$var wire 1 c! \ULA1|Add0~6\ $end
$var wire 1 d! \ULA1|Add0~9_sumout\ $end
$var wire 1 e! \ULA1|saida[2]~2_combout\ $end
$var wire 1 f! \RAM1|ram~76_q\ $end
$var wire 1 g! \RAM1|ram~68feeder_combout\ $end
$var wire 1 h! \RAM1|ram~68_q\ $end
$var wire 1 i! \RAM1|ram~60_q\ $end
$var wire 1 j! \RAM1|ram~28_q\ $end
$var wire 1 k! \RAM1|ram~36feeder_combout\ $end
$var wire 1 l! \RAM1|ram~36_q\ $end
$var wire 1 m! \RAM1|ram~44_q\ $end
$var wire 1 n! \RAM1|ram~20_q\ $end
$var wire 1 o! \RAM1|ram~125_combout\ $end
$var wire 1 p! \RAM1|ram~52_q\ $end
$var wire 1 q! \RAM1|ram~93_combout\ $end
$var wire 1 r! \ULA1|Add0~10\ $end
$var wire 1 s! \ULA1|Add0~13_sumout\ $end
$var wire 1 t! \ULA1|saida[3]~3_combout\ $end
$var wire 1 u! \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 v! \RAM1|ram~61_q\ $end
$var wire 1 w! \RAM1|ram~77_q\ $end
$var wire 1 x! \RAM1|ram~69_q\ $end
$var wire 1 y! \RAM1|ram~29feeder_combout\ $end
$var wire 1 z! \RAM1|ram~29_q\ $end
$var wire 1 {! \RAM1|ram~37feeder_combout\ $end
$var wire 1 |! \RAM1|ram~37_q\ $end
$var wire 1 }! \RAM1|ram~45_q\ $end
$var wire 1 ~! \RAM1|ram~21feeder_combout\ $end
$var wire 1 !" \RAM1|ram~21_q\ $end
$var wire 1 "" \RAM1|ram~129_combout\ $end
$var wire 1 #" \RAM1|ram~53_q\ $end
$var wire 1 $" \RAM1|ram~97_combout\ $end
$var wire 1 %" \ULA1|Add0~14\ $end
$var wire 1 &" \ULA1|Add0~17_sumout\ $end
$var wire 1 '" \ULA1|saida[4]~4_combout\ $end
$var wire 1 (" \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 )" \RAM1|ram~78_q\ $end
$var wire 1 *" \RAM1|ram~62feeder_combout\ $end
$var wire 1 +" \RAM1|ram~62_q\ $end
$var wire 1 ," \RAM1|ram~70_q\ $end
$var wire 1 -" \RAM1|ram~46_q\ $end
$var wire 1 ." \RAM1|ram~38_q\ $end
$var wire 1 /" \RAM1|ram~30_q\ $end
$var wire 1 0" \RAM1|ram~22_q\ $end
$var wire 1 1" \RAM1|ram~133_combout\ $end
$var wire 1 2" \RAM1|ram~54_q\ $end
$var wire 1 3" \RAM1|ram~101_combout\ $end
$var wire 1 4" \ULA1|Add0~18\ $end
$var wire 1 5" \ULA1|Add0~21_sumout\ $end
$var wire 1 6" \ULA1|saida[5]~5_combout\ $end
$var wire 1 7" \RAM1|ram~63_q\ $end
$var wire 1 8" \RAM1|ram~79_q\ $end
$var wire 1 9" \RAM1|ram~71feeder_combout\ $end
$var wire 1 :" \RAM1|ram~71_q\ $end
$var wire 1 ;" \RAM1|ram~31feeder_combout\ $end
$var wire 1 <" \RAM1|ram~31_q\ $end
$var wire 1 =" \RAM1|ram~47_q\ $end
$var wire 1 >" \RAM1|ram~39_q\ $end
$var wire 1 ?" \RAM1|ram~23feeder_combout\ $end
$var wire 1 @" \RAM1|ram~23_q\ $end
$var wire 1 A" \RAM1|ram~137_combout\ $end
$var wire 1 B" \RAM1|ram~55_q\ $end
$var wire 1 C" \RAM1|ram~105_combout\ $end
$var wire 1 D" \ULA1|Add0~22\ $end
$var wire 1 E" \ULA1|Add0~25_sumout\ $end
$var wire 1 F" \ULA1|saida[6]~6_combout\ $end
$var wire 1 G" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 H" \RAM1|ram~64_q\ $end
$var wire 1 I" \RAM1|ram~72_q\ $end
$var wire 1 J" \RAM1|ram~32_q\ $end
$var wire 1 K" \RAM1|ram~40_q\ $end
$var wire 1 L" \RAM1|ram~48_q\ $end
$var wire 1 M" \RAM1|ram~24_q\ $end
$var wire 1 N" \RAM1|ram~141_combout\ $end
$var wire 1 O" \RAM1|ram~80_q\ $end
$var wire 1 P" \RAM1|ram~56_q\ $end
$var wire 1 Q" \RAM1|ram~109_combout\ $end
$var wire 1 R" \ULA1|Add0~26\ $end
$var wire 1 S" \ULA1|Add0~29_sumout\ $end
$var wire 1 T" \ULA1|saida[7]~7_combout\ $end
$var wire 1 U" \PC|DOUT\ [8] $end
$var wire 1 V" \PC|DOUT\ [7] $end
$var wire 1 W" \PC|DOUT\ [6] $end
$var wire 1 X" \PC|DOUT\ [5] $end
$var wire 1 Y" \PC|DOUT\ [4] $end
$var wire 1 Z" \PC|DOUT\ [3] $end
$var wire 1 [" \PC|DOUT\ [2] $end
$var wire 1 \" \PC|DOUT\ [1] $end
$var wire 1 ]" \PC|DOUT\ [0] $end
$var wire 1 ^" \REGA|DOUT\ [7] $end
$var wire 1 _" \REGA|DOUT\ [6] $end
$var wire 1 `" \REGA|DOUT\ [5] $end
$var wire 1 a" \REGA|DOUT\ [4] $end
$var wire 1 b" \REGA|DOUT\ [3] $end
$var wire 1 c" \REGA|DOUT\ [2] $end
$var wire 1 d" \REGA|DOUT\ [1] $end
$var wire 1 e" \REGA|DOUT\ [0] $end
$var wire 1 f" \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 ,# \decoderInstru1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 1# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 4# \decoderInstru1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 6# \decoderInstru1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 :# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ;# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 <# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 =# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ># \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ?# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 @# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 A# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 B# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 C# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 J# \RAM1|ALT_INV_ram~141_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~137_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~133_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~129_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~125_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~121_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~117_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~113_combout\ $end
$var wire 1 R# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~109_combout\ $end
$var wire 1 T# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 V# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 X# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 Z# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 \# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~89_combout\ $end
$var wire 1 ^# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 `# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 b# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 c# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 d# \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 e# \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 f# \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 g# \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 h# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 i# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 j# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 k# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~27_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0@
1A
xB
1C
1D
1E
1F
1G
1H
xI
xh
xi
xj
xk
1l
xm
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
04#
15#
06#
17#
18#
09#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
0j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
x"
x#
x$
1%
xJ
xK
xL
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
xU"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#20000
0%
0M
0l
1j#
1n
1p
1r
1]"
0I#
0i#
0q
1s
1+!
03#
1U
1U!
0c!
1V!
17
0^#
1d!
0r!
0\#
1s!
0%"
0Z#
1&"
04"
0X#
15"
0D"
0V#
1E"
0R"
0T#
1S"
0R#
#40000
1%
1M
1l
0j#
0n
0p
#60000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
1d"
1W!
0g#
0@#
1I#
0H#
1i#
1q
1$!
1,!
0+!
1G!
1I!
1O!
1K!
0U!
1c!
1^#
13#
0k#
08#
1^
1f
1T
0U
0d!
1r!
0'!
0(!
1t!
1'"
16"
1F"
1T"
1:!
1U!
0V!
1\#
1.
1>
07
16
0s!
1%"
0^#
14#
16#
1Z#
1V!
0&"
14"
0t!
1X#
05"
1D"
0'"
1V#
0E"
1R"
06"
1T#
0S"
0F"
1R#
0T"
#80000
1%
1M
1l
0j#
0n
0p
#100000
0%
0M
0l
1j#
1n
1p
1r
1]"
1P!
0g"
0I#
0i#
0q
0s
1t
0$!
1%!
0,!
0&!
1Q!
19#
1k#
07#
18#
1U
1u
0P#
0:!
1A!
17
1S!
0,#
0_#
0B!
1C!
0T!
0U!
1d!
0r!
1s!
0%"
1&"
04"
15"
0D"
1E"
0R"
1S"
1U!
0R#
0T#
0V#
0X#
0Z#
0\#
1^#
0`#
0S"
0E"
05"
0&"
0s!
0U!
0C!
0^#
1D!
0V!
1e!
1t!
1'"
16"
1F"
1T"
1`#
1^#
1Z#
1X#
1V#
1T#
1R#
1V!
0T"
0F"
06"
0'"
0t!
0V!
0D!
#120000
1%
1M
1l
0j#
0n
0p
#140000
0%
0M
0l
1j#
1n
1p
0r
0\"
1["
0]"
0d"
0W!
1c"
0?#
1g#
1@#
1I#
0G#
1H#
1i#
1q
0t
0u
1v
0G!
0I!
0O!
0K!
1U!
0c!
1Y!
0d!
1r!
1\#
0^#
1]
1e
0^
0f
1S
0T
0U
1s!
1d!
0r!
1w
1u
0v
1V!
0e!
0\#
0Z#
0.
1-
0>
1=
07
06
15
0w
0s!
1t!
1e!
1Z#
0t!
#160000
1%
1M
1l
0j#
0n
0p
#180000
0%
0M
0l
1j#
1n
1p
1r
1]"
1d"
1W!
0g#
0@#
0I#
0i#
0q
1s
1$!
0%!
1,!
1&!
1*!
1G!
1I!
1O!
1K!
0U!
1c!
1^#
05#
09#
0k#
17#
08#
1^
1f
1U
0d!
1r!
0A!
15!
0Q!
0V!
1\#
1.
1>
17
1s!
1P#
1,#
0e!
0Z#
1B!
1C!
1U!
0c!
1d!
0s!
1%"
1&"
15"
1E"
1S"
0S!
1t!
1_#
0R#
0T#
0V#
0X#
1Z#
0\#
0^#
0`#
0&"
14"
0d!
0C!
1T!
1D!
1e!
0t!
1'"
16"
1F"
1T"
0U!
1c!
1V!
1`#
1\#
1X#
1U!
05"
1D"
1^#
0'"
0e!
0D!
1d!
1V#
0^#
0V!
0E"
1R"
0\#
1V!
06"
1T#
1e!
0S"
0F"
1R#
0T"
#200000
1%
1M
1l
0j#
0n
0p
#220000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
1L!
1]!
0%$
0i"
1I#
0H#
1i#
1q
0$!
0,!
1)!
0*!
1Q!
1`!
0O#
0P#
15#
02#
1k#
18#
1T
0U
1'!
1(!
05!
0Q!
0`!
07
16
1O#
1P#
04#
06#
0d!
0V!
1\#
#240000
1%
1M
1l
0j#
0n
0p
#260000
0%
0M
0l
1j#
1n
1p
1r
1]"
0d"
0W!
1g#
1@#
0I#
0i#
0q
0s
1t
1$!
1,!
0)!
1+!
0G!
0I!
0O!
0K!
0U!
1^#
03#
12#
0k#
08#
0^
0f
1U
0u
1v
0'!
0(!
1d!
0e!
18!
1U!
0c!
1V!
0.
0>
17
1w
0^#
0\#
14#
16#
0d!
0U!
1c!
1e!
1\#
1^#
0e!
1d!
0V!
0\#
1e!
#280000
1%
1M
1l
0j#
0n
0p
#300000
0%
0M
0l
1j#
1n
1p
0r
0\"
0["
1Z"
0]"
1^!
0"$
1I#
0F#
1G#
1H#
1i#
1q
0t
1u
0v
0w
1x
0,!
0&!
1*!
0+!
1`!
0O#
13#
05#
19#
1k#
1R
0S
0T
0U
1y
1w
0x
0u
1(!
08!
1Q!
1b!
0c#
07
06
05
14
0y
0]#
0P#
04#
1z
1c#
1S!
0d!
0z
1\#
0_#
1U!
0c!
1V!
0^#
1d!
0r!
0\#
1s!
0%"
0Z#
1&"
04"
0X#
15"
0D"
0V#
1E"
0R"
0T#
1S"
0R#
#320000
1%
1M
1l
0j#
0n
0p
#340000
0%
0M
0l
1j#
1n
1p
1r
1]"
1d"
1W!
0g#
0@#
0I#
0i#
0q
1s
1%!
0*!
1+!
1G!
1I!
1O!
1K!
0U!
1c!
1^#
03#
15#
07#
1^
1f
1U
0d!
1r!
0(!
1t!
1'"
16"
1F"
1T"
0Q!
1\#
1.
1>
17
0s!
1%"
1P#
14#
1Z#
0V!
0e!
0S!
0&"
14"
0t!
1X#
1_#
05"
1D"
1U!
0'"
1V#
0E"
1R"
0^#
06"
1T#
1V!
0S"
0F"
1R#
0T"
#360000
1%
1M
1l
0j#
0n
0p
#380000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
0c"
1?#
1I#
0H#
1i#
1q
0%!
1,!
1&!
1*!
0Y!
1d!
0r!
0\#
05#
09#
0k#
17#
0]
0e
1T
0U
1s!
0%"
13!
0`!
1e!
0Z#
0-
0=
07
16
1&"
04"
1O#
1t!
0X#
0b!
15"
0D"
1'"
0V#
1]#
1E"
0R"
0d!
1r!
16"
0T#
1S"
1\#
1F"
0s!
1%"
0R#
0e!
1Z#
1T"
0&"
14"
0t!
1X#
05"
1D"
0'"
1V#
0E"
1R"
06"
1T#
0S"
0F"
1R#
0T"
#400000
1%
1M
1l
0j#
0n
0p
#420000
0%
0M
0l
1j#
1n
1p
1r
1]"
1M!
0h"
0I#
0i#
0q
0s
1t
0$!
0,!
0&!
0*!
0+!
1Q!
0P#
13#
15#
19#
1k#
18#
1U
1u
0=!
03!
1S!
17
0_#
0U!
1^#
0V!
#440000
1%
1M
1l
0j#
0n
0p
#460000
0%
0M
0l
1j#
1n
1p
0r
0\"
1["
0]"
1I#
0G#
1H#
1i#
1q
0t
0u
1v
1S
0T
0U
0w
1x
1u
0v
07
06
15
1w
0x
1y
0c#
0y
1z
1c#
0z
#480000
1%
1M
1l
0j#
0n
0p
#500000
0%
0M
0l
1j#
1n
1p
1r
1]"
0I#
0i#
0q
1s
1U
17
#520000
1%
1M
1l
0j#
0n
0p
#540000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
1I#
0H#
1i#
1q
1T
0U
07
16
#560000
1%
1M
1l
0j#
0n
0p
#580000
0%
0M
0l
1j#
1n
1p
1r
1]"
0I#
0i#
0q
0s
1t
1U
0u
1v
17
0w
1x
1y
0c#
1z
#600000
1%
1M
1l
0j#
0n
0p
#620000
0%
0M
0l
1j#
1n
1p
0r
0\"
0["
0Z"
1Y"
0]"
1I#
0E#
1F#
1G#
1H#
1i#
1q
0t
1u
0v
1w
0x
0y
1{
1&!
09#
1c#
1Q
0R
0S
0T
0U
1|
1y
0{
0w
0u
0z
1'!
1(!
1=!
0c#
07
06
05
04
13
0|
04#
06#
1z
1U!
0^#
#640000
1%
1M
1l
0j#
0n
0p
#660000
0%
0M
0l
1j#
1n
1p
1r
1]"
0d"
0W!
1g#
1@#
0I#
0i#
0q
1s
1+!
0G!
0I!
0O!
0K!
0U!
1^#
03#
0^
0f
1U
0Q!
1U!
0c!
1`!
1V!
0.
0>
17
0O#
0^#
1P#
1d!
0r!
0S!
1b!
0\#
1s!
0%"
0]#
1_#
0Z#
1&"
04"
0X#
15"
0D"
0V#
1E"
0R"
0T#
1S"
0R#
#680000
1%
1M
1l
0j#
0n
0p
#700000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
1d"
1W!
0g#
0@#
1I#
0H#
1i#
1q
1$!
1,!
0+!
1G!
1I!
1O!
1K!
0U!
1c!
1^#
13#
0k#
08#
1^
1f
1T
0U
0d!
1r!
0'!
0(!
1t!
1'"
16"
1F"
1T"
1:!
1Q!
1U!
0`!
0V!
1\#
1.
1>
07
16
0s!
1%"
1O#
0^#
0P#
14#
16#
1Z#
1d!
0r!
1S!
1V!
0b!
0&"
14"
0t!
1X#
1]#
0_#
0\#
05"
1D"
1s!
0%"
0U!
0d!
1r!
1e!
0'"
0Z#
1V#
1&"
04"
0E"
1R"
1\#
1^#
06"
1t!
0s!
1%"
1T#
0X#
0V!
0e!
0S"
15"
0D"
1Z#
1'"
0F"
0&"
14"
0V#
1R#
0t!
1E"
0R"
1X#
0T"
16"
05"
1D"
0T#
0'"
1S"
1V#
1F"
0E"
1R"
0R#
06"
1T#
1T"
0S"
0F"
1R#
0T"
#720000
1%
1M
1l
0j#
0n
0p
#740000
0%
0M
0l
1j#
1n
1p
1r
1]"
0d"
0W!
1g#
1@#
0I#
0i#
0q
0s
1t
0$!
1%!
0,!
0&!
0G!
0I!
0O!
0K!
1U!
0c!
0^#
19#
1k#
07#
18#
0^
0f
1U
1d!
0r!
1u
0:!
1A!
1V!
0\#
0.
0>
17
1s!
0%"
0,#
1e!
0Z#
0B!
1C!
0T!
0U!
1c!
0d!
0s!
15"
0D"
1E"
0R"
1S"
04"
1t!
0R#
0T#
0V#
1Z#
1\#
1^#
0`#
05"
0S"
0E"
1d!
1U!
0c!
0C!
1D!
0V!
0e!
0t!
16"
1F"
1T"
1`#
0^#
0\#
1T#
1R#
1V#
0d!
06"
0T"
0F"
1e!
1V!
0D!
1\#
0e!
#760000
1%
1M
1l
0j#
0n
0p
#780000
0%
0M
0l
1j#
1n
1p
0r
0\"
1["
0]"
1d"
1W!
0g#
0@#
1I#
0G#
1H#
1i#
1q
0t
0u
1v
1G!
1I!
1O!
1K!
0U!
1c!
1^#
1^
1f
1S
0T
0U
1d!
1w
1u
0v
0V!
0\#
1.
1>
07
06
15
0w
1e!
#800000
1%
1M
1l
0j#
0n
0p
#820000
0%
0M
0l
1j#
1n
1p
1r
1]"
0d"
0W!
1c"
0?#
1g#
1@#
0I#
0i#
0q
1s
1$!
0%!
1,!
1&!
1*!
0G!
0I!
0O!
0K!
1U!
0c!
1Y!
0d!
1r!
1\#
0^#
05#
09#
0k#
17#
08#
1]
1e
0^
0f
1U
1s!
1d!
0r!
0A!
15!
1`!
1V!
0e!
0\#
0Z#
0.
1-
0>
1=
17
0s!
0O#
1,#
1t!
1e!
1Z#
1B!
1C!
0U!
0d!
1r!
1s!
1&"
15"
1E"
1S"
1b!
0t!
0]#
0R#
0T#
0V#
0X#
0Z#
1\#
1^#
0`#
0s!
1%"
0C!
1T!
1D!
0V!
1t!
1'"
16"
1F"
1T"
1d!
0r!
0e!
1`#
1Z#
1U!
0&"
14"
0\#
0t!
0D!
1s!
0%"
1X#
0^#
1e!
05"
1D"
0Z#
1V!
0'"
1&"
04"
1V#
1t!
0E"
1R"
0X#
06"
15"
0D"
1T#
1'"
0S"
0V#
0F"
1E"
0R"
1R#
16"
0T#
0T"
1S"
1F"
0R#
1T"
#840000
1%
1M
1l
0j#
0n
0p
#860000
0%
0M
0l
1j#
1n
1p
0r
1\"
0]"
1d"
0L!
1W!
1b"
1u!
1a"
1("
1`"
1_"
1G"
1^"
0:#
0d#
0;#
0<#
0e#
0=#
0f#
0>#
0g#
1i"
0@#
1I#
0H#
1i#
1q
0$!
0,!
1)!
0*!
1G!
1I!
1O!
0Q!
1K!
0U!
1c!
0s!
1%"
1g!
1k!
0&"
14"
1y!
1{!
1~!
1*"
05"
1D"
1;"
19"
1?"
0E"
1R"
0S"
1R#
1T#
1V#
1X#
1Z#
1^#
1P#
15#
02#
1k#
18#
1X
1`
1Y
1a
1Z
1b
1[
1c
1\
1d
1^
1f
1T
0U
1S"
1E"
15"
1&"
0d!
1r!
1'!
1(!
0b!
05!
0`!
0S!
0V!
0t!
0'"
06"
0F"
0T"
1\#
0X#
0V#
0T#
0R#
1.
1,
1+
1*
1)
1(
1>
1<
1;
1:
19
18
07
16
1s!
1_#
1O#
1]#
04#
06#
0e!
0Z#
1e!
1U!
0^#
#880000
1%
1M
1l
0j#
0n
0p
#900000
0%
0M
0l
1j#
1n
1p
1r
1]"
0d"
0W!
0b"
0u!
0a"
0("
0`"
0_"
0G"
0^"
1:#
1d#
1;#
1<#
1e#
1=#
1f#
1>#
1g#
1@#
0I#
0i#
0q
0s
1t
1$!
1,!
0)!
1+!
0G!
0I!
0O!
0K!
0U!
0s!
0g!
0k!
0&"
0y!
0{!
0~!
0*"
05"
0;"
09"
0?"
0E"
0S"
1R#
1T#
1V#
1X#
1Z#
1^#
03#
12#
0k#
08#
0X
0`
0Y
0a
0Z
0b
0[
0c
0\
0d
0^
0f
1U
0u
1v
0'!
0(!
1d!
0e!
18!
1U!
0c!
1`!
1V!
0.
0,
0+
0*
0)
0(
0>
0<
0;
0:
09
08
17
1w
0O#
0^#
0\#
14#
16#
0d!
0U!
1c!
1e!
1b!
1\#
0]#
1^#
0e!
1d!
0V!
0d!
0\#
1\#
1e!
0e!
#920000
1%
1M
1l
0j#
0n
0p
#940000
0%
0M
0l
1j#
1n
1p
0r
0\"
0["
1Z"
0]"
0c"
1?#
1I#
0F#
1G#
1H#
1i#
1q
0t
1u
0v
0w
1x
0,!
0&!
1*!
0+!
0Y!
1d!
0r!
0\#
13#
05#
19#
1k#
0]
0e
1R
0S
0T
0U
1s!
0%"
0y
1{
1w
0x
0u
1(!
08!
1e!
1c#
0Z#
0-
0=
07
06
05
14
1y
0{
1|
1&"
04"
04#
0z
0X#
0c#
15"
0D"
0|
1z
0V#
1E"
0R"
0T#
1S"
0R#
#960000
1%
1M
1l
0j#
0n
0p
#980000
0%
0M
0l
1j#
1n
1p
1r
1]"
1c"
0?#
0I#
0i#
0q
1s
1%!
0*!
1+!
1Y!
0d!
1r!
1\#
03#
15#
07#
1]
1e
1U
0s!
1%"
0(!
1t!
1'"
16"
1F"
1T"
1Z#
1-
1=
17
0&"
14"
14#
0t!
1X#
0e!
05"
1D"
0'"
1V#
0E"
1R"
06"
1T#
0S"
0F"
1R#
0T"
#1000000
