

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Wed Oct 12 10:20:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       73|     1277|  1.314 us|  22.986 us|   74|  1278|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                         |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                 Instance                |                Module                |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |runTestAfterInit_Block_entry15_proc5_U0  |runTestAfterInit_Block_entry15_proc5  |       73|     1277|  1.314 us|  22.986 us|   73|  1277|       no|
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   22|   10045|  13692|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|   10045|  13692|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       9|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |runTestAfterInit_Block_entry15_proc5_U0  |runTestAfterInit_Block_entry15_proc5  |        0|  22|  10045|  13692|    0|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |Total                                    |                                      |        0|  22|  10045|  13692|    0|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
|inputAOV               |   in|   64|     ap_none|          inputAOV|        scalar|
|inputAOV_ap_vld        |   in|    1|     ap_none|          inputAOV|        scalar|
|outcomeInRam_address0  |  out|    4|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_q0        |   in|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|      outcomeInRam|         array|
|errorInTask_address0   |  out|    4|   ap_memory|       errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_d0         |  out|    8|   ap_memory|       errorInTask|         array|
|errorInTask_q0         |   in|    8|   ap_memory|       errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|       errorInTask|         array|
|failedTask             |  out|    8|       ap_hs|        failedTask|       pointer|
|failedTask_ap_vld      |  out|    1|       ap_hs|        failedTask|       pointer|
|failedTask_ap_ack      |   in|    1|       ap_hs|        failedTask|       pointer|
|regions_address0       |  out|   12|   ap_memory|           regions|         array|
|regions_ce0            |  out|    1|   ap_memory|           regions|         array|
|regions_d0             |  out|   32|   ap_memory|           regions|         array|
|regions_q0             |   in|   32|   ap_memory|           regions|         array|
|regions_we0            |  out|    1|   ap_memory|           regions|         array|
|regions_address1       |  out|   12|   ap_memory|           regions|         array|
|regions_ce1            |  out|    1|   ap_memory|           regions|         array|
|regions_d1             |  out|   32|   ap_memory|           regions|         array|
|regions_q1             |   in|   32|   ap_memory|           regions|         array|
|regions_we1            |  out|    1|   ap_memory|           regions|         array|
|regions_1_address0     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d0           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q0           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_address1     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d1           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q1           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_2_address0     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d0           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q0           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_address1     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d1           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q1           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_3_address0     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d0           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q0           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_address1     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d1           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q1           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_4_address0     |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d0           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q0           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_address1     |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d1           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q1           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_5_address0     |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d0           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q0           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_address1     |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce1          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d1           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q1           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we1          |  out|    1|   ap_memory|         regions_5|         array|
|n_regions_V_address0   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1        |  out|    1|   ap_memory|       n_regions_V|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 3 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (13.1ns)   --->   "%call_ln0 = call void @runTestAfterInit_Block_entry15_proc5, i64 %inputAOV_read, i512 %gmem, i8 %errorInTask, i288 %outcomeInRam, i8 %failedTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V"   --->   Operation 4 'call' 'call_ln0' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 5 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_13, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_13, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_12, void @empty_21, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runTestAfterInit_Block_entry15_proc5, i64 %inputAOV_read, i512 %gmem, i8 %errorInTask, i288 %outcomeInRam, i8 %failedTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln587 = ret" [detector_solid/abs_solid_detector.cpp:587]   --->   Operation 13 'ret' 'ret_ln587' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputAOV]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ failedTask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputAOV_read              (read                  ) [ 001]
specdataflowpipeline_ln0   (specdataflowpipeline  ) [ 000]
specmemcore_ln0            (specmemcore           ) [ 000]
specmemcore_ln0            (specmemcore           ) [ 000]
specinterface_ln0          (specinterface         ) [ 000]
specinterface_ln0          (specinterface         ) [ 000]
specinterface_ln0          (specinterface         ) [ 000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000]
call_ln0                   (call                  ) [ 000]
ret_ln587                  (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputAOV">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputAOV"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outcomeInRam">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="errorInTask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="failedTask">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="failedTask"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="n_regions_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit_Block_entry15_proc5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="inputAOV_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputAOV_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_runTestAfterInit_Block_entry15_proc5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="512" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="0"/>
<pin id="73" dir="0" index="4" bw="288" slack="0"/>
<pin id="74" dir="0" index="5" bw="8" slack="0"/>
<pin id="75" dir="0" index="6" bw="32" slack="0"/>
<pin id="76" dir="0" index="7" bw="32" slack="0"/>
<pin id="77" dir="0" index="8" bw="32" slack="0"/>
<pin id="78" dir="0" index="9" bw="32" slack="0"/>
<pin id="79" dir="0" index="10" bw="32" slack="0"/>
<pin id="80" dir="0" index="11" bw="32" slack="0"/>
<pin id="81" dir="0" index="12" bw="8" slack="0"/>
<pin id="82" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="inputAOV_read_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="1"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputAOV_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="68" pin=8"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="68" pin=9"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="68" pin=10"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="68" pin=11"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="68" pin=12"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: outcomeInRam | {1 2 }
	Port: errorInTask | {1 2 }
	Port: failedTask | {1 2 }
	Port: regions | {1 2 }
	Port: regions_1 | {1 2 }
	Port: regions_2 | {1 2 }
	Port: regions_3 | {1 2 }
	Port: regions_4 | {1 2 }
	Port: regions_5 | {1 2 }
	Port: n_regions_V | {1 2 }
 - Input state : 
	Port: runTestAfterInit : gmem | {1 2 }
	Port: runTestAfterInit : inputAOV | {1 }
	Port: runTestAfterInit : outcomeInRam | {}
	Port: runTestAfterInit : errorInTask | {1 2 }
	Port: runTestAfterInit : failedTask | {}
	Port: runTestAfterInit : regions | {1 2 }
	Port: runTestAfterInit : regions_1 | {1 2 }
	Port: runTestAfterInit : regions_2 | {1 2 }
	Port: runTestAfterInit : regions_3 | {1 2 }
	Port: runTestAfterInit : regions_4 | {1 2 }
	Port: runTestAfterInit : regions_5 | {1 2 }
	Port: runTestAfterInit : n_regions_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_runTestAfterInit_Block_entry15_proc5_fu_68 |    0    |    32   | 272.425 |  13499  |  12141  |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |            inputAOV_read_read_fu_62            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                |    0    |    32   | 272.425 |  13499  |  12141  |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|inputAOV_read_reg_96|   64   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_runTestAfterInit_Block_entry15_proc5_fu_68 |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   128  ||  1.588  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   32   |   272  |  13499 |  12141 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   32   |   274  |  13563 |  12150 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
