#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon May  5 17:54:41 2014
# Process ID: 11713
# Log file: /home/raghu/work/projects/dma3/vivado.log
# Journal file: /home/raghu/work/projects/dma3/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/raghu/work/projects/dma3/dma3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_0/dma3_simple_top_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_1/dma3_simple_top_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'dma3.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4464.629 ; gain = 83.211
report_ip_status -name ip_status_1 
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:hls:fe_top:8.0 - fe_top_0
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_1
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_2
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_3
Adding component instance block -- xilinx.com:hls:bmm_top:17.0 - bmm_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma3> from BD file </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4674.336 ; gain = 197.898
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_1 /bmm_top_2 /bmm_top_3 ] ]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_2 from Bmm_top 16.0 to Bmm_top 17.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_2/dma3_bmm_top_0_2.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_3 from Bmm_top 16.0 to Bmm_top 17.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/dma3_bmm_top_0_3.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_4 from Bmm_top 16.0 to Bmm_top 17.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/dma3_bmm_top_0_4.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4696.418 ; gain = 13.707
report_ip_status -name ip_status_1 
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256}] [get_bd_cells bmm_top_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block0_ab/bram_ctrl_outblk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Read_Width_A {256}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells blkA/bram_ctrl_in_blk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block0_b/bram_ctrl_in_blk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block0_b/blk_mem_gen_inblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
startgroup
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block1_b/bram_ctrl_in_blk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block1_b/blk_mem_gen_inblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block1_ab/bram_ctrl_outblk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block1_ab/blk_mem_gen_outblk]
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block2_b/bram_ctrl_in_blk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block2_b/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block2_ab/bram_ctrl_outblk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block2_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block3_b/bram_ctrl_in_blk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_b/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block3_ab/bram_ctrl_outblk]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.FAULT_INJECT = 0
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {256}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
endgroup
delete_bd_objs [get_bd_cells axi_register_slice_0]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_15: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_13: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_12: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_20: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd]
ERROR: [BD 41-440] Hardware design cannot be exported until the IP Integrator design has been generated
ERROR: [Common 17-39] 'export_hardware' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
startgroup
set_property -dict [list CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
set_property -dict [list CONFIG.SI_DATA_WIDTH {256} CONFIG.MI_DATA_WIDTH {32}] [get_bd_cells axi_dwidth_converter_0]
-1
endgroup
set_property location {3 1553 1106} [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins cdma_bram_intercon/M04_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SI_DATA_WIDTH {32} CONFIG.MI_DATA_WIDTH {256}] [get_bd_cells axi_dwidth_converter_0]
-2
endgroup
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m04_axi]
set_property location {1 378 972} [get_bd_cells axi_dwidth_converter_0]
set_property location {1 268 1019} [get_bd_cells proc_sys_reset]
set_property location {1 262 757} [get_bd_cells axi_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets axi_cdma_0_m_axi]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins cdma_bram_intercon/S00_AXI]
startgroup
set_property -dict [list CONFIG.FIFO_MODE {1}] [get_bd_cells axi_dwidth_converter_0]
-3
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
save_bd_design
ERROR: [IP_Flow 19-395] Problem writing XCI, Unable to open file: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci
CRITICAL WARNING: [IP_Flow 19-196] Failed to save XCI file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'dma3_axi_dwidth_converter_0_0'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
ERROR: [Common 17-39] 'save_bd_design' failed due to earlier errors.
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
1
report_ip_status
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Mon May  5 18:53:47 2014
| Host         : raghu-office running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_ip_status
-----------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 41 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| Inst Name                              | Status               | Recommendation                                                | Locked Explanation                     | Change    | IP Name            | IP      | New     | New        | Orig Part            |
|                                        |                      |                                                               |                                        | Log       |                    | Version | Version | License    |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_dwidth_converter_0_0          | Up-to-date           | No changes required                                           |                                        |  *(1)     | AXI Data Width     | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Converter          |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_processing_system7_0_axi_periph_1 | Up-to-date           | No changes required                                           |                                        | *(2)      | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_outblk_13             | Up-to-date           | No changes required                                           |                                        |  *(3)     | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_mem_intercon_1_7              | Up-to-date           | No changes required                                           |                                        | *(4)      | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_outblk_16             | Up-to-date           | No changes required                                           |                                        |  *(5)     | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_mem_intercon_2                | Up-to-date           | No changes required                                           |                                        | *(6)      | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_inblk_21              | Up-to-date           | No changes required                                           |                                        |  *(7)     | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_outblk_18             | Up-to-date           | No changes required                                           |                                        |  *(8)     | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_fe_top_0_0                        | Up-to-date           | No changes required                                           |                                        | Change    | Fe_top             | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        | Log not   |                    |         |         |            |                      |
|                                        |                      |                                                               |                                        | available |                    |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_in_blk_10               | Up-to-date           | No changes required                                           |                                        |  *(9)     | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_in_blk_13               | Up-to-date           | No changes required                                           |                                        |  *(10)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_cdma_0_0                      | Up-to-date           | No changes required                                           |                                        |  *(11)    | AXI Central Direct | 4.1     | 4.1     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Memory Access      |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_in_blk_15               | Up-to-date           | No changes required                                           |                                        |  *(12)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_processing_system7_0_0            | Up-to-date           | No changes required                                           |                                        |  *(13)    | ZYNQ7 Processing   | 5.3     | 5.3     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | System             |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_in_blk_17               | Up-to-date           | No changes required                                           |                                        |  *(14)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bmm_top_0_1                       | Major version change | Please consider the impact on design before upgrading the IP. | IP definition 'Bmm_top' for IP         | Change    | Bmm_top            | 17.0    | 18.0    | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               | 'dma3_bmm_top_0_1' (customized with    | Log not   |                    |         |         |            |                      |
|                                        |                      |                                                               | software release 2013.3) has a newer   | available |                    |         |         |            |                      |
|                                        |                      |                                                               | major version in the IP Catalog. No    |           |                    |         |         |            |                      |
|                                        |                      |                                                               | useable outputs are available for this |           |                    |         |         |            |                      |
|                                        |                      |                                                               | IP.                                    |           |                    |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bmm_top_0_2                       | Major version change | Please consider the impact on design before upgrading the IP. | IP definition 'Bmm_top' for IP         | Change    | Bmm_top            | 17.0    | 18.0    | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               | 'dma3_bmm_top_0_2' (customized with    | Log not   |                    |         |         |            |                      |
|                                        |                      |                                                               | software release 2013.3) has a newer   | available |                    |         |         |            |                      |
|                                        |                      |                                                               | major version in the IP Catalog. No    |           |                    |         |         |            |                      |
|                                        |                      |                                                               | useable outputs are available for this |           |                    |         |         |            |                      |
|                                        |                      |                                                               | IP.                                    |           |                    |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_outblk_11               | Up-to-date           | No changes required                                           |                                        |  *(15)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bmm_top_0_3                       | Major version change | Please consider the impact on design before upgrading the IP. | IP definition 'Bmm_top' for IP         | Change    | Bmm_top            | 17.0    | 18.0    | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               | 'dma3_bmm_top_0_3' (customized with    | Log not   |                    |         |         |            |                      |
|                                        |                      |                                                               | software release 2013.3) has a newer   | available |                    |         |         |            |                      |
|                                        |                      |                                                               | major version in the IP Catalog. No    |           |                    |         |         |            |                      |
|                                        |                      |                                                               | useable outputs are available for this |           |                    |         |         |            |                      |
|                                        |                      |                                                               | IP.                                    |           |                    |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_in_blk_19               | Up-to-date           | No changes required                                           |                                        |  *(16)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bmm_top_0_4                       | Major version change | Please consider the impact on design before upgrading the IP. | IP definition 'Bmm_top' for IP         | Change    | Bmm_top            | 17.0    | 18.0    | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               | 'dma3_bmm_top_0_4' (customized with    | Log not   |                    |         |         |            |                      |
|                                        |                      |                                                               | software release 2013.3) has a newer   | available |                    |         |         |            |                      |
|                                        |                      |                                                               | major version in the IP Catalog. No    |           |                    |         |         |            |                      |
|                                        |                      |                                                               | useable outputs are available for this |           |                    |         |         |            |                      |
|                                        |                      |                                                               | IP.                                    |           |                    |         |         |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_inblk_12              | Up-to-date           | No changes required                                           |                                        |  *(17)    | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_outblk_14               | Up-to-date           | No changes required                                           |                                        |  *(18)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_inblk_15              | Up-to-date           | No changes required                                           |                                        |  *(19)    | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_outblk_16               | Up-to-date           | No changes required                                           |                                        |  *(20)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_bram_ctrl_outblk_18               | Up-to-date           | No changes required                                           |                                        |  *(21)    | AXI BRAM           | 3.0     | 3.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Controller         | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_inblk_17              | Up-to-date           | No changes required                                           |                                        |  *(22)    | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_inblk_19              | Up-to-date           | No changes required                                           |                                        |  *(23)    | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_blk_mem_gen_outblk_20             | Up-to-date           | No changes required                                           |                                        |  *(24)    | Block Memory       | 8.0     | 8.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           | Generator          | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_interconnect_0_12             | Up-to-date           | No changes required                                           |                                        | *(25)     | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_proc_sys_reset_1                  | Up-to-date           | No changes required                                           |                                        |  *(26)    | Proc Sys Reset     | 5.0     | 5.0     | N/A        | xc7z045ffg900-2      |
|                                        |                      |                                                               |                                        |           |                    | (Rev.   | (Rev.   |            |                      |
|                                        |                      |                                                               |                                        |           |                    | 2)      | 2)      |            |                      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_interconnect_0_13             | Up-to-date           | No changes required                                           |                                        | *(27)     | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
| dma3_axi_interconnect_0_14             | Up-to-date           | No changes required                                           |                                        | *(28)     | AXI Interconnect   | 2.1     | 2.1     | N/A        | xc7z045ffg900-2      |
+----------------------------------------+----------------------+---------------------------------------------------------------+----------------------------------------+-----------+--------------------+---------+---------+------------+----------------------+
*(1) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_dwidth_converter_v2_1/doc/axi_dwidth_converter_v2_1_changelog.txt
*(2) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(4) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(5) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(6) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(7) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(8) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(9) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(10) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(11) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_cdma_v4_1/doc/axi_cdma_v4_1_changelog.txt
*(12) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(13) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/processing_system7_v5_3/doc/processing_system7_v5_3_changelog.txt
*(14) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(15) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(16) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(17) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(18) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(19) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(20) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(21) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_bram_ctrl_v3_0/doc/axi_bram_ctrl_v3_0_changelog.txt
*(22) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(23) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(24) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/blk_mem_gen_v8_0/doc/blk_mem_gen_v8_0_changelog.txt
*(25) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(26) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(27) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(28) /home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt


report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_0 /bmm_top_1 /bmm_top_2 /bmm_top_3 ] ]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 17.0 to Bmm_top 18.0
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma3_bmm_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_2 from Bmm_top 17.0 to Bmm_top 18.0
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma3_bmm_top_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_2/dma3_bmm_top_0_2.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_3 from Bmm_top 17.0 to Bmm_top 18.0
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma3_bmm_top_0_3'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/dma3_bmm_top_0_3.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_4 from Bmm_top 17.0 to Bmm_top 18.0
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma3_bmm_top_0_4'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/dma3_bmm_top_0_4.upgrade_log'.
ERROR: [IP_Flow 19-395] Problem writing XCI, Unable to open file: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci
CRITICAL WARNING: [IP_Flow 19-196] Failed to save XCI file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'dma3_axi_dwidth_converter_0_0'.
ERROR: [IP_Flow 19-395] Problem writing XCI, Unable to open file: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci
CRITICAL WARNING: [IP_Flow 19-196] Failed to save XCI file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'dma3_axi_dwidth_converter_0_0'.
ERROR: [IP_Flow 19-395] Problem writing XCI, Unable to open file: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci
CRITICAL WARNING: [IP_Flow 19-196] Failed to save XCI file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_0/dma3_axi_dwidth_converter_0_0.xci'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'dma3_axi_dwidth_converter_0_0'.
ERROR: [IP_Flow 19-542] Reset of the IP CORE failed.
Failed to reset files on disk for IP 'dma3_axi_dwidth_converter_0_0'. Please check your file permissions.
Failed to reset files on disk for IP 'dma3_axi_dwidth_converter_0_0'. Please check your file permissions.
Failed to reset files on disk for IP 'dma3_axi_dwidth_converter_0_0'. Please check your file permissions.

delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_m_axi] [get_bd_intf_nets axi_cdma_0_m_axi] [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins cdma_bram_intercon/S00_AXI]
report_ip_status -name ip_status_1 
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m01_axi]
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m02_axi]
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m03_axi]
set_property location {4 1602 1220} [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins cdma_bram_intercon/M01_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
set_property location {2.5 1331 1201} [get_bd_cells axi_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_1]
-3
endgroup
set_property location {4 1659 1274} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins axi_interconnect_0/S04_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M01_AXI] [get_bd_intf_pins bmm_bram_ic0/S04_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins blocka_ic/S04_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M02_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells cdma_bram_intercon]
delete_bd_objs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4788.324 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4788.324 ; gain = 0.000
-3
endgroup
startgroup
set_property -dict [list CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
set_property -dict [list CONFIG.SI_DATA_WIDTH {32} CONFIG.MI_DATA_WIDTH {256} CONFIG.FIFO_MODE {1}] [get_bd_cells axi_dwidth_converter_0]
-4
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
launch_runs impl_1 -to_step write_bitstream
[Mon May  5 19:02:23 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon May  5 19:02:24 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [BD 41-678] Address block </block3_ab/bram_ctrl_outblk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block3_b/bram_ctrl_in_blk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block2_ab/bram_ctrl_outblk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block2_b/bram_ctrl_in_blk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block1_b/bram_ctrl_in_blk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block1_ab/bram_ctrl_outblk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block0_b/bram_ctrl_in_blk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </block0_ab/bram_ctrl_outblk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-678] Address block </blkA/bram_ctrl_in_blk/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_1/xbar/S00_AXI(1) and /axi_dwidth_converter_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_1/xbar/S00_AXI(256) and /axi_dwidth_converter_0/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTB(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block0_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block0_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block1_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block1_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block2_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block2_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block3_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block3_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S00_AXI(3) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S00_AXI(1) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S00_AXI(256) and /blocka_ic/s00_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S01_AXI(3) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S01_AXI(1) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S01_AXI(256) and /blocka_ic/s01_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S02_AXI(3) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S02_AXI(1) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S02_AXI(2) and /blocka_ic/s02_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S02_AXI(2) and /blocka_ic/s02_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S02_AXI(256) and /blocka_ic/s02_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S03_AXI(3) and /blocka_ic/s03_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S03_AXI(1) and /blocka_ic/s03_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S03_AXI(2) and /blocka_ic/s03_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S03_AXI(2) and /blocka_ic/s03_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S03_AXI(256) and /blocka_ic/s03_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_ic0/xbar/S00_AXI(3) and /bmm_bram_ic0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_ic0/xbar/S00_AXI(1) and /bmm_bram_ic0/s00_couplers/auto_us/M_AXI(0)
INFO: [Common 17-14] Message 'BD 41-237' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY
/bmm_top_0/m_axi_b1_BUSER
/bmm_top_0/m_axi_b1_RUSER
/bmm_top_0/m_axi_b2_BUSER
/bmm_top_0/m_axi_b2_RUSER
/bmm_top_0/m_axi_b3_BUSER
/bmm_top_0/m_axi_b3_RUSER
/bmm_top_1/m_axi_b1_BUSER
/bmm_top_1/m_axi_b1_RUSER
/bmm_top_1/m_axi_b2_BUSER
/bmm_top_1/m_axi_b2_RUSER
/bmm_top_1/m_axi_b3_BUSER
/bmm_top_1/m_axi_b3_RUSER
/bmm_top_2/m_axi_b1_BUSER
/bmm_top_2/m_axi_b1_RUSER
/bmm_top_2/m_axi_b2_BUSER
/bmm_top_2/m_axi_b2_RUSER
/bmm_top_2/m_axi_b3_BUSER
/bmm_top_2/m_axi_b3_RUSER
/bmm_top_3/m_axi_b1_BUSER
/bmm_top_3/m_axi_b1_RUSER
/bmm_top_3/m_axi_b2_BUSER
/bmm_top_3/m_axi_b2_RUSER
/bmm_top_3/m_axi_b3_BUSER
/bmm_top_3/m_axi_b3_RUSER

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/web'(1) to net 'bram_ctrl_in_blk_bram_portb_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addrb'(13) to net 'bram_ctrl_in_blk_bram_portb_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_10' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_10'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_12' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_12'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_11' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_11'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_13' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_13' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_15' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_14' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_14'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_16' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_15' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_17' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_16' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_18' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_17' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_19' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_18' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_20' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_20'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_19' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_21' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_21'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_10'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_11'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_12'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_axi_dwidth_converter_0_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_13'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_180'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_181'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_182'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_6'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_7'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_8'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_9'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_10'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_11'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_12'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_13'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
[Mon May  5 19:03:59 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:26 ; elapsed = 00:01:20 . Memory (MB): peak = 4959.238 ; gain = 157.234
reset_run synth_1
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000[ 1G ]>
set_property range 512M [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
assign_bd_address [get_bd_addr_segs {blkA/bram_ctrl_in_blk/S_AXI/Mem0 }]
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_2/Data> at <0xC0000000[ 32K ]>
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_3/Data> at <0xC0000000[ 32K ]>
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_1/Data> at <0xC0000000[ 32K ]>
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC0000000[ 32K ]>
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000[ 32K ]>
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem0}]
assign_bd_address [get_bd_addr_segs {block0_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
</block0_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_1/Data> at <0xC2000000[ 32K ]>
</block0_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC2000000[ 32K ]>
</block0_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC2000000[ 32K ]>
set_property offset 0xC1000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
assign_bd_address [get_bd_addr_segs {block0_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
</block0_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_1/Data> at <0xC4000000[ 32K ]>
</block0_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC4000000[ 32K ]>
</block0_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC4000000[ 32K ]>
set_property offset 0xC2000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
assign_bd_address [get_bd_addr_segs {block1_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
</block1_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_1/Data> at <0xC6000000[ 32K ]>
</block1_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC6000000[ 32K ]>
</block1_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC6000000[ 32K ]>
set_property offset 0xC3000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
assign_bd_address [get_bd_addr_segs {block1_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
</block1_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_1/Data> at <0xC8000000[ 32K ]>
</block1_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC8000000[ 32K ]>
</block1_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC8000000[ 32K ]>
set_property offset 0xC4000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
assign_bd_address [get_bd_addr_segs {block2_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
</block2_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_2/Data> at <0xC2000000[ 32K ]>
</block2_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_3/Data> at <0xC2000000[ 32K ]>
</block2_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC6000000[ 32K ]>
set_property offset 0xC5000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
assign_bd_address [get_bd_addr_segs {block2_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
</block2_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_2/Data> at <0xC4000000[ 32K ]>
</block2_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_3/Data> at <0xC4000000[ 32K ]>
</block2_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC6000000[ 32K ]>
assign_bd_address [get_bd_addr_segs {block3_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
</block3_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_2/Data> at <0xC6000000[ 32K ]>
</block3_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_3/Data> at <0xC6000000[ 32K ]>
</block3_b/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC8000000[ 32K ]>
set_property offset 0xC7000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
assign_bd_address [get_bd_addr_segs {block3_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
</block3_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_2/Data> at <0xC8000000[ 32K ]>
</block3_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_3/Data> at <0xC8000000[ 32K ]>
</block3_ab/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC8000000[ 32K ]>
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem06}]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
delete_bd_objs [get_bd_addr_segs bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem03] [get_bd_addr_segs bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem0]
set_property offset 0xC7000000 [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem03}]
delete_bd_objs [get_bd_addr_segs bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem04] [get_bd_addr_segs bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem03]
set_property offset 0xC1000000 [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property offset 0xC2000000 [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
delete_bd_objs [get_bd_addr_segs bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem01] [get_bd_addr_segs bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem0]
set_property offset 0xC3000000 [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property offset 0xC4000000 [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
delete_bd_objs [get_bd_addr_segs bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem02] [get_bd_addr_segs bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem01]
set_property offset 0xC5000000 [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property offset 0xC6000000 [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
launch_runs synth_1 -jobs 2
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 4096
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_1/xbar/S00_AXI(1) and /axi_dwidth_converter_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_1/xbar/S00_AXI(256) and /axi_dwidth_converter_0/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTB(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block0_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block0_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block1_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block1_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block2_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block2_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block3_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block3_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S00_AXI(3) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S00_AXI(1) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S00_AXI(256) and /blocka_ic/s00_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S01_AXI(3) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S01_AXI(1) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S01_AXI(256) and /blocka_ic/s01_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S02_AXI(3) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S02_AXI(1) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S02_AXI(2) and /blocka_ic/s02_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S02_AXI(2) and /blocka_ic/s02_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S02_AXI(256) and /blocka_ic/s02_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S03_AXI(3) and /blocka_ic/s03_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S03_AXI(1) and /blocka_ic/s03_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S03_AXI(2) and /blocka_ic/s03_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S03_AXI(2) and /blocka_ic/s03_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S03_AXI(256) and /blocka_ic/s03_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_ic0/xbar/S00_AXI(3) and /bmm_bram_ic0/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_ic0/xbar/S00_AXI(1) and /bmm_bram_ic0/s00_couplers/auto_us/M_AXI(0)
INFO: [Common 17-14] Message 'BD 41-237' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY
/bmm_top_0/m_axi_b1_BUSER
/bmm_top_0/m_axi_b1_RUSER
/bmm_top_0/m_axi_b2_BUSER
/bmm_top_0/m_axi_b2_RUSER
/bmm_top_0/m_axi_b3_BUSER
/bmm_top_0/m_axi_b3_RUSER
/bmm_top_1/m_axi_b1_BUSER
/bmm_top_1/m_axi_b1_RUSER
/bmm_top_1/m_axi_b2_BUSER
/bmm_top_1/m_axi_b2_RUSER
/bmm_top_1/m_axi_b3_BUSER
/bmm_top_1/m_axi_b3_RUSER
/bmm_top_2/m_axi_b1_BUSER
/bmm_top_2/m_axi_b1_RUSER
/bmm_top_2/m_axi_b2_BUSER
/bmm_top_2/m_axi_b2_RUSER
/bmm_top_2/m_axi_b3_BUSER
/bmm_top_2/m_axi_b3_RUSER
/bmm_top_3/m_axi_b1_BUSER
/bmm_top_3/m_axi_b1_RUSER
/bmm_top_3/m_axi_b2_BUSER
/bmm_top_3/m_axi_b2_RUSER
/bmm_top_3/m_axi_b3_BUSER
/bmm_top_3/m_axi_b3_RUSER

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/web'(1) to net 'bram_ctrl_in_blk_bram_portb_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addrb'(13) to net 'bram_ctrl_in_blk_bram_portb_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/addra'(13) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/addra'(13) to net 'bram_ctrl_outblk_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_proc_sys_reset_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_10' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_10'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_12'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_11' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_11'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_outblk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_13' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_14' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_14'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_15' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_16' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_17' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_18' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_outblk_20'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_19' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_21'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_10'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_11'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_12'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_dwidth_converter_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_13'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_183'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_184'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_185'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_14'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_15'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_16'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_17'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_18'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_19'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_20'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_21'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_22'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_23'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_24'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_25'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
[Mon May  5 19:14:12 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:01:24 . Memory (MB): peak = 5055.816 ; gain = 72.102
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 570 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc] for cell 'dma3_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc] for cell 'dma3_i/processing_system7_0/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc] for cell 'dma3_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'dma3_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'dma3_i/proc_sys_reset/U0'. [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc] for cell 'dma3_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc] for cell 'dma3_i/axi_cdma_0/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_1/dma3_axi_dwidth_converter_0_1_clocks.xdc] for cell 'dma3_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_dwidth_converter_0_1/dma3_axi_dwidth_converter_0_1_clocks.xdc] for cell 'dma3_i/axi_dwidth_converter_0/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_14/dma3_auto_us_14_clocks.xdc] for cell 'dma3_i/blocka_ic/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_14/dma3_auto_us_14_clocks.xdc] for cell 'dma3_i/blocka_ic/s00_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_15/dma3_auto_us_15_clocks.xdc] for cell 'dma3_i/blocka_ic/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_15/dma3_auto_us_15_clocks.xdc] for cell 'dma3_i/blocka_ic/s01_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_16/dma3_auto_us_16_clocks.xdc] for cell 'dma3_i/blocka_ic/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_16/dma3_auto_us_16_clocks.xdc] for cell 'dma3_i/blocka_ic/s02_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_17/dma3_auto_us_17_clocks.xdc] for cell 'dma3_i/blocka_ic/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_17/dma3_auto_us_17_clocks.xdc] for cell 'dma3_i/blocka_ic/s03_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_18/dma3_auto_us_18_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_18/dma3_auto_us_18_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_19/dma3_auto_us_19_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_19/dma3_auto_us_19_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_20/dma3_auto_us_20_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_20/dma3_auto_us_20_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_21/dma3_auto_us_21_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_21/dma3_auto_us_21_clocks.xdc] for cell 'dma3_i/bmm_bram_ic0/s03_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_22/dma3_auto_us_22_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_22/dma3_auto_us_22_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_23/dma3_auto_us_23_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_23/dma3_auto_us_23_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_24/dma3_auto_us_24_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_24/dma3_auto_us_24_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_25/dma3_auto_us_25_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_us_25/dma3_auto_us_25_clocks.xdc] for cell 'dma3_i/axi_interconnect_0/s03_couplers/auto_us/inst'
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 35 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 6148.980 ; gain = 950.203
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6148.980 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6148.980 ; gain = 0.000
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
reset_run impl_1
reset_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6254.461 ; gain = 105.480
launch_runs impl_1 -to_step write_bitstream
INFO: [Chipscope 16-158] Did not write any debug probes to file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/debug_nets.ltx' because no debug cores were found in the design.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 6397.633 ; gain = 0.000
[Mon May  5 20:00:52 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 6397.637 ; gain = 143.176
open_run impl_1
INFO: [Netlist 29-17] Analyzing 565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
INFO: [Opt 31-138] Pushed 0 inverter(s).
Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_board.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_board.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_early.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_early.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_late.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-11713-raghu-office/dcp/dma3_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 6601.102 ; gain = 39.000
Restoring placement.
Restored 19577 out of 19577 XDEF sites from archive | CPU: 16.970000 secs | Memory: 152.754883 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:01:15 ; elapsed = 00:02:00 . Memory (MB): peak = 6880.969 ; gain = 474.207
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6880.973 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6880.973 ; gain = 0.000
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 6880.973 ; gain = 0.000
report_ip_status -name ip_status_1 
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 17:39:12 2014...
