#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x122f2c0 .scope module, "eightbit_palu_tb" "eightbit_palu_tb" 2 25;
 .timescale 0 0;
v0x1244bc0_0 .var "a", 7 0;
v0x1244ca0_0 .var "b", 7 0;
v0x1244d70_0 .net "f", 7 0, v0x1244840_0;  1 drivers
v0x1244e70_0 .net "ovf", 0 0, v0x1244930_0;  1 drivers
v0x1244f40_0 .var "sel", 1 0;
S_0x122f440 .scope module, "ebpl1" "eightbit_palu" 2 31, 2 1 0, S_0x122f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 2 "sel"
    .port_info 3 /OUTPUT 8 "f"
    .port_info 4 /OUTPUT 1 "ovf"
v0x122b720_0 .net "a", 7 0, v0x1244bc0_0;  1 drivers
v0x1244760_0 .net "b", 7 0, v0x1244ca0_0;  1 drivers
v0x1244840_0 .var "f", 7 0;
v0x1244930_0 .var "ovf", 0 0;
v0x12449f0_0 .net "sel", 1 0, v0x1244f40_0;  1 drivers
E_0x122f9a0 .event edge, v0x12449f0_0, v0x1244760_0, v0x122b720_0;
    .scope S_0x122f440;
T_0 ;
    %wait E_0x122f9a0;
    %load/vec4 v0x12449f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x122b720_0;
    %load/vec4 v0x1244760_0;
    %add;
    %store/vec4 v0x1244840_0, 0, 8;
    %load/vec4 v0x122b720_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1244840_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x1244760_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1244840_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x1244930_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x1244760_0;
    %inv;
    %store/vec4 v0x1244840_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1244930_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x122b720_0;
    %load/vec4 v0x1244760_0;
    %and;
    %store/vec4 v0x1244840_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1244930_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x122b720_0;
    %load/vec4 v0x1244760_0;
    %or;
    %store/vec4 v0x1244840_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1244930_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x122f2c0;
T_1 ;
    %vpi_call 2 34 "$monitor", "%d a=%b b=%b sel=%d f=%b ovf=%b", $time, v0x1244bc0_0, v0x1244ca0_0, v0x1244f40_0, v0x1244d70_0, v0x1244e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1244bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1244ca0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1244f40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x1244bc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x1244ca0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1244f40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1244bc0_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1244ca0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1244f40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1244bc0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1244ca0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1244f40_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1244bc0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1244ca0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1244f40_0, 0, 2;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "eightbit_palu.v";
