# Generated by Yosys 0.9 (git sha1 1979e0b)

.model top
.inputs uart_rxd i2c_sda spi_miso
.outputs uart_txd LED_R LED_G LED_B oled_rst i2c_scl i2c_sda spi_sclk spi_mosi spi_cs
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I2=$abc$77013$new_n1372_ I3=$false O=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_ I1=core.spi0.master.fsm_state[3] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.spi0.master.bit_count[1] I1=core.spi0.master.bit_count[0] I2=$abc$77013$new_n1368_ I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.spi0.master.bit_count[2] I1=$abc$77013$new_n1369_ I2=$false I3=$false O=$abc$77013$new_n1368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.spi0.master.bit_count[3] I1=core.spi0.master.bit_count[4] I2=$abc$77013$new_n1370_ I3=$false O=$abc$77013$new_n1369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.spi0.master.bit_count[5] I1=core.spi0.master.bit_count[6] I2=core.spi0.master.bit_count[7] I3=$false O=$abc$77013$new_n1370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.reset_n I1=core.spi0.spi_clk_divider.clk_en I2=$false I3=$false O=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.spi0.master.fsm_state[1] I1=core.spi0.master.fsm_state[2] I2=core.spi0.spi_clk_divider.clk_en I3=core.reset_n O=$abc$77013$new_n1372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668 I1=core.spi0.master.latch_finish I2=$abc$77013$new_n1375_ I3=$false O=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_ I1=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I2=core.spi0.master.fsm_state[3] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.spi0.master.start_sync I1=core.spi0.spi_clk_divider.clk_en I2=core.spi0.master.fsm_state[0] I3=core.reset_n O=$abc$77013$new_n1375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I1=core.spi0.master.fsm_state[1] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.spi0.spi_clk_divider.clk_en I1=core.reset_n I2=core.spi0.master.fsm_state[2] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40793_new_ O=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=core.spi0.master.latch_finish I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_ I2=core.spi0.master.fsm_state[0] I3=$abc$77013$new_n1382_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40793_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_ I1=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I2=core.spi0.master.start_sync I3=$false O=$abc$77013$new_n1382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.spi0.master.fsm_state[3] I1=core.spi0.master.fsm_state[0] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[1] I2=core.i2c0.master.fsm_state[2] I3=core.i2c0.master.fsm_state[3] O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010001010011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[0]_new_ I1=$abc$77013$new_n1588_ I2=$abc$77013$new_n1592_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32974_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[0] I1=core.cpu.i_tv80_core.i_reg.DOAH[0] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n1388_ I1=$abc$77013$new_n1489_ I2=$abc$77013$new_n1492_ I3=$abc$77013$new_n1495_ O=core.cpu.i_tv80_core.i_reg.DOAH[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[5][0] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][0] O=$abc$77013$new_n1388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32540_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][0]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_ O=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_ I1=core.cpu.i_tv80_core.tstate[3] I2=core.cpu.i_tv80_core.mcycle[0] I3=core.cpu.i_tv80_core.tstate[2] O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_ I1=$abc$77013$new_n1394_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n1442_ O=$abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_ I2=$abc$77013$new_n1427_ I3=$abc$77013$new_n1409_ O=$abc$77013$new_n1394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1397_ I1=$abc$77013$new_n1400_ I2=$abc$77013$new_n1403_ I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_ I2=core.cpu.i_tv80_core.F[7] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ O=$abc$77013$new_n1397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_ I1=core.cpu.i_tv80_core.F[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_ I3=core.cpu.i_tv80_core.F[6] O=$abc$77013$new_n1400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.F[0] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61504[1]_new_inv_ O=$abc$77013$new_n1403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=core.cpu.i_tv80_core.IR[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.F[2] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61504[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=core.cpu.i_tv80_core.mcycle[3] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=core.cpu.i_tv80_core.mcycle[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=core.cpu.i_tv80_core.mcycle[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1415_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_ O=$abc$77013$new_n1409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=core.cpu.i_tv80_core.IR[7] I3=core.cpu.i_tv80_core.IR[6] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[0] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[3] I1=core.cpu.i_tv80_core.mcycle[2] I2=core.cpu.i_tv80_core.mcycle[1] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.NMICycle I1=core.cpu.i_tv80_core.IntCycle I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n1422_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$new_n1422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.IR[0] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ I3=$abc$77013$new_n1433_ O=$abc$77013$new_n1427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I1=$abc$77013$new_n1431_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$new_n1431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.IR[2] I2=core.cpu.i_tv80_core.IR[0] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I3=$false O=$abc$77013$new_n1433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[2] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[7] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_ I1=core.cpu.i_tv80_core.mcycle[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[3] I1=core.cpu.i_tv80_core.mcycle[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n1441_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$new_n1441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$abc$77013$new_n1443_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n1442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I2=$abc$77013$new_n1453_ I3=$abc$77013$new_n1447_ O=$abc$77013$new_n1443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$new_n1445_ I1=$abc$77013$new_n1446_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[6] I1=core.cpu.i_tv80_core.IR[7] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$new_n1446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ O=$abc$77013$new_n1447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$new_n1446_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[2] I2=core.cpu.i_tv80_core.IR[1] I3=$false O=$abc$77013$new_n1451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1431_ I1=$abc$77013$new_n1446_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1457_ I1=$abc$77013$new_n1446_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[0] I3=$false O=$abc$77013$new_n1457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=core.cpu.i_tv80_core.mcycle[1] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$new_n1457_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[0] I1=core.cpu.i_tv80_core.ISet[1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.XY_State[0] I1=core.cpu.i_tv80_core.XY_State[1] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_ I1=$abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_ I2=$abc$77013$new_n1476_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_ I1=core.cpu.i_tv80_core.IR[4] I2=$abc$77013$new_n1394_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9188.$and$/usr/bin/../share/yosys/techmap.v:434$42048_Y[1]_new_ I1=$abc$77013$new_n1394_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n1467_ O=$abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_ I2=$abc$77013$new_n1447_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n1467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$new_n1446_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1473_ I1=$abc$77013$new_n1457_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9188.$and$/usr/bin/../share/yosys/techmap.v:434$42048_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$new_n1473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n1475_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I1=core.cpu.i_tv80_core.ISet[1] I2=$false I3=$false O=$abc$77013$new_n1475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ I2=core.cpu.i_tv80_core.ISet[1] I3=$false O=$abc$77013$new_n1476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_ I1=$abc$77013$new_n1474_ I2=$abc$77013$new_n1476_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegAddrA_r[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n1479_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=$abc$77013$new_n1479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=core.cpu.i_tv80_core.tstate[4] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][1]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_ O=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegAddrA_r[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n1479_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegAddrA[2:0][2]_new_ I1=core.cpu.i_tv80_core.Alternate I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_ I3=$false O=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.XY_State[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegAddrA[2:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000110011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegAddrA_r[2] I1=core.cpu.i_tv80_core.Alternate I2=$abc$77013$new_n1479_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32532_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[4][0] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][0] O=$abc$77013$new_n1489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32546_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32526_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][0] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[3][0] O=$abc$77013$new_n1492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32516_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32510_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][0] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[1][0] O=$abc$77013$new_n1495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32500_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_ I1=$abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_ I2=$abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_ I3=$false O=$abc$77013$auto$rtlil.cc:1862:And$32492_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n1499_ I1=$abc$77013$new_n1500_ I2=$abc$77013$new_n1501_ I3=$abc$77013$new_n1502_ O=core.cpu.i_tv80_core.i_reg.DOAL[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[4][0] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][0] O=$abc$77013$new_n1499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][0] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][0] O=$abc$77013$new_n1500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][0] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[1][0] O=$abc$77013$new_n1501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][0] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][0] O=$abc$77013$new_n1502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1504_ I1=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusA_To[1] I1=core.cpu.i_tv80_core.Set_BusA_To[2] I2=$false I3=$false O=$abc$77013$new_n1504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[1]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_ I3=$abc$77013$new_n1506_ O=core.cpu.i_tv80_core.Set_BusA_To[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$77013$new_n1516_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42207_Y_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n1506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_ I2=$abc$77013$new_n1508_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42207_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I1=$abc$77013$new_n1509_ I2=$false I3=$false O=$abc$77013$new_n1508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_ I3=$false O=$abc$77013$new_n1509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I2=$abc$77013$new_n1422_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1441_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1431_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[4] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I3=$false O=$abc$77013$new_n1516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[3] I1=core.cpu.i_tv80_core.mcycle[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I3=$abc$77013$new_n1520_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1536_ I1=$abc$77013$new_n1533_ I2=core.cpu.i_tv80_core.IR[4] I3=$abc$77013$new_n1521_ O=$abc$77013$new_n1520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I2=$abc$77013$new_n1531_ I3=$abc$77013$new_n1522_ O=$abc$77013$new_n1521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I1=$abc$77013$new_n1529_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_ I3=$false O=$abc$77013$new_n1522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011100001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[6] I1=core.cpu.i_tv80_core.IR[7] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n1528_ I1=$abc$77013$new_n1422_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$new_n1528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n1422_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I3=$false O=$abc$77013$new_n1529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=core.cpu.i_tv80_core.mcycle[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ O=$abc$77013$new_n1531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I1=$abc$77013$new_n1534_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ O=$abc$77013$new_n1533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I1=core.cpu.i_tv80_core.mcycle[1] I2=$false I3=$false O=$abc$77013$new_n1534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ O=$abc$77013$new_n1536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[2] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I1=core.cpu.i_tv80_core.IR[1] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[1] I1=core.cpu.i_tv80_core.ISet[0] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8889.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_ I3=$abc$77013$new_n4181_ O=core.cpu.i_tv80_core.Set_BusA_To[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$20400_Y[2]_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_ O=$abc$77013$new_n1545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I3=$abc$77013$new_n1529_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[2] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.mcycle[1] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$20400_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_ I3=$abc$77013$new_n1553_ O=$abc$77013$new_n1552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[3] I1=core.cpu.i_tv80_core.mcycle[1] I2=$abc$77013$new_n1554_ I3=$false O=$abc$77013$new_n1553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_ I2=$false I3=$false O=$abc$77013$new_n1554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1451_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_ I1=core.cpu.i_tv80_core.ISet[0] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$4841.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I3=$abc$77013$new_n1567_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I2=core.cpu.i_tv80_core.mcycle[1] I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ O=$abc$77013$new_n1567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I1=$abc$77013$new_n1516_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$4841.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[2] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$new_n1581_ I3=$abc$77013$new_n1580_ O=$abc$77013$new_n1579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n1581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=core.cpu.i_tv80_core.mcycle[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011100
.gate SB_LUT4 I0=$abc$77013$new_n1585_ I1=$abc$77013$new_n1586_ I2=$abc$77013$new_n1509_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n1584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I1=core.cpu.i_tv80_core.mcycle[3] I2=$abc$77013$new_n1516_ I3=$false O=$abc$77013$new_n1585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_ I1=core.cpu.i_tv80_core.IR[3] I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I3=core.cpu.i_tv80_core.mcycle[1] O=$abc$77013$new_n1586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I1=core.cpu.i_tv80_core.IR[0] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_ I2=$abc$77013$new_n1589_ I3=core.cpu.i_tv80_core.SP[8] O=$abc$77013$new_n1588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$new_n1590_ I2=$false I3=$false O=$abc$77013$new_n1589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusA_To[1] I1=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n1504_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[0] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_ I2=$abc$77013$new_n1593_ I3=core.cpu.i_tv80_core.SP[0] O=$abc$77013$new_n1592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1590_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I2=$false I3=$false O=$abc$77013$new_n1593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$new_n1504_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1598_ I1=$abc$77013$new_n1599_ I2=$abc$77013$new_n1600_ I3=$abc$77013$new_n1601_ O=core.cpu.i_tv80_core.i_reg.DOAL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][1] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][1] O=$abc$77013$new_n1598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[1][1] I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[3][1] O=$abc$77013$new_n1599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[5][1] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][1] O=$abc$77013$new_n1600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][1] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][1] O=$abc$77013$new_n1601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1603_ I1=$abc$77013$new_n1605_ I2=$abc$77013$new_n1607_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ O=$abc$77013$new_n1602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[4][1] I1=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I2=$abc$77013$new_n1604_ I3=$false O=$abc$77013$new_n1603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[1][1] I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[5][1] O=$abc$77013$new_n1604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][1] I1=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I2=$abc$77013$new_n1606_ I3=$false O=$abc$77013$new_n1605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][1] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[3][1] O=$abc$77013$new_n1606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[0][1] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][1] O=$abc$77013$new_n1607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[1] I1=core.cpu.di_reg[1] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n1610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$new_n1614_ I1=$abc$77013$new_n1615_ I2=$abc$77013$new_n1616_ I3=$abc$77013$new_n1617_ O=core.cpu.i_tv80_core.i_reg.DOAH[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][2] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][2] O=$abc$77013$new_n1614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][2] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[5][2] O=$abc$77013$new_n1615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[0][2] I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[4][2] O=$abc$77013$new_n1616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[1][2] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][2] O=$abc$77013$new_n1617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1620_ I1=$abc$77013$new_n1621_ I2=$abc$77013$new_n1622_ I3=$abc$77013$new_n1623_ O=core.cpu.i_tv80_core.i_reg.DOAL[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][2] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[3][2] O=$abc$77013$new_n1620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[4][2] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][2] O=$abc$77013$new_n1621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][2] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[1][2] O=$abc$77013$new_n1622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][2] I1=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][2] O=$abc$77013$new_n1623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1630_ I1=$abc$77013$new_n1631_ I2=$abc$77013$new_n1632_ I3=$abc$77013$new_n1633_ O=core.cpu.i_tv80_core.i_reg.DOAL[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][3] O=$abc$77013$new_n1630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][3] O=$abc$77013$new_n1631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][3] O=$abc$77013$new_n1632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][3] O=$abc$77013$new_n1633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1636_ I1=$abc$77013$new_n1637_ I2=$abc$77013$new_n1638_ I3=$abc$77013$new_n1639_ O=core.cpu.i_tv80_core.i_reg.DOAH[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[5][3] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][3] O=$abc$77013$new_n1636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[4][3] O=$abc$77013$new_n1637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[1][3] O=$abc$77013$new_n1638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][3] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][3] O=$abc$77013$new_n1639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1650_ I1=$abc$77013$new_n1644_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ I3=$abc$77013$new_n1656_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32978_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$77013$new_n1645_ I1=$abc$77013$new_n1648_ I2=$abc$77013$new_n1649_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ O=$abc$77013$new_n1644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I2=$abc$77013$new_n1646_ I3=$abc$77013$new_n1647_ O=$abc$77013$new_n1645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[3][4] I2=$false I3=$false O=$abc$77013$new_n1646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[0][4] I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[4][4] O=$abc$77013$new_n1647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[1][4] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][4] O=$abc$77013$new_n1648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][4] O=$abc$77013$new_n1649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$new_n1654_ I2=$abc$77013$new_n1655_ I3=$abc$77013$new_n1651_ O=$abc$77013$new_n1650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I2=$abc$77013$new_n1652_ I3=$abc$77013$new_n1653_ O=$abc$77013$new_n1651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[6][4] I2=$false I3=$false O=$abc$77013$new_n1652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[3][4] O=$abc$77013$new_n1653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][4] O=$abc$77013$new_n1654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][4] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][4] O=$abc$77013$new_n1655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[12] I1=$abc$77013$new_n1589_ I2=$abc$77013$new_n1657_ I3=$abc$77013$new_n1658_ O=$abc$77013$new_n1656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$new_n1593_ I1=core.cpu.i_tv80_core.SP[4] I2=$false I3=$false O=$abc$77013$new_n1657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[4] I1=core.cpu.di_reg[4] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n1658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I2=$abc$77013$new_n1662_ I3=$false O=$abc$77013$new_n1661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[5][7] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][7] O=$abc$77013$new_n1662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I2=$abc$77013$new_n1664_ I3=$abc$77013$new_n1665_ O=$abc$77013$new_n1663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[4][7] O=$abc$77013$new_n1664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[0][7] I2=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[2][7] O=$abc$77013$new_n1665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$new_n1669_ I2=$abc$77013$new_n1671_ I3=$abc$77013$new_n1667_ O=$abc$77013$new_n1666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I2=$abc$77013$new_n1668_ I3=$false O=$abc$77013$new_n1667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][7] O=$abc$77013$new_n1668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I2=$abc$77013$new_n1670_ I3=$false O=$abc$77013$new_n1669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][7] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[3][7] O=$abc$77013$new_n1670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[1][7] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][7] O=$abc$77013$new_n1671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[7] I1=core.cpu.di_reg[7] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n1674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[4][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I2=$abc$77013$new_n1678_ I3=$false O=$abc$77013$new_n1677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[1][5] I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[5][5] O=$abc$77013$new_n1678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$new_n1680_ I3=$abc$77013$new_n1681_ O=$abc$77013$new_n1679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][5] O=$abc$77013$new_n1680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[0][5] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][5] O=$abc$77013$new_n1681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1684_ I1=$abc$77013$new_n1685_ I2=$abc$77013$new_n1686_ I3=$abc$77013$new_n1687_ O=core.cpu.i_tv80_core.i_reg.DOAL[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][5] O=$abc$77013$new_n1684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][5] O=$abc$77013$new_n1685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][5] O=$abc$77013$new_n1686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][5] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][5] O=$abc$77013$new_n1687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1694_ I1=$abc$77013$new_n1695_ I2=$abc$77013$new_n1696_ I3=$abc$77013$new_n1697_ O=core.cpu.i_tv80_core.i_reg.DOAL[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[5][6] O=$abc$77013$new_n1694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[6][6] O=$abc$77013$new_n1695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=core.cpu.i_tv80_core.i_reg.RegsL[0][6] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[7][6] O=$abc$77013$new_n1696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[2][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I3=core.cpu.i_tv80_core.i_reg.RegsL[4][6] O=$abc$77013$new_n1697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I2=$abc$77013$new_n1700_ I3=$false O=$abc$77013$new_n1699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[4][6] I2=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[6][6] O=$abc$77013$new_n1700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[2][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I2=$abc$77013$new_n1702_ I3=$abc$77013$new_n1703_ O=$abc$77013$new_n1701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][6] I1=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I2=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[5][6] O=$abc$77013$new_n1702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=core.cpu.i_tv80_core.i_reg.RegsH[1][6] I2=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I3=core.cpu.i_tv80_core.i_reg.RegsH[7][6] O=$abc$77013$new_n1703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[6] I1=core.cpu.di_reg[6] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n1706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.spi0.master.fsm_state[1] I1=core.spi0.master.fsm_state[3] I2=core.spi0.master.fsm_state[0] I3=core.spi0.master.CPHA O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2037.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38174_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=core.spi0.master.CPHA I1=core.spi0.master.cs I2=core.spi0.master.fsm_state[2] I3=core.spi0.master.fsm_state[0] O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2047.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38174_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[2] I2=core.spi0.master.fsm_state[2] I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32937_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=core.spi0.master.fsm_state[2] I1=core.spi0.master.bit_count[1] I2=core.spi0.master.bit_count[0] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32936_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[0] I2=core.spi0.master.fsm_state[2] I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32935_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_ I1=core.i2c0.master.fsm_state[0] I2=core.i2c0.master.fsm_state[1] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[2] I1=core.i2c0.master.fsm_state[3] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[1] I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[1] I2=$abc$77013$new_n1726_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31394_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10011111
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[3] I1=core.i2c0.master.fsm_state[2] I2=$false I3=$false O=$abc$77013$new_n1726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.start I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_ I3=$abc$77013$new_n1728_ O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38867_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$77013$new_n1729_ I1=$abc$77013$new_n1730_ I2=core.i2c0.i2c_clk_divider.clk_en I3=core.i2c0.master.fsm_state[0] O=$abc$77013$new_n1728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011100110000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[2] I1=core.i2c0.master.fsm_state[3] I2=core.i2c0.master.fsm_state[1] I3=core.i2c0.master.fsm_state[0] O=$abc$77013$new_n1729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100011101110
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[1] I1=core.i2c0.master.fsm_state[2] I2=core.i2c0.master.fsm_state[0] I3=core.i2c0.master.fsm_state[3] O=$abc$77013$new_n1730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011110001
.gate SB_LUT4 I0=core.i2c0.master.start I1=core.i2c0.master.fsm_state[0] I2=core.i2c0.master.fsm_state[1] I3=$abc$77013$new_n1726_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i2c0.master.stop I1=core.i2c0.i2c_clk_divider.clk_en I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_ I3=$false O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$new_n1736_ I1=core.i2c0.master.fsm_state[1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=$abc$77013$new_n1726_ I2=$false I3=$false O=$abc$77013$new_n1736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[3] I1=core.i2c0.master.fsm_state[2] I2=core.i2c0.master.fsm_state[1] I3=core.i2c0.master.fsm_state[0] O=$abc$77013$new_n1737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_ I1=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_ I1=core.i2c0.i2c_clk_divider.clk_en I2=$false I3=$false O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[1] I1=$abc$77013$new_n1736_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.bit_count[3] I1=core.i2c0.master.bit_count[2] I2=$abc$77013$new_n1742_ I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[1] I1=core.i2c0.master.bit_count[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I3=$false O=$abc$77013$new_n1742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[4] I1=core.i2c0.master.bit_count[5] I2=core.i2c0.master.bit_count[6] I3=core.i2c0.master.bit_count[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_ I2=core.i2c0.i2c_clk_divider.clk_en I3=$abc$77013$new_n1745_ O=$abc$77013$new_n1744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_ I2=core.i2c0.master.fsm_state[1] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_ O=$abc$77013$new_n1745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=$abc$77013$new_n1747_ I2=core.i2c0.master.fsm_state[1] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[2] I1=core.i2c0.master.fsm_state[3] I2=$false I3=$false O=$abc$77013$new_n1747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[1] I2=$abc$77013$new_n1747_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_ I1=core.i2c0.i2c_clk_divider.clk_en I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_ I3=$abc$77013$new_n1751_ O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38869_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.clk_en I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_ I3=$abc$77013$new_n1752_ O=$abc$77013$new_n1751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.i2c0.master.start I1=core.i2c0.master.fsm_state[1] I2=$abc$77013$new_n1726_ I3=core.i2c0.master.fsm_state[0] O=$abc$77013$new_n1752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38859_Y[3]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59730[0]_new_inv_ I2=$abc$77013$new_n1754_ I3=$false O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38870_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_ I1=core.i2c0.master.stop I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_ I3=core.i2c0.i2c_clk_divider.clk_en O=$abc$77013$new_n1754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.clk_en I1=core.i2c0.master.fsm_state[0] I2=core.i2c0.master.fsm_state[1] I3=$abc$77013$new_n1747_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59730[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110001111111111
.gate SB_LUT4 I0=$abc$77013$new_n1726_ I1=core.i2c0.master.fsm_state[0] I2=core.i2c0.master.fsm_state[1] I3=core.i2c0.master.start O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38859_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=core.cpu.i_tv80_core.A[0] I2=$abc$77013$core.ioporta.write_sel_new_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[5] I1=$abc$77013$new_n1760_ I2=$abc$77013$new_n1759_ I3=core.cpu.i_tv80_core.A[6] O=$abc$77013$core.ioporta.write_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[7] I1=core.cpu.i_tv80_core.A[3] I2=core.cpu.i_tv80_core.A[4] I3=core.cpu.iorq_n O=$abc$77013$new_n1759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.wr_n I1=core.cpu.rd_n I2=$false I3=$false O=$abc$77013$new_n1760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=$abc$77013$core.ioporta.write_sel_new_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=$abc$77013$core.ioporta.write_sel_new_ I2=core.cpu.i_tv80_core.A[1] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$core.i2c0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_ I1=$abc$77013$new_n1760_ I2=$false I3=$false O=$abc$77013$core.i2c0.write_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[7] I1=core.cpu.iorq_n I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32791_new_inv_ I3=$false O=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[3] I1=core.cpu.i_tv80_core.A[5] I2=core.cpu.i_tv80_core.A[4] I3=core.cpu.i_tv80_core.A[6] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32791_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=core.cpu.i_tv80_core.A[0] I2=core.cpu.i_tv80_core.A[2] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$core.i2c0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[2] I2=core.cpu.i_tv80_core.A[1] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$core.i2c0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[2] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[0] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$core.spi0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1759_ I1=$abc$77013$new_n1760_ I2=core.cpu.i_tv80_core.A[5] I3=core.cpu.i_tv80_core.A[6] O=$abc$77013$core.spi0.write_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=core.cpu.i_tv80_core.A[2] I2=core.cpu.i_tv80_core.A[0] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$core.spi0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.spi0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.spi0.write_sel_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.wr_n I1=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.iorq_n I1=core.cpu.i_tv80_core.A[3] I2=core.cpu.i_tv80_core.A[4] I3=$abc$77013$new_n1781_ O=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[7] I1=core.cpu.i_tv80_core.A[5] I2=core.cpu.i_tv80_core.A[6] I3=$false O=$abc$77013$new_n1781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.uart0.uart0.LCR[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.reset_n I1=core.cpu.i_tv80_core.BusAck I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_ I3=$abc$77013$new_n1798_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65069
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I1=$abc$77013$new_n1786_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_ I3=core.reset_n O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$new_n1786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.IR[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=core.cpu.i_tv80_core.BusAck I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.tstate[1] I1=core.cpu.i_tv80_core.tstate[3] I2=core.cpu.i_tv80_core.tstate[2] I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.tstate[2] I1=core.wait_n I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=core.cpu.i_tv80_core.BusAck I3=core.reset_n O=$abc$77013$new_n1798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=core.reset_n I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusAck I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_ I1=core.cpu.i_tv80_core.ISet[1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_ I3=$abc$77013$new_n1805_ O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n1804_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=core.cpu.i_tv80_core.IR[4] I3=$false O=$abc$77013$new_n1804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I3=$abc$77013$new_n1806_ O=$abc$77013$new_n1805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I2=$abc$77013$new_n1422_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ O=$abc$77013$new_n1806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n1813_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusAck I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$new_n1813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n1825_ I1=$abc$77013$new_n1815_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_ I3=$abc$77013$new_n1827_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$new_n1824_ I1=core.cpu.i_tv80_core.Halt_FF I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n1815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I1=$abc$77013$new_n1475_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29662.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_ I2=$abc$77013$new_n1821_ I3=$abc$77013$new_n1819_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29662.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1820_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_ I3=$false O=$abc$77013$new_n1819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.NMICycle I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I2=core.cpu.i_tv80_core.IntCycle I3=$false O=$abc$77013$new_n1820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I2=$abc$77013$new_n1822_ I3=core.cpu.i_tv80_core.mcycle[2] O=$abc$77013$new_n1821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$new_n1824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$new_n1826_ I3=$false O=$abc$77013$new_n1825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_ I3=$false O=$abc$77013$new_n1826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 I3=$false O=$abc$77013$new_n1827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$new_n1830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$new_n1833_ I1=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 I2=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I2=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_ I3=$false O=$abc$77013$new_n1833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1786_ I1=core.cpu.i_tv80_core.mcycle[5] I2=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_ I3=$abc$77013$new_n1827_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$new_n1837_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_ I1=$abc$77013$new_n1839_ I2=core.cpu.i_tv80_core.tstate[3] I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n1837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$new_n1422_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.BusAck I3=$false O=$abc$77013$new_n1839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.tstate[5] I1=core.cpu.i_tv80_core.tstate[6] I2=$abc$77013$core.cpu.i_tv80_core.tstates[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000000001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61117[0]_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$new_n4224_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61117[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1848_ I1=$abc$77013$new_n1852_ I2=$abc$77013$new_n1860_ I3=$abc$77013$new_n1867_ O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_ I2=$abc$77013$new_n1849_ I3=$false O=$abc$77013$new_n1848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$abc$77013$new_n1853_ I3=$abc$77013$new_n1856_ O=$abc$77013$new_n1852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$47244[22]_new_inv_ I3=$false O=$abc$77013$new_n1853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I2=$abc$77013$new_n1529_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$47244[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n1457_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I2=$false I3=$false O=$abc$77013$new_n1856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$new_n1451_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$new_n1528_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45321[1]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$false I3=$false O=$abc$77013$new_n1860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_ I2=$abc$77013$new_n1863_ I3=$abc$77013$new_n1865_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45321[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$new_n1451_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=core.cpu.i_tv80_core.IR[3] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I3=$abc$77013$new_n1451_ O=$abc$77013$new_n1863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[2] I2=core.cpu.i_tv80_core.IR[1] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n1451_ I2=$abc$77013$new_n1866_ I3=$false O=$abc$77013$new_n1865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$new_n1866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45393[14]_new_inv_ I3=$abc$77013$new_n1870_ O=$abc$77013$new_n1867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45393[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$77013$new_n1457_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[65]_new_inv_ I3=$abc$77013$new_n1871_ O=$abc$77013$new_n1870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$new_n1473_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1422_ O=$abc$77013$new_n1871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=core.cpu.i_tv80_core.IR[7] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[65]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I2=$abc$77013$new_n1877_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I1=core.cpu.i_tv80_core.IR[2] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_ I2=$abc$77013$new_n1881_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_ O=$abc$77013$new_n1877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1422_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1422_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$new_n1422_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I3=$false O=$abc$77013$new_n1881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ O=$abc$77013$new_n1886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n1473_ I1=$abc$77013$new_n1431_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[6] I2=core.cpu.i_tv80_core.IR[5] I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n1445_ I1=$abc$77013$new_n1431_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$new_n1905_ I1=$abc$77013$new_n1892_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1431_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1909_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$new_n1909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[6] I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.IR[5] I3=core.cpu.i_tv80_core.IR[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[5] I2=core.cpu.i_tv80_core.IR[4] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[58]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_ I2=core.cpu.i_tv80_core.IR[4] I3=$abc$77013$new_n1528_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[66]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[2] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$new_n1929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ I1=$abc$77013$new_n1577_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ O=$abc$77013$new_n1933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1422_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33341[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1431_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[72]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[71]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I1=$abc$77013$new_n1950_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I3=$false O=$abc$77013$new_n1950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$new_n1952_ I3=$abc$77013$new_n1529_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$new_n1473_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42472[0]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42472[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1441_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n1958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.IR[2] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n1431_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[70]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$new_n1963_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ O=$abc$77013$new_n1962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[0] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$new_n1963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_ I2=$abc$77013$new_n1968_ I3=$abc$77013$new_n1856_ O=$abc$77013$new_n1964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_ I3=$abc$77013$new_n1966_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_ I2=$abc$77013$new_n1457_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ O=$abc$77013$new_n1966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1822_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_ O=$abc$77013$new_n1968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n1422_ I1=$abc$77013$new_n1866_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.IR[1] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[62]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_ I3=$abc$77013$new_n1987_ O=$abc$77013$new_n1986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ O=$abc$77013$new_n1987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$37\TStates[2:0][2]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$37\TStates[2:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[0]_new_ I1=$abc$77013$new_n4550_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_ I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$new_n2000_ I1=$abc$77013$new_n1995_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$new_n1554_ I1=$abc$77013$new_n1997_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61058[1]_new_inv_ O=$abc$77013$new_n1995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61058[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[0]_new_ I1=$abc$77013$new_n1892_ I2=$abc$77013$new_n1998_ I3=$false O=$abc$77013$new_n1997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_ I3=$false O=$abc$77013$new_n1998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n2000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61631[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_ I3=$false O=$abc$77013$new_n2004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_ O=$abc$77013$new_n2005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.tstate[3] I1=core.cpu.i_tv80_core.tstate[4] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_ I3=$abc$77013$core.cpu.i_tv80_core.tstates[1]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$77013$new_n2022_ I1=core.cpu.i_tv80_core.Save_ALU_r I2=$abc$77013$new_n2020_ I3=core.cpu.i_tv80_core.BusAck O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$new_n2021_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_ I2=$abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_ I3=$false O=$abc$77013$new_n2020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=core.cpu.i_tv80_core.tstate[3] I2=core.cpu.i_tv80_core.tstate[2] I3=$abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_ O=$abc$77013$new_n2021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n2023_ I3=$false O=$abc$77013$new_n2022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I3=$false O=$abc$77013$new_n2023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_ I2=core.cpu.i_tv80_core.Set_BusA_To[1] I3=core.cpu.i_tv80_core.BusAck O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=core.nmi_n I1=core.cpu.i_tv80_core.Oldnmi_n I2=core.cpu.i_tv80_core.NMICycle I3=core.reset_n O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 I1=core.cpu.i_tv80_core.BusReq_s I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68868
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 I1=$abc$77013$new_n2031_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2029_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.BusReq_s I2=$abc$77013$new_n2030_ I3=$false O=$abc$77013$new_n2029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.wait_n I1=core.cpu.i_tv80_core.tstate[2] I2=core.cpu.i_tv80_core.BusAck I3=core.cpu.i_tv80_core.BusReq_s O=$abc$77013$new_n2030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$new_n2102_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ I3=core.reset_n O=$abc$77013$new_n2031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$abc$77013$new_n2101_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=core.cpu.i_tv80_core.XY_Ind O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I2=$abc$77013$new_n2100_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31200_new_inv_ I1=$abc$77013$new_n2065_ I2=$abc$77013$new_n4569_ I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$77013$new_n2048_ I1=$abc$77013$new_n1860_ I2=$abc$77013$new_n2043_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1529_ I1=$abc$77013$new_n2041_ I2=$abc$77013$new_n2038_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2039_ I1=$abc$77013$new_n1950_ I2=$abc$77013$new_n1966_ I3=$false O=$abc$77013$new_n2038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_ I1=$abc$77013$new_n1528_ I2=$abc$77013$new_n1422_ I3=$false O=$abc$77013$new_n2039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_ I1=$abc$77013$new_n1871_ I2=$false I3=$false O=$abc$77013$new_n2041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2044_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_ I3=$abc$77013$new_n2046_ O=$abc$77013$new_n2043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I1=$abc$77013$new_n1431_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ O=$abc$77013$new_n2044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=core.cpu.i_tv80_core.IR[3] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_ O=$abc$77013$new_n2046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I2=$false I3=$false O=$abc$77013$new_n2048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I2=$abc$77013$new_n1877_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42085_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n2056_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I2=$abc$77013$new_n2055_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$new_n2054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ O=$abc$77013$new_n2055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=core.cpu.i_tv80_core.IR[7] I2=core.cpu.i_tv80_core.IR[6] I3=$false O=$abc$77013$new_n2056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111110
.gate SB_LUT4 I0=$abc$77013$new_n4245_ I1=$abc$77013$new_n4249_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31200_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_ I2=$abc$77013$new_n2069_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ O=$abc$77013$new_n2065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ I1=$abc$77013$new_n2070_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I3=$abc$77013$new_n2071_ O=$abc$77013$new_n2069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$new_n2075_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_ I2=core.cpu.i_tv80_core.ISet[1] I3=$abc$77013$new_n2078_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42125_Y[2]_new_ I1=$abc$77013$new_n4249_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_ I3=$abc$77013$new_n4245_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42125_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61631[3]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_ O=$abc$77013$new_n2075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I1=core.cpu.i_tv80_core.IR[1] I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2079_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n2090_ O=$abc$77013$new_n2078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_ I1=$abc$77013$new_n2080_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_ I3=$false O=$abc$77013$new_n2079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n2087_ I1=$abc$77013$new_n2084_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[6]_new_inv_ I3=$abc$77013$new_n2081_ O=$abc$77013$new_n2080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_ I2=$abc$77013$new_n2082_ I3=$abc$77013$new_n2083_ O=$abc$77013$new_n2081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=$false O=$abc$77013$new_n2083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_ I3=$false O=$abc$77013$new_n2084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I3=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.mcycle[1] I2=core.cpu.i_tv80_core.mcycle[2] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ O=$abc$77013$new_n2087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42088_Y[2]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42088_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[5] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30392.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[2]_new_ I3=$false O=$abc$77013$new_n2090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$new_n2092_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30392.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=core.cpu.i_tv80_core.mcycle[6] I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n2092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$77013$new_n2094_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_ I2=$abc$77013$new_n2096_ I3=$abc$77013$new_n2090_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[3]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$77013$new_n2098_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ O=$abc$77013$new_n2096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_ I1=$abc$77013$new_n2099_ I2=$abc$77013$new_n2081_ I3=$false O=$abc$77013$new_n2098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_ I2=core.cpu.i_tv80_core.ISet[1] I3=$abc$77013$new_n2055_ O=$abc$77013$new_n2099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I1=core.cpu.i_tv80_core.mcycle[6] I2=$false I3=$false O=$abc$77013$new_n2100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$new_n2101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.last_mcycle_new_ I1=$abc$77013$new_n2109_ I2=core.cpu.i_tv80_core.No_BTR I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n2107_ I1=$abc$77013$new_n2108_ I2=$abc$77013$new_n2105_ I3=core.cpu.i_tv80_core.mcycles[2] O=$abc$77013$core.cpu.i_tv80_core.last_mcycle_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$new_n2106_ I2=core.cpu.i_tv80_core.mcycles[1] I3=$false O=$abc$77013$new_n2105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[2] I1=core.cpu.i_tv80_core.mcycle[1] I2=core.cpu.i_tv80_core.mcycles[0] I3=$false O=$abc$77013$new_n2106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=core.cpu.i_tv80_core.mcycle[5] I2=core.cpu.i_tv80_core.mcycles[0] I3=core.cpu.i_tv80_core.mcycles[1] O=$abc$77013$new_n2107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[4] I1=core.cpu.i_tv80_core.mcycle[3] I2=core.cpu.i_tv80_core.mcycles[1] I3=core.cpu.i_tv80_core.mcycles[0] O=$abc$77013$new_n2108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$77013$new_n2023_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=core.cpu.i_tv80_core.mcycle[1] I3=core.cpu.i_tv80_core.IncDecZ O=$abc$77013$new_n2109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ I1=$abc$77013$new_n2029_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$new_n2112_ I2=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Auto_Wait_t1 I1=$abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_ I2=$abc$77013$new_n2116_ I3=$false O=$abc$77013$new_n2112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n2114_ O=$abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7654.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7654.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Auto_Wait_t2 I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_ I2=$abc$77013$new_n2030_ I3=$false O=$abc$77013$new_n2116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.uart0.uart0.LCR[7] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_ I1=core.uart0.uart0.LCR[7] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[2] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[2] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I1=$abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.rd_n I1=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_ I2=$false I3=$false O=$abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[2] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990 I1=core.uart0.uart0.MSR[4] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70966
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990 I1=core.uart0.uart0.MSR[5] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990 I1=core.uart0.uart0.MSR[7] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[2] I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.uart0.uart0.LCR[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$38598[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[1]_new_inv_ I3=$abc$77013$new_n2138_ O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=core.cpu.i_tv80_core.A[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_ I3=core.uart0.uart0.LCR[7] O=$abc$77013$new_n2138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.uart0.uart0.clk_gen.Baud_Cnt[13] I1=core.uart0.uart0.clk_gen.Baud_Cnt[14] I2=core.uart0.uart0.clk_gen.Baud_Cnt[15] I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[2]_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$38598[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.uart0.uart0.clk_gen.Baud_Cnt[9] I1=core.uart0.uart0.clk_gen.Baud_Cnt[10] I2=core.uart0.uart0.clk_gen.Baud_Cnt[11] I3=core.uart0.uart0.clk_gen.Baud_Cnt[12] O=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.uart0.uart0.clk_gen.Baud_Cnt[5] I1=core.uart0.uart0.clk_gen.Baud_Cnt[6] I2=core.uart0.uart0.clk_gen.Baud_Cnt[7] I3=core.uart0.uart0.clk_gen.Baud_Cnt[8] O=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.uart0.uart0.clk_gen.Baud_Cnt[1] I1=core.uart0.uart0.clk_gen.Baud_Cnt[2] I2=core.uart0.uart0.clk_gen.Baud_Cnt[3] I3=core.uart0.uart0.clk_gen.Baud_Cnt[4] O=$abc$77013$auto$simplemap.cc:168:logic_reduce$38593[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I1=core.reset_n I2=core.uart0.uart0.clk_gen.Baud_Cnt[0] I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1] I1=$abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71753[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.input_filter.Samples[0] I1=$abc$77013$core.uart0.uart0.RXD_new_inv_ I2=core.uart0.uart0.baudout I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.uart0.uart0.LCR[6] I1=core.uart0.uart0.TXD I2=uart_rxd I3=core.uart0.uart0.MCR[4] O=$abc$77013$core.uart0.uart0.RXD_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=core.uart0.uart0.input_filter.Samples[1] I1=core.uart0.uart0.input_filter.Samples[0] I2=core.uart0.uart0.baudout I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1] I1=$abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1] I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10011111
.gate SB_LUT4 I0=$abc$77013$new_n2150_ I1=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882 I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71836
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I1=$abc$77013$new_n2151_ I2=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71819_new_inv_ I3=$false O=$abc$77013$new_n2150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71800[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.reset_n I1=core.uart0.uart0.baudout I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71800[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.RX_Bit_Cnt[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38410[1]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.RX_Bit_Cnt[0] I1=core.uart0.uart0.RX_Bit_Cnt[1] I2=core.uart0.uart0.RX_Bit_Cnt[2] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38410[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.uart0.uart0.RX_Bit_Cnt[0] I1=core.uart0.uart0.RX_Bit_Cnt[2] I2=core.uart0.uart0.RX_Bit_Cnt[1] I3=core.uart0.uart0.RX_Bit_Cnt[3] O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.uart0.uart0.Bit_Phase[0] I1=core.uart0.uart0.Bit_Phase[3] I2=core.uart0.uart0.Bit_Phase[1] I3=core.uart0.uart0.Bit_Phase[2] O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I2=core.reset_n I3=core.uart0.uart0.baudout O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71819_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2165_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_ I2=$abc$77013$new_n2163_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_ I1=$abc$77013$new_n2164_ I2=core.reset_n I3=$false O=$abc$77013$new_n2163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_ I1=core.uart0.uart0.baudout I2=$false I3=$false O=$abc$77013$new_n2164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_ I1=core.uart0.uart0.baudout I2=$false I3=$false O=$abc$77013$new_n2165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.Bit_Phase[3] I1=core.uart0.uart0.Bit_Phase[0] I2=core.uart0.uart0.Bit_Phase[1] I3=core.uart0.uart0.Bit_Phase[2] O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.uart0.uart0.baudout I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$new_n2163_ I1=$abc$77013$new_n2150_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2164_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=core.uart0.uart0.Brk_Cnt[0] I2=$abc$77013$new_n2164_ I3=core.reset_n O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_ I1=core.uart0.uart0.Bit_Phase[0] I2=core.uart0.uart0.baudout I3=core.reset_n O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_ I2=$abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_ I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I1=$abc$77013$new_n2151_ I2=$abc$77013$new_n2163_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.uart0.uart0.TX_Tick I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_Tick I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38319[1]_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[1] I1=core.uart0.uart0.TX_Bit_Cnt[2] I2=core.uart0.uart0.TX_Bit_Cnt[0] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38319[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671 I1=$abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I1=core.uart0.uart0.TX_Tick I2=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38293[1]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[0] I1=core.uart0.uart0.TX_Bit_Cnt[1] I2=core.uart0.uart0.TX_Bit_Cnt[2] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38293[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[0] I1=core.uart0.uart0.TX_Bit_Cnt[2] I2=core.uart0.uart0.TX_Bit_Cnt[1] I3=core.uart0.uart0.TX_Bit_Cnt[3] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=core.i2c0.i2c_clk_divider.count[0] I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$77013$new_n2190_ I1=$abc$77013$new_n2191_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38716[2]_new_inv_ I3=$abc$77013$new_n2193_ O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.count[3] I1=core.i2c0.reg_clockdiv[3] I2=core.i2c0.i2c_clk_divider.count[7] I3=core.i2c0.reg_clockdiv[7] O=$abc$77013$new_n2190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.count[0] I1=core.i2c0.reg_clockdiv[0] I2=core.i2c0.i2c_clk_divider.count[6] I3=core.i2c0.reg_clockdiv[6] O=$abc$77013$new_n2191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.count[4] I1=core.i2c0.reg_clockdiv[4] I2=core.i2c0.i2c_clk_divider.count[5] I3=core.i2c0.reg_clockdiv[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38716[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.i2c0.i2c_clk_divider.count[1] I1=core.i2c0.reg_clockdiv[1] I2=core.i2c0.i2c_clk_divider.count[2] I3=core.i2c0.reg_clockdiv[2] O=$abc$77013$new_n2193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$77013$new_n1736_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_ I2=$abc$77013$new_n1729_ I3=core.reset_n O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73799[1]_new_inv_ I1=core.reset_n I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[3] I2=core.i2c0.master.fsm_state[1] I3=core.i2c0.master.fsm_state[2] O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73799[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110111010100
.gate SB_LUT4 I0=core.i2c0.master.bit_count[0] I1=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_ I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$new_n2199_ I1=core.i2c0.master.fsm_state[3] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[0] I1=core.i2c0.master.fsm_state[1] I2=core.i2c0.master.fsm_state[2] I3=core.reset_n O=$abc$77013$new_n2199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$new_n2201_ I1=$abc$77013$new_n1742_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[3] I1=core.i2c0.master.bit_count[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_ I3=core.reset_n O=$abc$77013$new_n2201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=$abc$77013$new_n2201_ I3=core.i2c0.master.bit_count[0] O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=core.i2c0.master.bit_count[1] I3=$abc$77013$new_n2201_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2201_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=core.i2c0.master.bit_count[1] I3=core.i2c0.master.bit_count[0] O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2206_ I1=$abc$77013$new_n1742_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74074
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[3] I1=core.reset_n I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_ I3=core.i2c0.master.bit_count[2] O=$abc$77013$new_n2206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=$abc$77013$new_n2206_ I3=core.i2c0.master.bit_count[0] O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=core.i2c0.master.bit_count[1] I3=$abc$77013$new_n2206_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2206_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_ I2=core.i2c0.master.bit_count[1] I3=core.i2c0.master.bit_count[0] O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=core.spi0.spi_clk_divider.count[0] I2=core.reset_n I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$77013$new_n2212_ I1=$abc$77013$new_n2213_ I2=$abc$77013$new_n2214_ I3=$abc$77013$new_n2215_ O=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.spi0.spi_clk_divider.count[3] I1=core.spi0.reg_clockdiv[3] I2=core.spi0.spi_clk_divider.count[4] I3=core.spi0.reg_clockdiv[4] O=$abc$77013$new_n2212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.spi0.spi_clk_divider.count[5] I1=core.spi0.reg_clockdiv[5] I2=core.spi0.spi_clk_divider.count[6] I3=core.spi0.reg_clockdiv[6] O=$abc$77013$new_n2213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.spi0.spi_clk_divider.count[1] I1=core.spi0.reg_clockdiv[1] I2=core.spi0.spi_clk_divider.count[2] I3=core.spi0.reg_clockdiv[2] O=$abc$77013$new_n2214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.spi0.spi_clk_divider.count[0] I1=core.spi0.reg_clockdiv[0] I2=core.spi0.spi_clk_divider.count[7] I3=core.spi0.reg_clockdiv[7] O=$abc$77013$new_n2215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=core.spi0.master.fsm_state[1] I1=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_ I2=core.spi0.spi_clk_divider.clk_en I3=core.reset_n O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=core.spi0.master.fsm_state[2] I1=core.spi0.master.fsm_state[1] I2=core.spi0.master.fsm_state[0] I3=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I1=core.spi0.master.fsm_state[2] I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74357
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.spi0.master.fsm_state[2] I1=core.spi0.master.fsm_state[3] I2=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=core.spi0.master.bit_count[1] I1=$abc$77013$new_n2221_ I2=core.spi0.master.bit_count[0] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n1368_ I1=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I2=core.spi0.master.fsm_state[3] I3=$false O=$abc$77013$new_n2221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.spi0.master.bit_count[0] I1=core.spi0.master.bit_count[1] I2=$abc$77013$new_n2221_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n2221_ I1=core.spi0.master.bit_count[1] I2=core.spi0.master.bit_count[0] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74812
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.spi0.master.bit_count[1] I1=core.spi0.master.bit_count[0] I2=$abc$77013$new_n2225_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74860
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n1369_ I1=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_ I2=core.spi0.master.fsm_state[3] I3=core.spi0.master.bit_count[2] O=$abc$77013$new_n2225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.spi0.master.bit_count[1] I1=$abc$77013$new_n2225_ I2=core.spi0.master.bit_count[0] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.spi0.master.bit_count[0] I1=core.spi0.master.bit_count[1] I2=$abc$77013$new_n2225_ I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74956
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n2225_ I1=core.spi0.master.bit_count[1] I2=core.spi0.master.bit_count[0] I3=$false O=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$75004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$new_n2230_ I3=$false O=core.cpu.i_tv80_core.Set_BusB_To[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_ I1=$abc$77013$new_n2245_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_ I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$new_n2230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$new_n4257_ I1=$abc$77013$new_n2241_ I2=$abc$77013$new_n2243_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=core.cpu.i_tv80_core.IR[7] I3=core.cpu.i_tv80_core.IR[6] O=$abc$77013$new_n2236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n1431_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ O=$abc$77013$new_n2238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=core.cpu.i_tv80_core.IR[6] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_ I3=core.cpu.i_tv80_core.mcycle[1] O=$abc$77013$new_n2240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.mcycle[1] I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I3=$abc$77013$new_n2242_ O=$abc$77013$new_n2241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I3=$false O=$abc$77013$new_n2242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n2244_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$new_n1534_ I3=$false O=$abc$77013$new_n2243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I3=$false O=$abc$77013$new_n2244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n2246_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61842[0]_new_inv_ I2=$abc$77013$new_n1508_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_ O=$abc$77013$new_n2246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I2=$abc$77013$new_n2249_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61842[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$new_n1445_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=core.cpu.i_tv80_core.mcycle[0] I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$new_n2249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$new_n2251_ I3=$false O=core.cpu.i_tv80_core.Set_BusB_To[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_ I3=$abc$77013$new_n2263_ O=$abc$77013$new_n2251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_ I1=$abc$77013$new_n2255_ I2=$abc$77013$new_n2259_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_ I2=$abc$77013$new_n2256_ I3=$false O=$abc$77013$new_n2255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$new_n1415_ I2=$abc$77013$new_n2257_ I3=$false O=$abc$77013$new_n2256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$new_n2240_ I3=$false O=$abc$77013$new_n2257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$new_n2262_ I1=$abc$77013$new_n2241_ I2=$abc$77013$new_n2243_ I3=$abc$77013$new_n2260_ O=$abc$77013$new_n2259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2261_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_ I2=core.cpu.i_tv80_core.IR[5] I3=$abc$77013$new_n1553_ O=$abc$77013$new_n2260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.mcycle[1] I2=core.cpu.i_tv80_core.mcycle[0] I3=$false O=$abc$77013$new_n2261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[1] I1=core.cpu.i_tv80_core.IR[0] I2=$abc$77013$new_n2236_ I3=core.cpu.i_tv80_core.IR[2] O=$abc$77013$new_n2262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2264_ I1=$abc$77013$new_n1508_ I2=core.cpu.i_tv80_core.ISet[1] I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$new_n2263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_ I1=$abc$77013$new_n2268_ I2=$abc$77013$new_n2267_ I3=$false O=$abc$77013$new_n2264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=core.cpu.i_tv80_core.IR[5] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n1445_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ O=$abc$77013$new_n2267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I3=$false O=$abc$77013$new_n2268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3] I2=core.reset_n I3=$false O=$abc$77013$auto$rtlil.cc:1874:Eq$32012
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n2271_ I1=$abc$77013$new_n2298_ I2=core.cpu.i_tv80_core.A[11] I3=$abc$77013$new_n1841_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[3]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n2271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n2281_ I1=$abc$77013$new_n2282_ I2=$abc$77013$new_n4263_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][3] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$new_n2100_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I3=core.cpu.i_tv80_core.PC[11] O=$abc$77013$new_n2283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I3=core.cpu.i_tv80_core.SP[11] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32955_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I3=$abc$77013$new_n2290_ O=$abc$77013$new_n2285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I1=$abc$77013$new_n2100_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.di_reg[3] I1=$abc$77013$auto$wreduce.cc:455:run$31566[11] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n2289_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ O=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ I1=core.cpu.i_tv80_core.ISet[1] I2=$false I3=$false O=$abc$77013$new_n2289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2291_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n2290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[11] I1=core.cpu.i_tv80_core.TmpAddr[11] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_ I1=core.cpu.i_tv80_core.mcycle[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IStatus[0] I1=core.cpu.i_tv80_core.IntCycle I2=core.cpu.i_tv80_core.IStatus[1] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_ I1=$abc$77013$new_n2296_ I2=$false I3=$false O=$abc$77013$new_n2294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.last_mcycle_new_ I1=core.cpu.i_tv80_core.NMICycle I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I3=$abc$77013$new_n1825_ O=$abc$77013$new_n2296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.di_reg[3] I2=$false I3=$false O=$abc$77013$new_n2298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2300_ I1=$abc$77013$new_n2321_ I2=core.cpu.i_tv80_core.A[12] I3=$abc$77013$new_n1841_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[4]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n2300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n2302_ I1=$abc$77013$new_n2320_ I2=$abc$77013$new_n2294_ I3=$abc$77013$new_n2319_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$77013$new_n2303_ I1=$abc$77013$new_n2306_ I2=$abc$77013$new_n2315_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$new_n2302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[12] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[4] O=$abc$77013$new_n2303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I3=$false O=$abc$77013$new_n2304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$new_n2100_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[12] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n2306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n2313_ I1=$abc$77013$new_n2314_ I2=$abc$77013$new_n4265_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][4] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[4]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I3=$abc$77013$new_n2317_ O=$abc$77013$new_n2315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=core.cpu.di_reg[4] I1=$abc$77013$auto$wreduce.cc:455:run$31566[12] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n2318_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n2317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[12] I1=core.cpu.i_tv80_core.TmpAddr[12] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[12] I2=$false I3=$false O=$abc$77013$new_n2319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I1=core.cpu.i_tv80_core.I[4] I2=$false I3=$false O=$abc$77013$new_n2320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.di_reg[4] I2=$false I3=$false O=$abc$77013$new_n2321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4] I2=core.reset_n I3=$false O=$abc$77013$auto$rtlil.cc:1874:Eq$32033
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4] I2=core.reset_n I3=$false O=$abc$77013$auto$rtlil.cc:1874:Eq$32054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3] I2=core.reset_n I3=$false O=$abc$77013$auto$rtlil.cc:1874:Eq$31991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=core.cpu.i_tv80_core.NMI_s O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_ I1=$abc$77013$new_n1475_ I2=$false I3=$false O=$abc$77013$new_n2328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$new_n2297_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=core.cpu.i_tv80_core.mcycle[5] O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I2=core.cpu.i_tv80_core.XY_Ind I3=core.cpu.i_tv80_core.Set_BusB_To[2] O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusA_To[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I2=core.cpu.i_tv80_core.XY_Ind I3=core.cpu.i_tv80_core.Set_BusA_To[2] O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.No_BTR I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I2=$abc$77013$new_n1475_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:494$1210_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_ I1=$abc$77013$new_n2367_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:406$1173_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2341_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_ I1=$abc$77013$new_n4245_ I2=$abc$77013$new_n4249_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_ O=$abc$77013$new_n2341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1451_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n2344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30204.$ternary$/usr/bin/../share/yosys/techmap.v:445$40281_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$77013$new_n2347_ I1=$abc$77013$new_n4275_ I2=$abc$77013$new_n2356_ I3=$abc$77013$new_n2359_ O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2348_ I1=$abc$77013$new_n2350_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_ I3=$false O=$abc$77013$new_n2347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I1=$abc$77013$new_n2349_ I2=$abc$77013$new_n1441_ I3=$false O=$abc$77013$new_n2348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_ I2=$false I3=$false O=$abc$77013$new_n2349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n1856_ I3=$false O=$abc$77013$new_n2350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I1=$abc$77013$new_n1451_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I3=$false O=$abc$77013$new_n2355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$new_n2357_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_ O=$abc$77013$new_n2356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ O=$abc$77013$new_n2357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_ I1=$abc$77013$new_n1451_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_ O=$abc$77013$new_n2359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n2364_ I1=$abc$77013$new_n2363_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=core.cpu.i_tv80_core.IR[7] I2=core.cpu.i_tv80_core.IR[6] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ O=$abc$77013$new_n2363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001101010101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n2364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[0] I1=core.cpu.i_tv80_core.mcycle[2] I2=$abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1529_ I1=$abc$77013$new_n2371_ I2=$abc$77013$new_n2370_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_ I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$new_n2370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I3=$abc$77013$new_n2372_ O=$abc$77013$new_n2371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I3=$abc$77013$new_n1441_ O=$abc$77013$new_n2372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=core.cpu.i_tv80_core.IR[5] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8817.$ternary$/usr/bin/../share/yosys/techmap.v:445$41994_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=core.uart0.uart0.LCR[6] I1=core.uart0.uart0.TXD I2=core.uart0.uart0.MCR[4] I3=$false O=uart_txd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$new_n2381_ I1=$abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$new_n2412_ O=$abc$77013$techmap\core.cpu.$procmux$1860_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_ I2=$false I3=$false O=$abc$77013$new_n2381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_ I1=$abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$and$/usr/bin/../share/yosys/techmap.v:434$42070_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_ I1=$abc$77013$new_n1415_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_ I3=$false O=$abc$77013$new_n2392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I2=$abc$77013$new_n2395_ I3=$false O=$abc$77013$new_n2394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_ I3=core.cpu.i_tv80_core.mcycle[1] O=$abc$77013$new_n2395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ O=$abc$77013$new_n2396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$and$/usr/bin/../share/yosys/techmap.v:434$38975_Y_new_ I3=$abc$77013$new_n2398_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ O=$abc$77013$new_n2398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$and$/usr/bin/../share/yosys/techmap.v:434$38975_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.wait_n I1=core.cpu.i_tv80_core.tstate[2] I2=core.cpu.i_tv80_core.tstate[1] I3=$false O=$abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I1=core.cpu.i_tv80_core.mcycle[1] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=core.cpu.i_tv80_core.Arith16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$new_n2409_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$new_n2408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I1=$abc$77013$new_n2023_ I2=$false I3=$false O=$abc$77013$new_n2409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_ I2=core.cpu.i_tv80_core.mcycle[6] I3=$false O=$abc$77013$new_n2410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_ I1=core.cpu.i_tv80_core.IntCycle I2=core.cpu.i_tv80_core.mcycle[0] I3=$false O=$abc$77013$new_n2412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_ I2=$abc$77013$new_n2381_ I3=$abc$77013$new_n2414_ O=$abc$77013$techmap\core.cpu.$procmux$1842_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_ I1=core.cpu.i_tv80_core.mcycle[0] I2=core.cpu.i_tv80_core.IntCycle I3=$false O=$abc$77013$new_n2414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_ I1=$abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$new_n2412_ O=$abc$77013$techmap\core.cpu.$procmux$1829_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.$procmux$1819_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 I1=core.cpu.i_tv80_core.do[0] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.$procmux$1916_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 I1=core.cpu.i_tv80_core.do[0] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.$procmux$1879_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2438_ I1=$abc$77013$new_n4293_ I2=$abc$77013$new_n2420_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[8] I2=$false I3=$false O=$abc$77013$new_n2420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[0]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[0]_new_ I2=$abc$77013$new_n2434_ I3=$false O=$abc$77013$new_n2424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n2432_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2430_ I1=$abc$77013$new_n2431_ I2=$abc$77013$new_n4295_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][0] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[8] I1=core.cpu.i_tv80_core.TmpAddr[8] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=$abc$77013$auto$wreduce.cc:455:run$31566[8] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[8] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n2434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[8] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[0] O=$abc$77013$new_n2435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[8] I2=$false I3=$false O=$abc$77013$new_n2436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2439_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n2438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.di_reg[0] I2=$false I3=$false O=$abc$77013$new_n2439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2438_ I1=$abc$77013$new_n4293_ I2=$abc$77013$new_n2420_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n2460_ I1=$abc$77013$new_n4298_ I2=$abc$77013$new_n2442_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[9] I2=$false I3=$false O=$abc$77013$new_n2442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[1]_new_ I2=$abc$77013$new_n2456_ I3=$false O=$abc$77013$new_n2446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n2454_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2452_ I1=$abc$77013$new_n2453_ I2=$abc$77013$new_n4300_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][1] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[9] I1=core.cpu.i_tv80_core.TmpAddr[9] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.di_reg[1] I1=$abc$77013$auto$wreduce.cc:455:run$31566[9] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[1] O=$abc$77013$new_n2456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[9] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[9] O=$abc$77013$new_n2457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[9] I2=$false I3=$false O=$abc$77013$new_n2458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2461_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n2460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.di_reg[1] I2=$false I3=$false O=$abc$77013$new_n2461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2460_ I1=$abc$77013$new_n4298_ I2=$abc$77013$new_n2442_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n2482_ I1=$abc$77013$new_n2465_ I2=$abc$77013$new_n2464_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[10] I2=$false I3=$false O=$abc$77013$new_n2464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[2]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n2465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n2467_ I1=$abc$77013$new_n2481_ I2=$abc$77013$new_n2294_ I3=$abc$77013$new_n2480_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$77013$new_n2468_ I1=$abc$77013$new_n2478_ I2=$abc$77013$new_n2479_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$new_n2467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$new_n2470_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_ I3=$false O=$abc$77013$new_n2468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.di_reg[2] I1=$abc$77013$auto$wreduce.cc:455:run$31566[10] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2477_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n2470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n2475_ I1=$abc$77013$new_n2476_ I2=$abc$77013$new_n4302_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][2] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[10] I1=core.cpu.i_tv80_core.TmpAddr[10] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[10] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[10] O=$abc$77013$new_n2478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[2] O=$abc$77013$new_n2479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[10] I2=$false I3=$false O=$abc$77013$new_n2480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I1=core.cpu.i_tv80_core.I[2] I2=$false I3=$false O=$abc$77013$new_n2481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2483_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n2482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.di_reg[2] I2=$false I3=$false O=$abc$77013$new_n2483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2482_ I1=$abc$77013$new_n2465_ I2=$abc$77013$new_n2464_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=core.cpu.di_reg[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[5]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n2500_ I1=$abc$77013$new_n2487_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.I[5] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n2487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$77013$new_n2489_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_ I2=$abc$77013$new_n2498_ I3=$abc$77013$new_n2499_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.di_reg[5] I1=$abc$77013$auto$wreduce.cc:455:run$31566[13] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$new_n2489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2497_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2495_ I1=$abc$77013$new_n2496_ I2=$abc$77013$new_n4304_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][5] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[13] I1=core.cpu.i_tv80_core.TmpAddr[13] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[13] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[13] O=$abc$77013$new_n2498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[5] O=$abc$77013$new_n2499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[13] I2=$false I3=$false O=$abc$77013$new_n2500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[6]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n2520_ I1=$abc$77013$new_n4308_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$77013$new_n2507_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_ I3=$false O=$abc$77013$new_n2505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=$abc$77013$auto$wreduce.cc:455:run$31566[14] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2514_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n2507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n2512_ I1=$abc$77013$new_n2513_ I2=$abc$77013$new_n4310_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][6] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[14] I1=core.cpu.i_tv80_core.TmpAddr[14] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[14] I2=$false I3=$false O=$abc$77013$new_n2519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[14] I2=$false I3=$false O=$abc$77013$new_n2520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[7]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n2537_ I1=$abc$77013$new_n2523_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.I[7] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n2523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$77013$new_n2525_ I1=$abc$77013$new_n2536_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2534_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[7]_new_ I3=$abc$77013$new_n2527_ O=$abc$77013$new_n2525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=$abc$77013$auto$wreduce.cc:455:run$31566[15] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[15] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n2527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n2532_ I1=$abc$77013$new_n2533_ I2=$abc$77013$new_n4312_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][7] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n2532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n2533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$new_n2535_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n2534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[15] I1=core.cpu.i_tv80_core.TmpAddr[15] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n2535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[15] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I2=$abc$77013$new_n2304_ I3=core.cpu.i_tv80_core.ACC[7] O=$abc$77013$new_n2536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[15] I2=$false I3=$false O=$abc$77013$new_n2537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1786_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4479_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4479_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I1=core.uart0.uart0.DLM[0] I2=$abc$77013$new_n2542_ I3=$abc$77013$core.uart0.read_sel_new_ O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=core.uart0.uart0.MSR[0] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I2=$abc$77013$new_n2543_ I3=$abc$77013$new_n2551_ O=$abc$77013$new_n2542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I1=core.uart0.uart0.DLL[0] I2=$abc$77013$auto$wreduce.cc:455:run$31623[0]_new_inv_ I3=$abc$77013$new_n2544_ O=$abc$77013$new_n2543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=core.uart0.uart0.LSR[5] I1=core.uart0.uart0.IER[1] I2=$abc$77013$core.uart0.uart0.IIR[2]_new_inv_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ O=$abc$77013$new_n2544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.LSR[0] I1=core.uart0.uart0.IER[0] I2=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_ I3=$false O=$abc$77013$core.uart0.uart0.IIR[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:194$642_Y_new_inv_ I1=core.uart0.uart0.IER[2] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.LSR[1] I1=core.uart0.uart0.LSR[2] I2=core.uart0.uart0.LSR[3] I3=core.uart0.uart0.LSR[4] O=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:194$642_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$647_Y_new_inv_ I1=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$649_Y_new_inv_ I2=core.uart0.uart0.MCR[4] I3=core.uart0.uart0.IER[3] O=$abc$77013$auto$wreduce.cc:455:run$31623[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=core.uart0.uart0.MCR[0] I1=core.uart0.uart0.MCR[1] I2=core.uart0.uart0.MCR[2] I3=core.uart0.uart0.MCR[3] O=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$649_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.uart0.uart0.MSR[0] I1=core.uart0.uart0.MSR[1] I2=core.uart0.uart0.MSR[2] I3=core.uart0.uart0.MSR[3] O=$abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$647_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.uart0.uart0.IER[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I2=$abc$77013$new_n2554_ I3=$abc$77013$new_n2552_ O=$abc$77013$new_n2551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.RBR[0] I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58119[1]_new_inv_ I3=$false O=$abc$77013$new_n2552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.uart0.uart0.MCR[0] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58119[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[0] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.uart0.uart0.LSR[0] O=$abc$77013$new_n2554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_ I1=$abc$77013$new_n2556_ I2=$false I3=$false O=$abc$77013$core.uart0.read_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.rd_n I1=core.cpu.wr_n I2=$false I3=$false O=$abc$77013$new_n2556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.ram.read_sel_new_ I1=core.ram.spram_q[0] I2=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32353.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$core.uart0.read_sel_new_ I1=$abc$77013$new_n2559_ I2=$false I3=$false O=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.i2c0.read_sel_new_ I1=$abc$77013$core.spi0.read_sel_new_ I2=$abc$77013$core.ram.read_sel_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_ I1=$abc$77013$new_n2556_ I2=$false I3=$false O=$abc$77013$core.i2c0.read_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n1759_ I1=$abc$77013$new_n2556_ I2=core.cpu.i_tv80_core.A[5] I3=core.cpu.i_tv80_core.A[6] O=$abc$77013$core.spi0.read_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.mreq_n I1=$abc$77013$auto$alumacc.cc:491:replace_alu$31820[15] I2=$abc$77013$new_n2556_ I3=core.cpu.i_tv80_core.A[15] O=$abc$77013$core.ram.read_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[5] I1=$abc$77013$new_n2556_ I2=$abc$77013$new_n1759_ I3=core.cpu.i_tv80_core.A[6] O=$abc$77013$core.ioporta.read_sel_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32057[0] I1=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[0]_new_inv_ I3=$false O=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32353.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32036[0] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57846_new_inv_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32015[0] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$31994[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57846_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I3=$false O=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_ I2=$abc$77013$new_n2569_ I3=$abc$77013$core.spi0.read_sel_new_ O=$abc$77013$new_n2568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=core.spi0.master.CPHA I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I2=$abc$77013$new_n2570_ I3=$abc$77013$new_n2571_ O=$abc$77013$new_n2569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[0] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.master.start O=$abc$77013$new_n2570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.spi0.reg_clockdiv[0] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[0] O=$abc$77013$new_n2571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.i2c0.master.start I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[0] O=$abc$77013$new_n2575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2578_ I1=core.ioporta.out_2[0] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[0]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.cfgreg[0] I1=core.ioporta.out_1[0] I2=core.cpu.i_tv80_core.A[0] I3=core.cpu.i_tv80_core.A[1] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=core.ioporta.cfgreg[1] I2=core.cpu.i_tv80_core.A[0] I3=$false O=$abc$77013$new_n2578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.i2c0.master.fsm_state[3] I1=core.i2c0.master.fsm_state[1] I2=core.i2c0.master.fsm_state[2] I3=core.i2c0.master.fsm_state[0] O=$abc$77013$core.i2c0.master.req_next_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111110
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[0] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Halt_FF I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_ I2=core.cpu.i_tv80_core.NMICycle I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=core.cpu.i_tv80_core.IStatus[1] I2=core.cpu.i_tv80_core.IStatus[0] I3=core.cpu.i_tv80_core.IntCycle O=$abc$77013$new_n2583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2585_ I1=$abc$77013$new_n2593_ I2=$false I3=$false O=core.cpu.di[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.ram.spram_q[1] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$new_n2586_ I3=$abc$77013$new_n2589_ O=$abc$77013$new_n2585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32057[1] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[1]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$31994[1] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I2=$abc$77013$new_n2588_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32036[1] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32015[1] O=$abc$77013$new_n2588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.spi0.read_data[1]_new_inv_ I1=$abc$77013$core.spi0.read_sel_new_ I2=$false I3=$false O=$abc$77013$new_n2589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.spi0.reg_clockdiv[1] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I2=$abc$77013$new_n2591_ I3=$abc$77013$new_n2592_ O=$abc$77013$core.spi0.read_data[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.spi0.master.data_read[1] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.master.finish O=$abc$77013$new_n2591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.spi0.master.CPOL I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[1] O=$abc$77013$new_n2592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2594_ I1=$abc$77013$new_n2606_ I2=$abc$77013$core.uart0.read_sel_new_ I3=$abc$77013$new_n2600_ O=$abc$77013$new_n2593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[1] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$new_n2595_ I3=$abc$77013$new_n2599_ O=$abc$77013$new_n2594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.MCR[1] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32995_Y[1]_new_ I3=$abc$77013$new_n2598_ O=$abc$77013$new_n2595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$procmux$2890_Y[1]_new_ I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32995_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=core.uart0.uart0.LSR[0] I1=core.uart0.uart0.IER[0] I2=core.uart0.uart0.IER[1] I3=core.uart0.uart0.LSR[5] O=$abc$77013$techmap\core.uart0.uart0.$procmux$2890_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I1=core.uart0.uart0.DLM[1] I2=$false I3=$false O=$abc$77013$new_n2598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I1=core.uart0.uart0.RBR[1] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I3=core.uart0.uart0.IER[1] O=$abc$77013$new_n2599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[0]_new_inv_ I2=$abc$77013$core.i2c0.read_sel_new_ I3=$abc$77013$new_n2601_ O=$abc$77013$new_n2600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$new_n2603_ I1=core.ioporta.out_1[1] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[1]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_2[1] I1=core.ioporta.cfgreg[1] I2=core.cpu.i_tv80_core.A[1] I3=core.cpu.i_tv80_core.A[0] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=core.cpu.i_tv80_core.A[1] I2=core.ioporta.cfgreg[0] I3=$false O=$abc$77013$new_n2603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.i2c0.master.restart I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.i2c0.reg_clockdiv[1] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.i2c0.master.data_read[1] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[1] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.uart0.uart0.DLL[1] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I2=$abc$77013$new_n2608_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61130[0]_new_inv_ O=$abc$77013$new_n2606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.uart0.uart0.MSR[1] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.uart0.uart0.LSR[1] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61130[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[1] I2=$false I3=$false O=$abc$77013$new_n2608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[1] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[26]_new_ I1=$abc$77013$new_n2611_ I2=$abc$77013$new_n2627_ I3=$false O=core.cpu.di[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=core.ram.spram_q[2] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$new_n2612_ I3=$abc$77013$new_n2615_ O=$abc$77013$new_n2611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32149[0] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[0]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32107[0] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I2=$abc$77013$new_n2614_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32128[0] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32086[0] O=$abc$77013$new_n2614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[2]_new_ I1=$abc$77013$new_n2616_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60736[0]_new_inv_ I3=$abc$77013$core.spi0.read_sel_new_ O=$abc$77013$new_n2615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.reg_command[2] O=$abc$77013$new_n2616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.spi0.reg_clockdiv[2] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60736[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[2] O=$abc$77013$new_n2624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I1=core.uart0.uart0.RBR[2] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I3=core.uart0.uart0.IER[2] O=$abc$77013$new_n2625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.uart0.uart0.MCR[2] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I3=core.uart0.uart0.DLL[2] O=$abc$77013$new_n2626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[0]_new_inv_ I2=$abc$77013$core.i2c0.read_sel_new_ I3=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[34]_new_ O=$abc$77013$new_n2627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$new_n2578_ I1=core.ioporta.out_2[2] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[2]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[34]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.cfgreg[0] I1=core.ioporta.out_1[2] I2=core.cpu.i_tv80_core.A[0] I3=core.cpu.i_tv80_core.A[1] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=core.i2c0.master.stop I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.i2c0.reg_clockdiv[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.i2c0.master.data_read[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[2] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[2] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32352.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_inv_ I1=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I2=$abc$77013$auto$tribuf.cc:129:run$31169.Y_B[3]_new_inv_ I3=$false O=core.cpu.di[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$77013$core.spi0.read_sel_new_ I1=$abc$77013$core.spi0.read_data[3]_new_inv_ I2=$abc$77013$new_n2635_ I3=$abc$77013$new_n2642_ O=$abc$77013$auto$tribuf.cc:129:run$31169.Y_B[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n2640_ I1=$abc$77013$new_n2636_ I2=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32997_Y[3]_new_inv_ I3=$abc$77013$core.uart0.read_sel_new_ O=$abc$77013$new_n2635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=core.uart0.uart0.IER[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I2=$abc$77013$new_n2639_ I3=$abc$77013$new_n2637_ O=$abc$77013$new_n2636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.LSR[3] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I2=$abc$77013$new_n2638_ I3=$false O=$abc$77013$new_n2637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[3] O=$abc$77013$new_n2638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.uart0.uart0.MCR[3] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I3=core.uart0.uart0.MSR[3] O=$abc$77013$new_n2639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I1=core.uart0.uart0.DLM[3] I2=$false I3=$false O=$abc$77013$new_n2640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.RBR[3] I1=core.uart0.uart0.DLL[3] I2=core.uart0.uart0.LCR[7] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_ O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32997_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.ram.spram_q[3] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$new_n2643_ I3=$abc$77013$new_n2646_ O=$abc$77013$new_n2642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[1]_new_inv_ I2=$abc$77013$core.i2c0.read_sel_new_ I3=$false O=$abc$77013$new_n2643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.i2c0.master.mode_rw I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.i2c0.reg_clockdiv[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.i2c0.master.data_read[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2603_ I1=core.ioporta.out_1[3] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_2[3] I1=core.ioporta.cfgreg[1] I2=core.cpu.i_tv80_core.A[1] I3=core.cpu.i_tv80_core.A[0] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=core.spi0.reg_command[3] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$new_n2649_ I3=$abc$77013$new_n2650_ O=$abc$77013$core.spi0.read_data[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.spi0.reg_clockdiv[3] O=$abc$77013$new_n2649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[3] O=$abc$77013$new_n2650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32149[1] I1=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[1]_new_inv_ I3=$false O=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32352.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32086[1] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I2=$abc$77013$new_n2653_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32128[1] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32107[1] O=$abc$77013$new_n2653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[3] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=core.ram.spram_q[4] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$new_n2656_ I3=$abc$77013$new_n2659_ O=core.cpu.di[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32241[0] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[0]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32220[0] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58945_new_inv_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32199[0] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32178[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58945_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.spi0.read_sel_new_ I1=$abc$77013$core.spi0.read_data[4]_new_inv_ I2=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[28]_new_ I3=$abc$77013$new_n2667_ O=$abc$77013$new_n2659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n2663_ I1=$abc$77013$new_n2661_ I2=$abc$77013$core.uart0.read_sel_new_ I3=$false O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.uart0.uart0.IER[4] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I2=$abc$77013$new_n2662_ I3=$false O=$abc$77013$new_n2661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.uart0.uart0.RBR[4] I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I3=core.uart0.uart0.DLM[4] O=$abc$77013$new_n2662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.uart0.uart0.LSR[4] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I2=$abc$77013$new_n2664_ I3=$abc$77013$new_n2666_ O=$abc$77013$new_n2663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.DLL[4] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I2=$abc$77013$new_n2665_ I3=$false O=$abc$77013$new_n2664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.uart0.uart0.MCR[4] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I3=core.uart0.uart0.MSR[4] O=$abc$77013$new_n2665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[4] O=$abc$77013$new_n2666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[1]_new_inv_ I2=$abc$77013$core.i2c0.read_sel_new_ I3=$abc$77013$new_n2668_ O=$abc$77013$new_n2667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$new_n2578_ I1=core.ioporta.out_2[4] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[4]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_1[4] I1=core.ioporta.cfgreg[0] I2=core.cpu.i_tv80_core.A[0] I3=core.cpu.i_tv80_core.A[1] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.i2c0.master.data_read[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[4] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I1=core.i2c0.master.ack_sda I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.i2c0.reg_clockdiv[4] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.spi0.reg_command[4] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I2=$abc$77013$new_n2673_ I3=$abc$77013$new_n2674_ O=$abc$77013$core.spi0.read_data[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I3=core.spi0.reg_clockdiv[4] O=$abc$77013$new_n2673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[4] O=$abc$77013$new_n2674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[4] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32241[1] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[1]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32220[1] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58941_new_inv_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32199[1] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32178[1] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58941_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I1=core.i2c0.reg_command[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[5] O=$abc$77013$new_n2685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.reg_command[5] O=$abc$77013$new_n2687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[5] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60760[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2603_ I1=core.ioporta.out_1[5] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_2[5] I1=core.ioporta.cfgreg[1] I2=core.cpu.i_tv80_core.A[1] I3=core.cpu.i_tv80_core.A[0] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=core.uart0.uart0.RBR[5] I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32992_Y[5]_new_ I3=$abc$77013$new_n2693_ O=$abc$77013$new_n2692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.uart0.uart0.IER[5] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I2=$abc$77013$new_n2694_ I3=$abc$77013$new_n2695_ O=$abc$77013$new_n2693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.MSR[5] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I3=core.uart0.uart0.DLL[5] O=$abc$77013$new_n2694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.uart0.uart0.MCR[5] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I3=core.uart0.uart0.DLM[5] O=$abc$77013$new_n2695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I1=core.uart0.uart0.LSR[5] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32992_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[5] O=$abc$77013$new_n2697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[5] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$core.ram.read_sel_new_ I1=core.ram.spram_q[6] I2=$abc$77013$new_n2700_ I3=$false O=core.cpu.di[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$new_n2701_ I1=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[30]_new_ I2=$abc$77013$new_n2710_ I3=$false O=$abc$77013$new_n2700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32333[0] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[0]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32270[0] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I2=$abc$77013$new_n2703_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32312[0] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32291[0] O=$abc$77013$new_n2703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2709_ I1=$abc$77013$new_n2705_ I2=$abc$77013$new_n2708_ I3=$abc$77013$core.uart0.read_sel_new_ O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.uart0.uart0.IER[6] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I2=$abc$77013$new_n2707_ I3=$abc$77013$new_n2706_ O=$abc$77013$new_n2705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.RBR[6] I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I3=core.uart0.uart0.DLM[6] O=$abc$77013$new_n2706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I1=core.uart0.uart0.SCR[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[6] O=$abc$77013$new_n2707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I1=core.uart0.uart0.LSR[6] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I3=core.uart0.uart0.DLL[6] O=$abc$77013$new_n2708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.uart0.uart0.MCR[6] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I3=core.uart0.uart0.MSR[6] O=$abc$77013$new_n2709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.i2c0.read_data[6]_new_inv_ I1=$abc$77013$core.i2c0.read_sel_new_ I2=$abc$77013$new_n2711_ I3=$abc$77013$new_n2718_ O=$abc$77013$new_n2710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[6]_new_ I1=$abc$77013$new_n2712_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60845[0]_new_inv_ I3=$abc$77013$core.spi0.read_sel_new_ O=$abc$77013$new_n2711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.reg_command[6] O=$abc$77013$new_n2712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.spi0.reg_clockdiv[6] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.spi0.master.data_read[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[6] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60845[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.i2c0.master.data_read[6] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[6]_new_ I3=$abc$77013$new_n2717_ O=$abc$77013$core.i2c0.read_data[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.i2c0.reg_clockdiv[6] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I1=core.i2c0.reg_command[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[6] O=$abc$77013$new_n2717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2578_ I1=core.ioporta.out_2[6] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[6]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_1[6] I1=core.ioporta.cfgreg[0] I2=core.cpu.i_tv80_core.A[0] I3=core.cpu.i_tv80_core.A[1] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[6] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$core.uart0.read_sel_new_ I1=$abc$77013$core.uart0.uart_rd_data[7]_new_inv_ I2=$abc$77013$new_n2739_ I3=$abc$77013$new_n2722_ O=core.cpu.di[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=core.ram.spram_q[7] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$new_n2723_ I3=$abc$77013$new_n2726_ O=$abc$77013$new_n2722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_ I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32333[1] I2=$abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[1]_new_inv_ I3=$abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ O=$abc$77013$new_n2723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:922:replace_cell$32312[1] I1=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045 I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58128_new_inv_ I3=$false O=$abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024 I1=$abc$77013$auto$memory_bram.cc:922:replace_cell$32291[1] I2=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003 I3=$abc$77013$auto$memory_bram.cc:922:replace_cell$32270[1] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58128_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$core.spi0.read_data[7]_new_inv_ I1=$abc$77013$core.spi0.read_sel_new_ I2=$abc$77013$core.i2c0.read_data[7]_new_inv_ I3=$abc$77013$core.i2c0.read_sel_new_ O=$abc$77013$new_n2726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=core.spi0.reg_clockdiv[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I2=$abc$77013$new_n2728_ I3=$abc$77013$new_n2729_ O=$abc$77013$core.spi0.read_data[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.spi0.master.data_read[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.spi0.reg_command[7] O=$abc$77013$new_n2728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_ I1=core.spi0.reg_config[7] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.spi0.reg_data_wr[7] O=$abc$77013$new_n2729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.i2c0.master.data_read[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I2=$abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[7]_new_ I3=$abc$77013$new_n2731_ O=$abc$77013$core.i2c0.read_data[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I1=core.i2c0.reg_command[7] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.i2c0.reg_data_wr[7] O=$abc$77013$new_n2731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.i2c0.reg_clockdiv[7] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.DLM[7] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I2=$abc$77013$new_n2734_ I3=$abc$77013$new_n2738_ O=$abc$77013$core.uart0.uart_rd_data[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.MSR[7] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_ I2=$abc$77013$new_n2735_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59889[1]_new_inv_ O=$abc$77013$new_n2734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.uart0.uart0.DLL[7] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_ I2=$abc$77013$new_n2736_ I3=$false O=$abc$77013$new_n2735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.uart0.uart0.SCR[7] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I3=core.uart0.uart0.LSR[7] O=$abc$77013$new_n2736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.uart0.uart0.MCR[7] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_ I3=core.uart0.uart0.LCR[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59889[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.uart0.uart0.RBR[7] I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_ I3=core.uart0.uart0.IER[7] O=$abc$77013$new_n2738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2603_ I1=core.ioporta.out_1[7] I2=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7]_new_ I3=$abc$77013$core.ioporta.read_sel_new_ O=$abc$77013$new_n2739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.ioporta.out_2[7] I1=core.ioporta.cfgreg[1] I2=core.cpu.i_tv80_core.A[1] I3=core.cpu.i_tv80_core.A[0] O=$abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$77013$new_n2582_ I1=core.cpu.di[7] I2=$abc$77013$new_n2583_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$new_n2859_ I1=$abc$77013$new_n2743_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I3=$abc$77013$new_n2874_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4439_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4428_Y_new_inv_ I1=$abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_ I2=$abc$77013$new_n2744_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$new_n2743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_ I2=core.cpu.i_tv80_core.ISet[1] I3=$false O=$abc$77013$new_n2744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=core.cpu.i_tv80_core.BusA[0] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40671[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=core.cpu.i_tv80_core.BusA[4] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[6] I1=core.cpu.i_tv80_core.BusA[4] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[7] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40671[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$and$/usr/bin/../share/yosys/techmap.v:434$38978_Y_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58957[0]_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_ I1=core.cpu.i_tv80_core.BusA[0] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$and$/usr/bin/../share/yosys/techmap.v:434$38978_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I1=core.cpu.i_tv80_core.BusA[7] I2=core.cpu.i_tv80_core.BusA[6] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58957[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n2764_ I1=$abc$77013$new_n2768_ I2=$abc$77013$new_n2773_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31569[7]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31569[3]_new_ O=$abc$77013$new_n2764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_ I1=core.cpu.i_tv80_core.BusB[3] I2=$false I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31569[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_ I1=core.cpu.i_tv80_core.BusB[7] I2=$false I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31569[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31569[5]_new_ I3=$abc$77013$new_n2771_ O=$abc$77013$new_n2768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_ I1=core.cpu.i_tv80_core.BusB[5] I2=$false I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31569[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I1=core.cpu.i_tv80_core.IR[3] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I3=$false O=$abc$77013$new_n2771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[2] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=core.cpu.i_tv80_core.ALU_Op_r[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_ I3=core.cpu.i_tv80_core.BusB[2] O=$abc$77013$new_n2773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[6] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$new_n2775_ I3=$false O=$abc$77013$new_n2774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40755[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40755[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40760[1]_new_inv_ O=$abc$77013$new_n2775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=core.cpu.i_tv80_core.BusB[6] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40755[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[3] I1=core.cpu.i_tv80_core.BusB[7] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=core.cpu.i_tv80_core.BusB[4] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40755[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=core.cpu.i_tv80_core.BusB[5] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[4] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.BusA[6] I3=core.cpu.i_tv80_core.BusA[7] O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40760[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[2] I2=core.cpu.i_tv80_core.ALU_Op_r[1] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[2] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=core.cpu.i_tv80_core.ALU_Op_r[1] I3=core.cpu.i_tv80_core.ALU_Op_r[3] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][0]_new_inv_ I2=core.cpu.i_tv80_core.F[1] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[0] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[0] I1=core.cpu.i_tv80_core.BusA[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_ I1=core.cpu.i_tv80_core.F[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=core.cpu.i_tv80_core.BusA[1] I2=core.cpu.i_tv80_core.BusA[3] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[1]_new_ I2=$abc$77013$auto$alumacc.cc:491:replace_alu$31804[7] I3=core.cpu.i_tv80_core.F[0] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[1] I1=core.cpu.i_tv80_core.BusA[2] I2=core.cpu.i_tv80_core.BusA[3] I3=core.cpu.i_tv80_core.BusA[0] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[5] I1=core.cpu.i_tv80_core.BusA[6] I2=core.cpu.i_tv80_core.BusA[4] I3=core.cpu.i_tv80_core.BusA[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[0] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[0] I1=core.cpu.i_tv80_core.BusA[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[0] I1=$abc$77013$auto$alumacc.cc:491:replace_alu$31815[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][5]_new_ I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_ I3=core.cpu.i_tv80_core.F[1] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010111000011
.gate SB_LUT4 I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[5] I1=core.cpu.i_tv80_core.BusA[5] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[5] I1=core.cpu.i_tv80_core.BusA[5] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[4] I2=core.cpu.i_tv80_core.F[1] I3=$false O=$abc$77013$new_n2803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40779[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$new_n2804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][6]_new_inv_ I1=$abc$77013$new_n2808_ I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2] I3=core.cpu.i_tv80_core.F[1] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101000111100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_ I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[6] I1=core.cpu.i_tv80_core.BusA[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_ I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1] I2=$false I3=$false O=$abc$77013$new_n2808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[6] I1=core.cpu.i_tv80_core.BusA[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][7]_new_inv_ I2=core.cpu.i_tv80_core.F[1] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[7] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[7] I1=core.cpu.i_tv80_core.BusA[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[7] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[7] I1=core.cpu.i_tv80_core.BusA[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n2816_ I1=core.cpu.i_tv80_core.BusA[2] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_ I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40779[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I1=core.cpu.i_tv80_core.BusA[1] I2=core.cpu.i_tv80_core.F[1] I3=$false O=$abc$77013$new_n2816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$77013$new_n2818_ I1=core.cpu.i_tv80_core.BusA[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31568[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[3] I2=core.cpu.i_tv80_core.F[1] I3=$false O=$abc$77013$new_n2818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[2] I2=core.cpu.i_tv80_core.ALU_Op_r[1] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40417[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_alu.Q_v[7]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n4350_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[7] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.BusB[7] I3=core.cpu.i_tv80_core.i_alu.Carry7_v O=$abc$77013$core.cpu.i_tv80_core.i_alu.Q_v[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[6] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n2854_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$and$/usr/bin/../share/yosys/techmap.v:434$40112_Y[6]_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40417[0]_new_ I1=core.cpu.i_tv80_core.BusA[6] I2=core.cpu.i_tv80_core.BusB[6] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ O=$abc$77013$new_n2854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_ I1=core.cpu.i_tv80_core.BusA[6] I2=core.cpu.i_tv80_core.BusB[6] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$and$/usr/bin/../share/yosys/techmap.v:434$40112_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Save_ALU_r I1=$abc$77013$new_n2022_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[6] I1=core.cpu.i_tv80_core.Fp[6] I2=$abc$77013$new_n2858_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4428_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$false I3=$false O=$abc$77013$new_n2858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.di_reg[4] I1=core.cpu.di_reg[5] I2=$abc$77013$new_n2744_ I3=$abc$77013$new_n2860_ O=$abc$77013$new_n2859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=core.cpu.di_reg[7] I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$36621[0]_new_inv_ I3=$false O=$abc$77013$new_n2860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=core.cpu.di_reg[1] I2=core.cpu.di_reg[2] I3=core.cpu.di_reg[3] O=$abc$77013$auto$simplemap.cc:168:logic_reduce$36621[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$new_n2873_ I1=$abc$77013$new_n2863_ I2=core.cpu.i_tv80_core.BusB[6] I3=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_ I2=$abc$77013$new_n2864_ I3=$false O=$abc$77013$new_n2863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_ I2=$abc$77013$new_n2870_ I3=$abc$77013$new_n2865_ O=$abc$77013$new_n2864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I3=$abc$77013$new_n2866_ O=$abc$77013$new_n2865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_ I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$new_n2866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[7] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[2] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=core.cpu.i_tv80_core.ALU_Op_r[1] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[2] I1=core.cpu.i_tv80_core.ALU_Op_r[1] I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=$false O=$abc$77013$new_n2871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=core.cpu.i_tv80_core.Save_ALU_r I2=$false I3=$false O=$abc$77013$new_n2873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n2875_ I1=core.cpu.i_tv80_core.Read_To_Reg_r[0] I2=core.cpu.i_tv80_core.Read_To_Reg_r[1] I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$new_n2874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_ I1=core.cpu.i_tv80_core.Read_To_Reg_r[2] I2=core.cpu.i_tv80_core.Read_To_Reg_r[3] I3=$false O=$abc$77013$new_n2875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_ I2=core.cpu.i_tv80_core.Save_ALU_r I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Auto_Wait_t1 I1=core.cpu.i_tv80_core.tstate[1] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2880_ I1=$abc$77013$new_n2898_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[0] I3=$abc$77013$new_n2883_ O=$abc$77013$new_n2880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$new_n2882_ I2=$false I3=$false O=$abc$77013$new_n2881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n1952_ I3=$false O=$abc$77013$new_n2882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Ap[0] I1=$abc$77013$new_n2858_ I2=$abc$77013$new_n2884_ I3=$false O=$abc$77013$new_n2883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$abc$77013$new_n2885_ I3=$false O=$abc$77013$new_n2884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n2886_ I2=$false I3=$false O=$abc$77013$new_n2885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_ I1=core.cpu.i_tv80_core.IR[4] I2=core.cpu.i_tv80_core.tstate[3] I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n2886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$false I3=$false O=$abc$77013$new_n2887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][0]_new_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$77013$new_n2894_ I1=$abc$77013$new_n2890_ I2=core.cpu.di_reg[0] I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_ I2=$abc$77013$new_n2891_ I3=$false O=$abc$77013$new_n2890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[0]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[0]_new_ O=$abc$77013$new_n2891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=core.cpu.i_tv80_core.BusB[4] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=core.cpu.i_tv80_core.BusB[0] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_ I2=$abc$77013$new_n2895_ I3=$false O=$abc$77013$new_n2894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n2897_ I1=core.cpu.i_tv80_core.Read_To_Reg_r[0] I2=core.cpu.i_tv80_core.Read_To_Reg_r[1] I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$new_n2896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_ I1=core.cpu.i_tv80_core.Read_To_Reg_r[3] I2=core.cpu.i_tv80_core.Read_To_Reg_r[2] I3=$false O=$abc$77013$new_n2897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.I[0] I1=$abc$77013$new_n2885_ I2=$false I3=$false O=$abc$77013$new_n2898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2900_ I1=$abc$77013$new_n2911_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[1] I3=$abc$77013$new_n2901_ O=$abc$77013$new_n2900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Ap[1] I1=$abc$77013$new_n2858_ I2=$abc$77013$new_n2902_ I3=$false O=$abc$77013$new_n2901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$abc$77013$new_n2885_ I3=$false O=$abc$77013$new_n2902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][1]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.cpu.di_reg[1] I1=$abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_ I2=core.cpu.i_tv80_core.Save_ALU_r I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40289_Y_new_inv_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I2=core.cpu.i_tv80_core.BusA[1] I3=$abc$77013$new_n2907_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40289_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I2=$abc$77013$new_n2910_ I3=$abc$77013$new_n2908_ O=$abc$77013$new_n2907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_ O=$abc$77013$new_n2908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=core.cpu.i_tv80_core.BusA[0] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.I[1] I1=$abc$77013$new_n2885_ I2=$false I3=$false O=$abc$77013$new_n2911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Ap[2] I2=core.cpu.i_tv80_core.ACC[2] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n2816_ I1=core.cpu.i_tv80_core.BusA[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=core.cpu.i_tv80_core.BusB[6] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[1] I1=core.cpu.i_tv80_core.BusA[3] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Ap[3] I2=core.cpu.i_tv80_core.ACC[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][3]_new_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=core.cpu.di_reg[3] I1=$abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_ I2=core.cpu.i_tv80_core.Save_ALU_r I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31569[3]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_ I3=$abc$77013$new_n2935_ O=$abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_ I2=$abc$77013$new_n2936_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_ O=$abc$77013$new_n2935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[3] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Ap[4] I2=core.cpu.i_tv80_core.ACC[4] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n2803_ I1=core.cpu.i_tv80_core.BusA[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[3] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Ap[5] I2=core.cpu.i_tv80_core.ACC[5] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][5]_new_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_ I1=$abc$77013$new_n2959_ I2=core.cpu.di_reg[5] I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_ I2=$abc$77013$new_n2961_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_ O=$abc$77013$new_n2959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I1=core.cpu.i_tv80_core.BusA[5] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31569[5]_new_ I2=$abc$77013$new_n2962_ I3=$false O=$abc$77013$new_n2961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[5] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2966_ I1=$abc$77013$new_n2969_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[6] I3=$abc$77013$new_n2967_ O=$abc$77013$new_n2966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Ap[6] I1=$abc$77013$new_n2858_ I2=$abc$77013$new_n2968_ I3=$false O=$abc$77013$new_n2967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$abc$77013$new_n2885_ I3=$false O=$abc$77013$new_n2968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.I[6] I1=$abc$77013$new_n2885_ I2=$false I3=$false O=$abc$77013$new_n2969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Ap[7] I2=core.cpu.i_tv80_core.ACC[7] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n2973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n2981_ I1=$abc$77013$new_n2975_ I2=core.cpu.i_tv80_core.BusB[7] I3=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_ I3=$abc$77013$new_n2977_ O=$abc$77013$new_n2975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ I1=core.cpu.i_tv80_core.BusA[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_ I2=$abc$77013$new_n2980_ I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$new_n2977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31569[7]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[7] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=$abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_ I3=$abc$77013$new_n2871_ O=$abc$77013$new_n2980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=core.cpu.i_tv80_core.Save_ALU_r I2=$false I3=$false O=$abc$77013$new_n2981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[0]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[0]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[0] I1=$abc$77013$new_n2986_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=core.cpu.i_tv80_core.BusB[0] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n2986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I2=core.cpu.i_tv80_core.ISet[1] I3=$false O=$abc$77013$new_n2987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Read_To_Reg_r[0] I1=$abc$77013$new_n2897_ I2=core.cpu.i_tv80_core.Read_To_Reg_r[1] I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$new_n2989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[1]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[1] I1=$abc$77013$new_n2993_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[5] I1=core.cpu.i_tv80_core.BusB[1] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n2993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[2]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[2]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=$abc$77013$new_n2997_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=core.cpu.i_tv80_core.BusB[2] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n2997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[3]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I2=$abc$77013$new_n3000_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[3] I1=$abc$77013$new_n3001_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ O=$abc$77013$new_n3000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[7] I1=core.cpu.i_tv80_core.BusB[3] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n3001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n3021_ I1=$abc$77013$new_n3004_ I2=$abc$77013$new_n3003_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[0] I2=$false I3=$false O=$abc$77013$new_n3003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[0]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3016_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3014_ I1=$abc$77013$new_n3015_ I2=$abc$77013$new_n4381_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][0] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[0] I1=core.cpu.i_tv80_core.TmpAddr[0] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[0] O=$abc$77013$new_n3017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[0] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[0] O=$abc$77013$new_n3018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[0] I2=$false I3=$false O=$abc$77013$new_n3019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3022_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[0] I2=$false I3=$false O=$abc$77013$new_n3022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3021_ I1=$abc$77013$new_n3004_ I2=$abc$77013$new_n3003_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3044_ I1=$abc$77013$new_n3026_ I2=$abc$77013$new_n3025_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[1] I2=$false I3=$false O=$abc$77013$new_n3025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[1]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3031_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$new_n3030_ I3=$false O=$abc$77013$new_n3029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I1=core.cpu.i_tv80_core.TmpAddr[0] I2=core.cpu.i_tv80_core.TmpAddr[1] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$new_n3030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$77013$new_n3038_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3036_ I1=$abc$77013$new_n3037_ I2=$abc$77013$new_n4387_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][1] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[1] I1=core.cpu.i_tv80_core.TmpAddr[1] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[1] I2=$false I3=$false O=$abc$77013$new_n3042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_ I3=$false O=$abc$77013$new_n3043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n3045_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[1] I2=$false I3=$false O=$abc$77013$new_n3045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3044_ I1=$abc$77013$new_n3026_ I2=$abc$77013$new_n3025_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3065_ I1=$abc$77013$new_n3049_ I2=$abc$77013$new_n3048_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[2] I2=$false I3=$false O=$abc$77013$new_n3048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[2]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3051_ I1=$abc$77013$new_n3064_ I2=core.cpu.i_tv80_core.TmpAddr[2] I3=$abc$77013$new_n2296_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$77013$new_n3052_ I1=$abc$77013$new_n3062_ I2=$abc$77013$new_n3063_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$new_n3051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$new_n3054_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_ I3=$false O=$abc$77013$new_n3052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[2] I1=$abc$77013$auto$wreduce.cc:455:run$31566[2] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3061_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3059_ I1=$abc$77013$new_n3060_ I2=$abc$77013$new_n4389_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][2] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[2] I1=core.cpu.i_tv80_core.TmpAddr[2] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[2] O=$abc$77013$new_n3062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[2] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[2] O=$abc$77013$new_n3063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_ I3=$false O=$abc$77013$new_n3064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n3066_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[2] I2=$false I3=$false O=$abc$77013$new_n3066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3065_ I1=$abc$77013$new_n3049_ I2=$abc$77013$new_n3048_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3087_ I1=$abc$77013$new_n3070_ I2=$abc$77013$new_n3069_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[3] I2=$false I3=$false O=$abc$77013$new_n3069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[3]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3082_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3080_ I1=$abc$77013$new_n3081_ I2=$abc$77013$new_n4395_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][3] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[3] I1=core.cpu.i_tv80_core.TmpAddr[3] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[3] O=$abc$77013$new_n3083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[3] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I3=core.cpu.i_tv80_core.PC[3] O=$abc$77013$new_n3084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[3] I2=$false I3=$false O=$abc$77013$new_n3085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3088_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[3] I2=$false I3=$false O=$abc$77013$new_n3088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3087_ I1=$abc$77013$new_n3070_ I2=$abc$77013$new_n3069_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3109_ I1=$abc$77013$new_n3092_ I2=$abc$77013$new_n3091_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[4] I2=$false I3=$false O=$abc$77013$new_n3091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[4]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3104_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3102_ I1=$abc$77013$new_n3103_ I2=$abc$77013$new_n4401_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][4] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[4] I1=core.cpu.i_tv80_core.TmpAddr[4] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n3105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[4] I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[4] O=$abc$77013$new_n3106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[4] I2=$false I3=$false O=$abc$77013$new_n3107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3110_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[4] I2=$false I3=$false O=$abc$77013$new_n3110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3109_ I1=$abc$77013$new_n3092_ I2=$abc$77013$new_n3091_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3130_ I1=$abc$77013$new_n3113_ I2=$abc$77013$new_n3129_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[5]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3115_ I1=$abc$77013$new_n3128_ I2=core.cpu.i_tv80_core.TmpAddr[5] I3=$abc$77013$new_n2296_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_ I1=$abc$77013$new_n3116_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$false O=$abc$77013$new_n3115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[5]_new_ I1=$abc$77013$new_n3118_ I2=$abc$77013$new_n3125_ I3=$false O=$abc$77013$new_n3116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[5] I1=$abc$77013$auto$wreduce.cc:455:run$31566[5] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n3118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n3123_ I1=$abc$77013$new_n3124_ I2=$abc$77013$new_n4403_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][5] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[5] I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[5] O=$abc$77013$new_n3125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3127_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[5] I1=core.cpu.i_tv80_core.TmpAddr[5] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_ I3=$false O=$abc$77013$new_n3128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[5] I2=$false I3=$false O=$abc$77013$new_n3129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n3131_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[5] I2=$false I3=$false O=$abc$77013$new_n3131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3130_ I1=$abc$77013$new_n3113_ I2=$abc$77013$new_n3129_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3151_ I1=$abc$77013$new_n3135_ I2=$abc$77013$new_n3134_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[6] I2=$false I3=$false O=$abc$77013$new_n3134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[6]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3137_ I1=$abc$77013$new_n3150_ I2=core.cpu.i_tv80_core.TmpAddr[6] I3=$abc$77013$new_n2296_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$77013$new_n3149_ I1=$abc$77013$new_n3138_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$false O=$abc$77013$new_n3137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[6]_new_ I2=$abc$77013$new_n3148_ I3=$false O=$abc$77013$new_n3138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[6] I1=$abc$77013$auto$wreduce.cc:455:run$31566[6] I2=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3147_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3145_ I1=$abc$77013$new_n3146_ I2=$abc$77013$new_n4405_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][6] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[6] I1=core.cpu.i_tv80_core.TmpAddr[6] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n3148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[6] I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[6] O=$abc$77013$new_n3149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_ I3=$false O=$abc$77013$new_n3150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$new_n3152_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[6] I2=$false I3=$false O=$abc$77013$new_n3152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3151_ I1=$abc$77013$new_n3135_ I2=$abc$77013$new_n3134_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n3173_ I1=$abc$77013$new_n3156_ I2=$abc$77013$new_n3155_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$new_n1841_ I1=core.cpu.i_tv80_core.A[7] I2=$false I3=$false O=$abc$77013$new_n3155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[7]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3168_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_ I3=$false O=$abc$77013$new_n3161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3166_ I1=$abc$77013$new_n3167_ I2=$abc$77013$new_n4411_ I3=core.cpu.i_tv80_core.RegAddrC[1] O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][7] I2=core.cpu.i_tv80_core.RegAddrC[2] I3=core.cpu.i_tv80_core.RegAddrC[0] O=$abc$77013$new_n3166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n3167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[7] I1=core.cpu.i_tv80_core.TmpAddr[7] I2=core.cpu.i_tv80_core.XY_Ind I3=$false O=$abc$77013$new_n3168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_ I1=core.cpu.i_tv80_core.PC[7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_ O=$abc$77013$new_n3169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_ I1=core.cpu.i_tv80_core.SP[7] I2=$abc$77013$new_n2304_ I3=core.cpu.di_reg[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58758[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2296_ I1=core.cpu.i_tv80_core.TmpAddr[7] I2=$false I3=$false O=$abc$77013$new_n3171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3174_ I1=$abc$77013$new_n1841_ I2=$false I3=$false O=$abc$77013$new_n3173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I1=core.cpu.i_tv80_core.TmpAddr[7] I2=$false I3=$false O=$abc$77013$new_n3174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3173_ I1=$abc$77013$new_n3156_ I2=$abc$77013$new_n3155_ I3=core.reset_n O=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I1=$abc$77013$new_n2874_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4288_Y_new_inv_ I3=$abc$77013$new_n3177_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4296_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$77013$new_n2744_ I1=$abc$77013$new_n2874_ I2=$abc$77013$new_n3178_ I3=$false O=$abc$77013$new_n3177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n1474_ I1=core.cpu.i_tv80_core.tstate[1] I2=$false I3=$false O=$abc$77013$new_n3178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4281_Y_new_ I1=$abc$77013$new_n2887_ I2=$abc$77013$new_n3190_ I3=$abc$77013$new_n3185_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4288_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$new_n3184_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I2=core.cpu.i_tv80_core.F[4] I3=$abc$77013$new_n3181_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4281_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_ I2=$abc$77013$new_n3182_ I3=$abc$77013$new_n3183_ O=$abc$77013$new_n3181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_ I1=core.cpu.i_tv80_core.F[0] I2=$false I3=$false O=$abc$77013$new_n3182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I1=$abc$77013$new_n1422_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$new_n3183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n3183_ I2=$abc$77013$new_n2882_ I3=$false O=$abc$77013$new_n3184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$abc$77013$new_n3186_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$new_n3185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[4] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_ O=$abc$77013$new_n3186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$15\F_Out[4:4]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_ I2=core.cpu.i_tv80_core.F[1] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[2] I1=core.cpu.i_tv80_core.BusA[1] I2=core.cpu.i_tv80_core.BusA[3] I3=core.cpu.i_tv80_core.F[4] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$15\F_Out[4:4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.i_alu.HalfCarry_v I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=core.cpu.i_tv80_core.ALU_Op_r[1] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110010100011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ I1=$abc$77013$new_n3191_ I2=$false I3=$false O=$abc$77013$new_n3190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Fp[4] I1=$abc$77013$new_n1830_ I2=core.cpu.i_tv80_core.F[4] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4257_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_ I1=core.cpu.i_tv80_core.IR[5] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4257_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[0]_new_inv_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=$abc$77013$new_n3197_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[0] I1=core.cpu.i_tv80_core.BusA[0] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n3197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[1]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[5] I1=$abc$77013$new_n3201_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[1] I1=core.cpu.i_tv80_core.BusA[1] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n3201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[2]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[2]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=$abc$77013$new_n3205_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=core.cpu.i_tv80_core.BusA[2] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n3205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[3]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I2=$abc$77013$new_n2989_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.do[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[3]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[7] I1=$abc$77013$new_n3209_ I2=$abc$77013$core.cpu.i_tv80_core.I_RRD_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[3] I1=core.cpu.i_tv80_core.BusA[3] I2=$abc$77013$new_n2987_ I3=$false O=$abc$77013$new_n3209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_ I1=$abc$77013$new_n3211_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$false I3=$false O=$abc$77013$new_n3211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[7] I1=core.cpu.i_tv80_core.IR[4] I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n3215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[0]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_ O=$abc$77013$new_n3225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_ I1=$abc$77013$new_n1804_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_ I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31583[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$new_n3233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$and$/usr/bin/../share/yosys/techmap.v:434$42012_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[1]_new_ I1=$abc$77013$new_n1892_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[2]_new_ I3=$abc$77013$new_n2372_ O=$abc$77013$new_n3236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=core.cpu.i_tv80_core.IR[4] I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=core.cpu.i_tv80_core.IR[2] I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_ I1=$abc$77013$new_n3211_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[3]_new_ I1=$abc$77013$new_n3241_ I2=$abc$77013$new_n3242_ I3=$abc$77013$new_n3211_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ O=$abc$77013$new_n3241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I2=core.cpu.i_tv80_core.ISet[1] I3=$false O=$abc$77013$new_n3242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n1529_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n3245_ I3=$abc$77013$new_n3211_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4169_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8130.$ternary$/usr/bin/../share/yosys/techmap.v:445$40101_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_ I3=$false O=$abc$77013$new_n3245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8130.$ternary$/usr/bin/../share/yosys/techmap.v:445$40101_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_ I1=$abc$77013$new_n2238_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[0]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3256_ I1=$abc$77013$new_n3022_ I2=core.cpu.i_tv80_core.PC[0] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[0]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3258_ I1=$abc$77013$new_n3019_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[0] I1=core.cpu.i_tv80_core.TmpAddr[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_ I2=$abc$77013$new_n3265_ I3=$false O=$abc$77013$new_n3264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I3=$false O=$abc$77013$new_n3265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_ I1=$abc$77013$new_n3267_ I2=$abc$77013$new_n1863_ I3=$abc$77013$new_n1865_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ O=$abc$77013$new_n3267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$new_n3273_ I1=$abc$77013$new_n3270_ I2=core.cpu.i_tv80_core.mcycle[1] I3=$abc$77013$new_n3272_ O=$abc$77013$new_n3269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n3270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n1905_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I2=$abc$77013$new_n1820_ I3=$false O=$abc$77013$new_n3272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_ O=$abc$77013$new_n3273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$new_n2410_ I1=core.cpu.i_tv80_core.mcycle[5] I2=core.cpu.i_tv80_core.BTR_r I3=$false O=$abc$77013$new_n3274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[1]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3277_ I1=$abc$77013$new_n3045_ I2=core.cpu.i_tv80_core.PC[1] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[1]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[1]_new_inv_ I2=$abc$77013$new_n2296_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$new_n3043_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[2]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3282_ I1=$abc$77013$new_n3066_ I2=core.cpu.i_tv80_core.PC[2] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[2]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[2]_new_inv_ I2=$abc$77013$new_n2296_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$new_n3064_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[3]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3287_ I1=$abc$77013$new_n3088_ I2=core.cpu.i_tv80_core.PC[3] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[3]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3289_ I1=$abc$77013$new_n3085_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[3] I1=core.cpu.i_tv80_core.TmpAddr[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[4]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3292_ I1=$abc$77013$new_n3110_ I2=core.cpu.i_tv80_core.PC[4] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[4]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3294_ I1=$abc$77013$new_n3107_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[4] I1=core.cpu.i_tv80_core.TmpAddr[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[5]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3297_ I1=$abc$77013$new_n3131_ I2=core.cpu.i_tv80_core.PC[5] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[5]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[5]_new_inv_ I2=$abc$77013$new_n2296_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$new_n3128_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[6]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3302_ I1=$abc$77013$new_n3152_ I2=core.cpu.i_tv80_core.PC[6] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[6]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[6]_new_inv_ I2=$abc$77013$new_n2296_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I2=$abc$77013$new_n3150_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[7]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3307_ I1=$abc$77013$new_n3174_ I2=core.cpu.i_tv80_core.PC[7] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[7]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3309_ I1=$abc$77013$new_n3171_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[7] I1=core.cpu.i_tv80_core.TmpAddr[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[0]_new_inv_ I1=core.cpu.di_reg[0] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[4]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37297[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I2=$abc$77013$new_n2355_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n2357_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$new_n3321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[8] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3326_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I1=$abc$77013$new_n3324_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$new_n3323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ O=$abc$77013$new_n3324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[5] I1=core.cpu.i_tv80_core.tstate[3] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[8] I3=$false O=$abc$77013$new_n3326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[1]_new_inv_ I1=core.cpu.di_reg[1] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[9] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3329_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[9] I3=$false O=$abc$77013$new_n3329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[2]_new_inv_ I1=core.cpu.di_reg[2] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[10] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3332_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[10] I3=$false O=$abc$77013$new_n3332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[3]_new_inv_ I1=core.cpu.di_reg[3] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[11] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3335_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[11] I3=$false O=$abc$77013$new_n3335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[4]_new_inv_ I1=core.cpu.di_reg[4] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[12] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3338_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[12] I3=$false O=$abc$77013$new_n3338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[5]_new_inv_ I1=core.cpu.di_reg[5] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[13] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3341_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[13] I3=$false O=$abc$77013$new_n3341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[6]_new_inv_ I1=core.cpu.di_reg[6] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[14] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3344_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[14] I3=$false O=$abc$77013$new_n3344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[7]_new_inv_ I1=core.cpu.di_reg[7] I2=$abc$77013$new_n4575_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[15] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3347_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[15] I3=$false O=$abc$77013$new_n3347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n2882_ I1=core.cpu.i_tv80_core.F[3] I2=$abc$77013$new_n3183_ I3=core.cpu.i_tv80_core.ACC[3] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4083_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111110001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_ I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=$false O=$abc$77013$new_n3355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[3] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_ I3=$abc$77013$new_n3357_ O=$abc$77013$new_n3356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_ I3=core.cpu.i_tv80_core.BusB[3] O=$abc$77013$new_n3357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Fp[3] I2=core.cpu.i_tv80_core.F[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n3362_ I1=$abc$77013$new_n3396_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I3=$abc$77013$new_n2874_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4072_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4064_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:777$1267_Y_new_inv_ I2=$abc$77013$new_n2328_ I3=$abc$77013$new_n2744_ O=$abc$77013$new_n3362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_ I1=$abc$77013$new_n2816_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_ I3=core.cpu.i_tv80_core.BusA[2] O=$abc$77013$new_n3367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[8] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][8]_new_inv_ I3=core.cpu.i_tv80_core.F[1] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[8] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31568[8] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$8\F_Out[2:2]_new_ I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=core.cpu.i_tv80_core.Arith16_r O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_alu.OverFlow_v_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[0]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$8\F_Out[2:2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_ I1=core.cpu.i_tv80_core.i_alu.Carry7_v I2=$false I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_alu.OverFlow_v_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[7] I1=core.cpu.i_tv80_core.i_alu.Carry7_v I2=core.cpu.i_tv80_core.BusB[7] I3=core.cpu.i_tv80_core.ALU_Op_r[1] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100010111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[0] I1=core.cpu.i_tv80_core.BusA[2] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001110100101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[3] I1=core.cpu.i_tv80_core.BusA[1] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[2] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40104_Y_new_ O=$abc$77013$new_n3386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40750[1]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40104_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=core.cpu.i_tv80_core.BusB[0] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[6] I1=core.cpu.i_tv80_core.BusB[2] I2=core.cpu.i_tv80_core.ALU_Op_r[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[4] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.BusA[6] I3=core.cpu.i_tv80_core.BusA[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40750[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IntE_FF2 I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4054_Y_new_inv_ I2=$abc$77013$new_n2886_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4062_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[2] I1=core.cpu.i_tv80_core.Fp[2] I2=$abc$77013$new_n2858_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4054_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:777$1267_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=core.cpu.di_reg[1] I2=core.cpu.di_reg[2] I3=core.cpu.di_reg[3] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=core.cpu.di_reg[4] I1=core.cpu.di_reg[5] I2=core.cpu.di_reg[6] I3=core.cpu.di_reg[7] O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IncDecZ I1=$abc$77013$new_n2328_ I2=$false I3=$false O=$abc$77013$new_n3396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[1] I1=$abc$77013$new_n2881_ I2=$abc$77013$new_n3399_ I3=$false O=$abc$77013$new_n3398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$new_n3183_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I2=$abc$77013$new_n2887_ I3=$false O=$abc$77013$new_n3399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[2] I2=core.cpu.i_tv80_core.ALU_Op_r[1] I3=core.cpu.i_tv80_core.F[1] O=$abc$77013$new_n3402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Fp[1] I2=core.cpu.i_tv80_core.F[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=$abc$77013$new_n3181_ I2=$abc$77013$new_n3408_ I3=$abc$77013$new_n3409_ O=$abc$77013$new_n3407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.IR[3] I2=$abc$77013$new_n3183_ I3=core.cpu.i_tv80_core.F[0] O=$abc$77013$new_n3408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Fp[0] I1=$abc$77013$new_n1830_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$new_n3409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[3] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_ I2=$abc$77013$new_n3417_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30989.$and$/usr/bin/../share/yosys/techmap.v:434$38171_Y_new_ O=$abc$77013$new_n3414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[0] I1=core.cpu.i_tv80_core.ALU_Op_r[2] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_ I3=core.cpu.i_tv80_core.ALU_Op_r[1] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[0] I1=core.cpu.i_tv80_core.BusA[7] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30989.$and$/usr/bin/../share/yosys/techmap.v:434$38171_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=core.cpu.i_tv80_core.F[0] O=$abc$77013$new_n3417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[8] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[0]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3421_ I1=$abc$77013$new_n2439_ I2=core.cpu.i_tv80_core.PC[8] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[0]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3423_ I1=$abc$77013$new_n2436_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[8] I1=core.cpu.i_tv80_core.I[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[9] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[1]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3426_ I1=$abc$77013$new_n2461_ I2=core.cpu.i_tv80_core.PC[9] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[1]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3428_ I1=$abc$77013$new_n2458_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[9] I1=core.cpu.i_tv80_core.I[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[10] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[2]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3431_ I1=$abc$77013$new_n2483_ I2=core.cpu.i_tv80_core.PC[10] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[2]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3433_ I1=$abc$77013$new_n2480_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[10] I1=core.cpu.i_tv80_core.I[2] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[11] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[3]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3436_ I1=$abc$77013$new_n2298_ I2=core.cpu.i_tv80_core.PC[11] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[3]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[11] I1=$abc$77013$new_n2296_ I2=$abc$77013$new_n3438_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[11] I1=core.cpu.i_tv80_core.I[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[12] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[4]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3441_ I1=$abc$77013$new_n2321_ I2=core.cpu.i_tv80_core.PC[12] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[4]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n3441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$77013$new_n3443_ I1=$abc$77013$new_n2319_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[12] I1=core.cpu.i_tv80_core.I[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[13] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[5]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[5]_new_inv_ I1=core.cpu.i_tv80_core.PC[13] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.di_reg[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[5]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$new_n2500_ I1=$abc$77013$new_n3448_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[13] I1=core.cpu.i_tv80_core.I[5] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[14] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[6]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[6]_new_inv_ I1=core.cpu.i_tv80_core.PC[14] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[6]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$new_n2520_ I1=$abc$77013$new_n3453_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[14] I1=core.cpu.i_tv80_core.I[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC16[15] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[7]_new_ I2=$abc$77013$new_n4426_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[7]_new_inv_ I1=core.cpu.i_tv80_core.PC[15] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[7]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$new_n2537_ I1=$abc$77013$new_n3458_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I3=$abc$77013$new_n2297_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[15] I1=core.cpu.i_tv80_core.I[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n3458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[0]_new_ I2=$abc$77013$new_n3465_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[8] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I2=$abc$77013$new_n3462_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[8] I1=core.cpu.i_tv80_core.SP16[8] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=core.cpu.i_tv80_core.tstate[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_ O=$abc$77013$new_n3463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_ I1=$abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_ I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Read_To_Reg_r[1] I1=core.cpu.i_tv80_core.Read_To_Reg_r[0] I2=$abc$77013$new_n2875_ I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$new_n3465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[1]_new_ I2=$abc$77013$new_n3465_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[9] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I2=$abc$77013$new_n3469_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[9] I1=core.cpu.i_tv80_core.SP16[9] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3465_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I2=$abc$77013$new_n3471_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[10] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[2]_new_inv_ I2=$abc$77013$new_n3465_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[2]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[10] I1=core.cpu.i_tv80_core.SP16[10] I2=$abc$77013$new_n3463_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[3]_new_ I2=$abc$77013$new_n3465_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[11] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I2=$abc$77013$new_n3477_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[11] I1=core.cpu.i_tv80_core.SP16[11] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3479_ I1=$abc$77013$new_n3481_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I3=$abc$77013$new_n3465_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I1=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I2=$abc$77013$new_n3480_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[12] I1=core.cpu.i_tv80_core.SP16[12] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=core.cpu.i_tv80_core.SP[12] I2=$false I3=$false O=$abc$77013$new_n3481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[5]_new_ I2=$abc$77013$new_n3465_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[13] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I2=$abc$77013$new_n3485_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[13] I1=core.cpu.i_tv80_core.SP16[13] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[6]_new_ I2=$abc$77013$new_n3465_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[14] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[6]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I2=$abc$77013$new_n3489_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[14] I1=core.cpu.i_tv80_core.SP16[14] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3465_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I2=$abc$77013$new_n3491_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[15] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[7]_new_inv_ I2=$abc$77013$new_n3465_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[7]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[15] I1=core.cpu.i_tv80_core.SP16[15] I2=$abc$77013$new_n3463_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[0]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31450_new_inv_ I2=$abc$77013$new_n3499_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29377.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_ O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31450_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_ I1=$abc$77013$new_n1820_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ O=$abc$77013$new_n3499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[0] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3502_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[0] I3=$false O=$abc$77013$new_n3502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.di_reg[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[1]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[1] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3505_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[1] I3=$false O=$abc$77013$new_n3505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.di_reg[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[2]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[2] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3508_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[2] I3=$false O=$abc$77013$new_n3508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.di_reg[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[3]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3511_ I1=core.cpu.i_tv80_core.TmpAddr[3] I2=$abc$77013$new_n3323_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n3324_ I2=core.cpu.i_tv80_core.SP16[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ O=$abc$77013$new_n3511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=core.cpu.di_reg[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[4]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3514_ I1=core.cpu.i_tv80_core.TmpAddr[4] I2=$abc$77013$new_n3323_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$new_n3324_ I2=core.cpu.i_tv80_core.SP16[4] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ O=$abc$77013$new_n3514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=core.cpu.di_reg[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[5]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$new_n3517_ I1=core.cpu.i_tv80_core.TmpAddr[5] I2=$abc$77013$new_n3323_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$new_n3324_ I2=core.cpu.i_tv80_core.SP16[5] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ O=$abc$77013$new_n3517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[6]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[6] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3520_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[6] I3=$false O=$abc$77013$new_n3520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[7]_new_inv_ I2=$abc$77013$new_n4453_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.TmpAddr[7] I1=$abc$77013$new_n3323_ I2=$abc$77013$new_n3523_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_ I2=core.cpu.i_tv80_core.SP16[7] I3=$false O=$abc$77013$new_n3523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n2882_ I1=core.cpu.i_tv80_core.F[5] I2=$abc$77013$new_n3183_ I3=core.cpu.i_tv80_core.ACC[5] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3902_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111110001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[3] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_ I3=$abc$77013$new_n3531_ O=$abc$77013$new_n3530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[5] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_ I3=$abc$77013$new_n3532_ O=$abc$77013$new_n3531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_ I3=core.cpu.i_tv80_core.BusB[5] O=$abc$77013$new_n3532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$77013$new_n1830_ I1=core.cpu.i_tv80_core.Fp[5] I2=core.cpu.i_tv80_core.F[5] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_ I1=$abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_ I2=$abc$77013$new_n3541_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3891_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I2=core.cpu.i_tv80_core.Set_BusA_To[1] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_ O=$abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29891.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I1=core.cpu.i_tv80_core.mcycle[3] I2=$abc$77013$new_n3540_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29891.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I1=core.cpu.i_tv80_core.mcycle[2] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I3=core.cpu.i_tv80_core.mcycle[1] O=$abc$77013$new_n3540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$77013$new_n1516_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8211.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40107_Y_new_inv_ I2=core.cpu.i_tv80_core.ISet[1] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30414.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_ O=$abc$77013$new_n3541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$new_n3543_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30414.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1536_ I1=$abc$77013$new_n1533_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_ I3=$abc$77013$new_n1552_ O=$abc$77013$new_n3543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8211.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40107_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_ I1=core.cpu.i_tv80_core.Set_BusA_To[1] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusA_To[2] I1=$abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[0]_new_ I2=$abc$77013$new_n3553_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I2=$abc$77013$new_n3552_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[0] I1=core.cpu.i_tv80_core.SP16[0] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Read_To_Reg_r[0] I1=core.cpu.i_tv80_core.Read_To_Reg_r[1] I2=$abc$77013$new_n2875_ I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$new_n3553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[1]_new_ I2=$abc$77013$new_n3553_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I2=$abc$77013$new_n3557_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[1] I1=core.cpu.i_tv80_core.SP16[1] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3553_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I2=$abc$77013$new_n3559_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[2]_new_inv_ I2=$abc$77013$new_n3553_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I2=$abc$77013$new_n3561_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[2] I1=core.cpu.i_tv80_core.SP16[2] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[3]_new_ I2=$abc$77013$new_n3553_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I2=$abc$77013$new_n3565_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[3] I1=core.cpu.i_tv80_core.SP16[3] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3553_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I2=$abc$77013$new_n3567_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[4]_new_inv_ I2=$abc$77013$new_n3553_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I2=$abc$77013$new_n3569_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[4] I1=core.cpu.i_tv80_core.SP16[4] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3553_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I2=$abc$77013$new_n3571_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[5]_new_inv_ I2=$abc$77013$new_n3553_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n3571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I2=$abc$77013$new_n3573_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[5] I1=core.cpu.i_tv80_core.SP16[5] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[6]_new_ I2=$abc$77013$new_n3553_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[6]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I2=$abc$77013$new_n3577_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[6] I1=core.cpu.i_tv80_core.SP16[6] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[7]_new_ I2=$abc$77013$new_n3553_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I2=$abc$77013$new_n3581_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[7] I1=core.cpu.i_tv80_core.SP16[7] I2=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ I3=$abc$77013$new_n3463_ O=$abc$77013$new_n3581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30969.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ I2=$abc$77013$new_n3587_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_ O=$abc$77013$new_n3585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[7] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_ I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=core.cpu.i_tv80_core.Arith16_r O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30969.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_ I2=$abc$77013$new_n3588_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_ O=$abc$77013$new_n3587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I3=core.cpu.i_tv80_core.F[7] O=$abc$77013$new_n3588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[7] I1=core.cpu.i_tv80_core.Fp[7] I2=$abc$77013$new_n2858_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$new_n3589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Alternate I1=core.cpu.i_tv80_core.XY_State[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrA_r[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Alternate I1=core.cpu.i_tv80_core.XY_State[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrB_r[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Alternate I1=core.cpu.i_tv80_core.XY_State[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrC[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$new_n2297_ I2=$abc$77013$new_n2100_ I3=$abc$77013$core.cpu.i_tv80_core.LDSPHL_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$new_n3605_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62541[1]_new_inv_ I2=core.cpu.i_tv80_core.i_reg.DOAL[0] I3=$abc$77013$new_n3604_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$0\IncDecZ[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[1] I1=core.cpu.i_tv80_core.ID16_B[15] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62541[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=core.cpu.i_tv80_core.IR[3] I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_ O=$abc$77013$new_n3600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_ I1=$abc$77013$new_n1409_ I2=$abc$77013$new_n3602_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9339.$ternary$/usr/bin/../share/yosys/techmap.v:445$42030_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I2=$abc$77013$new_n3603_ I3=$false O=$abc$77013$new_n3602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_ I3=$false O=$abc$77013$new_n3603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n2020_ I1=$abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n3604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n2020_ I1=$abc$77013$new_n3606_ I2=$abc$77013$new_n3608_ I3=$abc$77013$new_n3609_ O=$abc$77013$new_n3605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[13] I1=core.cpu.i_tv80_core.ID16[14] I2=core.cpu.i_tv80_core.ID16[15] I3=$abc$77013$new_n3607_ O=$abc$77013$new_n3606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[9] I1=core.cpu.i_tv80_core.ID16[10] I2=core.cpu.i_tv80_core.ID16[11] I3=core.cpu.i_tv80_core.ID16[12] O=$abc$77013$new_n3607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[5] I1=core.cpu.i_tv80_core.ID16[6] I2=core.cpu.i_tv80_core.ID16[7] I3=core.cpu.i_tv80_core.ID16[8] O=$abc$77013$new_n3608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[0] I1=core.cpu.i_tv80_core.ID16[2] I2=core.cpu.i_tv80_core.ID16[3] I3=core.cpu.i_tv80_core.ID16[4] O=$abc$77013$new_n3609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$new_n4465_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][0]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[8] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3612_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[8] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n3614_ I1=$abc$77013$new_n2021_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$new_n3615_ I3=$false O=$abc$77013$new_n3614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=core.cpu.i_tv80_core.tstate[3] I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_ O=$abc$77013$new_n3615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegAddrB_r[2] I1=core.cpu.i_tv80_core.Alternate I2=$abc$77013$new_n1479_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n1479_ I1=core.cpu.i_tv80_core.RegAddrB_r[0] I2=$false I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n3625_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][1]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[9] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3623_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[9] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ I2=$abc$77013$new_n3624_ I3=$false O=$abc$77013$new_n3623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$false O=$abc$77013$new_n3624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$new_n3627_ I1=$abc$77013$new_n3626_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[4][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[1][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n1479_ I1=core.cpu.i_tv80_core.RegAddrB_r[1] I2=$false I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n4467_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][2]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[10] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3631_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[10] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n4469_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][3]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[11] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3637_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I1=core.cpu.i_tv80_core.ID16[11] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n3644_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][4]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[12] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3643_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I1=core.cpu.i_tv80_core.ID16[12] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n3646_ I1=$abc$77013$new_n3645_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[4][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[1][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3650_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][5]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[13] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3649_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[13] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n3652_ I1=$abc$77013$new_n3651_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[4][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[1][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n4471_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][6]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[14] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3655_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I1=core.cpu.i_tv80_core.ID16[14] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n4473_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][7]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIH[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[15] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3661_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[15] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][0]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3667_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[0] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n3672_ I1=$abc$77013$new_n3673_ I2=$abc$77013$new_n4475_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n3673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[0] I1=core.cpu.i_tv80_core.i_reg.DOAL[1] I2=core.cpu.i_tv80_core.ID16_B[15] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=$abc$77013$new_n3681_ I1=$abc$77013$new_n3682_ I2=$abc$77013$new_n4479_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n3682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n4481_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][2]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3686_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[2] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n4483_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][3]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[3] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3692_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I1=core.cpu.i_tv80_core.ID16[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n4485_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][4]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3698_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I1=core.cpu.i_tv80_core.ID16[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n4487_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][5]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3704_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[5] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n3711_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][6]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[6] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3710_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_ I1=core.cpu.i_tv80_core.ID16[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$77013$new_n3713_ I1=$abc$77013$new_n3712_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[4][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[1][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$false O=$abc$77013$new_n3713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n4489_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][7]_new_ I2=$abc$77013$new_n1479_ I3=$false O=core.cpu.i_tv80_core.i_reg.DIL[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[7] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$new_n3716_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ID16[7] I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_ O=$abc$77013$new_n3716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$77013$new_n1603_ I1=$abc$77013$new_n1605_ I2=$abc$77013$new_n1607_ I3=$false O=core.cpu.i_tv80_core.i_reg.DOAH[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$77013$new_n1645_ I1=$abc$77013$new_n1648_ I2=$abc$77013$new_n1649_ I3=$false O=core.cpu.i_tv80_core.i_reg.DOAH[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$77013$new_n1651_ I1=$abc$77013$new_n1654_ I2=$abc$77013$new_n1655_ I3=$false O=core.cpu.i_tv80_core.i_reg.DOAL[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$77013$new_n1677_ I1=$abc$77013$new_n1679_ I2=$false I3=$false O=core.cpu.i_tv80_core.i_reg.DOAH[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$new_n1699_ I1=$abc$77013$new_n1701_ I2=$false I3=$false O=core.cpu.i_tv80_core.i_reg.DOAH[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$new_n1661_ I1=$abc$77013$new_n1663_ I2=$false I3=$false O=core.cpu.i_tv80_core.i_reg.DOAH[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$new_n1667_ I1=$abc$77013$new_n1669_ I2=$abc$77013$new_n1671_ I3=$false O=core.cpu.i_tv80_core.i_reg.DOAL[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[6] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.tstate[0] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[1] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[3] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[4] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=core.cpu.i_tv80_core.tstate[5] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n3736_ I1=$abc$77013$new_n3735_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_ I1=core.cpu.i_tv80_core.mcycle[6] I2=$false I3=$false O=$abc$77013$new_n3735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31565[2] I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I3=$false O=$abc$77013$new_n3736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Pre_XY_F_M[1] I1=core.cpu.i_tv80_core.Pre_XY_F_M[0] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3571_Y[1]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$new_n3740_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3571_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31565[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$new_n3740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$new_n2102_ I1=core.cpu.i_tv80_core.mcycle[1] I2=$abc$77013$new_n3742_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31565[2] I2=core.cpu.i_tv80_core.mcycle[6] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] O=$abc$77013$new_n3742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2102_ I1=core.cpu.i_tv80_core.mcycle[2] I2=$abc$77013$new_n3744_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$auto$wreduce.cc:455:run$31565[2] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ O=$abc$77013$new_n3744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2102_ I1=core.cpu.i_tv80_core.mcycle[3] I2=$abc$77013$new_n3746_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$auto$wreduce.cc:455:run$31565[2] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] O=$abc$77013$new_n3746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[4] I1=$abc$77013$new_n2102_ I2=$abc$77013$new_n3748_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] I2=$abc$77013$auto$wreduce.cc:455:run$31565[2] I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$new_n3748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n2102_ I1=core.cpu.i_tv80_core.mcycle[5] I2=$abc$77013$new_n3750_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_ I1=core.cpu.i_tv80_core.mcycle[6] I2=$abc$77013$auto$wreduce.cc:455:run$31565[2] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1] O=$abc$77013$new_n3750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_ I2=$abc$77013$new_n3752_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3532_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3558_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_ I1=$abc$77013$new_n2029_ I2=$abc$77013$new_n3735_ I3=$false O=$abc$77013$new_n3752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n3755_ I1=core.cpu.i_tv80_core.IntE_FF2 I2=$abc$77013$new_n3757_ I3=$abc$77013$new_n3754_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3532_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$77013$new_n1475_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I2=core.cpu.i_tv80_core.tstate[2] I3=$false O=$abc$77013$new_n3754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n3756_ I1=core.cpu.i_tv80_core.IntE_FF1 I2=$false I3=$false O=$abc$77013$new_n3755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=core.cpu.i_tv80_core.tstate[2] I3=$false O=$abc$77013$new_n3756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=core.cpu.i_tv80_core.tstate[3] O=$abc$77013$new_n3757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n3759_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_ I2=core.cpu.i_tv80_core.IntE_FF1 I3=core.cpu.i_tv80_core.INT_s O=$abc$77013$new_n3759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y I1=$abc$77013$new_n3752_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3490_Y_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3516_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.NMI_s I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IntE_FF2 I1=$abc$77013$new_n3756_ I2=$abc$77013$new_n3757_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3490_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I1=core.cpu.i_tv80_core.Halt_FF I2=$abc$77013$new_n3764_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3476_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I1=$abc$77013$new_n1824_ I2=$abc$77013$new_n2030_ I3=$false O=$abc$77013$new_n3764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.wait_n I1=core.cpu.i_tv80_core.tstate[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=core.cpu.i_tv80_core.BusReq_s O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3454_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_ I1=core.cpu.i_tv80_core.mcycle[1] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_ I1=core.cpu.i_tv80_core.mcycle[2] I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_ I1=$abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3410_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[0] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[1] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[2] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[3] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[4] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[5] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[6] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BTR_r I1=core.cpu.di_reg[7] I2=$abc$77013$new_n2408_ I3=$false O=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[0] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[1] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[2] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[3] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[4] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[5] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[6] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[7] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[8] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[9] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[10] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[11] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[12] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[13] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[14] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[15] I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_ I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_A[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=core.cpu.di_reg[0] I1=core.cpu.i_tv80_core.tstate[3] I2=$false I3=$false O=core.cpu.i_tv80_core.SP16_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=core.cpu.di_reg[1] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[2] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[3] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[4] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[5] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[6] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=core.cpu.di_reg[7] I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.tstate[3] I3=$false O=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[0] I1=core.uart0.uart0.DLL[0] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.uart0.uart0.clk_gen.Baud_Cnt[1] I1=core.uart0.uart0.DLL[1] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[2] I1=core.uart0.uart0.DLL[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[3] I1=core.uart0.uart0.DLL[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[4] I1=core.uart0.uart0.DLL[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[5] I1=core.uart0.uart0.DLL[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[6] I1=core.uart0.uart0.DLL[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[7] I1=core.uart0.uart0.DLL[7] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[8] I1=core.uart0.uart0.DLM[0] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[9] I1=core.uart0.uart0.DLM[1] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[10] I1=core.uart0.uart0.DLM[2] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[11] I1=core.uart0.uart0.DLM[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[12] I1=core.uart0.uart0.DLM[4] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[13] I1=core.uart0.uart0.DLM[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[14] I1=core.uart0.uart0.DLM[6] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[15] I1=core.uart0.uart0.DLM[7] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.uart0.uart0.LCR[4] I1=core.uart0.uart0.RX_Filtered I2=core.uart0.uart0.RX_Parity I3=$abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2817_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010100111100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31618[0] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_ I1=core.uart0.uart0.Bit_Phase[1] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31618[2] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_ I1=$abc$77013$auto$wreduce.cc:455:run$31618[3] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=$abc$77013$auto$wreduce.cc:455:run$31619[0] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=core.uart0.uart0.Brk_Cnt[1] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=$abc$77013$auto$wreduce.cc:455:run$31619[2] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=$abc$77013$auto$wreduce.cc:455:run$31619[3] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3830_ I1=$abc$77013$new_n3829_ I2=$abc$77013$new_n3828_ I3=core.uart0.uart0.LSR[2] O=$abc$77013$techmap\core.uart0.uart0.$procmux$2783_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_ I2=$false I3=$false O=$abc$77013$new_n3828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I1=$abc$77013$new_n2164_ I2=$false I3=$false O=$abc$77013$new_n3829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3831_ I1=core.uart0.uart0.LCR[3] I2=$false I3=$false O=$abc$77013$new_n3830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[4] I1=core.uart0.uart0.RX_Parity I2=core.uart0.uart0.LCR[5] I3=core.uart0.uart0.RX_Filtered O=$abc$77013$new_n3831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001101011100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31620[0] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62829_new_inv_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=core.uart0.uart0.RX_Bit_Cnt[0] I1=core.uart0.uart0.RX_Bit_Cnt[1] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$62829_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31620[2] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[3] I1=$abc$77013$auto$wreduce.cc:455:run$31620[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_ I1=$abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_ I2=core.uart0.uart0.LSR[0] I3=$abc$77013$new_n3838_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2734_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_ I1=core.uart0.uart0.LCR[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_ I3=$abc$77013$new_n2164_ O=$abc$77013$new_n3838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38478_new_ I1=$abc$77013$new_n2164_ I2=$abc$77013$new_n3828_ I3=core.uart0.uart0.LSR[4] O=$abc$77013$techmap\core.uart0.uart0.$procmux$2713_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=core.uart0.uart0.Brk_Cnt[0] I1=core.uart0.uart0.Brk_Cnt[1] I2=core.uart0.uart0.Brk_Cnt[2] I3=core.uart0.uart0.Brk_Cnt[3] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38478_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n3828_ I1=core.uart0.uart0.LSR[3] I2=core.uart0.uart0.RX_Filtered I3=$abc$77013$new_n3838_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2702_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=core.uart0.uart0.LSR[1] I1=core.uart0.uart0.LSR[0] I2=$abc$77013$new_n3828_ I3=$abc$77013$new_n3829_ O=$abc$77013$techmap\core.uart0.uart0.$procmux$2681_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.uart0.uart0.RX_Filtered I1=core.uart0.uart0.LCR[0] I2=core.uart0.uart0.LCR[1] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2648_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.uart0.uart0.RX_ShiftReg[7] I1=core.uart0.uart0.RX_Filtered I2=core.uart0.uart0.LCR[0] I3=core.uart0.uart0.LCR[1] O=$abc$77013$techmap\core.uart0.uart0.$procmux$2626_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[0] I1=core.uart0.uart0.RX_Filtered I2=core.uart0.uart0.RX_ShiftReg[6] I3=core.uart0.uart0.LCR[1] O=$abc$77013$techmap\core.uart0.uart0.$procmux$2604_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=core.uart0.uart0.RX_ShiftReg[5] I1=core.uart0.uart0.RX_Filtered I2=$abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_ I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2568_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.uart0.uart0.LCR[0] I1=core.uart0.uart0.LCR[1] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$new_n3854_ I1=$abc$77013$new_n3849_ I2=core.uart0.uart0.baudout I3=$false O=$abc$77013$techmap\core.uart0.uart0.$procmux$2563_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.uart0.uart0.TX_Stop_Bit I1=$abc$77013$new_n3853_ I2=core.uart0.uart0.LCR[2] I3=$abc$77013$new_n3850_ O=$abc$77013$new_n3849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$77013$new_n3851_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3] I3=$false O=$abc$77013$new_n3850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_ I1=core.uart0.uart0.LCR[2] I2=core.uart0.uart0.TX_Stop_Bit I3=$abc$77013$auto$wreduce.cc:455:run$31621[4] O=$abc$77013$new_n3851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.uart0.uart0.bit_tick.TX_Cnt[1] I1=core.uart0.uart0.bit_tick.TX_Cnt[0] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7] I3=$abc$77013$auto$wreduce.cc:455:run$31621[2] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_ I2=$abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31621[4] O=$abc$77013$new_n3853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.uart0.uart0.TX_Stop_Bit I1=core.uart0.uart0.LCR[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_ I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3] O=$abc$77013$new_n3854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31621[4] I1=core.uart0.uart0.TX_Stop_Bit I2=core.uart0.uart0.LCR[2] I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$77013$new_n3849_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.bit_tick.TX_Cnt[1] I1=core.uart0.uart0.bit_tick.TX_Cnt[0] I2=$abc$77013$new_n3849_ I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$77013$new_n3849_ I1=$abc$77013$auto$wreduce.cc:455:run$31621[2] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n3850_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3] I2=$false I3=$false O=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=core.i2c0.i2c_clk_divider.count[1] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7] I2=$false I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.i2c0.master.bit_count[0] I1=core.i2c0.master.start I2=$abc$77013$auto$wreduce.cc:455:run$31616[0] I3=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_ I1=$abc$77013$new_n3870_ I2=$abc$77013$new_n3871_ I3=core.i2c0.master.bit_count[1] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100000111
.gate SB_LUT4 I0=core.i2c0.master.start I1=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_ I2=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_ I3=$false O=$abc$77013$new_n3870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_ I1=core.i2c0.master.start I2=$false I3=$false O=$abc$77013$new_n3871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.i2c0.master.bit_count[2] I1=$abc$77013$new_n3871_ I2=$abc$77013$new_n3873_ I3=$false O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31616[2] I1=$abc$77013$auto$wreduce.cc:455:run$31615[2]_new_ I2=$abc$77013$new_n3870_ I3=$false O=$abc$77013$new_n3873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[3] I1=$abc$77013$new_n3871_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31616[3] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[4] I1=$abc$77013$new_n3871_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31616[4] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[5] I1=$abc$77013$new_n3871_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31616[5] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[6] I1=$abc$77013$new_n3871_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31616[6] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.i2c0.master.bit_count[7] I1=$abc$77013$new_n3871_ I2=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31616[7] O=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=core.spi0.spi_clk_divider.count[1] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y I1=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7] I2=$false I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_ I1=$abc$77013$new_n3888_ I2=core.spi0.master.start I3=core.spi0.master.start_sync O=$abc$77013$techmap\core.spi0.master.$procmux$2117_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=core.spi0.spi_clk_divider.clk_en I2=$false I3=$false O=$abc$77013$new_n3888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.spi0.master.sclk_o I1=core.spi0.master.CPOL I2=$false I3=$false O=spi_sclk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[11] I1=$abc$77013$new_n3891_ I2=$false I3=$false O=$abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3892_ I1=core.cpu.i_tv80_core.A[12] I2=$false I3=$false O=$abc$77013$new_n3891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[12] I1=$abc$77013$new_n3893_ I2=$abc$77013$new_n3896_ I3=$false O=$abc$77013$new_n3892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[8] I1=$abc$77013$new_n1781_ I2=$abc$77013$new_n3895_ I3=$abc$77013$new_n3894_ O=$abc$77013$new_n3893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[3] I1=core.cpu.i_tv80_core.A[4] I2=core.cpu.i_tv80_core.A[15] I3=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_ O=$abc$77013$new_n3894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[9] I1=core.cpu.i_tv80_core.A[10] I2=core.cpu.i_tv80_core.A[14] I3=core.cpu.i_tv80_core.A[13] O=$abc$77013$new_n3895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.mreq_n I1=$abc$77013$new_n1760_ I2=$abc$77013$auto$alumacc.cc:491:replace_alu$31825[15] I3=$false O=$abc$77013$new_n3896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n3891_ I1=core.cpu.i_tv80_core.A[11] I2=$false I3=$false O=$abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[12] I1=core.cpu.i_tv80_core.A[11] I2=$abc$77013$new_n3892_ I3=$false O=$abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[12] I1=$abc$77013$new_n3896_ I2=core.cpu.i_tv80_core.A[11] I3=$false O=$abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[4] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[5] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[6] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[0] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[1] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[2] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[3] I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_ I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_ I2=$false I3=$false O=core.cpu.i_tv80_core.IMode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_ I1=$abc$77013$new_n1805_ I2=$false I3=$false O=core.cpu.i_tv80_core.IMode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[0] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I2=$abc$77013$new_n3911_ I3=core.cpu.i_tv80_core.PC[0] O=$abc$77013$new_n3910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3912_ I1=core.cpu.i_tv80_core.Set_BusB_To[2] I2=$false I3=$false O=$abc$77013$new_n3911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I1=$abc$77013$new_n3913_ I2=$false I3=$false O=$abc$77013$new_n3912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_ I1=$abc$77013$new_n2230_ I2=$false I3=$false O=$abc$77013$new_n3913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$new_n1415_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_ I3=$false O=$abc$77013$new_n3917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I3=$abc$77013$new_n2238_ O=$abc$77013$new_n3920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$new_n3922_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_ I2=$abc$77013$new_n3923_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n3921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_ I2=core.cpu.i_tv80_core.IR[4] I3=$false O=$abc$77013$new_n3922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ O=$abc$77013$new_n3923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=$abc$77013$new_n2236_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9482.$and$/usr/bin/../share/yosys/techmap.v:434$42093_Y[0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61454[3]_new_inv_ O=$abc$77013$new_n3927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I2=core.cpu.i_tv80_core.mcycle[0] I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9482.$and$/usr/bin/../share/yosys/techmap.v:434$42093_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61454[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ O=$abc$77013$new_n3932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I1=$abc$77013$new_n3934_ I2=$abc$77013$new_n3935_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n3933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1445_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=core.cpu.i_tv80_core.mcycle[0] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n3934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$55\Set_BusB_To[3:0][0]_new_ O=$abc$77013$new_n3935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[3] I1=core.cpu.i_tv80_core.mcycle[1] I2=core.cpu.i_tv80_core.mcycle[2] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$55\Set_BusB_To[3:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001000110000
.gate SB_LUT4 I0=$abc$77013$new_n3938_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[1] I1=core.cpu.i_tv80_core.Set_BusB_To[2] I2=$false I3=$false O=$abc$77013$new_n3938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n3913_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n3941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n3944_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I2=$false I3=$false O=$abc$77013$new_n3943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[1] I1=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_ I2=$abc$77013$new_n2251_ I3=$false O=$abc$77013$new_n3944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$new_n3941_ I1=core.cpu.i_tv80_core.Set_BusB_To[2] I2=$false I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I2=$abc$77013$new_n3938_ I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n3938_ I1=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[0]_new_ I2=$abc$77013$new_n3944_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$new_n3951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$new_n3953_ I1=$abc$77013$new_n3954_ I2=$abc$77013$new_n4465_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n3954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3956_ I1=$abc$77013$new_n3961_ I2=$abc$77013$new_n3963_ I3=$abc$77013$new_n3965_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[1] I1=$abc$77013$new_n3943_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[1]_new_ I3=$false O=$abc$77013$new_n3956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[1]_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3959_ I1=$abc$77013$new_n3960_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$new_n3625_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n3959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n3960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[1] I1=$abc$77013$new_n3911_ I2=$abc$77013$new_n3962_ I3=core.cpu.i_tv80_core.SP[9] O=$abc$77013$new_n3961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[2] I1=$abc$77013$new_n3941_ I2=$false I3=$false O=$abc$77013$new_n3962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$new_n3964_ I1=core.cpu.i_tv80_core.SP[1] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I3=core.cpu.i_tv80_core.PC[9] O=$abc$77013$new_n3963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[2] I1=$abc$77013$new_n3912_ I2=$false I3=$false O=$abc$77013$new_n3964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[1] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[1] O=$abc$77013$new_n3965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[2] O=$abc$77013$new_n3977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[2] I1=core.cpu.i_tv80_core.PC[2] I2=core.cpu.i_tv80_core.Set_BusB_To[2] I3=$abc$77013$new_n3912_ O=$abc$77013$new_n3978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[10] I1=core.cpu.i_tv80_core.PC[10] I2=core.cpu.i_tv80_core.Set_BusB_To[2] I3=$abc$77013$new_n3941_ O=$abc$77013$new_n3979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[11] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I2=$abc$77013$new_n3911_ I3=core.cpu.i_tv80_core.PC[3] O=$abc$77013$new_n3981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3964_ I1=core.cpu.i_tv80_core.SP[3] I2=$abc$77013$new_n3962_ I3=core.cpu.i_tv80_core.SP[11] O=$abc$77013$new_n3982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[3] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[3] O=$abc$77013$new_n3993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3995_ I1=$abc$77013$new_n3996_ I2=$abc$77013$new_n3997_ I3=$abc$77013$new_n3998_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[4] I1=$abc$77013$new_n3911_ I2=$abc$77013$new_n3962_ I3=core.cpu.i_tv80_core.SP[12] O=$abc$77013$new_n3995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3964_ I1=core.cpu.i_tv80_core.SP[4] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I3=core.cpu.i_tv80_core.PC[12] O=$abc$77013$new_n3996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[4] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[4] O=$abc$77013$new_n3997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[4]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ O=$abc$77013$new_n3998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n3644_ I1=$abc$77013$new_n4003_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[4]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$77013$new_n4001_ I1=$abc$77013$new_n4002_ I2=$abc$77013$new_n4485_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n4002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$77013$new_n4004_ I1=$abc$77013$new_n4005_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$false O=$abc$77013$new_n4003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[6][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[3][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n4005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n4523_ I1=$abc$77013$new_n4016_ I2=$abc$77013$new_n4017_ I3=$abc$77013$new_n4018_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$new_n4010_ I1=$abc$77013$new_n4011_ I2=$abc$77013$new_n4487_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n4010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3964_ I1=core.cpu.i_tv80_core.SP[5] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I3=core.cpu.i_tv80_core.PC[13] O=$abc$77013$new_n4016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[5] I1=$abc$77013$new_n3911_ I2=$abc$77013$new_n3962_ I3=core.cpu.i_tv80_core.SP[13] O=$abc$77013$new_n4017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[5] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[5] O=$abc$77013$new_n4018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n4020_ I1=$abc$77013$new_n4021_ I2=$abc$77013$new_n4022_ I3=$abc$77013$new_n4030_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$new_n3964_ I1=core.cpu.i_tv80_core.SP[6] I2=$abc$77013$new_n3962_ I3=core.cpu.i_tv80_core.SP[14] O=$abc$77013$new_n4020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.PC[14] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I2=$abc$77013$new_n3911_ I3=core.cpu.i_tv80_core.PC[6] O=$abc$77013$new_n4021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[6]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ O=$abc$77013$new_n4022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[6]_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[6]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$77013$new_n4025_ I1=$abc$77013$new_n4026_ I2=$abc$77013$new_n4471_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n4025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[6][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$77013$new_n4028_ I1=$abc$77013$new_n4029_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$new_n3711_ O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[3][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ O=$abc$77013$new_n4028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[6][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[6] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[6] O=$abc$77013$new_n4030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[7] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_ I3=core.cpu.di_reg[7] O=$abc$77013$new_n4042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[15] I1=core.cpu.i_tv80_core.PC[15] I2=core.cpu.i_tv80_core.Set_BusB_To[2] I3=$abc$77013$new_n3941_ O=$abc$77013$new_n4043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[7] I1=core.cpu.i_tv80_core.PC[7] I2=core.cpu.i_tv80_core.Set_BusB_To[2] I3=$abc$77013$new_n3912_ O=$abc$77013$new_n4044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I1=core.uart0.uart0.TX_ShiftReg[0] I2=$abc$77013$new_n4053_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=core.uart0.uart0.TX_ShiftReg[1] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I2=core.uart0.uart0.THR[0] I3=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ O=$abc$77013$new_n4053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.THR[1] I2=$abc$77013$new_n4055_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[2] I2=core.uart0.uart0.TX_ShiftReg[1] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$new_n4055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.THR[2] I2=$abc$77013$new_n4057_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[3] I2=core.uart0.uart0.TX_ShiftReg[2] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$new_n4057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.THR[3] I2=$abc$77013$new_n4059_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[4] I2=core.uart0.uart0.TX_ShiftReg[3] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$new_n4059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.THR[4] I2=$abc$77013$new_n4061_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[5] I2=core.uart0.uart0.TX_ShiftReg[4] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$new_n4061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I1=core.uart0.uart0.TX_ShiftReg[5] I2=$abc$77013$new_n4063_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=core.uart0.uart0.TX_ShiftReg[6] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I2=core.uart0.uart0.THR[5] I3=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ O=$abc$77013$new_n4063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.THR[6] I2=$abc$77013$new_n4065_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[7] I2=core.uart0.uart0.TX_ShiftReg[6] I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$new_n4065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I1=core.uart0.uart0.LCR[3] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2422.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=core.uart0.uart0.LCR[4] I1=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I2=$abc$77013$new_n4068_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2432.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I2=core.uart0.uart0.TX_ShiftReg[0] I3=core.uart0.uart0.TX_Parity O=$abc$77013$new_n4068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011101000000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31622[0] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I3=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$and$/usr/bin/../share/yosys/techmap.v:434$38198_Y[0]_new_ O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=core.uart0.uart0.LSR[5] I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_ I2=$false I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$and$/usr/bin/../share/yosys/techmap.v:434$38198_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I1=core.uart0.uart0.TX_Bit_Cnt[0] I2=core.uart0.uart0.TX_Bit_Cnt[1] I3=$abc$77013$new_n4073_ O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[3] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I3=$false O=$abc$77013$new_n4073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ I2=$abc$77013$auto$wreduce.cc:455:run$31622[2] I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31622[3] I2=$abc$77013$new_n4073_ I3=$false O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_ I1=core.uart0.uart0.TX_ShiftReg[0] I2=$abc$77013$new_n4077_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_ O=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2470.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=core.uart0.uart0.TX_Parity I1=core.uart0.uart0.LCR[4] I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_ I3=core.uart0.uart0.LCR[5] O=$abc$77013$new_n4077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[0] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_ I3=core.cpu.i_tv80_core.ISet[1] O=core.cpu.i_tv80_core.PreserveC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_ I1=$abc$77013$new_n4084_ I2=$abc$77013$new_n4087_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_ O=$abc$77013$new_n4081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1860_ I1=$abc$77013$new_n4083_ I2=$abc$77013$new_n1877_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I3=$abc$77013$new_n2044_ O=$abc$77013$new_n4083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_ I3=$abc$77013$new_n4085_ O=$abc$77013$new_n4084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I3=$false O=$abc$77013$new_n4085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$77013$new_n4088_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I2=$abc$77013$new_n4092_ I3=$abc$77013$new_n4091_ O=$abc$77013$new_n4087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4090_ I1=$abc$77013$new_n4089_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_ I3=$false O=$abc$77013$new_n4088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I1=core.cpu.i_tv80_core.F[6] I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$new_n4089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I2=core.cpu.i_tv80_core.mcycle[1] I3=$false O=$abc$77013$new_n4090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[0] I1=core.cpu.i_tv80_core.mcycle[1] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_ O=$abc$77013$new_n4091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I1=$abc$77013$new_n2083_ I2=$false I3=$false O=$abc$77013$new_n4092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$false I3=$false O=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42160_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7710.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[1]_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7710.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$77013$new_n2289_ I1=$abc$77013$new_n4109_ I2=$false I3=$false O=core.cpu.i_tv80_core.mcycles_d[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[2]_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60853[1]_new_ I1=$abc$77013$new_n1820_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I3=$false O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60853[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.mreq_n I1=$abc$77013$auto$alumacc.cc:491:replace_alu$31820[15] I2=$abc$77013$new_n1760_ I3=core.cpu.i_tv80_core.A[15] O=core.ram.write_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$new_n4118_ I1=core.cpu.i_tv80_core.Read_To_Reg_r[0] I2=$abc$77013$new_n4115_ I3=core.cpu.i_tv80_core.BusAck O=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:944$1356_Y_new_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_ I2=$abc$77013$new_n1479_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ O=$abc$77013$new_n4115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:944$1355_Y_new_ I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:944$1356_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=core.cpu.i_tv80_core.tstate[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I3=$abc$77013$new_n3614_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:944$1355_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3769_CTRL_new_ I2=$false I3=$false O=$abc$77013$new_n4118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Read_To_Reg_r[1] I1=core.cpu.i_tv80_core.Read_To_Reg_r[2] I2=core.cpu.i_tv80_core.Read_To_Reg_r[3] I3=core.cpu.i_tv80_core.Read_To_Reg_r[4] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3769_CTRL_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[2] I1=core.cpu.i_tv80_core.ALU_Op_r[0] I2=core.cpu.i_tv80_core.F[0] I3=core.cpu.i_tv80_core.ALU_Op_r[1] O=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111101000000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32492_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Read_To_Reg_r[0] I1=$abc$77013$new_n4118_ I2=$abc$77013$new_n4115_ I3=core.cpu.i_tv80_core.BusAck O=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32516_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32510_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32546_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32540_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32526_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32500_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$rtlil.cc:1862:And$32532_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_ I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[3] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[4] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[5] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[6] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31617[7] I2=$false I3=$false O=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.uart0.uart0.MCR[4] I1=$false I2=$false I3=$false O=$abc$77013$auto$rtlil.cc:1969:NotGate$76799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.reset_n I1=$false I2=$false I3=$false O=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[15] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[14] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[12] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[11] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[10] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[9] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[8] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[7] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[6] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[5] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[4] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[3] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[2] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[1] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[0] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusAck I1=$false I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.ioporta.out_1[0] I1=$false I2=$false I3=$false O=$0\LED_R[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.ioporta.out_1[1] I1=$false I2=$false I3=$false O=$0\LED_G[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.ioporta.out_1[2] I1=$false I2=$false I3=$false O=$0\LED_B[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.NMICycle I1=$false I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:428$1182_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.i2c0.master.i2c_sda I1=$false I2=$false I3=$false O=i2c_sda_oen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.int_n I1=$false I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:1135$1380_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.busrq_n I1=$false I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:1134$1379_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Alternate I1=$false I2=$false I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:697$1252_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.cpu.i_tv80_core.A[13] I1=$false I2=$false I3=$false O=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.reset_n I1=$false I2=$false I3=$false O=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.spi0.master.latch_finish I1=core.spi0.master.start_sync I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_ I3=core.spi0.spi_clk_divider.clk_en O=$abc$77013$new_n4174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$77013$new_n4174_ I1=core.spi0.master.fsm_state[3] I2=core.reset_n I3=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324 O=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$77013$new_n1534_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I2=core.cpu.i_tv80_core.IR[3] I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$new_n4176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$77013$new_n1536_ I1=$abc$77013$new_n4176_ I2=core.cpu.i_tv80_core.IR[5] I3=$abc$77013$new_n1545_ O=$abc$77013$new_n4177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n1531_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_ O=$abc$77013$new_n4178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$new_n4177_ I1=$abc$77013$new_n4178_ I2=$abc$77013$new_n1552_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8889.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1516_ I1=$abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_ O=$abc$77013$new_n4180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_ I1=$abc$77013$new_n4180_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_ I2=core.cpu.i_tv80_core.mcycle[1] I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ O=$abc$77013$new_n4182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I3=$abc$77013$new_n1577_ O=$abc$77013$new_n4183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[1] I1=core.cpu.i_tv80_core.SP[9] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[1] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ I3=$false O=$abc$77013$new_n4187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$77013$new_n1602_ I1=$abc$77013$new_n4187_ I2=$abc$77013$new_n4186_ I3=$abc$77013$new_n1610_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32975_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[3] I1=core.cpu.di_reg[3] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n4193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[3] I1=core.cpu.i_tv80_core.i_reg.DOAH[3] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$new_n4193_ I1=$abc$77013$new_n4559_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[3]_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32977_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[7] I1=core.cpu.i_tv80_core.SP[15] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I1=$abc$77013$new_n1661_ I2=$abc$77013$new_n1663_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ O=$abc$77013$new_n4198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1666_ I1=$abc$77013$new_n4198_ I2=$abc$77013$new_n4197_ I3=$abc$77013$new_n1674_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32981_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$77013$new_n1677_ I1=$abc$77013$new_n1679_ I2=core.cpu.i_tv80_core.i_reg.DOAL[5] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=$abc$77013$new_n1699_ I1=$abc$77013$new_n1701_ I2=core.cpu.i_tv80_core.i_reg.DOAL[6] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=core.i2c0.reg_data_wr[6] I1=core.i2c0.reg_data_wr[7] I2=core.i2c0.master.bit_count[1] I3=core.i2c0.master.bit_count[0] O=$abc$77013$new_n4208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.i2c0.reg_data_wr[4] I1=core.i2c0.reg_data_wr[5] I2=core.i2c0.master.bit_count[1] I3=$abc$77013$new_n4208_ O=$abc$77013$new_n4209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31394_new_inv_ I1=core.i2c0.master.ack_sda I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_ I3=$false O=$abc$77013$new_n4211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$techmap\core.i2c0.master.$ternary$./rtl/simplei2c.v:109$803_Y_new_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_ I2=$abc$77013$new_n4211_ I3=$false O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2255.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.i2c0.reg_data_wr[2] I1=core.i2c0.reg_data_wr[3] I2=core.i2c0.master.bit_count[1] I3=core.i2c0.master.bit_count[0] O=$abc$77013$new_n4213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.i2c0.reg_data_wr[0] I1=core.i2c0.reg_data_wr[1] I2=core.i2c0.master.bit_count[1] I3=$abc$77013$new_n4213_ O=$abc$77013$new_n4214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.i2c0.master.restart I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_ I2=$abc$77013$new_n1737_ I3=core.i2c0.i2c_clk_divider.clk_en O=$abc$77013$new_n4216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_ I1=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_ I2=$abc$77013$new_n4216_ I3=$abc$77013$new_n1744_ O=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38868_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$new_n1986_ I2=$abc$77013$new_n4218_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_ O=$abc$77013$new_n4219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_ I1=$abc$77013$new_n4219_ I2=core.cpu.i_tv80_core.mcycle[6] I3=$false O=$abc$77013$core.cpu.i_tv80_core.tstates[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I1=$abc$77013$new_n1892_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_ O=$abc$77013$new_n4221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ O=$abc$77013$new_n4222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_ I1=$abc$77013$new_n1886_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[1]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_ O=$abc$77013$new_n4223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_ I1=$abc$77013$new_n4222_ I2=$abc$77013$new_n4223_ I3=$abc$77013$new_n4221_ O=$abc$77013$new_n4224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[2] I1=core.cpu.i_tv80_core.IR[1] I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_ O=$abc$77013$new_n4225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_ I1=$abc$77013$new_n1929_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_ I3=$false O=$abc$77013$new_n4227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I2=$abc$77013$new_n4227_ I3=$false O=$abc$77013$new_n4228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=core.cpu.i_tv80_core.IR[5] I2=$abc$77013$new_n1909_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_ O=$abc$77013$new_n4230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[14]_new_ I2=$abc$77013$new_n4230_ I3=$false O=$abc$77013$new_n4231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ I3=$abc$77013$new_n1446_ O=$abc$77013$new_n4232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_ I1=$abc$77013$new_n1933_ I2=$abc$77013$new_n4232_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_ O=$abc$77013$new_n4233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33341[3]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[72]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[71]_new_inv_ O=$abc$77013$new_n4234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1451_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_ O=$abc$77013$new_n4236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[13]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[70]_new_ I2=$abc$77013$new_n1958_ I3=$abc$77013$new_n1962_ O=$abc$77013$new_n4237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4236_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_ I3=$abc$77013$new_n4237_ O=$abc$77013$new_n4238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ O=$abc$77013$new_n4240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110001011111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I3=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ O=$abc$77013$new_n4242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[58]_new_ I1=$abc$77013$new_n4242_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[66]_new_inv_ I3=$abc$77013$new_n4225_ O=$abc$77013$new_n4243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4243_ I1=$abc$77013$new_n4228_ I2=$abc$77013$new_n4231_ I3=$abc$77013$new_n4234_ O=$abc$77013$new_n4244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4244_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_ I2=$abc$77013$new_n4233_ I3=$false O=$abc$77013$new_n4245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[62]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_ O=$abc$77013$new_n4246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I3=$abc$77013$new_n4246_ O=$abc$77013$new_n4247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_ O=$abc$77013$new_n4248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4247_ I1=$abc$77013$new_n4248_ I2=$abc$77013$new_n1964_ I3=$abc$77013$new_n4238_ O=$abc$77013$new_n4249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[1] I1=core.uart0.uart0.RX_Bit_Cnt[3] I2=core.uart0.uart0.RX_Bit_Cnt[2] I3=core.uart0.uart0.RX_Bit_Cnt[1] O=$abc$77013$new_n4250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000001000
.gate SB_LUT4 I0=core.uart0.uart0.LCR[0] I1=core.uart0.uart0.RX_Bit_Cnt[0] I2=$abc$77013$new_n4250_ I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[1] I1=core.uart0.uart0.TX_Bit_Cnt[2] I2=core.uart0.uart0.TX_Bit_Cnt[3] I3=core.uart0.uart0.LCR[1] O=$abc$77013$new_n4252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000001000
.gate SB_LUT4 I0=core.uart0.uart0.TX_Bit_Cnt[0] I1=core.uart0.uart0.LCR[0] I2=$abc$77013$new_n4252_ I3=$false O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I1=$abc$77013$new_n2236_ I2=core.cpu.i_tv80_core.IR[1] I3=$abc$77013$new_n2238_ O=$abc$77013$new_n4254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_ I3=$false O=$abc$77013$new_n4255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_ I2=$abc$77013$new_n4255_ I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$new_n4256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_ I1=$abc$77013$new_n4256_ I2=$abc$77013$new_n4254_ I3=$abc$77013$new_n2240_ O=$abc$77013$new_n4257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I1=core.cpu.i_tv80_core.ACC[3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ O=$abc$77013$new_n4258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I1=$abc$77013$new_n4258_ I2=$abc$77013$new_n2283_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32955_Y[3]_new_ O=$abc$77013$new_n4259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$77013$new_n4259_ I1=$abc$77013$new_n2285_ I2=core.cpu.i_tv80_core.I[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[3]_new_ I2=$abc$77013$new_n2296_ I3=core.cpu.i_tv80_core.TmpAddr[11] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4262_ O=$abc$77013$new_n4263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][4] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4264_ O=$abc$77013$new_n4265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[0] I1=core.cpu.i_tv80_core.F[6] I2=core.cpu.i_tv80_core.IR[1] I3=core.cpu.i_tv80_core.F[2] O=$abc$77013$new_n4266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011100110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$new_n4266_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ I3=$abc$77013$new_n1475_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1188$1409_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_ I3=$false O=$abc$77013$new_n4268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_ I1=$abc$77013$new_n4268_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n2344_ O=$abc$77013$new_n4269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I1=core.cpu.i_tv80_core.IR[3] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ O=$abc$77013$new_n4270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100110111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30204.$ternary$/usr/bin/../share/yosys/techmap.v:445$40281_Y[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[0]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42024_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$77013$new_n4269_ I1=$abc$77013$new_n4270_ I2=core.cpu.i_tv80_core.ISet[1] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42024_Y_new_inv_ O=$abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_ I1=$abc$77013$new_n1441_ I2=$abc$77013$new_n1451_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ O=$abc$77013$new_n4273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_ I1=$abc$77013$new_n1905_ I2=$abc$77013$new_n1950_ I3=$abc$77013$new_n1952_ O=$abc$77013$new_n4274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I1=$abc$77013$new_n4273_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_ I3=$abc$77013$new_n4274_ O=$abc$77013$new_n4275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_ O=$abc$77013$new_n4276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$new_n1451_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_ O=$abc$77013$new_n4277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[5] I1=$abc$77013$new_n4277_ I2=$abc$77013$new_n4276_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8817.$ternary$/usr/bin/../share/yosys/techmap.v:445$41994_Y[2]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[2]_new_ I3=$abc$77013$new_n4278_ O=$abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$new_n2394_ I1=$abc$77013$new_n1451_ I2=$abc$77013$new_n4286_ I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n4280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$77013$new_n1433_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$and$/usr/bin/../share/yosys/techmap.v:434$42070_Y_new_ I2=$abc$77013$new_n2392_ I3=$abc$77013$new_n4280_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$ternary$/usr/bin/../share/yosys/techmap.v:445$42066_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_ I1=core.cpu.i_tv80_core.ISet[1] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$ternary$/usr/bin/../share/yosys/techmap.v:445$42066_Y_new_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$new_n4282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I2=$abc$77013$new_n2396_ I3=$abc$77013$new_n4282_ O=$abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_ I3=core.cpu.i_tv80_core.mcycle[1] O=$abc$77013$new_n4284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_ I1=$abc$77013$new_n4284_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I3=core.cpu.i_tv80_core.mcycle[2] O=$abc$77013$new_n4285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100110000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_ I1=$abc$77013$new_n4285_ I2=core.cpu.i_tv80_core.mcycle[1] I3=core.cpu.i_tv80_core.mcycle[2] O=$abc$77013$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010000111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_ O=$abc$77013$new_n4287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$77013$new_n4287_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_ I2=core.cpu.i_tv80_core.Arith16 I3=$abc$77013$new_n2408_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30300.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[6] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30300.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_ I2=$abc$77013$new_n2410_ I3=$abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_ O=$abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$77013$new_n2424_ I1=$abc$77013$new_n2435_ I2=core.cpu.i_tv80_core.I[0] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[0]_new_ I2=$abc$77013$new_n2436_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[0]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n4293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4294_ O=$abc$77013$new_n4295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$new_n2446_ I1=$abc$77013$new_n2457_ I2=core.cpu.i_tv80_core.I[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[1]_new_ I2=$abc$77013$new_n2458_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[1]_new_inv_ I2=$abc$77013$new_n2297_ I3=$abc$77013$core.cpu.i_tv80_core.Jump_new_inv_ O=$abc$77013$new_n4298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][1] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4299_ O=$abc$77013$new_n4300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4301_ O=$abc$77013$new_n4302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4303_ O=$abc$77013$new_n4304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[14] I1=core.cpu.i_tv80_core.ACC[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I3=$false O=$abc$77013$new_n4305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_ I1=$abc$77013$new_n4305_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ O=$abc$77013$new_n4306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$77013$new_n2519_ I1=$abc$77013$new_n2505_ I2=$abc$77013$new_n4306_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[6]_new_inv_ I1=core.cpu.i_tv80_core.I[6] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$new_n2294_ O=$abc$77013$new_n4308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4309_ O=$abc$77013$new_n4310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[5][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[0][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4311_ O=$abc$77013$new_n4312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.i2c0.master.data_read[0] I1=$abc$77013$core.i2c0.master.req_next_new_inv_ I2=core.cpu.i_tv80_core.A[1] I3=core.cpu.i_tv80_core.A[2] O=$abc$77013$new_n4313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011110011
.gate SB_LUT4 I0=core.i2c0.reg_clockdiv[0] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[0] I3=$abc$77013$new_n4313_ O=$abc$77013$new_n4314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[24]_new_ I1=$abc$77013$new_n2568_ I2=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[32]_new_ I3=$abc$77013$new_n2557_ O=$abc$77013$new_n4315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$new_n4314_ I1=$abc$77013$new_n2575_ I2=$abc$77013$core.i2c0.read_sel_new_ I3=$abc$77013$new_n4315_ O=core.cpu.di[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$77013$core.uart0.uart0.IIR[2]_new_inv_ I1=core.uart0.uart0.MSR[2] I2=core.cpu.i_tv80_core.A[0] I3=core.cpu.i_tv80_core.A[2] O=$abc$77013$new_n4317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000000101
.gate SB_LUT4 I0=core.uart0.uart0.LSR[2] I1=core.cpu.i_tv80_core.A[1] I2=core.cpu.i_tv80_core.A[0] I3=$abc$77013$new_n4317_ O=$abc$77013$new_n4318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_ I1=core.uart0.uart0.DLM[2] I2=$abc$77013$new_n2625_ I3=$abc$77013$new_n2626_ O=$abc$77013$new_n4319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4319_ I1=$abc$77013$new_n4318_ I2=$abc$77013$new_n2624_ I3=$abc$77013$core.uart0.read_sel_new_ O=$abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_ I1=core.i2c0.master.data_read[5] I2=$abc$77013$new_n2685_ I3=$false O=$abc$77013$new_n4321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.i2c0.reg_clockdiv[5] I1=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I2=$abc$77013$new_n4321_ I3=$abc$77013$core.i2c0.read_sel_new_ O=$abc$77013$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$77013$new_n2803_ I1=core.cpu.i_tv80_core.BusA[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=core.cpu.i_tv80_core.BusA[1] O=$abc$77013$new_n4326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000110000
.gate SB_LUT4 I0=$abc$77013$new_n4326_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_ I3=$abc$77013$new_n2804_ O=$abc$77013$new_n4327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$10\F_Out[7:6][0]_new_inv_ I1=core.cpu.i_tv80_core.ALU_Op_r[3] I2=$abc$77013$new_n4332_ I3=$abc$77013$new_n4327_ O=$abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[1] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.BusA[3] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n4329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$77013$new_n4329_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40671[3]_new_inv_ O=$abc$77013$new_n4330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4330_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40671[0]_new_inv_ I2=core.cpu.i_tv80_core.F[6] I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$26\F_Out[7:6][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$26\F_Out[7:6][0]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_ I3=$abc$77013$new_n2774_ O=$abc$77013$new_n4332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[0] I1=core.cpu.i_tv80_core.BusA[7] I2=core.cpu.i_tv80_core.IR[5] I3=core.cpu.i_tv80_core.IR[4] O=$abc$77013$new_n4333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[1] I1=$abc$77013$new_n4333_ I2=core.cpu.i_tv80_core.IR[3] I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[2]_new_inv_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[1]_new_inv_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40811[3]_new_inv_ O=$abc$77013$auto$simplemap.cc:168:logic_reduce$40819_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40819_new_inv_ I1=core.cpu.i_tv80_core.Z16_r I2=core.cpu.i_tv80_core.F[6] I3=core.cpu.i_tv80_core.Arith16_r O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$10\F_Out[7:6][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101011101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusA[0] I2=core.cpu.i_tv80_core.BusB[0] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[0] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n4337_ I3=core.cpu.i_tv80_core.ALU_Op_r[2] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[1] I2=core.cpu.i_tv80_core.BusA[1] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[1] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=$abc$77013$new_n4339_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusA[5] I2=core.cpu.i_tv80_core.BusB[5] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[5] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n4341_ I3=core.cpu.i_tv80_core.ALU_Op_r[2] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusA[4] I2=core.cpu.i_tv80_core.BusB[4] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[4] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n4343_ I3=core.cpu.i_tv80_core.ALU_Op_r[2] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusB[2] I2=core.cpu.i_tv80_core.BusA[2] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[2] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=core.cpu.i_tv80_core.ALU_Op_r[2] I3=$abc$77013$new_n4345_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusA[3] I2=core.cpu.i_tv80_core.BusB[3] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_alu.Q_v[3] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_ I2=$abc$77013$new_n4347_ I3=core.cpu.i_tv80_core.ALU_Op_r[2] O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ALU_Op_r[1] I1=core.cpu.i_tv80_core.BusA[7] I2=core.cpu.i_tv80_core.BusB[7] I3=core.cpu.i_tv80_core.ALU_Op_r[0] O=$abc$77013$new_n4349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011101000
.gate SB_LUT4 I0=$abc$77013$new_n4349_ I1=core.cpu.i_tv80_core.ALU_Op_r[2] I2=$false I3=$false O=$abc$77013$new_n4350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_ I1=core.cpu.i_tv80_core.I[2] I2=$abc$77013$new_n2896_ I3=$false O=$abc$77013$new_n4351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[2] I3=$abc$77013$new_n2915_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[2]_new_inv_ I1=$abc$77013$new_n4351_ I2=$abc$77013$new_n2885_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=core.cpu.di_reg[2] I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$new_n4354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I2=$abc$77013$new_n2925_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_ O=$abc$77013$new_n4355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[2]_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[2]_new_ I2=$abc$77013$new_n4355_ I3=$false O=$abc$77013$new_n4356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=$abc$77013$new_n4354_ I2=core.cpu.i_tv80_core.Save_ALU_r I3=$abc$77013$new_n4356_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111001100000011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][2]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I1=core.cpu.i_tv80_core.I[3] I2=$abc$77013$new_n2896_ I3=$false O=$abc$77013$new_n4359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[3] I3=$abc$77013$new_n2930_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[3]_new_inv_ I1=$abc$77013$new_n4359_ I2=$abc$77013$new_n2885_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_ I1=core.cpu.i_tv80_core.I[4] I2=$abc$77013$new_n2896_ I3=$false O=$abc$77013$new_n4362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[4] I3=$abc$77013$new_n2942_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[4]_new_inv_ I1=$abc$77013$new_n4362_ I2=$abc$77013$new_n2885_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_ I2=core.cpu.di_reg[4] I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$new_n4365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_ I2=core.cpu.i_tv80_core.BusA[4] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_ O=$abc$77013$new_n4366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[0]_new_ I1=$abc$77013$new_n2949_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[0]_new_ I3=$abc$77013$new_n4366_ O=$abc$77013$new_n4367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=$abc$77013$new_n4365_ I2=$abc$77013$new_n4367_ I3=core.cpu.i_tv80_core.Save_ALU_r O=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000110011
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusB[4] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][4]_new_inv_ I2=$abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I1=core.cpu.i_tv80_core.I[5] I2=$abc$77013$new_n2896_ I3=$false O=$abc$77013$new_n4370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[5] I3=$abc$77013$new_n2956_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[5]_new_inv_ I1=$abc$77013$new_n4370_ I2=$abc$77013$new_n2885_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I1=core.cpu.i_tv80_core.I[7] I2=$abc$77013$new_n2896_ I3=$false O=$abc$77013$new_n4373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$77013$new_n2887_ I1=$abc$77013$new_n2881_ I2=core.cpu.i_tv80_core.ACC[7] I3=$abc$77013$new_n2973_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[7]_new_inv_ I1=$abc$77013$new_n4373_ I2=$abc$77013$new_n2885_ I3=$abc$77013$new_n2896_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31566[0] I1=core.cpu.i_tv80_core.TmpAddr[0] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$77013$new_n3009_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$new_n3017_ I3=$abc$77013$new_n3018_ O=$abc$77013$new_n4377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4377_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[0]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011010101
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[0]_new_ I2=$abc$77013$new_n3019_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][0] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4380_ O=$abc$77013$new_n4381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[1] I1=core.cpu.di_reg[1] I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_ I3=$false O=$abc$77013$new_n4382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_ I1=$abc$77013$new_n4382_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_ O=$abc$77013$new_n4383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$77013$new_n3042_ I1=$abc$77013$new_n3029_ I2=$abc$77013$new_n4383_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$new_n4384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$77013$new_n4384_ I1=$abc$77013$new_n3043_ I2=core.cpu.i_tv80_core.TmpAddr[1] I3=$abc$77013$new_n2296_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100000001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][1] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4386_ O=$abc$77013$new_n4387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][2] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4388_ O=$abc$77013$new_n4389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31566[3] I1=core.cpu.i_tv80_core.TmpAddr[3] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$77013$new_n3075_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$new_n3083_ I3=$abc$77013$new_n3084_ O=$abc$77013$new_n4391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4391_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[3]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011010101
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[3]_new_ I2=$abc$77013$new_n3085_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][3] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4394_ O=$abc$77013$new_n4395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31566[4] I1=core.cpu.i_tv80_core.TmpAddr[4] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$77013$new_n3097_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$new_n3105_ I3=$abc$77013$new_n3106_ O=$abc$77013$new_n4397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4397_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[4]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011010101
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[4]_new_ I2=$abc$77013$new_n3107_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][4] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4400_ O=$abc$77013$new_n4401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][5] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4402_ O=$abc$77013$new_n4403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][6] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][6] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4404_ O=$abc$77013$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31566[7] I1=core.cpu.i_tv80_core.TmpAddr[7] I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ I3=$abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$77013$new_n3161_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_ I2=$abc$77013$new_n3169_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58758[1]_new_inv_ O=$abc$77013$new_n4407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4407_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[7]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011010101
.gate SB_LUT4 I0=$abc$77013$new_n2294_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[7]_new_ I2=$abc$77013$new_n3171_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[5][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=core.cpu.i_tv80_core.RegAddrC[2] O=$abc$77013$new_n4410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[0][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][7] I2=core.cpu.i_tv80_core.RegAddrC[0] I3=$abc$77013$new_n4410_ O=$abc$77013$new_n4411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I1=$abc$77013$new_n3225_ I2=core.cpu.i_tv80_core.IR[4] I3=core.cpu.i_tv80_core.ISet[0] O=$abc$77013$new_n4412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111110000
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_ I1=$abc$77013$new_n3215_ I2=core.cpu.i_tv80_core.ISet[0] I3=$abc$77013$new_n4412_ O=$abc$77013$new_n4413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$77013$new_n3236_ I1=$abc$77013$new_n4413_ I2=core.cpu.i_tv80_core.ISet[0] I3=$abc$77013$new_n3211_ O=$abc$77013$new_n4414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100011100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$ternary$/usr/bin/../share/yosys/techmap.v:445$42007_Y[1]_new_inv_ I1=$abc$77013$new_n3211_ I2=$abc$77013$new_n4414_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ O=$abc$77013$new_n4416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_ O=$abc$77013$new_n4417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$new_n4417_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=core.cpu.i_tv80_core.IR[4] I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_ O=$abc$77013$new_n4418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001110101111
.gate SB_LUT4 I0=$abc$77013$new_n3233_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$and$/usr/bin/../share/yosys/techmap.v:434$42012_Y[1]_new_ I2=$abc$77013$new_n4416_ I3=$abc$77013$new_n4418_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$ternary$/usr/bin/../share/yosys/techmap.v:445$42007_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n1892_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I2=$abc$77013$new_n3269_ I3=$false O=$abc$77013$new_n4423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I1=$abc$77013$new_n3264_ I2=$abc$77013$new_n4423_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30434.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$77013$new_n2289_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_ I2=$abc$77013$new_n2408_ I3=$abc$77013$new_n3274_ O=$abc$77013$new_n4425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30434.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_inv_ I1=$abc$77013$new_n4425_ I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y O=$abc$77013$new_n4426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1528_ I1=$abc$77013$new_n1473_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_ O=$abc$77013$new_n4427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$77013$new_n1856_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37297[2]_new_inv_ I3=$abc$77013$new_n3321_ O=$abc$77013$new_n4428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4083_Y_new_inv_ I1=core.cpu.i_tv80_core.F[3] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$abc$77013$new_n2887_ O=$abc$77013$new_n4431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$77013$new_n3355_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_ I2=$abc$77013$new_n3356_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.F_Out[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$77013$new_n4431_ I1=$abc$77013$new_n3359_ I2=$abc$77013$core.cpu.i_tv80_core.F_Out[3]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4092_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[4] I1=$abc$77013$new_n2803_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_ I3=core.cpu.i_tv80_core.BusA[1] O=$abc$77013$new_n4436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001110101100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_ O=$abc$77013$new_n4437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$77013$new_n4436_ I1=$abc$77013$new_n4437_ I2=$abc$77013$new_n3367_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40105_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100111111111
.gate SB_LUT4 I0=$abc$77013$new_n4443_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40105_Y_new_inv_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4062_Y_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4064_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.BusA[7] I1=core.cpu.i_tv80_core.BusA[3] I2=core.cpu.i_tv80_core.BusA[5] I3=core.cpu.i_tv80_core.IR[3] O=$abc$77013$new_n4440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101000111100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[0]_new_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[1]_new_ O=$abc$77013$new_n4441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=core.cpu.i_tv80_core.F[2] I1=$abc$77013$new_n4440_ I2=$abc$77013$new_n4441_ I3=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$25\F_Out[2:2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$25\F_Out[2:2]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_ I3=$abc$77013$new_n3386_ O=$abc$77013$new_n4443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_ I1=$abc$77013$new_n3402_ I2=core.cpu.i_tv80_core.ALU_Op_r[3] I3=$false O=$abc$77013$core.cpu.i_tv80_core.F_Out[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$77013$new_n3405_ I1=$abc$77013$core.cpu.i_tv80_core.F_Out[1]_new_ I2=$abc$77013$new_n2874_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$new_n4445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$abc$77013$new_n2744_ I1=$abc$77013$new_n3178_ I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_ I3=$abc$77013$new_n2874_ O=$abc$77013$new_n4446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$77013$new_n3398_ I1=$abc$77013$new_n4445_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ I3=$abc$77013$new_n4446_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ I1=core.cpu.i_tv80_core.PreserveC_r I2=$abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_ I3=$abc$77013$new_n2874_ O=$abc$77013$new_n4448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_ I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_ I2=core.cpu.i_tv80_core.F[0] I3=$abc$77013$new_n4448_ O=$abc$77013$new_n4449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=$abc$77013$new_n3414_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y I2=$abc$77013$new_n4449_ I3=$abc$77013$new_n4448_ O=$abc$77013$new_n4450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=$abc$77013$new_n3407_ I1=$abc$77013$new_n4450_ I2=$abc$77013$new_n4448_ I3=$abc$77013$new_n2874_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4016_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000111011
.gate SB_LUT4 I0=$abc$77013$new_n2070_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ I2=core.cpu.i_tv80_core.mcycle[1] I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29377.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n4452_ I3=core.cpu.i_tv80_core.tstate[3] O=$abc$77013$new_n4453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3902_Y_new_inv_ I1=core.cpu.i_tv80_core.F[5] I2=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_ I3=$abc$77013$new_n2887_ O=$abc$77013$new_n4454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_ I1=$abc$77013$new_n3530_ I2=$abc$77013$new_n3534_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ O=$abc$77013$new_n4455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_ I1=$abc$77013$new_n4454_ I2=$abc$77013$new_n4455_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3911_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_ I2=$abc$77013$new_n2874_ I3=$false O=$abc$77013$new_n4457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3911_Y_new_inv_ I1=$abc$77013$new_n4457_ I2=$abc$77013$new_n3178_ I3=$abc$77013$new_n2874_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3917_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110000110101
.gate SB_LUT4 I0=$abc$77013$new_n3585_ I1=$abc$77013$new_n3589_ I2=core.cpu.di_reg[7] I3=$abc$77013$new_n2744_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3849_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3849_Y_new_ I2=$abc$77013$new_n2874_ I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3853_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[0] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ O=$abc$77013$new_n4461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_ I1=$abc$77013$new_n4461_ I2=core.cpu.i_tv80_core.IR[3] I3=$abc$77013$new_n3600_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$ternary$/usr/bin/../share/yosys/techmap.v:445$42053_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ISet[0] I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9339.$ternary$/usr/bin/../share/yosys/techmap.v:445$42030_Y[1]_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$ternary$/usr/bin/../share/yosys/techmap.v:445$42053_Y[3]_new_inv_ I3=core.cpu.i_tv80_core.ISet[1] O=core.cpu.i_tv80_core.ID16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][0] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4464_ O=$abc$77013$new_n4465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4466_ O=$abc$77013$new_n4467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4468_ O=$abc$77013$new_n4469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][6] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][6] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4470_ O=$abc$77013$new_n4471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[1][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[0][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[5][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[4][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4472_ O=$abc$77013$new_n4473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][0] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][0] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4474_ O=$abc$77013$new_n4475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.RegBusA_r[1] I1=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_ I3=$abc$77013$new_n1479_ O=$abc$77013$new_n4476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$77013$new_n1479_ I1=$abc$77013$new_n3675_ I2=$abc$77013$new_n3624_ I3=$abc$77013$new_n4476_ O=core.cpu.i_tv80_core.i_reg.DIL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][1] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][1] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4478_ O=$abc$77013$new_n4479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4480_ O=$abc$77013$new_n4481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4482_ O=$abc$77013$new_n4483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][4] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][4] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4484_ O=$abc$77013$new_n4485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][5] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4486_ O=$abc$77013$new_n4487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[1][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[0][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[5][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[4][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4488_ O=$abc$77013$new_n4489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$77013$new_n3912_ I1=core.cpu.i_tv80_core.SP[0] I2=core.cpu.i_tv80_core.SP[8] I3=$abc$77013$new_n3941_ O=$abc$77013$new_n4490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.Set_BusB_To[2] I1=$abc$77013$new_n4490_ I2=core.cpu.i_tv80_core.F[0] I3=$abc$77013$new_n3943_ O=$abc$77013$new_n4491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$77013$new_n3951_ I1=$abc$77013$new_n3910_ I2=$abc$77013$new_n4502_ I3=$abc$77013$new_n4491_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[4] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_ I2=$abc$77013$new_n1866_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_ O=$abc$77013$new_n4493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I1=$abc$77013$new_n4493_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62017[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100001010
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62017[3]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_ I2=$abc$77013$new_n3917_ I3=$abc$77013$new_n3920_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$ternary$/usr/bin/../share/yosys/techmap.v:445$51705_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$ternary$/usr/bin/../share/yosys/techmap.v:445$51705_Y_new_ I1=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I2=$abc$77013$new_n3921_ I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I2=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n4497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$77013$new_n1580_ I1=$abc$77013$new_n3932_ I2=$abc$77013$new_n2241_ I3=$abc$77013$new_n4497_ O=$abc$77013$new_n4498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4498_ I1=$abc$77013$new_n3927_ I2=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I3=$abc$77013$new_n3933_ O=$abc$77013$new_n4499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_ I1=$abc$77013$new_n4499_ I2=core.cpu.i_tv80_core.IR[0] I3=core.cpu.i_tv80_core.mcycle[6] O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_ I1=core.cpu.di_reg[0] I2=$abc$77013$new_n3938_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$new_n4501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_ I1=core.cpu.i_tv80_core.PC[8] I2=$abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_ I3=$abc$77013$new_n4501_ O=$abc$77013$new_n4502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[2] I2=$abc$77013$new_n3978_ I3=$abc$77013$new_n3979_ O=$abc$77013$new_n4503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4508_ I1=$abc$77013$new_n4510_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$new_n4504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$abc$77013$new_n4467_ I1=$abc$77013$new_n4481_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$new_n4504_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[2]_new_ I2=$abc$77013$new_n4503_ I3=$abc$77013$new_n3977_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][2] I1=core.cpu.i_tv80_core.i_reg.RegsH[6][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4507_ O=$abc$77013$new_n4508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][2] I1=core.cpu.i_tv80_core.i_reg.RegsL[6][2] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4509_ O=$abc$77013$new_n4510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$new_n3943_ I1=core.cpu.i_tv80_core.F[3] I2=$abc$77013$new_n3982_ I3=$abc$77013$new_n3993_ O=$abc$77013$new_n4511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4516_ I1=$abc$77013$new_n4518_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$new_n4512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$77013$new_n4469_ I1=$abc$77013$new_n4483_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$new_n4512_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[3]_new_ I2=$abc$77013$new_n4511_ I3=$abc$77013$new_n3981_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][3] I1=core.cpu.i_tv80_core.i_reg.RegsH[6][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4515_ O=$abc$77013$new_n4516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][3] I1=core.cpu.i_tv80_core.i_reg.RegsL[6][3] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4517_ O=$abc$77013$new_n4518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][5] I1=core.cpu.i_tv80_core.i_reg.RegsH[6][5] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4519_ O=$abc$77013$new_n4520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I1=$abc$77013$new_n4520_ I2=$abc$77013$new_n3650_ I3=$false O=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[5]_new_ I1=$abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[5]_new_ I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[5] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[5]_new_inv_ I3=$false O=$abc$77013$new_n4523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_ I1=core.cpu.i_tv80_core.ACC[7] I2=$abc$77013$new_n4043_ I3=$abc$77013$new_n4044_ O=$abc$77013$new_n4524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4529_ I1=$abc$77013$new_n4531_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_ O=$abc$77013$new_n4525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$77013$new_n4473_ I1=$abc$77013$new_n4489_ I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_ I3=$abc$77013$new_n4525_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[7]_new_ I2=$abc$77013$new_n4524_ I3=$abc$77013$new_n4042_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[3][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[2][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsH[7][7] I1=core.cpu.i_tv80_core.i_reg.RegsH[6][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4528_ O=$abc$77013$new_n4529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[3][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[2][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_ O=$abc$77013$new_n4530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.RegsL[7][7] I1=core.cpu.i_tv80_core.i_reg.RegsL[6][7] I2=$abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_ I3=$abc$77013$new_n4530_ O=$abc$77013$new_n4531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=core.spi0.reg_data_wr[3] I1=core.spi0.reg_data_wr[7] I2=core.spi0.master.bit_count[1] I3=core.spi0.master.bit_count[2] O=$abc$77013$new_n4533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_ I1=$abc$77013$new_n4081_ I2=$abc$77013$auto$wreduce.cc:455:run$31583[0]_new_ I3=core.cpu.i_tv80_core.ISet[0] O=$abc$77013$new_n4536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_ I1=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_ I2=$abc$77013$new_n4536_ I3=core.cpu.i_tv80_core.ISet[1] O=core.cpu.i_tv80_core.mcycles_d[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_ I2=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I3=$abc$77013$new_n4584_ O=$abc$77013$new_n4540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I3=$abc$77013$new_n4540_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[1]_new_ I2=$abc$77013$new_n4106_ I3=$false O=core.cpu.i_tv80_core.mcycles_d[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[2] I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_ I2=core.cpu.i_tv80_core.mcycle[1] I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$14\Set_BusA_To[3:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[3] I1=$abc$77013$new_n4182_ I2=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$14\Set_BusA_To[3:0][0]_new_ I3=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_ O=$abc$77013$new_n4544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n4544_ I1=$abc$77013$new_n1522_ I2=$abc$77013$new_n1579_ I3=$abc$77013$new_n4183_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[0]_new_ I2=$abc$77013$new_n1584_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_ O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_ O=$abc$77013$new_n4547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4547_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_ I2=$abc$77013$new_n4233_ I3=$abc$77013$new_n4244_ O=$abc$77013$new_n4548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4548_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_ I2=$abc$77013$new_n4249_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n4549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$77013$new_n2004_ I1=$abc$77013$new_n4549_ I2=$abc$77013$new_n2005_ I3=core.cpu.i_tv80_core.ISet[1] O=$abc$77013$new_n4550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_ I1=core.spi0.reg_clockdiv[5] I2=$abc$77013$new_n2687_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60760[0]_new_inv_ O=$abc$77013$core.spi0.read_data[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.ram.spram_q[5] I1=$abc$77013$core.ram.read_sel_new_ I2=$abc$77013$core.spi0.read_data[5]_new_ I3=$abc$77013$core.spi0.read_sel_new_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$77013$new_n2692_ I1=$abc$77013$new_n2697_ I2=$abc$77013$core.uart0.read_sel_new_ I3=$abc$77013$new_n4322_ O=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$77013$new_n2679_ I1=$abc$77013$new_n2690_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[0]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[1]_new_inv_ O=core.cpu.di[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[2] I1=core.cpu.di_reg[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1504_ O=$abc$77013$new_n4555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[2] I1=core.cpu.i_tv80_core.SP[10] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.i_reg.DOAL[2] I1=core.cpu.i_tv80_core.i_reg.DOAH[2] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$77013$new_n4555_ I1=$abc$77013$new_n4556_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[2]_new_inv_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32976_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[3] I1=core.cpu.i_tv80_core.SP[11] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.ACC[5] I1=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_ I2=core.cpu.di_reg[5] I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_ O=$abc$77013$new_n4560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[5] I1=core.cpu.i_tv80_core.SP[13] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[5]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ I2=$abc$77013$new_n4560_ I3=$abc$77013$new_n4561_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32979_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.cpu.i_tv80_core.SP[6] I1=core.cpu.i_tv80_core.SP[14] I2=$abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_ I3=$abc$77013$new_n1590_ O=$abc$77013$new_n4563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[6]_new_ I1=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_ I2=$abc$77013$new_n1706_ I3=$abc$77013$new_n4563_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32980_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$77013$new_n4214_ I1=$abc$77013$new_n4209_ I2=core.i2c0.master.mode_rw I3=core.i2c0.master.bit_count[2] O=$abc$77013$techmap\core.i2c0.master.$ternary$./rtl/simplei2c.v:109$803_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=core.cpu.i_tv80_core.mcycle[1] I1=core.cpu.i_tv80_core.mcycle[2] I2=core.cpu.i_tv80_core.mcycle[3] I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_ O=$abc$77013$new_n4566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$77013$auto$wreduce.cc:455:run$31584[1]_new_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_ I2=$abc$77013$new_n4566_ I3=core.cpu.i_tv80_core.mcycle[0] O=$abc$77013$new_n4567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_ I1=$abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42085_Y[1]_new_ I3=$abc$77013$new_n2054_ O=$abc$77013$new_n4568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$77013$new_n4567_ I1=$abc$77013$new_n4568_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_ I3=$abc$77013$new_n4240_ O=$abc$77013$new_n4569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_ I1=core.cpu.i_tv80_core.mcycle[0] I2=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ I3=$abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_ O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=core.cpu.i_tv80_core.IR[6] I1=core.cpu.i_tv80_core.IR[7] I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[3]_new_ I3=$false O=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_ I1=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_ I2=$abc$77013$new_n1422_ I3=$abc$77013$new_n1905_ O=$abc$77013$new_n4572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$77013$new_n1892_ I1=$abc$77013$new_n4572_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_ I3=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_ O=$abc$77013$new_n4573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$new_n4573_ I1=$abc$77013$new_n2349_ I2=$abc$77013$new_n4427_ I3=$abc$77013$new_n4428_ O=$abc$77013$new_n4574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$77013$new_n2289_ I1=$abc$77013$new_n4574_ I2=core.cpu.i_tv80_core.tstate[3] I3=$abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_ O=$abc$77013$new_n4575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_ I1=$abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_ I2=$abc$77013$new_n2874_ I3=$false O=$abc$77013$new_n4576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4092_Y_new_ I1=$abc$77013$new_n4576_ I2=$abc$77013$new_n3178_ I3=$abc$77013$new_n2874_ O=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4098_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110000111010
.gate SB_LUT4 I0=core.spi0.reg_data_wr[2] I1=core.spi0.reg_data_wr[6] I2=core.spi0.master.bit_count[1] I3=core.spi0.master.bit_count[2] O=$abc$77013$new_n4578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=core.spi0.reg_data_wr[0] I1=core.spi0.reg_data_wr[4] I2=core.spi0.master.bit_count[1] I3=$abc$77013$new_n4578_ O=$abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$9\buffer[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=core.spi0.reg_data_wr[1] I1=core.spi0.reg_data_wr[5] I2=core.spi0.master.bit_count[1] I3=$abc$77013$new_n4533_ O=$abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$13\buffer[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$13\buffer[7:0][0]_new_ I1=$abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$9\buffer[7:0][0]_new_ I2=core.spi0.master.bit_count[0] I3=$false O=$abc$77013$techmap\core.spi0.master.$0\mosi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_ I1=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_ I2=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_ I3=$abc$77013$auto$wreduce.cc:455:run$31583[1]_new_ O=$abc$77013$new_n4582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100000000111
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_ I1=$abc$77013$new_n4582_ I2=$abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_ I3=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42160_Y[1]_new_inv_ O=$abc$77013$new_n4583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_ I1=core.cpu.i_tv80_core.NMICycle I2=$abc$77013$new_n4583_ I3=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_ O=$abc$77013$new_n4584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_CARRY CI=core.cpu.i_tv80_core.BusA[0] CO=$auto$alumacc.cc:474:replace_alu$31802.C[2] I0=core.cpu.i_tv80_core.BusA[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[2] CO=$auto$alumacc.cc:474:replace_alu$31802.C[3] I0=core.cpu.i_tv80_core.BusA[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[3] CO=$auto$alumacc.cc:474:replace_alu$31802.C[4] I0=core.cpu.i_tv80_core.BusA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[4] CO=$auto$alumacc.cc:474:replace_alu$31802.C[5] I0=core.cpu.i_tv80_core.BusA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[5] CO=$auto$alumacc.cc:474:replace_alu$31802.C[6] I0=core.cpu.i_tv80_core.BusA[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[6] CO=$auto$alumacc.cc:474:replace_alu$31802.C[7] I0=core.cpu.i_tv80_core.BusA[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31802.C[7] CO=$abc$77013$auto$alumacc.cc:491:replace_alu$31804[7] I0=core.cpu.i_tv80_core.BusA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1] CO=$auto$alumacc.cc:474:replace_alu$31813.C[3] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31813.C[3] CO=$auto$alumacc.cc:474:replace_alu$31813.C[4] I0=$true I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31813.C[4] CO=$abc$77013$auto$alumacc.cc:491:replace_alu$31815[4] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=core.cpu.i_tv80_core.A[13] CO=$auto$alumacc.cc:474:replace_alu$31818.C[15] I0=core.cpu.i_tv80_core.A[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:93|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31818.C[15] CO=$abc$77013$auto$alumacc.cc:491:replace_alu$31820[15] I0=core.cpu.i_tv80_core.A[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:93|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[10] CO=$auto$alumacc.cc:474:replace_alu$31823.C[11] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[11] CO=$auto$alumacc.cc:474:replace_alu$31823.C[12] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[12] CO=$auto$alumacc.cc:474:replace_alu$31823.C[13] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[13] CO=$auto$alumacc.cc:474:replace_alu$31823.C[14] I0=$true I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[14] CO=$auto$alumacc.cc:474:replace_alu$31823.C[15] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[15] CO=$abc$77013$auto$alumacc.cc:491:replace_alu$31825[15] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0] CO=$auto$alumacc.cc:474:replace_alu$31823.C[2] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[2] CO=$auto$alumacc.cc:474:replace_alu$31823.C[3] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[3] CO=$auto$alumacc.cc:474:replace_alu$31823.C[4] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[4] CO=$auto$alumacc.cc:474:replace_alu$31823.C[5] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[5] CO=$auto$alumacc.cc:474:replace_alu$31823.C[6] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[6] CO=$auto$alumacc.cc:474:replace_alu$31823.C[7] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[7] CO=$auto$alumacc.cc:474:replace_alu$31823.C[8] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[8] CO=$auto$alumacc.cc:474:replace_alu$31823.C[9] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31823.C[9] CO=$auto$alumacc.cc:474:replace_alu$31823.C[10] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:92|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=core.cpu.i_tv80_core.Pre_XY_F_M[0] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.Pre_XY_F_M[0] CO=$auto$alumacc.cc:474:replace_alu$31847.C[2] I0=$false I1=core.cpu.i_tv80_core.Pre_XY_F_M[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.Pre_XY_F_M[2] I3=$auto$alumacc.cc:474:replace_alu$31847.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31565[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.cpu.i_tv80_core.i_reg.DOAL[0] I3=$false O=core.cpu.i_tv80_core.ID16[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[2] I3=$auto$alumacc.cc:474:replace_alu$31850.C[10] O=core.cpu.i_tv80_core.ID16[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[10] CO=$auto$alumacc.cc:474:replace_alu$31850.C[11] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[3] I3=$auto$alumacc.cc:474:replace_alu$31850.C[11] O=core.cpu.i_tv80_core.ID16[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[11] CO=$auto$alumacc.cc:474:replace_alu$31850.C[12] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[4] I3=$auto$alumacc.cc:474:replace_alu$31850.C[12] O=core.cpu.i_tv80_core.ID16[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[12] CO=$auto$alumacc.cc:474:replace_alu$31850.C[13] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[5] I3=$auto$alumacc.cc:474:replace_alu$31850.C[13] O=core.cpu.i_tv80_core.ID16[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[13] CO=$auto$alumacc.cc:474:replace_alu$31850.C[14] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[6] I3=$auto$alumacc.cc:474:replace_alu$31850.C[14] O=core.cpu.i_tv80_core.ID16[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[14] CO=$auto$alumacc.cc:474:replace_alu$31850.C[15] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[7] I3=$auto$alumacc.cc:474:replace_alu$31850.C[15] O=core.cpu.i_tv80_core.ID16[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.i_reg.DOAL[0] CO=$auto$alumacc.cc:474:replace_alu$31850.C[2] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[2] I3=$auto$alumacc.cc:474:replace_alu$31850.C[2] O=core.cpu.i_tv80_core.ID16[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[2] CO=$auto$alumacc.cc:474:replace_alu$31850.C[3] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[3] I3=$auto$alumacc.cc:474:replace_alu$31850.C[3] O=core.cpu.i_tv80_core.ID16[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[3] CO=$auto$alumacc.cc:474:replace_alu$31850.C[4] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[4] I3=$auto$alumacc.cc:474:replace_alu$31850.C[4] O=core.cpu.i_tv80_core.ID16[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[4] CO=$auto$alumacc.cc:474:replace_alu$31850.C[5] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[5] I3=$auto$alumacc.cc:474:replace_alu$31850.C[5] O=core.cpu.i_tv80_core.ID16[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[5] CO=$auto$alumacc.cc:474:replace_alu$31850.C[6] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[6] I3=$auto$alumacc.cc:474:replace_alu$31850.C[6] O=core.cpu.i_tv80_core.ID16[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[6] CO=$auto$alumacc.cc:474:replace_alu$31850.C[7] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAL[7] I3=$auto$alumacc.cc:474:replace_alu$31850.C[7] O=core.cpu.i_tv80_core.ID16[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[7] CO=$auto$alumacc.cc:474:replace_alu$31850.C[8] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAL[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[0] I3=$auto$alumacc.cc:474:replace_alu$31850.C[8] O=core.cpu.i_tv80_core.ID16[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[8] CO=$auto$alumacc.cc:474:replace_alu$31850.C[9] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.ID16_B[15] I2=core.cpu.i_tv80_core.i_reg.DOAH[1] I3=$auto$alumacc.cc:474:replace_alu$31850.C[9] O=core.cpu.i_tv80_core.ID16[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31850.C[9] CO=$auto$alumacc.cc:474:replace_alu$31850.C[10] I0=core.cpu.i_tv80_core.ID16_B[15] I1=core.cpu.i_tv80_core.i_reg.DOAH[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1332|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[0] I2=core.cpu.i_tv80_core.PC16_B[0] I3=$false O=core.cpu.i_tv80_core.PC16[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$31853.C[1] I0=core.cpu.i_tv80_core.PC[0] I1=core.cpu.i_tv80_core.PC16_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[10] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[10] O=core.cpu.i_tv80_core.PC16[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[10] CO=$auto$alumacc.cc:474:replace_alu$31853.C[11] I0=core.cpu.i_tv80_core.PC[10] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[11] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[11] O=core.cpu.i_tv80_core.PC16[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[11] CO=$auto$alumacc.cc:474:replace_alu$31853.C[12] I0=core.cpu.i_tv80_core.PC[11] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[12] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[12] O=core.cpu.i_tv80_core.PC16[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[12] CO=$auto$alumacc.cc:474:replace_alu$31853.C[13] I0=core.cpu.i_tv80_core.PC[12] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[13] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[13] O=core.cpu.i_tv80_core.PC16[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[13] CO=$auto$alumacc.cc:474:replace_alu$31853.C[14] I0=core.cpu.i_tv80_core.PC[13] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[14] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[14] O=core.cpu.i_tv80_core.PC16[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[14] CO=$auto$alumacc.cc:474:replace_alu$31853.C[15] I0=core.cpu.i_tv80_core.PC[14] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[15] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[15] O=core.cpu.i_tv80_core.PC16[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[1] I2=core.cpu.i_tv80_core.PC16_B[1] I3=$auto$alumacc.cc:474:replace_alu$31853.C[1] O=core.cpu.i_tv80_core.PC16[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[1] CO=$auto$alumacc.cc:474:replace_alu$31853.C[2] I0=core.cpu.i_tv80_core.PC[1] I1=core.cpu.i_tv80_core.PC16_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[2] I2=core.cpu.i_tv80_core.PC16_B[2] I3=$auto$alumacc.cc:474:replace_alu$31853.C[2] O=core.cpu.i_tv80_core.PC16[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[2] CO=$auto$alumacc.cc:474:replace_alu$31853.C[3] I0=core.cpu.i_tv80_core.PC[2] I1=core.cpu.i_tv80_core.PC16_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[3] I2=core.cpu.i_tv80_core.PC16_B[3] I3=$auto$alumacc.cc:474:replace_alu$31853.C[3] O=core.cpu.i_tv80_core.PC16[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[3] CO=$auto$alumacc.cc:474:replace_alu$31853.C[4] I0=core.cpu.i_tv80_core.PC[3] I1=core.cpu.i_tv80_core.PC16_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[4] I2=core.cpu.i_tv80_core.PC16_B[4] I3=$auto$alumacc.cc:474:replace_alu$31853.C[4] O=core.cpu.i_tv80_core.PC16[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[4] CO=$auto$alumacc.cc:474:replace_alu$31853.C[5] I0=core.cpu.i_tv80_core.PC[4] I1=core.cpu.i_tv80_core.PC16_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[5] I2=core.cpu.i_tv80_core.PC16_B[5] I3=$auto$alumacc.cc:474:replace_alu$31853.C[5] O=core.cpu.i_tv80_core.PC16[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[5] CO=$auto$alumacc.cc:474:replace_alu$31853.C[6] I0=core.cpu.i_tv80_core.PC[5] I1=core.cpu.i_tv80_core.PC16_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[6] I2=core.cpu.i_tv80_core.PC16_B[6] I3=$auto$alumacc.cc:474:replace_alu$31853.C[6] O=core.cpu.i_tv80_core.PC16[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[6] CO=$auto$alumacc.cc:474:replace_alu$31853.C[7] I0=core.cpu.i_tv80_core.PC[6] I1=core.cpu.i_tv80_core.PC16_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[7] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[7] O=core.cpu.i_tv80_core.PC16[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[7] CO=$auto$alumacc.cc:474:replace_alu$31853.C[8] I0=core.cpu.i_tv80_core.PC[7] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[8] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[8] O=core.cpu.i_tv80_core.PC16[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[8] CO=$auto$alumacc.cc:474:replace_alu$31853.C[9] I0=core.cpu.i_tv80_core.PC[8] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.PC[9] I2=core.cpu.i_tv80_core.PC16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31853.C[9] O=core.cpu.i_tv80_core.PC16[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31853.C[9] CO=$auto$alumacc.cc:474:replace_alu$31853.C[10] I0=core.cpu.i_tv80_core.PC[9] I1=core.cpu.i_tv80_core.PC16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1333|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[0] I2=core.cpu.i_tv80_core.SP16_B[0] I3=$false O=core.cpu.i_tv80_core.SP16[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$31856.C[1] I0=core.cpu.i_tv80_core.SP16_A[0] I1=core.cpu.i_tv80_core.SP16_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[10] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[10] O=core.cpu.i_tv80_core.SP16[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[10] CO=$auto$alumacc.cc:474:replace_alu$31856.C[11] I0=core.cpu.i_tv80_core.SP16_A[10] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[11] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[11] O=core.cpu.i_tv80_core.SP16[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[11] CO=$auto$alumacc.cc:474:replace_alu$31856.C[12] I0=core.cpu.i_tv80_core.SP16_A[11] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[12] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[12] O=core.cpu.i_tv80_core.SP16[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[12] CO=$auto$alumacc.cc:474:replace_alu$31856.C[13] I0=core.cpu.i_tv80_core.SP16_A[12] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[13] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[13] O=core.cpu.i_tv80_core.SP16[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[13] CO=$auto$alumacc.cc:474:replace_alu$31856.C[14] I0=core.cpu.i_tv80_core.SP16_A[13] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[14] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[14] O=core.cpu.i_tv80_core.SP16[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[14] CO=$auto$alumacc.cc:474:replace_alu$31856.C[15] I0=core.cpu.i_tv80_core.SP16_A[14] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[15] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[15] O=core.cpu.i_tv80_core.SP16[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[1] I2=core.cpu.i_tv80_core.SP16_B[1] I3=$auto$alumacc.cc:474:replace_alu$31856.C[1] O=core.cpu.i_tv80_core.SP16[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[1] CO=$auto$alumacc.cc:474:replace_alu$31856.C[2] I0=core.cpu.i_tv80_core.SP16_A[1] I1=core.cpu.i_tv80_core.SP16_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[2] I2=core.cpu.i_tv80_core.SP16_B[2] I3=$auto$alumacc.cc:474:replace_alu$31856.C[2] O=core.cpu.i_tv80_core.SP16[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[2] CO=$auto$alumacc.cc:474:replace_alu$31856.C[3] I0=core.cpu.i_tv80_core.SP16_A[2] I1=core.cpu.i_tv80_core.SP16_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[3] I2=core.cpu.i_tv80_core.SP16_B[3] I3=$auto$alumacc.cc:474:replace_alu$31856.C[3] O=core.cpu.i_tv80_core.SP16[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[3] CO=$auto$alumacc.cc:474:replace_alu$31856.C[4] I0=core.cpu.i_tv80_core.SP16_A[3] I1=core.cpu.i_tv80_core.SP16_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[4] I2=core.cpu.i_tv80_core.SP16_B[4] I3=$auto$alumacc.cc:474:replace_alu$31856.C[4] O=core.cpu.i_tv80_core.SP16[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[4] CO=$auto$alumacc.cc:474:replace_alu$31856.C[5] I0=core.cpu.i_tv80_core.SP16_A[4] I1=core.cpu.i_tv80_core.SP16_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[5] I2=core.cpu.i_tv80_core.SP16_B[5] I3=$auto$alumacc.cc:474:replace_alu$31856.C[5] O=core.cpu.i_tv80_core.SP16[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[5] CO=$auto$alumacc.cc:474:replace_alu$31856.C[6] I0=core.cpu.i_tv80_core.SP16_A[5] I1=core.cpu.i_tv80_core.SP16_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[6] I2=core.cpu.i_tv80_core.SP16_B[6] I3=$auto$alumacc.cc:474:replace_alu$31856.C[6] O=core.cpu.i_tv80_core.SP16[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[6] CO=$auto$alumacc.cc:474:replace_alu$31856.C[7] I0=core.cpu.i_tv80_core.SP16_A[6] I1=core.cpu.i_tv80_core.SP16_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[7] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[7] O=core.cpu.i_tv80_core.SP16[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[7] CO=$auto$alumacc.cc:474:replace_alu$31856.C[8] I0=core.cpu.i_tv80_core.SP16_A[7] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[8] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[8] O=core.cpu.i_tv80_core.SP16[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[8] CO=$auto$alumacc.cc:474:replace_alu$31856.C[9] I0=core.cpu.i_tv80_core.SP16_A[8] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.SP16_A[9] I2=core.cpu.i_tv80_core.SP16_B[15] I3=$auto$alumacc.cc:474:replace_alu$31856.C[9] O=core.cpu.i_tv80_core.SP16[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31856.C[9] CO=$auto$alumacc.cc:474:replace_alu$31856.C[10] I0=core.cpu.i_tv80_core.SP16_A[9] I1=core.cpu.i_tv80_core.SP16_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1334|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=core.cpu.i_tv80_core.TmpAddr[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31566[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[10] I3=$auto$alumacc.cc:474:replace_alu$31859.C[10] O=$abc$77013$auto$wreduce.cc:455:run$31566[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[10] CO=$auto$alumacc.cc:474:replace_alu$31859.C[11] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[11] I3=$auto$alumacc.cc:474:replace_alu$31859.C[11] O=$abc$77013$auto$wreduce.cc:455:run$31566[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[11] CO=$auto$alumacc.cc:474:replace_alu$31859.C[12] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[12] I3=$auto$alumacc.cc:474:replace_alu$31859.C[12] O=$abc$77013$auto$wreduce.cc:455:run$31566[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[12] CO=$auto$alumacc.cc:474:replace_alu$31859.C[13] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[13] I3=$auto$alumacc.cc:474:replace_alu$31859.C[13] O=$abc$77013$auto$wreduce.cc:455:run$31566[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[13] CO=$auto$alumacc.cc:474:replace_alu$31859.C[14] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[14] I3=$auto$alumacc.cc:474:replace_alu$31859.C[14] O=$abc$77013$auto$wreduce.cc:455:run$31566[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[14] CO=$auto$alumacc.cc:474:replace_alu$31859.C[15] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[15] I3=$auto$alumacc.cc:474:replace_alu$31859.C[15] O=$abc$77013$auto$wreduce.cc:455:run$31566[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.TmpAddr[0] CO=$auto$alumacc.cc:474:replace_alu$31859.C[2] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[2] I3=$auto$alumacc.cc:474:replace_alu$31859.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31566[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[2] CO=$auto$alumacc.cc:474:replace_alu$31859.C[3] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[3] I3=$auto$alumacc.cc:474:replace_alu$31859.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31566[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[3] CO=$auto$alumacc.cc:474:replace_alu$31859.C[4] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[4] I3=$auto$alumacc.cc:474:replace_alu$31859.C[4] O=$abc$77013$auto$wreduce.cc:455:run$31566[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[4] CO=$auto$alumacc.cc:474:replace_alu$31859.C[5] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[5] I3=$auto$alumacc.cc:474:replace_alu$31859.C[5] O=$abc$77013$auto$wreduce.cc:455:run$31566[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[5] CO=$auto$alumacc.cc:474:replace_alu$31859.C[6] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[6] I3=$auto$alumacc.cc:474:replace_alu$31859.C[6] O=$abc$77013$auto$wreduce.cc:455:run$31566[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[6] CO=$auto$alumacc.cc:474:replace_alu$31859.C[7] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[7] I3=$auto$alumacc.cc:474:replace_alu$31859.C[7] O=$abc$77013$auto$wreduce.cc:455:run$31566[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[7] CO=$auto$alumacc.cc:474:replace_alu$31859.C[8] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[8] I3=$auto$alumacc.cc:474:replace_alu$31859.C[8] O=$abc$77013$auto$wreduce.cc:455:run$31566[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[8] CO=$auto$alumacc.cc:474:replace_alu$31859.C[9] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.TmpAddr[9] I3=$auto$alumacc.cc:474:replace_alu$31859.C[9] O=$abc$77013$auto$wreduce.cc:455:run$31566[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31859.C[9] CO=$auto$alumacc.cc:474:replace_alu$31859.C[10] I0=$false I1=core.cpu.i_tv80_core.TmpAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:593|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31568[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.BusA[1] CO=$auto$alumacc.cc:474:replace_alu$31862.C[3] I0=$true I1=core.cpu.i_tv80_core.BusA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[3] I3=$auto$alumacc.cc:474:replace_alu$31862.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31568[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31862.C[3] CO=$auto$alumacc.cc:474:replace_alu$31862.C[4] I0=$false I1=core.cpu.i_tv80_core.BusA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[4] I3=$auto$alumacc.cc:474:replace_alu$31862.C[4] O=$abc$77013$auto$wreduce.cc:455:run$31568[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31862.C[4] CO=$auto$alumacc.cc:474:replace_alu$31862.C[5] I0=$false I1=core.cpu.i_tv80_core.BusA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[5] I3=$auto$alumacc.cc:474:replace_alu$31862.C[5] O=$abc$77013$auto$wreduce.cc:455:run$31568[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31862.C[5] CO=$auto$alumacc.cc:474:replace_alu$31862.C[6] I0=$false I1=core.cpu.i_tv80_core.BusA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[6] I3=$auto$alumacc.cc:474:replace_alu$31862.C[6] O=$abc$77013$auto$wreduce.cc:455:run$31568[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31862.C[6] CO=$auto$alumacc.cc:474:replace_alu$31862.C[7] I0=$false I1=core.cpu.i_tv80_core.BusA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.cpu.i_tv80_core.BusA[7] I3=$auto$alumacc.cc:474:replace_alu$31862.C[7] O=$abc$77013$auto$wreduce.cc:455:run$31568[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31862.C[7] CO=$auto$alumacc.cc:474:replace_alu$31862.C[8] I0=$false I1=core.cpu.i_tv80_core.BusA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$31862.C[8] O=$abc$77013$auto$wreduce.cc:455:run$31568[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:234|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0] I3=$false O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1] CO=$auto$alumacc.cc:474:replace_alu$31865.C[7] I0=$true I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[3] I3=$auto$alumacc.cc:474:replace_alu$31865.C[7] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31865.C[7] CO=$auto$alumacc.cc:474:replace_alu$31865.C[8] I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4] I3=$auto$alumacc.cc:474:replace_alu$31865.C[8] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:240|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[0] I2=$false I3=$true O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[10] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[10] CO=$auto$alumacc.cc:474:replace_alu$31868.C[11] I0=core.uart0.uart0.clk_gen.Baud_Cnt[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[11] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[11] CO=$auto$alumacc.cc:474:replace_alu$31868.C[12] I0=core.uart0.uart0.clk_gen.Baud_Cnt[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[12] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[12] CO=$auto$alumacc.cc:474:replace_alu$31868.C[13] I0=core.uart0.uart0.clk_gen.Baud_Cnt[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[13] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[13] CO=$auto$alumacc.cc:474:replace_alu$31868.C[14] I0=core.uart0.uart0.clk_gen.Baud_Cnt[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[14] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[14] CO=$auto$alumacc.cc:474:replace_alu$31868.C[15] I0=core.uart0.uart0.clk_gen.Baud_Cnt[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[15] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.clk_gen.Baud_Cnt[0] CO=$auto$alumacc.cc:474:replace_alu$31868.C[2] I0=core.uart0.uart0.clk_gen.Baud_Cnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[2] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[2] CO=$auto$alumacc.cc:474:replace_alu$31868.C[3] I0=core.uart0.uart0.clk_gen.Baud_Cnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[3] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[3] CO=$auto$alumacc.cc:474:replace_alu$31868.C[4] I0=core.uart0.uart0.clk_gen.Baud_Cnt[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[4] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[4] CO=$auto$alumacc.cc:474:replace_alu$31868.C[5] I0=core.uart0.uart0.clk_gen.Baud_Cnt[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[5] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[5] CO=$auto$alumacc.cc:474:replace_alu$31868.C[6] I0=core.uart0.uart0.clk_gen.Baud_Cnt[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[6] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[6] CO=$auto$alumacc.cc:474:replace_alu$31868.C[7] I0=core.uart0.uart0.clk_gen.Baud_Cnt[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[7] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[7] CO=$auto$alumacc.cc:474:replace_alu$31868.C[8] I0=core.uart0.uart0.clk_gen.Baud_Cnt[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[8] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[8] CO=$auto$alumacc.cc:474:replace_alu$31868.C[9] I0=core.uart0.uart0.clk_gen.Baud_Cnt[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.uart0.uart0.clk_gen.Baud_Cnt[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31868.C[9] O=$abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31868.C[9] CO=$auto$alumacc.cc:474:replace_alu$31868.C[10] I0=core.uart0.uart0.clk_gen.Baud_Cnt[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:226|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[0] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0] I3=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0] O=core.cpu.i_tv80_core.i_alu.Q_v[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0] CO=$auto$alumacc.cc:474:replace_alu$31871.C[1] I0=core.cpu.i_tv80_core.BusA[0] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[1] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[1] I3=$auto$alumacc.cc:474:replace_alu$31871.C[1] O=core.cpu.i_tv80_core.i_alu.Q_v[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31871.C[1] CO=$auto$alumacc.cc:474:replace_alu$31871.C[2] I0=core.cpu.i_tv80_core.BusA[1] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[2] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[2] I3=$auto$alumacc.cc:474:replace_alu$31871.C[2] O=core.cpu.i_tv80_core.i_alu.Q_v[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31871.C[2] CO=$auto$alumacc.cc:474:replace_alu$31871.C[3] I0=core.cpu.i_tv80_core.BusA[2] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[3] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[3] I3=$auto$alumacc.cc:474:replace_alu$31871.C[3] O=core.cpu.i_tv80_core.i_alu.Q_v[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31871.C[3] CO=$auto$alumacc.cc:474:replace_alu$31871.C[4] I0=core.cpu.i_tv80_core.BusA[3] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$31871.C[4] O=core.cpu.i_tv80_core.i_alu.HalfCarry_v
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:61|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.uart0.uart0.TX_Bit_Cnt[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31622[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.TX_Bit_Cnt[0] CO=$auto$alumacc.cc:474:replace_alu$31874.C[2] I0=$false I1=core.uart0.uart0.TX_Bit_Cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.TX_Bit_Cnt[2] I3=$auto$alumacc.cc:474:replace_alu$31874.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31622[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31874.C[2] CO=$auto$alumacc.cc:474:replace_alu$31874.C[3] I0=$false I1=core.uart0.uart0.TX_Bit_Cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.TX_Bit_Cnt[3] I3=$auto$alumacc.cc:474:replace_alu$31874.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31622[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:472|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[4] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0] I3=core.cpu.i_tv80_core.i_alu.HalfCarry_v O=core.cpu.i_tv80_core.i_alu.Q_v[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.i_alu.HalfCarry_v CO=$auto$alumacc.cc:474:replace_alu$31877.C[1] I0=core.cpu.i_tv80_core.BusA[4] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[5] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[1] I3=$auto$alumacc.cc:474:replace_alu$31877.C[1] O=core.cpu.i_tv80_core.i_alu.Q_v[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31877.C[1] CO=$auto$alumacc.cc:474:replace_alu$31877.C[2] I0=core.cpu.i_tv80_core.BusA[5] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[6] I2=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[2] I3=$auto$alumacc.cc:474:replace_alu$31877.C[2] O=core.cpu.i_tv80_core.i_alu.Q_v[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31877.C[2] CO=$auto$alumacc.cc:474:replace_alu$31877.C[3] I0=core.cpu.i_tv80_core.BusA[6] I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$31877.C[3] O=core.cpu.i_tv80_core.i_alu.Carry7_v
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:71|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.uart0.uart0.bit_tick.TX_Cnt[0] I3=$false O=$abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.bit_tick.TX_Cnt[0] CO=$auto$alumacc.cc:474:replace_alu$31880.C[2] I0=$false I1=core.uart0.uart0.bit_tick.TX_Cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.bit_tick.TX_Cnt[2] I3=$auto$alumacc.cc:474:replace_alu$31880.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31621[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31880.C[2] CO=$auto$alumacc.cc:474:replace_alu$31880.C[3] I0=$false I1=core.uart0.uart0.bit_tick.TX_Cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.bit_tick.TX_Cnt[3] I3=$auto$alumacc.cc:474:replace_alu$31880.C[3] O=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31880.C[3] CO=$auto$alumacc.cc:474:replace_alu$31880.C[4] I0=$false I1=core.uart0.uart0.bit_tick.TX_Cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.bit_tick.TX_Cnt[4] I3=$auto$alumacc.cc:474:replace_alu$31880.C[4] O=$abc$77013$auto$wreduce.cc:455:run$31621[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[0] I2=$true I3=$true O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.cpu.i_tv80_core.BusA[1] CO=$auto$alumacc.cc:474:replace_alu$31886.C[3] I0=core.cpu.i_tv80_core.BusA[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31886.C[3] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31886.C[3] CO=$auto$alumacc.cc:474:replace_alu$31886.C[4] I0=core.cpu.i_tv80_core.BusA[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31886.C[4] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31886.C[4] CO=$auto$alumacc.cc:474:replace_alu$31886.C[5] I0=core.cpu.i_tv80_core.BusA[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31886.C[5] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31886.C[5] CO=$auto$alumacc.cc:474:replace_alu$31886.C[6] I0=core.cpu.i_tv80_core.BusA[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31886.C[6] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31886.C[6] CO=$auto$alumacc.cc:474:replace_alu$31886.C[7] I0=core.cpu.i_tv80_core.BusA[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.cpu.i_tv80_core.BusA[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31886.C[7] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:252|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0] I2=$true I3=$true O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5] CO=$auto$alumacc.cc:474:replace_alu$31889.C[7] I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31889.C[7] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31889.C[7] CO=$auto$alumacc.cc:474:replace_alu$31889.C[8] I0=$abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$31889.C[8] O=$abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:271|./import/tv80/rtl/core/tv80_alu.v:256|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.i2c0.i2c_clk_divider.count[0] I3=$false O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.i2c0.i2c_clk_divider.count[0] CO=$auto$alumacc.cc:474:replace_alu$31892.C[2] I0=$false I1=core.i2c0.i2c_clk_divider.count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[2] I3=$auto$alumacc.cc:474:replace_alu$31892.C[2] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31892.C[2] CO=$auto$alumacc.cc:474:replace_alu$31892.C[3] I0=$false I1=core.i2c0.i2c_clk_divider.count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[3] I3=$auto$alumacc.cc:474:replace_alu$31892.C[3] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31892.C[3] CO=$auto$alumacc.cc:474:replace_alu$31892.C[4] I0=$false I1=core.i2c0.i2c_clk_divider.count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[4] I3=$auto$alumacc.cc:474:replace_alu$31892.C[4] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31892.C[4] CO=$auto$alumacc.cc:474:replace_alu$31892.C[5] I0=$false I1=core.i2c0.i2c_clk_divider.count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[5] I3=$auto$alumacc.cc:474:replace_alu$31892.C[5] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31892.C[5] CO=$auto$alumacc.cc:474:replace_alu$31892.C[6] I0=$false I1=core.i2c0.i2c_clk_divider.count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[6] I3=$auto$alumacc.cc:474:replace_alu$31892.C[6] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31892.C[6] CO=$auto$alumacc.cc:474:replace_alu$31892.C[7] I0=$false I1=core.i2c0.i2c_clk_divider.count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.i2c0.i2c_clk_divider.count[7] I3=$auto$alumacc.cc:474:replace_alu$31892.C[7] O=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[0] I2=$false I3=$true O=$abc$77013$auto$wreduce.cc:455:run$31616[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.i2c0.master.bit_count[0] CO=$auto$alumacc.cc:474:replace_alu$31895.C[2] I0=core.i2c0.master.bit_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31616[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31895.C[2] CO=$auto$alumacc.cc:474:replace_alu$31895.C[3] I0=core.i2c0.master.bit_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31616[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31895.C[3] CO=$auto$alumacc.cc:474:replace_alu$31895.C[4] I0=core.i2c0.master.bit_count[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[4] O=$abc$77013$auto$wreduce.cc:455:run$31616[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31895.C[4] CO=$auto$alumacc.cc:474:replace_alu$31895.C[5] I0=core.i2c0.master.bit_count[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[5] O=$abc$77013$auto$wreduce.cc:455:run$31616[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31895.C[5] CO=$auto$alumacc.cc:474:replace_alu$31895.C[6] I0=core.i2c0.master.bit_count[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[6] O=$abc$77013$auto$wreduce.cc:455:run$31616[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31895.C[6] CO=$auto$alumacc.cc:474:replace_alu$31895.C[7] I0=core.i2c0.master.bit_count[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.i2c0.master.bit_count[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31895.C[7] O=$abc$77013$auto$wreduce.cc:455:run$31616[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:122|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[0] I2=$false I3=$true O=$abc$77013$auto$wreduce.cc:455:run$31617[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.spi0.master.bit_count[0] CO=$auto$alumacc.cc:474:replace_alu$31898.C[2] I0=core.spi0.master.bit_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31617[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31898.C[2] CO=$auto$alumacc.cc:474:replace_alu$31898.C[3] I0=core.spi0.master.bit_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31617[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31898.C[3] CO=$auto$alumacc.cc:474:replace_alu$31898.C[4] I0=core.spi0.master.bit_count[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[4] O=$abc$77013$auto$wreduce.cc:455:run$31617[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31898.C[4] CO=$auto$alumacc.cc:474:replace_alu$31898.C[5] I0=core.spi0.master.bit_count[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[5] O=$abc$77013$auto$wreduce.cc:455:run$31617[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31898.C[5] CO=$auto$alumacc.cc:474:replace_alu$31898.C[6] I0=core.spi0.master.bit_count[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[6] O=$abc$77013$auto$wreduce.cc:455:run$31617[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31898.C[6] CO=$auto$alumacc.cc:474:replace_alu$31898.C[7] I0=core.spi0.master.bit_count[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.spi0.master.bit_count[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$31898.C[7] O=$abc$77013$auto$wreduce.cc:455:run$31617[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:115|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.spi0.spi_clk_divider.count[0] I3=$false O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.spi0.spi_clk_divider.count[0] CO=$auto$alumacc.cc:474:replace_alu$31901.C[2] I0=$false I1=core.spi0.spi_clk_divider.count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[2] I3=$auto$alumacc.cc:474:replace_alu$31901.C[2] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31901.C[2] CO=$auto$alumacc.cc:474:replace_alu$31901.C[3] I0=$false I1=core.spi0.spi_clk_divider.count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[3] I3=$auto$alumacc.cc:474:replace_alu$31901.C[3] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31901.C[3] CO=$auto$alumacc.cc:474:replace_alu$31901.C[4] I0=$false I1=core.spi0.spi_clk_divider.count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[4] I3=$auto$alumacc.cc:474:replace_alu$31901.C[4] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31901.C[4] CO=$auto$alumacc.cc:474:replace_alu$31901.C[5] I0=$false I1=core.spi0.spi_clk_divider.count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[5] I3=$auto$alumacc.cc:474:replace_alu$31901.C[5] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31901.C[5] CO=$auto$alumacc.cc:474:replace_alu$31901.C[6] I0=$false I1=core.spi0.spi_clk_divider.count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[6] I3=$auto$alumacc.cc:474:replace_alu$31901.C[6] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31901.C[6] CO=$auto$alumacc.cc:474:replace_alu$31901.C[7] I0=$false I1=core.spi0.spi_clk_divider.count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.spi0.spi_clk_divider.count[7] I3=$auto$alumacc.cc:474:replace_alu$31901.C[7] O=$abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:44|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.uart0.uart0.Bit_Phase[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31618[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.Bit_Phase[0] CO=$auto$alumacc.cc:474:replace_alu$31904.C[2] I0=$false I1=core.uart0.uart0.Bit_Phase[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.Bit_Phase[2] I3=$auto$alumacc.cc:474:replace_alu$31904.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31618[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31904.C[2] CO=$auto$alumacc.cc:474:replace_alu$31904.C[3] I0=$false I1=core.uart0.uart0.Bit_Phase[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.Bit_Phase[3] I3=$auto$alumacc.cc:474:replace_alu$31904.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31618[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:293|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.uart0.uart0.Brk_Cnt[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31619[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.Brk_Cnt[0] CO=$auto$alumacc.cc:474:replace_alu$31907.C[2] I0=$false I1=core.uart0.uart0.Brk_Cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.Brk_Cnt[2] I3=$auto$alumacc.cc:474:replace_alu$31907.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31619[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31907.C[2] CO=$auto$alumacc.cc:474:replace_alu$31907.C[3] I0=$false I1=core.uart0.uart0.Brk_Cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.Brk_Cnt[3] I3=$auto$alumacc.cc:474:replace_alu$31907.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31619[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=core.uart0.uart0.RX_Bit_Cnt[0] I3=$false O=$abc$77013$auto$wreduce.cc:455:run$31620[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.uart0.uart0.RX_Bit_Cnt[0] CO=$auto$alumacc.cc:474:replace_alu$31910.C[2] I0=$false I1=core.uart0.uart0.RX_Bit_Cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.RX_Bit_Cnt[2] I3=$auto$alumacc.cc:474:replace_alu$31910.C[2] O=$abc$77013$auto$wreduce.cc:455:run$31620[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$31910.C[2] CO=$auto$alumacc.cc:474:replace_alu$31910.C[3] I0=$false I1=core.uart0.uart0.RX_Bit_Cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.uart0.uart0.RX_Bit_Cnt[3] I3=$auto$alumacc.cc:474:replace_alu$31910.C[3] O=$abc$77013$auto$wreduce.cc:455:run$31620[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059 Q=core.cpu.i_tv80_core.i_reg.RegsH[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$0\LED_R[0:0] Q=LED_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\LED_G[0:0] Q=LED_G
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\LED_B[0:0] Q=LED_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=core.ioporta.out_2[0] Q=oled_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:54|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$true E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.busrq_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.nmi_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.int_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.wait_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$true Q=core.reset_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:73|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$77013$techmap\core.cpu.$procmux$1819_Y Q=core.cpu.wr_n S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$77013$techmap\core.cpu.$procmux$1829_Y Q=core.cpu.rd_n S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$77013$techmap\core.cpu.$procmux$1842_Y Q=core.cpu.iorq_n S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=core.cpu.di[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.di[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131 Q=core.cpu.di_reg[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk D=$abc$77013$techmap\core.cpu.$procmux$1860_Y Q=core.cpu.mreq_n S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203 Q=core.cpu.i_tv80_core.i_reg.RegsH[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266 Q=core.ioporta.out_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418 Q=core.ioporta.out_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63570 Q=core.ioporta.cfgreg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63570 Q=core.ioporta.cfgreg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:172|./rtl/simpleio.v:70|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608 Q=core.i2c0.reg_data_wr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760 Q=core.i2c0.reg_clockdiv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.$procmux$1916_Y Q=core.i2c0.master.start R=core.i2c0.master.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.master.restart
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.master.stop
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.master.mode_rw
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.master.ack_sda
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.reg_command[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.reg_command[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912 Q=core.i2c0.reg_command[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.master.CPHA
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.master.CPOL
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045 Q=core.spi0.reg_config[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197 Q=core.spi0.reg_data_wr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349 Q=core.spi0.reg_clockdiv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.$procmux$1879_Y Q=core.spi0.master.start R=core.spi0.master.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.master.finish
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501 Q=core.spi0.reg_command[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:68|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Read_To_Reg_r[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Read_To_Reg_r[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Read_To_Reg_r[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3882_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Read_To_Reg_r[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3891_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Read_To_Reg_r[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699 Q=core.uart0.uart0.IER[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699 Q=core.uart0.uart0.IER[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699 Q=core.uart0.uart0.IER[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699 Q=core.uart0.uart0.IER[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.uart0.uart0.IER[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.uart0.uart0.IER[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.uart0.uart0.IER[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.uart0.uart0.IER[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.mcycles_d[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.mcycles[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.mcycles_d[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.mcycles[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.mcycles_d[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.mcycles[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.PreserveC E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.PreserveC_r R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4169_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Save_ALU_r R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ALU_Op_r[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ALU_Op_r[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ALU_Op_r[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4179_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ALU_Op_r[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:406$1173_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Z16_r R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.Arith16 E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.Arith16_r R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:494$1210_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986 Q=core.cpu.i_tv80_core.BTR_r R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65069 Q=core.cpu.i_tv80_core.XY_Ind R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4257_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65134 Q=core.cpu.i_tv80_core.XY_State[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4257_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65134 Q=core.cpu.i_tv80_core.XY_State[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.IMode[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65225 Q=core.cpu.i_tv80_core.IStatus[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.IMode[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65225 Q=core.cpu.i_tv80_core.IStatus[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3935_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[8] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[9] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[10] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[11] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[12] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[13] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[14] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4116_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.TmpAddr[15] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:697$1252_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65433 Q=core.cpu.i_tv80_core.Alternate R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4154_Y[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[8] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[9] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[10] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[11] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[12] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[13] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[14] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3992_Y[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479 Q=core.cpu.i_tv80_core.PC[15] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[2] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[3] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[4] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3873_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[7] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[8] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[9] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[10] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[11] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[12] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[13] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[14] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3954_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.SP[15] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[2] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[3] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[4] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.F[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Fp[7] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[2] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[3] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[4] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.ACC[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354 Q=core.cpu.i_tv80_core.Ap[7] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[2] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[3] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[4] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4418_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.ACC[7] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4210_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4368_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.do[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4459_Y[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173 Q=core.cpu.i_tv80_core.IR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4479_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67661 Q=core.cpu.i_tv80_core.ISet[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4479_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67661 Q=core.cpu.i_tv80_core.ISet[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.ACC[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781 Q=core.cpu.i_tv80_core.I[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4016_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4044_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4072_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[2] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4098_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[3] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4296_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[4] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3917_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4439_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3853_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619 Q=core.cpu.i_tv80_core.F[7] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[0] Q=core.cpu.i_tv80_core.A[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[1] Q=core.cpu.i_tv80_core.A[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[2] Q=core.cpu.i_tv80_core.A[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[3] Q=core.cpu.i_tv80_core.A[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[4] Q=core.cpu.i_tv80_core.A[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[5] Q=core.cpu.i_tv80_core.A[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[6] Q=core.cpu.i_tv80_core.A[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4352_Y[7] Q=core.cpu.i_tv80_core.A[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[0] Q=core.cpu.i_tv80_core.A[8] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[1] Q=core.cpu.i_tv80_core.A[9] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[2] Q=core.cpu.i_tv80_core.A[10] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3] Q=core.cpu.i_tv80_core.A[11] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4] Q=core.cpu.i_tv80_core.A[12] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986 Q=core.cpu.i_tv80_core.A[13] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986 Q=core.cpu.i_tv80_core.A[14] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4530_Y[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986 Q=core.cpu.i_tv80_core.A[15] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:353|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$0\IncDecZ[0:0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68414 Q=core.cpu.i_tv80_core.IncDecZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DOAH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegBusA_r[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.Set_BusB_To[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrB_r[0] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.Set_BusB_To[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrB_r[1] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrB_r[2:0][2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrB_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.Set_BusA_To[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrA_r[0] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=core.cpu.i_tv80_core.Set_BusA_To[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrA_r[1] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrA_r[2:0][2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrA_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:845|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$ternary$/usr/bin/../share/yosys/techmap.v:445$36124_Y[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.BusB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32974_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32975_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32976_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32977_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32978_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32979_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32980_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32981_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613 Q=core.cpu.i_tv80_core.BusA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1005|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=core.nmi_n Q=core.cpu.i_tv80_core.Oldnmi_n R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:1135$1380_Y Q=core.cpu.i_tv80_core.INT_s R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:428$1182_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68750 Q=core.cpu.i_tv80_core.NMI_s R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:1134$1379_Y Q=core.cpu.i_tv80_core.BusReq_s R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1120|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877 Q=core.cpu.i_tv80_core.NMICycle R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877 Q=core.cpu.i_tv80_core.IntCycle R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=core.cpu.i_tv80_core.Auto_Wait_t1 Q=core.cpu.i_tv80_core.Auto_Wait_t2 R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3410_Y Q=core.cpu.i_tv80_core.Auto_Wait_t1 R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1188$1409_Y Q=core.cpu.i_tv80_core.No_BTR R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085 Q=core.cpu.i_tv80_core.Pre_XY_F_M[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085 Q=core.cpu.i_tv80_core.Pre_XY_F_M[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3426_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085 Q=core.cpu.i_tv80_core.Pre_XY_F_M[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3454_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68868 Q=core.cpu.i_tv80_core.BusAck R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3476_Y Q=core.cpu.i_tv80_core.Halt_FF R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3516_Y Q=core.cpu.i_tv80_core.IntE_FF2 R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3558_Y Q=core.cpu.i_tv80_core.IntE_FF1 R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3574_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315 Q=core.cpu.i_tv80_core.mcycle[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3599_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731 Q=core.cpu.i_tv80_core.tstate[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:103|./import/tv80/rtl/core/tv80s.v:71|./import/tv80/rtl/core/tv80_core.v:1155|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$77013$auto$rtlil.cc:1874:Eq$32012 Q=$abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145 Q=core.uart0.uart0.DLM[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473 Q=core.uart0.uart0.DLL[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787 Q=core.uart0.uart0.SCR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.MSR[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70966 Q=core.uart0.uart0.MSR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.MSR[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70978 Q=core.uart0.uart0.MSR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990 Q=core.uart0.uart0.MSR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.MSR[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70999 Q=core.uart0.uart0.MSR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032 Q=core.uart0.uart0.MCR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232 Q=core.uart0.uart0.LCR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.cpu.i_tv80_core.do[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446 Q=core.uart0.uart0.THR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=core.uart0.uart0.MCR[1] Q=core.uart0.uart0.MSR[4] R=$abc$77013$auto$rtlil.cc:1969:NotGate$76799
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.uart0.uart0.MCR[0] Q=core.uart0.uart0.MSR[5] R=$abc$77013$auto$rtlil.cc:1969:NotGate$76799
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.uart0.uart0.MCR[2] Q=core.uart0.uart0.MSR[6] R=$abc$77013$auto$rtlil.cc:1969:NotGate$76799
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.uart0.uart0.MCR[3] Q=core.uart0.uart0.MSR[7] R=$abc$77013$auto$rtlil.cc:1969:NotGate$76799
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:169|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][0] Q=core.uart0.uart0.clk_gen.Baud_Cnt[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71739 Q=core.uart0.uart0.clk_gen.Baud_Cnt[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][2] Q=core.uart0.uart0.clk_gen.Baud_Cnt[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][3] Q=core.uart0.uart0.clk_gen.Baud_Cnt[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][4] Q=core.uart0.uart0.clk_gen.Baud_Cnt[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][5] Q=core.uart0.uart0.clk_gen.Baud_Cnt[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][6] Q=core.uart0.uart0.clk_gen.Baud_Cnt[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][7] Q=core.uart0.uart0.clk_gen.Baud_Cnt[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][8] Q=core.uart0.uart0.clk_gen.Baud_Cnt[8] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][9] Q=core.uart0.uart0.clk_gen.Baud_Cnt[9] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][10] Q=core.uart0.uart0.clk_gen.Baud_Cnt[10] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][11] Q=core.uart0.uart0.clk_gen.Baud_Cnt[11] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][12] Q=core.uart0.uart0.clk_gen.Baud_Cnt[12] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][13] Q=core.uart0.uart0.clk_gen.Baud_Cnt[13] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][14] Q=core.uart0.uart0.clk_gen.Baud_Cnt[14] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\clk_gen.Baud_Cnt[15:0][15] Q=core.uart0.uart0.clk_gen.Baud_Cnt[15] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1] Q=core.uart0.uart0.baudout R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1] Q=core.uart0.uart0.input_filter.Samples[0] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1] Q=core.uart0.uart0.input_filter.Samples[1] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$77013$auto$simplemap.cc:250:simplemap_eqne$71753[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71751 Q=core.uart0.uart0.RX_Filtered S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:233|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2817_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71836 Q=core.uart0.uart0.RX_Parity R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882 Q=core.uart0.uart0.RX_Bit_Cnt[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882 Q=core.uart0.uart0.RX_Bit_Cnt[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882 Q=core.uart0.uart0.RX_Bit_Cnt[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2753_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882 Q=core.uart0.uart0.RX_Bit_Cnt[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2568_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2604_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2626_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2648_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088 Q=core.uart0.uart0.RX_ShiftReg[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678 Q=core.uart0.uart0.Brk_Cnt[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72720 Q=core.uart0.uart0.Brk_Cnt[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678 Q=core.uart0.uart0.Brk_Cnt[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2789_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678 Q=core.uart0.uart0.Brk_Cnt[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.Bit_Phase[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72808 Q=core.uart0.uart0.Bit_Phase[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.Bit_Phase[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2799_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.Bit_Phase[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2734_Y Q=core.uart0.uart0.LSR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2681_Y Q=core.uart0.uart0.LSR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2783_Y Q=core.uart0.uart0.LSR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2702_Y Q=core.uart0.uart0.LSR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2713_Y Q=core.uart0.uart0.LSR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[2] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.RX_ShiftReg[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901 Q=core.uart0.uart0.RBR[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:260|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.bit_tick.TX_Cnt[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.bit_tick.TX_Cnt[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.bit_tick.TX_Cnt[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.bit_tick.TX_Cnt[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.uart0.uart0.$2\bit_tick.TX_Cnt[4:0][4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782 Q=core.uart0.uart0.bit_tick.TX_Cnt[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2563_Y Q=core.uart0.uart0.TX_Tick R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:393|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2470.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TXD S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.TX_Next_Is_Stop E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Stop_Bit R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2422.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Next_Is_Stop R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2432.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Parity R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Bit_Cnt[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Bit_Cnt[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Bit_Cnt[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$ternary$/usr/bin/../share/yosys/techmap.v:445$38195_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_Bit_Cnt[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2391.$ternary$/usr/bin/../share/yosys/techmap.v:445$38240_Y[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515 Q=core.uart0.uart0.TX_ShiftReg[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.uart0.uart0.THR[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671 Q=core.uart0.uart0.TX_ShiftReg[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73701 Q=core.uart0.uart0.LSR[5] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73748 Q=core.uart0.uart0.LSR[6] S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107 Q=core.uart0.uart0.LSR[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:190|./rtl/uart16540_wrapper.v:46|./import/tv80/rtl/uart/T16450.v:439|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y Q=core.i2c0.i2c_clk_divider.clk_en R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[0] Q=core.i2c0.i2c_clk_divider.count[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73760 Q=core.i2c0.i2c_clk_divider.count[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[2] Q=core.i2c0.i2c_clk_divider.count[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[3] Q=core.i2c0.i2c_clk_divider.count[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[4] Q=core.i2c0.i2c_clk_divider.count[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[5] Q=core.i2c0.i2c_clk_divider.count[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[6] Q=core.i2c0.i2c_clk_divider.count[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.i2c0.i2c_clk_divider.$procmux$2368_Y[7] Q=core.i2c0.i2c_clk_divider.count[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:83|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$77013$auto$opt_reduce.cc:132:opt_mux$31396 E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73787 Q=core.i2c0.master.i2c_scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2255.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73806 Q=core.i2c0.master.i2c_sda
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][0] E=core.reset_n Q=core.i2c0.master.bit_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][1] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73839 Q=core.i2c0.master.bit_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][2] E=core.reset_n Q=core.i2c0.master.bit_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][3] E=core.reset_n Q=core.i2c0.master.bit_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][4] E=core.reset_n Q=core.i2c0.master.bit_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][5] E=core.reset_n Q=core.i2c0.master.bit_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][6] E=core.reset_n Q=core.i2c0.master.bit_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.i2c0.master.$0\bit_count[7:0][7] E=core.reset_n Q=core.i2c0.master.bit_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38867_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879 Q=core.i2c0.master.fsm_state[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38868_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879 Q=core.i2c0.master.fsm_state[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38869_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879 Q=core.i2c0.master.fsm_state[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38870_Y E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879 Q=core.i2c0.master.fsm_state[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73942 Q=core.i2c0.master.data_read[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73975 Q=core.i2c0.master.data_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74008 Q=core.i2c0.master.data_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74041 Q=core.i2c0.master.data_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74074 Q=core.i2c0.master.data_read[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74107 Q=core.i2c0.master.data_read[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74140 Q=core.i2c0.master.data_read[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.i2c0.master.i2c_sda_in E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74173 Q=core.i2c0.master.data_read[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:204|./rtl/simplei2c_wrapper.v:90|./rtl/simplei2c.v:77|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y Q=core.spi0.spi_clk_divider.clk_en R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[0] Q=core.spi0.spi_clk_divider.count[0] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74179 Q=core.spi0.spi_clk_divider.count[1] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[2] Q=core.spi0.spi_clk_divider.count[2] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[3] Q=core.spi0.spi_clk_divider.count[3] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[4] Q=core.spi0.spi_clk_divider.count[4] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[5] Q=core.spi0.spi_clk_divider.count[5] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[6] Q=core.spi0.spi_clk_divider.count[6] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.spi_clk_divider.$procmux$2368_Y[7] Q=core.spi0.spi_clk_divider.count[7] R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:86|./rtl/clk_enable.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191 Q=core.cpu.i_tv80_core.i_reg.RegsL[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$77013$techmap\core.spi0.master.$procmux$2117_Y Q=core.spi0.master.start_sync R=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2037.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38174_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74260 Q=core.spi0.master.sclk_o S=$abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2047.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38174_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74291 Q=core.spi0.master.cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.spi0.master.$0\mosi[0:0] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324 Q=core.spi0.master.mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.spi0.master.finish E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74357 Q=core.spi0.master.latch_finish
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32935_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32936_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$32937_Y E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[4] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[6] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap$techmap\core.spi0.master.$procmux$2078.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7] E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390 Q=core.spi0.master.bit_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668 Q=core.spi0.master.data_read[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74716 Q=core.spi0.master.data_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74764 Q=core.spi0.master.data_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74812 Q=core.spi0.master.data_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74860 Q=core.spi0.master.data_read[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74908 Q=core.spi0.master.data_read[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74956 Q=core.spi0.master.data_read[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_miso E=$abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$75004 Q=core.spi0.master.data_read[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:219|./rtl/simplespi_wrapper.v:93|./rtl/simplespi.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$77013$auto$rtlil.cc:1874:Eq$32033 Q=$abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011 Q=core.cpu.i_tv80_core.i_reg.RegsH[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059 Q=core.cpu.i_tv80_core.i_reg.RegsH[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$77013$auto$rtlil.cc:1874:Eq$31991 Q=$abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107 Q=core.cpu.i_tv80_core.i_reg.RegsH[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155 Q=core.cpu.i_tv80_core.i_reg.RegsH[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203 Q=core.cpu.i_tv80_core.i_reg.RegsH[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[0] Q=core.spi0.master.fsm_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[1] Q=core.spi0.master.fsm_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[2] Q=core.spi0.master.fsm_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$77013$auto$fsm_map.cc:170:map_fsm$31921[3] Q=core.spi0.master.fsm_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251 Q=core.cpu.i_tv80_core.i_reg.RegsL[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299 Q=core.cpu.i_tv80_core.i_reg.RegsL[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347 Q=core.cpu.i_tv80_core.i_reg.RegsL[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395 Q=core.cpu.i_tv80_core.i_reg.RegsL[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443 Q=core.cpu.i_tv80_core.i_reg.RegsL[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491 Q=core.cpu.i_tv80_core.i_reg.RegsL[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIH[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539 Q=core.cpu.i_tv80_core.i_reg.RegsH[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[3] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[4] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[5] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[6] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=core.cpu.i_tv80_core.i_reg.DIL[7] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587 Q=core.cpu.i_tv80_core.i_reg.RegsL[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[0] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrC[0] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrC[1] S=$abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$77013$techmap\core.cpu.i_tv80_core.$0\RegAddrC[2:0][2] E=$abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408 Q=core.cpu.i_tv80_core.RegAddrC[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_SPRAM256KA ADDRESS[0]=core.cpu.i_tv80_core.A[0] ADDRESS[1]=core.cpu.i_tv80_core.A[1] ADDRESS[2]=core.cpu.i_tv80_core.A[2] ADDRESS[3]=core.cpu.i_tv80_core.A[3] ADDRESS[4]=core.cpu.i_tv80_core.A[4] ADDRESS[5]=core.cpu.i_tv80_core.A[5] ADDRESS[6]=core.cpu.i_tv80_core.A[6] ADDRESS[7]=core.cpu.i_tv80_core.A[7] ADDRESS[8]=core.cpu.i_tv80_core.A[8] ADDRESS[9]=core.cpu.i_tv80_core.A[9] ADDRESS[10]=core.cpu.i_tv80_core.A[10] ADDRESS[11]=core.cpu.i_tv80_core.A[11] ADDRESS[12]=core.cpu.i_tv80_core.A[12] ADDRESS[13]=$false CHIPSELECT=$true CLOCK=clk DATAIN[0]=core.cpu.i_tv80_core.do[0] DATAIN[1]=core.cpu.i_tv80_core.do[1] DATAIN[2]=core.cpu.i_tv80_core.do[2] DATAIN[3]=core.cpu.i_tv80_core.do[3] DATAIN[4]=core.cpu.i_tv80_core.do[4] DATAIN[5]=core.cpu.i_tv80_core.do[5] DATAIN[6]=core.cpu.i_tv80_core.do[6] DATAIN[7]=core.cpu.i_tv80_core.do[7] DATAIN[8]=$false DATAIN[9]=$false DATAIN[10]=$false DATAIN[11]=$false DATAIN[12]=$false DATAIN[13]=$false DATAIN[14]=$false DATAIN[15]=$false DATAOUT[0]=core.ram.spram_q[0] DATAOUT[1]=core.ram.spram_q[1] DATAOUT[2]=core.ram.spram_q[2] DATAOUT[3]=core.ram.spram_q[3] DATAOUT[4]=core.ram.spram_q[4] DATAOUT[5]=core.ram.spram_q[5] DATAOUT[6]=core.ram.spram_q[6] DATAOUT[7]=core.ram.spram_q[7] DATAOUT[8]=core.ram.spram_q[8] DATAOUT[9]=core.ram.spram_q[9] DATAOUT[10]=core.ram.spram_q[10] DATAOUT[11]=core.ram.spram_q[11] DATAOUT[12]=core.ram.spram_q[12] DATAOUT[13]=core.ram.spram_q[13] DATAOUT[14]=core.ram.spram_q[14] DATAOUT[15]=core.ram.spram_q[15] MASKWREN[0]=$true MASKWREN[1]=$true MASKWREN[2]=$false MASKWREN[3]=$false POWEROFF=$true SLEEP=$false STANDBY=$false WREN=core.ram.write_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:79|./rtl/iceZ0mb1e.v:142|./rtl/memspram.v:45"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$31991 RDATA[0]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[0] RDATA[1]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[1] RDATA[2]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$31994[0] RDATA[4]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[4] RDATA[5]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[5] RDATA[6]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[6] RDATA[7]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[7] RDATA[8]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[8] RDATA[9]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[9] RDATA[10]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$31994[1] RDATA[12]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[12] RDATA[13]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[13] RDATA[14]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[14] RDATA[15]=$techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31986 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 000101xx110001xx110111xx101000xx100010xx011111xx011110xx000100xx1001011x1110100x1101100x1000110x001100101100011110001010001110111101111x1111001x1101110x0011011x1000001x1011101x1001011x0110101x1010100x1101111x101101100010111100000110101000100000010110100011
.param INIT_1 000000xx110100xx010111xx010111xx100000xx011101xx111011xx000011xx000110xx110011xx001010xx101111xx111000x0110111x1100000x0101001x1010000xx000011xx101101xx110010xx101110xx010110xx001101xx100001xx110001xx101101xx010110xx100011xx111001x0000011x1100100x0010110x1
.param INIT_2 110011xx010001xx001001xx110110xx011110xx100101xx010010xx001100xx001101xx011110xx011010xx110101xx110000x0111100x1001010x0010110x1000010xx110001xx111100xx000011xx000010xx111100xx011011xx101100xx100011xx001101xx001100xx010110xx100111x0110111x1101011x0011011x1
.param INIT_3 010100xx111011xx011100xx000101xx000001xx111100xx000011xx110110xx001000xx100111xx000000xx000111xx101000x0111111x1110000x0001010x1010001xx110010xx111101xx010101xx100110xx011010xx111011xx001111xx000001xx100100xx110010xx111111xx100101x0011111x1101111x0100110x1
.param INIT_4 100101xx111100xx111100xx000000xx001010xx111100xx100010xx111111xx110100xx111101xx101011xx010100xx100000xx011111xx000100xx101110xx011001xx101100xx000010xx111001xx100101xx100010xx001001xx000101xx000100xx101101xx110001xx001111xx001100xx111110xx000001xx101101xx
.param INIT_5 010000xx101001xx100010xx011001xx111000xx110110xx011101xx010111xx000100xx011111xx110000xx101101xx111110xx000101xx110000xx001010xx000000xx111010xx001111xx111010xx111010xx000111xx000101xx111000xx011111xx000101xx111011xx010101xx000101xx111101xx100110xx101010xx
.param INIT_6 110101xx100011xx000101xx111011xx010010xx111110xx111011xx011110xx100110xx100010xx010000xx100101xx000000xx111111xx011010xx111011xx010010xx111011xx000100xx101001xx010001xx101101xx110010xx101011xx100100xx011101xx010100xx111011xx101001xx010101xx101010xx010100xx
.param INIT_7 010100xx110011xx111010xx100111xx010110xx110000xx111001xx000011xx000000xx111000xx111111xx111100xx110101xx100011xx010001xx000111xx101011xx010011xx001001xx111000xx011010xx101111xx001101xx011001xx010110xx000010xx011000xx110110xx011111xx100001xx000010xx111111xx
.param INIT_8 110000xx101110xx011011xx111001xx100100xx010011xx100010xx010111xx000010xx011001xx100001xx011011xx000001xx111110xx000000xx110101xx010110xx000100xx011001xx100110xx000000xx011111xx000111xx111111xx011011xx100101xx000100xx111110xx011001xx000100xx000010xx000011xx
.param INIT_9 010000xx101110xx001000xx111101xx110011xx010101xx001001xx110111xx010000xx011110xx101010xx011110xx001011xx110001xx000100xx111110xx101000xx110101xx011010xx110100xx010101xx000110xx101010xx010110xx010011xx101110xx110110xx001111xx000010xx110111xx000110xx011111xx
.param INIT_A 110011xx011110xx100010xx101011xx001111xx100011xx011011xx010110xx100010xx011011xx000100xx011010xx111111xx010100xx010010xx101001xx110100xx111011xx011001xx101100xx111011xx000111xx010000xx111011xx101000xx110111xx111011xx100111xx000011xx011001xx100001xx001011xx
.param INIT_B 110100xx010111xx011111xx100110xx110001xx101001xx101110xx011011xx010010xx101111xx110011xx010111xx110000xx001110xx000011xx110011xx100011xx101011xx100000xx101110xx000011xx111101xx010010xx011100xx100101xx011111xx010101xx111001xx111111xx010101xx011101xx110011xx
.param INIT_C 010111xx111000xx100010xx010110xx011000xx110010xx000100xx101011xx100011xx111110xx010000xx101011xx001000xx001001xx101010xx000100xx000001xx100010xx101010xx110011xx100001xx111111xx100111xx000010xx011100xx100111xx110011xx111100xx111011xx100010xx100000xx011011xx
.param INIT_D 000100xx011101xx100111xx011001xx000101xx111110xx100110xx101010xx000111xx010110xx000101xx111111xx110110xx001001xx010011xx110011xx011001xx101010xx000000xx101111xx010010xx001011xx001001xx010010xx000110xx111111xx110110xx000010xx101011xx111110xx001000xx101101xx
.param INIT_E 000111xx110000xx001000xx011110xx101011xx110000xx000010xx111011xx100001xx010111xx111010xx000111xx000010xx111100xx001010xx000110xx111011xx100000xx000000xx111011xx001001xx111111xx101110xx010010xx010000xx101010xx111100xx110111xx100111xx110011xx000101xx111011xx
.param INIT_F 110010xx111001xx001001xx110111xx100010xx100000xx111011xx001010xx000110xx110101xx010100xx111111xx111011xx110010xx001100xx110101xx100100xx011000xx110001xx001110xx001110xx110111xx010111xx101010xx111100xx110110xx000110xx110011xx101011xx100100xx111000xx001001xx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32012 RDATA[0]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[0] RDATA[1]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[1] RDATA[2]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32015[0] RDATA[4]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[4] RDATA[5]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[5] RDATA[6]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[6] RDATA[7]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[7] RDATA[8]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[8] RDATA[9]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[9] RDATA[10]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32015[1] RDATA[12]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[12] RDATA[13]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[13] RDATA[14]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[14] RDATA[15]=$techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31987 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000001110100100000100011010111010010000001000011000101000100110000001011000111100000010100001110000101010001111001101010010100000000000000101110000101110010101000000111001111100110000001001011000100000000000000001111000100000001100100011110011111110100000
.param INIT_1 1000001000010111100100010000011001001111110001110010011010000011000010000000010010000101100010100000111000001011000010101000011100000111100010111000011011100101110001010010101100100111001011000000111000000101000010001000001010000001000011010010010010100011
.param INIT_2 0110001110000101100010001110011100110000110011010100011110011000100000100000011110001011100001000000000110001111000000001000011100001000100001000010101110100100010010101010111100000001111001011000100110000011100001101000010110000000000011110000000110001100
.param INIT_3 0000011001010000110000111101011000100000110101011001000111100101100000111100010100000000100010110000011010001011100101110000111011000100100110111000001111011110100001010101000111010100100010110000001000001100100010110000101000000000100011011000010101000111
.param INIT_4 0000101111011110110000000101011101001001110111011111000000110101010000100100010110000100110001111100010010000000110100000100010101000110100100101100011001010011010010100001110101010001110000110100001111000100000001101100010100000011100001000001001010000111
.param INIT_5 0001100111000000000010111001100100001011100101101001001001010101010001010100001001000100100001111100010011000010010100010100011011001010110110111100001110010000110010010101111101010011000001000100001010000101100000010100001010000010000000010001001011000110
.param INIT_6 0110110011010111000001110011100011100010000111110001101111010100000001011100001110000110110001010000010110000011010010010001010110000010010100010000000001010011100010110101111100011001100111000000010111000011000001101100010101000101100000100110100010100110
.param INIT_7 1100000011000011000000111100100000001011000001011011000100110110010000011000010100000101110001001000010001000011000100011000011011000101110100101000110011011111010000011101111111010001100001111000001101000100000000001000011101000001000001001000001101010100
.param INIT_8 1001110001010111100000110111011011001110000000010100010111000111000001001100011010000100010000110100010111000110100001010100001100000101010000001000010011010101110111011111001010000100010111110000010111000010100001010000011010000100110001100001000101010111
.param INIT_9 0000000011000111000000001100001001100011111001010001000011110111000000011100001101000101100000100100000011000111010000001101001101010001100000110100101001000101000000011000001001110101101100001000011011000101010001000000011010000101110001011100011011010001
.param INIT_A 0100000011000001010000110000010000000000000000010001010011010010000000011100011000000000010000111100011000000101000100101001010101010101110001100000010011000011010100100000010010010001010100101100010001000001000000001100011000000110000001110100010111000010
.param INIT_B 0000000000011011010001111001100000000010010111111001101011010000100001010100001000000010010001010000000001000110000111011100000010000010010101010000000011010010010000101001011100010000100001011000000101000010110001100100000100000000100001110101000011010011
.param INIT_C 0000000010011110010000010001100000000010010111010001100110010111010000001000001000000100110000000000000111000110010100001100001100000000100100111000100011011110010010001001001100010100110000100000001011000101100000001100001100000101000001011101101110000100
.param INIT_D 0100100111011010110110101101011101100111111100001000010111010011010000001100011001000000100000110000010001000110100110001100011101000000100110000000010011011001010000000001111111011001010000111000010101000010110000001000011101000001100001101001110011000011
.param INIT_E 1000010101001110000001001100101101001011010001010001000010010010010001011100001011000000110001100100000000000110000101001101101000000000110011101100001000001001100000011000111001011000110111011000011011000000010001001000001010000001110001001100001010010000
.param INIT_F 1000001000001111010000011000100001000001000011110001101001010101000000001000011100000100110000101000001011000111000110101101100000000000110010110000001001001101000000111100110100010101110110101000000011000101000000011100001000000110010001110001000000010110
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32033 RDATA[0]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[0] RDATA[1]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[1] RDATA[2]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32036[0] RDATA[4]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[4] RDATA[5]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[5] RDATA[6]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[6] RDATA[7]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[7] RDATA[8]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[8] RDATA[9]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[9] RDATA[10]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32036[1] RDATA[12]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[12] RDATA[13]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[13] RDATA[14]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[14] RDATA[15]=$techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31988 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1100100010111111110001101001001100000101010011001000000110101101101010001101111001100001101101111000100110100110111000100111111101001010010111001101100111010100000000101011110100000101011111101001111011111111110001100010010000100001010111101001001010011101
.param INIT_1 1001110011101011100010101011011100100111010110000100011111011001100010000010111101000010001001010100011011011101101001011001101010101001001011111100010010111001101011001111001110000001111111001010110011111111100110000111011101110011000010111100011001011011
.param INIT_2 1000100011011100000010100001010111000111101110101100000011110111000110101011001111011100101000110110000001011100100000111001110010000100101101110000010011100011010000110000111110001111100100100000111001111001100000011011111010000011100111100001011010001101
.param INIT_3 0000001001110001000001000001001001010010110111000000011000111100011110010011111100001010110000001010011011111001010100001001111100010010101011110000000001011101010000000001001000011011101111000010100011010110001000011010101000010110101000110011000110100101
.param INIT_4 1011010100011001000110000011110111010100110100100000010111010011100000011011111100000001100111101010011000111100101001001010100110011011111101011000010010110010101101010011101100100011100111010001001101110110100100101011010110000100000110100111001110011111
.param INIT_5 0100001000011100100100011011101000110011100001101001101110010101100110100101000110010100101110111000001010011101001010101011010110100100011111101000010100110010100010101110011100110111101110101110011000011011000000111111111111011001111001110001111011001110
.param INIT_6 0010000011001001000111100111001000100001000101011010001101011100010000001000111100110101111000000011001111010100101100011001101010110110011110010010001100010101001001001111011011000010100111101000001001111011110011101100100010111000111111111000001011111111
.param INIT_7 0000011000110011100100010001111001011110100000110110010010110001110010000100111101010000001111111010001011111111100111000011001101101000111111111000001101011011111111010000101010110010000101110011000111000110101000111101111000100100110110111010000001011111
.param INIT_8 1100000111111101111101011100110010000010011111000010100110110011111001000110000011000011110111001110000000011110100000010110011000010000100000101100001110111100100000101011111100000000101000101101011100000011000000001011111101000011000011101101110011001110
.param INIT_9 1100000000110000000001111101000100000010110001011101000111101110000010101011010101110110100110011001000000001111000000001111100100000101011010011101000110101111000010101101010101001100111011111111010000011011000010100011110111110100001100110010010111010001
.param INIT_A 1000000011100110100000110101110001001010110000011101110111111010000100001010111100010000101001011101100011010110100101101100100100000001101101011110001111010010110011100101000000000001111001101000001001111111100000111001010001010100100000101000100001100101
.param INIT_B 1100011110110000111011111101010111101100000100110001110011101110100000010010111111100000011110010010001011111001001000001110010110000010011011010000100011010111001010000011111110100010001001010000100011100100001000111101111100100011011111011000100011111010
.param INIT_C x1111100x1111110x1101100x1101101x0101111x1111111x0010101x1001010x0001101x1111101x0001110x1111000x0110101x1000110x0001101x1100101x0001111x1010100x0100101x1011011x1010110x1101111x1111110x11110100100011111111100010111001001111100101101111010010010111011101110
.param INIT_D x0111110x1011010x0000011x1101100x0010000x1000111x1011000x1000001x1010010x0111001x0000010x1101101x0000000x1110111x1110101x0001010x1100101x1101111x1100110x0001011x0110000x1010111x0010000x0101011x1010010x1011001x0000000x1100111x1110100x1000011x1010110x1001101
.param INIT_E x1010010x1111101x0100000x1001110x0110001x1011100x0000010x1000111x0010010x1011101x0100011x1111101x0010100x1101011x0000001x1000010x1000000x1011111x1000000x0111111x0011011x0011100x0110100x1111001x0110111x1001101x0001100x1101010x0000001x1000110x0110010x1101001
.param INIT_F x1100110x1011101x1000000x1110111x1101111x1100010x1000010x1101101x1000100x1011110x1100111x1010000x0100010x1100111x1000000x0001110x1100101x1011100x1000010x0110001x0110001x1001111x0100010x0001100x1000110x1111101x0100001x1011010x1001110x1101011x0011010x1100111
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32054 RDATA[0]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[0] RDATA[1]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[1] RDATA[2]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32057[0] RDATA[4]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[4] RDATA[5]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[5] RDATA[6]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[6] RDATA[7]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[7] RDATA[8]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[8] RDATA[9]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[9] RDATA[10]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32057[1] RDATA[12]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[12] RDATA[13]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[13] RDATA[14]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[14] RDATA[15]=$techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31989 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$31991 RDATA[0]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[0] RDATA[1]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[1] RDATA[2]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32086[0] RDATA[4]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[4] RDATA[5]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[5] RDATA[6]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[6] RDATA[7]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[7] RDATA[8]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[8] RDATA[9]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[9] RDATA[10]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32086[1] RDATA[12]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[12] RDATA[13]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[13] RDATA[14]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[14] RDATA[15]=$techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31986 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 110100xx100100xx010101xx110101xx111111xx011110xx100010xx001110xx1111100x1110100x0110100x0111001x111101010011010101110101101100010001101x0011110x1100111x1010111x1000100x0011101x0101010x1011110x0001011x0111001x111011101011111001100010111000100011010001000100
.param INIT_1 110100xx110100xx100011xx010011xx010001xx110101xx010011xx111100xx110101xx110100xx110000xx011101xx111010x1011111x1011000x1111000x1100000xx010000xx111001xx111000xx110101xx111100xx101111xx101101xx101101xx111100xx010001xx000101xx101001x1111000x1110001x1110010x1
.param INIT_2 100000xx110010xx011111xx110111xx010001xx011010xx011010xx011110xx011110xx010110xx011010xx001100xx001000x1111100x1011110x1010100x1111110xx110010xx011011xx111010xx010010xx011000xx111010xx110001xx001101xx101111xx010011xx011010xx011011x1110000x1100011x1100000x1
.param INIT_3 110010xx001100xx001100xx011100xx011100xx011100xx010101xx000000xx001011xx001001xx000100xx001101xx000010x1101011x1111000x1111000x1110110xx101011xx110011xx001001xx011001xx111000xx011000xx111011xx110001xx110011xx110111xx000100xx010011x1110001x1010000x1010011x1
.param INIT_4 110000xx111101xx111100xx110100xx110110xx111110xx011000xx001000xx000010xx111001xx111100xx111011xx101111xx101101xx111010xx110001xx010001xx111101xx011001xx011101xx110100xx111101xx001101xx101101xx111001xx111001xx110000xx111101xx010111xx111100xx111000xx101100xx
.param INIT_5 111000xx111000xx010010xx011011xx111010xx110010xx000110xx011101xx111010xx011110xx011100xx010101xx011100xx001101xx101001xx111000xx110110xx011010xx010101xx101100xx010101xx111101xx111100xx111100xx010011xx101110xx101100xx111100xx111111xx111100xx010000xx101101xx
.param INIT_6 111011xx110100xx010010xx011100xx011110xx011100xx000011xx100101xx111110xx111101xx110111xx110111xx111010xx011010xx011000xx000000xx100100xx110000xx111110xx001100xx110110xx110111xx010110xx110000xx010011xx110111xx110010xx110111xx000101xx101100xx111100xx111010xx
.param INIT_7 000100xx000100xx000001xx101111xx011111xx110111xx111010xx111000xx111000xx111000xx000101xx011101xx010101xx100100xx000110xx110100xx111010xx111100xx111001xx101001xx111011xx011010xx010100xx011100xx111111xx001100xx001111xx010100xx110000xx001100xx111101xx011000xx
.param INIT_8 000000xx110100xx110010xx110010xx011100xx010100xx010001xx100101xx000100xx100100xx110110xx110010xx110001xx101011xx011001xx110000xx011010xx110010xx100000xx111100xx011100xx111110xx011000xx110000xx111000xx111110xx111010xx011000xx010001xx001101xx111001xx000100xx
.param INIT_9 110001xx111011xx010101xx011001xx001010xx101010xx110100xx111100xx001001xx001010xx111001xx110101xx101111xx101010xx011011xx011001xx000001xx111001xx100000xx111000xx001000xx010001xx110000xx111100xx001101xx111101xx111001xx111001xx110001xx110100xx000001xx010001xx
.param INIT_A 101101xx011001xx010000xx111001xx111000xx100000xx010001xx111001xx001001xx111000xx011100xx100100xx111000xx111010xx101110xx111010xx000011xx101100xx010100xx111000xx100100xx101000xx111001xx101000xx000001xx001100xx001001xx111000xx011001xx111000xx100011xx101010xx
.param INIT_B 100010xx101001xx111010xx111111xx111001xx011011xx011111xx111101xx100101xx111100xx100101xx001001xx111110xx111111xx110001xx101000xx100001xx001100xx001010xx111000xx100101xx100111xx010110xx000010xx100111xx110100xx000000xx100100xx100000xx101000xx101100xx101100xx
.param INIT_C 001000xx101111xx111101xx111100xx100011xx101100xx001111xx001110xx011101xx100101xx100001xx101011xx010000xx100010xx101011xx100010xx100011xx100011xx001001xx101001xx000001xx111010xx111010xx100111xx110101xx100111xx010101xx011110xx011011xx111011xx011111xx111011xx
.param INIT_D 001101xx100111xx110011xx111111xx101111xx101011xx001001xx100000xx000101xx100001xx100000xx100001xx000101xx100111xx011101xx111001xx100000xx101011xx101111xx011010xx011001xx011100xx011000xx011011xx001011xx001111xx001101xx000100xx011101xx110001xx100001xx101111xx
.param INIT_E 110011xx110010xx101011xx101010xx011010xx111011xx101001xx111011xx011011xx101010xx101111xx111011xx111000xx111010xx011101xx001110xx010011xx111010xx111010xx111010xx001001xx110000xx101000xx111100xx101110xx111000xx111110xx110110xx010101xx111101xx111100xx101011xx
.param INIT_F 001010xx101010xx111110xx100010xx000011xx100000xx101101xx100011xx100001xx101010xx011010xx111011xx001110xx110001xx110001xx111101xx001100xx111101xx111101xx110001xx111111xx111111xx111001xx111110xx000010xx110010xx110111xx110110xx001111xx111011xx110011xx110001xx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32012 RDATA[0]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[0] RDATA[1]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[1] RDATA[2]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32107[0] RDATA[4]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[4] RDATA[5]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[5] RDATA[6]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[6] RDATA[7]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[7] RDATA[8]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[8] RDATA[9]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[9] RDATA[10]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32107[1] RDATA[12]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[12] RDATA[13]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[13] RDATA[14]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[14] RDATA[15]=$techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31987 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0100100001100111001001110101011100000111110110010000010011001101100010101000001100000001100000110000001010001011000100010001010111010101011001010011011000001110000110001010010101000001010101010000001010001001100000011000011110001111000001011000011011011001
.param INIT_1 1000000110000101101000111000011011000110111101010001001100001101100011000000111110001111000011110000110100001101100001011000110000001010000001011001000100010011000111100101011111100111001000011000011110001011000000110000111010001100100001010000011101000001
.param INIT_2 1001000010000011100010110001000100000000100010110000001110101101000000011000000110001111100001111000001010000101100000110001110100000000000101111110000110110001100000010101001110000011100100000000001010001111100001011000000100000110100001111000001110000111
.param INIT_3 0000000100000110010101011010010100010111010001011000000111000111000000101100011110001011100000010000000000000111000011011001111100011011100001110000111111001111100001000100110110001101000011010000111000001111000001011000000100000101100011011000000110100011
.param INIT_4 1001010110101001100100011010001110110110100011010011011010110000110001010000011100000011100000001000001011000101101101011001010110010001101000101101010010100111000111111010111111010110110100101100011110000101010000111000001010000010100000011001000100010001
.param INIT_5 1110100100000001100011000010101010001000011000111011001000011111010000100100011110000001110000011000011000000111100001011000101110101001000010110000010100101011010010101010101000110000000111111100011001000010110000101000001100000111100000011110000010010000
.param INIT_6 1001001111000111001101011000101001111100011001010111001101011110110000101000011101000001010000101000011000000110011001100000001100010011101010110101111111100011110100111010000010110000100101101000001001000111100000110000000110000100000001101011011101110010
.param INIT_7 0001000110100010100100101110000110110010100000101011110110111011110001011000000000000100010001011000000111000101101000011010001010000001011001110000011110100111100001001110111010110110010100000100000010000011100000111000001100000010010000001000001110000011
.param INIT_8 1001111011010010101010111110111100001011111001111100101111000010110000111100000011000010100000111000011010000001000001101000011110000001000001010000101110001011101100011011000010000110100000111000000010000010000001010100010011000111010000101111010011010010
.param INIT_9 1000010100000001110000010100000010100000011001111101000101010001100001100000001110000001010001111000010101000011100010010100001111001010001001110110100100011011100110101000001010111011111101111000001101000011110000111100001111000000010000010100100100000011
.param INIT_A 0010010110100000000100000110001110100011000100010111000100110100000001111100001100000001000000111000000010000111111110011001001110001010011000111111100111010111010011111110001101111011011100111000001100000101110000101000001000000101100001001000000011000101
.param INIT_B 0011001101001110110110001110011101010101011000011111101100111010010001110000001111000001000000111100011010000110010100110001011101100110100010110100101100100010010001100010000000110000000100100100001011000011010000111000010111000101110000110101001010010011
.param INIT_C 0001110110100010011110011100000101110111011001110001000101010011100000000000001000000000000001001100010011000001110100010101000010100101111001100100101011101011010000011110001100110011010101000100010001000011110000111000001110000110000000001000101101011011
.param INIT_D 0100101110001010110100001111000110100111011010100100101001100111010001110100000001000011010000100100011011000101100000111000101111011101111000000101101011100111010101011110000100100010010100101100010001000111010000010100000000000010110000111100000111011111
.param INIT_E 1100110101000101010010011100010101001101000000110111100001111000010000100000001100000001000000100100000011000011000110010101011000100110001010001000000110001010110000110000101110110011111110000100001101000010010000101100011011000100110000110000000100000010
.param INIT_F 0010111011010001100110010000001001101010000101110100001111101000000000010100001011000010010001110100011100000001011100010011001001000010000011110101101110000001110001101000001011110011101101110100011100000000010000101000001101000001000000010011000100110000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32033 RDATA[0]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[0] RDATA[1]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[1] RDATA[2]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32128[0] RDATA[4]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[4] RDATA[5]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[5] RDATA[6]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[6] RDATA[7]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[7] RDATA[8]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[8] RDATA[9]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[9] RDATA[10]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32128[1] RDATA[12]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[12] RDATA[13]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[13] RDATA[14]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[14] RDATA[15]=$techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31988 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1110010101110101001000001001010100100111100001001000010010010101110001001000000000000000101100010010110110111101000101111001001001000100011001000000000010100001000010101000111010000000110010010000000110000110100000000000010011110110110101000000011010000010
.param INIT_1 0100001011010111000101101011011100001000001111110110010101011111000001111100011100000011001001001100011011000010000000111011011100100111001101101101010110010001111011101100111100000111010001100100000111000000001000101010011011001111010011111111011101111110
.param INIT_2 0100000011101101000110111011111110001011100011111100110011000111000000111100111100000100100011000111110001011101100010100001010000100111101100111100000001100111110001000010011101000100101010110000111111001111110011101010111110001011100001010000001110000111
.param INIT_3 0000011000110010000001100101011100000111000001000000000100001010011100110001011001111100010101111001011100010111101001110010111010110111101010000100110101011000011100100001001001001110000010011000000011011001010110111011001110111001101111111000011100000111
.param INIT_4 0000101110111100000101001111010110000101000010011000010110011100110001011100010100000001001001000100000011100100010000011000010110011111010001100101000110010101100011111000110010000100100111000111001001111101100001111010101000000010110101101001010010111111
.param INIT_5 0000011000111011100000100010101001010111010100101100001100011000000110011101101001001011100001101000011100111110100100111011111001001010110011100000000010001111100011000100110111011001110011010001011110010111001001111011011110000001001001011001010111011000
.param INIT_6 1000000010000101100111000010011010110111001101110100101111011111110001111001101110110001011111100010010101111111101101100001001101100101011011111000011100110110001100101101001011000000000001100110011000001100100001100010011101010111011001111001011100010010
.param INIT_7 1000101101010101000101001011011110111011110101011100111101010100110001011010010111010000011101001100011000000010101000111010010110000110101111111000110000001001111101000001011111010101101111011011000011011111100100110101010110100001010001111010011010100111
.param INIT_8 0100010111000101101100110011000110110001101001111011111110100111100001000000011010011110110011111110011000101010111001001110100110000000101110001001011101110011000000111001100110100011001000111001000010010101101001011001011110000001011011001101000010110110
.param INIT_9 1101110010110000110001111101110101000101110001110101001010011111100010011011011100011011111111111111111011010110110000011101010001001101101011000001011111110100110000001011011001000110011010110011100111011110000001111010011011000111101010101110011011011101
.param INIT_A 1001010110110010110000101010000111000011101010111100101111001111001011111000110110110001100101010101101010010101001110111111111110010110100101000011101011000100110101011100011111100110101001110001000110101111000001111010001110000010101001110101111011010100
.param INIT_B 0100101101001001010000011000101001100111110001101111011010100000000011001010100010010010101110001010000110111000010000001011000001100011100101111100000111100100000001111011000110000000100000001000111110001110010011100100000000001111011100110110101111111010
.param INIT_C x0000010x0010010x0110001x1100010x0000000x0000011x1011011x1011011x0010110x1100010x0010000x1010010x0001111x1000111x0110001x0111011x0010010x0010011x0100011x0000011x0001101x1101010x0000010x10100001011011000011110100010100110101001000011001100011100011111010010
.param INIT_D x0000111x0010010x0010011x0001011x1001011x0001111x1011010x0011011x0010010x1111111x1110000x1101011x1010010x1010111x1110010x1111111x1100001x0110011x1110101x1101111x1000111x0001010x0011010x0011011x0011110x0000011x0110010x0000010x0000000x1000010x0010111x1010110
.param INIT_E x0011010x0011010x0000010x1001010x0010011x1101000x0000011x1000011x0000010x0101011x0010000x0010011x0000010x0101011x1010111x0111101x1011101x0011101x0100001x1010110x0100001x0010101x1000001x1100101x0000011x1110011x0010100x1100101x0000100x1110011x0001001x0011001
.param INIT_F x1110011x1011011x0001010x1110011x1001101x0011111x0100011x1011011x1000011x1001010x0100000x1110011x1100101x1101111x1000010x1000111x1000011x0001001x1000001x1111011x1001011x0111011x0010000x0100011x0000011x0100011x0000011x0010011x0000100x1100111x0100111x0110011
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32054 RDATA[0]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[0] RDATA[1]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[1] RDATA[2]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32149[0] RDATA[4]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[4] RDATA[5]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[5] RDATA[6]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[6] RDATA[7]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[7] RDATA[8]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[8] RDATA[9]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[9] RDATA[10]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32149[1] RDATA[12]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[12] RDATA[13]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[13] RDATA[14]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[14] RDATA[15]=$techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31989 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$31991 RDATA[0]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[0] RDATA[1]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[1] RDATA[2]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32178[0] RDATA[4]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[4] RDATA[5]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[5] RDATA[6]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[6] RDATA[7]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[7] RDATA[8]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[8] RDATA[9]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[9] RDATA[10]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32178[1] RDATA[12]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[12] RDATA[13]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[13] RDATA[14]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[14] RDATA[15]=$techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31986 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 010110xx110101xx010101xx001111xx000011xx110111xx100010xx100010xx0100000x0010100x0100010x1100000x100111001001010001000001101111101110111x0110110x0110100x1110100x1110000x0010101x0111110x0011010x1000000x0111100x001110000101101011010010010100101100011001000110
.param INIT_1 000011xx110011xx100100xx100100xx001110xx000101xx000000xx110111xx001110xx111100xx110000xx110110xx000011x0001010x0000001x1001100x0000100xx110000xx101011xx111101xx110101xx110100xx001101xx101110xx010000xx011100xx010000xx111101xx111110x0101001x0100000x1110101x0
.param INIT_2 011111xx010100xx100001xx010011xx111101xx011101xx010110xx011100xx000100xx010010xx011001xx111100xx010010x0011010x0100000x1111000x0011000xx110110xx011000xx011010xx100010xx110010xx010001xx110100xx010101xx011110xx100100xx110111xx010010x0010011x0010111x1110111x0
.param INIT_3 010000xx010100xx000101xx011001xx000000xx011000xx110000xx010000xx101100xx001000xx100010xx100101xx001100x0001110x0000010x1111010x0010010xx110101xx100000xx101111xx000000xx011010xx011011xx110011xx010011xx110101xx100100xx100110xx000101x0011110x0110001x1011000x0
.param INIT_4 100000xx100000xx111100xx111110xx001000xx111110xx110111xx011100xx110010xx110010xx101100xx111111xx100010xx101011xx001110xx101110xx111100xx011101xx100000xx011001xx110110xx110101xx111001xx111100xx010100xx111100xx100101xx110100xx101100xx111001xx010100xx111100xx
.param INIT_5 010001xx110000xx001011xx010000xx111010xx011010xx011111xx110111xx000111xx111110xx011000xx111101xx011101xx010100xx110011xx101001xx001010xx110011xx010101xx010110xx111001xx000110xx000100xx111101xx010110xx010110xx111011xx010110xx000100xx111110xx100000xx101000xx
.param INIT_6 111010xx111011xx001100xx011011xx100000xx011100xx000011xx100001xx101100xx001000xx011000xx011110xx000101xx011101xx101111xx011101xx001001xx111001xx100011xx111101xx010010xx110111xx010101xx011101xx101000xx011010xx001001xx111100xx000000xx011101xx110110xx011100xx
.param INIT_7 101111xx001100xx100000xx110001xx011010xx011011xx111110xx111011xx000000xx111100xx110101xx010101xx111110xx111101xx010000xx000101xx100010xx111110xx010111xx111011xx111000xx101101xx000100xx011111xx001101xx111111xx100000xx010101xx100000xx101111xx101001xx101011xx
.param INIT_8 101100xx110110xx010010xx100110xx000111xx001110xx000001xx000001xx110001xx100000xx101000xx110101xx010011xx110001xx101101xx110101xx110000xx110010xx011010xx101100xx100001xx111010xx110101xx110110xx011010xx101111xx100110xx111110xx010101xx011101xx000000xx111100xx
.param INIT_9 000010xx100001xx111000xx111000xx111101xx001010xx011010xx110100xx110101xx101110xx111001xx011011xx011010xx100110xx110010xx111011xx101000xx111000xx000100xx100100xx001011xx011000xx000000xx010100xx100011xx101010xx101101xx111101xx000001xx110111xx111101xx110111xx
.param INIT_A 110101xx000101xx101011xx110010xx011000xx111001xx011101xx000011xx000001xx011111xx111000xx111100xx111110xx100010xx010111xx101110xx111010xx100110xx010101xx010100xx111100xx100101xx010011xx101001xx100010xx000011xx101100xx100000xx010001xx011000xx100000xx101000xx
.param INIT_B 100001xx110001xx011110xx111101xx110001xx011010xx101100xx010110xx000100xx110100xx111111xx001110xx100101xx011100xx000000xx110011xx101001xx001011xx100101xx101001xx000110xx110110xx010011xx001010xx011110xx001011xx111101xx111000xx110100xx111001xx011110xx100100xx
.param INIT_C 110110xx111000xx110001xx110101xx000010xx111011xx100100xx011000xx101011xx111111xx000010xx110011xx100000xx110001xx101010xx101110xx000001xx100011xx111010xx100011xx000010xx000010xx110010xx110100xx001110xx110011xx110000xx010010xx110110xx111000xx000000xx011101xx
.param INIT_D 111100xx101101xx101011xx111111xx010100xx111110xx100011xx100011xx100011xx100001xx010001xx100101xx101010xx110001xx111001xx101101xx001100xx101010xx100101xx101001xx010010xx010010xx000110xx011010xx100110xx001101xx111110xx011110xx111010xx111100xx001000xx101011xx
.param INIT_E 011011xx111011xx110100xx100010xx110010xx111011xx000010xx111011xx101001xx101011xx101010xx111010xx000101xx111001xx100000xx000101xx100011xx111011xx000000xx111011xx111111xx111011xx111100xx111000xx000110xx111110xx011100xx101101xx101011xx101111xx000111xx101111xx
.param INIT_F 110101xx101010xx000100xx111010xx101110xx100111xx101001xx101100xx011000xx101011xx110000xx011010xx111111xx111010xx000100xx110101xx100100xx101100xx111001xx111010xx010110xx110011xx110110xx111010xx110101xx110011xx001110xx111110xx101100xx101101xx110000xx111001xx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32012 RDATA[0]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[0] RDATA[1]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[1] RDATA[2]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32199[0] RDATA[4]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[4] RDATA[5]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[5] RDATA[6]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[6] RDATA[7]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[7] RDATA[8]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[8] RDATA[9]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[9] RDATA[10]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32199[1] RDATA[12]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[12] RDATA[13]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[13] RDATA[14]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[14] RDATA[15]=$techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31987 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1000011110001111100110011101011101011010101100010010111100001110000000010000101100000100100001011000011100001101000010110001000101010000010000011110101100101010010000010000110100000010010000010000000100001011100010011000011100000010000011111011100110011100
.param INIT_1 1000001010100111100100010000001101001101110111111000000010000111100010011000111110000101100011111000101000000101100010110000110110000001000010010001011000000001010100010100101100101101101000011000101000000001000011010000111100000001000011010000001000000001
.param INIT_2 0000010110000111100011001001110110010111100011111000100110000001000001101000000110000011000010110000101100000011000001000001000110000011000101010010100110110001110010101101011100000111100101111000101110001001100001101000001110000001000000110010101110000001
.param INIT_3 0100000000000010010100010101001011000010010000011101001111010000110000111100011100000010100000110000101100000001100001110000101100001000000011110000001100011100100001111000000100001000000011010000001100000111000010011000100100001110000011010000001110000011
.param INIT_4 1100000110000000000001000000001100000011100001000011011100110111100000000000011111000110100001101100010111000001111100101011010101000110101001101100011110100001100000101110111101110001100100101100010010000100110000001100000000000101100001000001011010010111
.param INIT_5 1001100101000000100010010000100010001110000000011111100110110001010000011100001001000110110000010100001100000011110101010000110001101010000010110100000000001001010011010000101010110110001110101100010101000101110000011100001000000000000000010011011110110011
.param INIT_6 1100100011000011000001000000101001100010011000001101100001011010110000111100000111000111010000010000000100000011000011110010010101001010001000010100000001100011000001010110100100111011101100111000000100000011110001000000000111000010000000111110010101111111
.param INIT_7 1100001111000001010000001100000110001111100000000011011000111101010001011100010000000101010001001100011010000001101101011011000010100011100101001110011010000011001000101000000011010011111100010000011001000100000001001000011100000111000001011100011010001100
.param INIT_8 1101110111010010111000011110111110001100010001010101010110000010100001111000001010000111000000100100011011000011010001110100001011000101010001011100010011001001111111101111000011000110110000100100000011000101100001000000000111000101010000011011010010110111
.param INIT_9 0100001000000111110000110100001011101001011000011001111001010001100001010000000011000101000001111000001000000101100000010000000011010011110000111010110000011011100000011010001000110111111101110000010000000011100001010100001000000111010000010100010001000001
.param INIT_A 1010000100110000000001010000000001001000000000011111111100110100000000110000011000000000000000110000001100000000111101011011001001000001010001101100011011100101010000010100011000110001011100101100000000000001100001101100001000000101000001000000011100000111
.param INIT_B 1000000000100110101001010000011010100010010011010111100000111010010000110000000001000110100000011100000000000010010101100001010101100010001001000100000000000011110000011100100110111111111100110000000011000010000001000000010001000010000001100001000110010010
.param INIT_C 1001001000000100010000010101001001100010011010011001110100010000000000110000000011000101000001010100000011000101110000111101000101110010111000001010111111011011111001100100000111010110011101001000001101000101100000000000001110000011100000001000111010001000
.param INIT_D 1100100010001110110101100101100001100000011011001000010111001111110000111100011110000010100000100000001101000011000111101001101101100000010000001100010101100101010000100110010101011011010000101000000001000000110001001100000010000101100000001000010001000111
.param INIT_E 1111001111000010100001100100011100110000000001010100101000111001100000000000010010000101000000110100001001000000010111010001110111100010001001110000000100000011110000011000011101111110011100101100000111000111110001011100011110000010010001011100000110001001
.param INIT_F 0010000000010100100000101010001001100001000101110101110101001001100001100000011000000101000001111000001010000111111100001011000011000001100001110111011000110011110010011000110001110100001101101100000010000100110000111000001001000000010001010100111000111010
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32033 RDATA[0]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[0] RDATA[1]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[1] RDATA[2]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32220[0] RDATA[4]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[4] RDATA[5]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[5] RDATA[6]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[6] RDATA[7]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[7] RDATA[8]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[8] RDATA[9]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[9] RDATA[10]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32220[1] RDATA[12]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[12] RDATA[13]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[13] RDATA[14]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[14] RDATA[15]=$techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31988 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0100000000000100111000000011110001001100101000100110000010110000110000010101100001110101100000010100100110001111001011010000110111010010100001100001000011010100111101111001000011111000101100110110000111100001111001100010110011001000100001000101010111110110
.param INIT_1 0111010111010011011000010000010101000000101000011010110111010010011000001100011001000100010010000100101100010011010101001100001000000010100011100000001010000010000111001010101001011010100111100101011010110110011001010011011111010010000000101100111110100110
.param INIT_2 1101010101010001010000101000101101110101100110011011100101111111011000101111000101110111111010110100000010001110110111100110101000000000100000000010010100000000100000001000010010000001010010000111110010000011011100001101011011010101010100000100101010111011
.param INIT_3 0111001100000010011001000101101001001001110001000111110100000111010001000100111000000000001010001000111010000110101100011111011000000111100001100001011100111110000010000010001010110011011100100101111010010010111110010101111001010000110101010110100100011011
.param INIT_4 1110010000010010011110000100010001110000010000010100010010010000111010010001011001011101001010111101101000011011000011000101100101100010001101000110000101101010110101001111000001111010100101001101010001000000111100001001001011011100110100100111100011000100
.param INIT_5 0100011011011110010000000010001011100001000100000000011101011010010100001000110001110001010001100100001101110010010011111001001001010000110010100111010100110000011010100011011001000011101110100110011010000011010010100001111001100100010000010100100011010001
.param INIT_6 0100101010011000110001111111001100100001001011010000011010110011001010001010001111100101111100010100000100110111011110000010001101111100011000011100000100110111011101000010111001011100011001000101101010110011010001000101110001001000101101100100111000000111
.param INIT_7 0001111101000011001110011001010101011000101000011101010010001011110000010000010110010111111100100101100101101000001101111001000100011001100101001110001010000010001111010001001000000010111001110100011011010010110010111000001000111100010110010011100111111100
.param INIT_8 0100101111000101001111000011110000111101101111110101000111110010100001011110110000000010110001100111110000100110011001011011010000000010110100101000100110100001001111010100000101100001001001010101001111101111000110001010001111011110100100100101001001101010
.param INIT_9 1110001110001001010111011000100000001001011011111011110010000010001100001000000101010111001100111111000010100111011110001100001100010110000110001011100110001101000101001000001100001000011000111111010111010000000110110110011011010001101100100101010110110010
.param INIT_A 1111000010010010100111101000001101000011100011111010100111010111101000101110000100110111111100010000001100000001110001001101001100100010110001000001000001011000110111011111101100001001110011110010110000000001110100111100001100001101110100100110100000001100
.param INIT_B 1111001110100111010110000001000000010101110101110100011011000010000001000001011000001001100000100101101010100010010001010010000011101110011001010001010111100111000100100000101110000111000000010110100010111111000111101100111111111110000011101000100111011011
.param INIT_C x0001001x0011010x0110001x1000000x0010010x0101010x0110000x0010011x1111011x1011010x1101000x0100000x0101101x1001011x0101000x1010000x1100010x0100011x1010001x1110010x0100001x1000001x1111010x00010100010110000001000000110010110001011001010010010100000100110000000
.param INIT_D x1101010x0111010x1111101x1101011x0110100x0111011x1011011x0011011x0110011x1000011x1110101x1001011x0110001x0000011x1110010x0010011x1110101x0001000x0111010x1000010x1110100x1000110x0110010x0010010x0111001x0011000x1110101x0100010x0110000x1000000x1011110x0010010
.param INIT_E x0100101x0000101x1100100x1100111x1000111x0011111x0000100x1000100x0100110x1110110x1110100x0111100x1101000x1000010x0000110x0110111x1100000x0000011x0101010x1110100x0111011x0111011x0101000x0101001x1111110x1111000x1110000x0100010x0110110x1110101x0100010x1110001
.param INIT_F x0001000x1101101x0111000x0000010x1101101x1001101x1100110x0000111x0010000x1001010x0110000x0000001x1000010x1001011x1100100x0011010x1111011x0100011x0110000x1000101x1100101x1010011x0101001x0010001x0111010x0101111x1101001x0001011x0100101x1001101x0101010x0000011
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32054 RDATA[0]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[0] RDATA[1]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[1] RDATA[2]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32241[0] RDATA[4]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[4] RDATA[5]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[5] RDATA[6]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[6] RDATA[7]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[7] RDATA[8]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[8] RDATA[9]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[9] RDATA[10]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32241[1] RDATA[12]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[12] RDATA[13]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[13] RDATA[14]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[14] RDATA[15]=$techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31989 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$31991 RDATA[0]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[0] RDATA[1]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[1] RDATA[2]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32270[0] RDATA[4]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[4] RDATA[5]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[5] RDATA[6]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[6] RDATA[7]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[7] RDATA[8]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[8] RDATA[9]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[9] RDATA[10]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32270[1] RDATA[12]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[12] RDATA[13]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[13] RDATA[14]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[14] RDATA[15]=$techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31986 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 110101xx110101xx000010xx110101xx110110xx010110xx000000xx101110xx0011100x1010100x1000000x0000000x000001101011011100111001101100010110101x0011110x0011011x1110111x1010100x1110100x0010001x1111101x0101111x0101111x001001101000110011100010111000101010000110100001
.param INIT_1 110100xx110100xx000000xx110000xx000100xx000110xx110011xx000011xx110001xx110011xx000111xx110111xx001101x0010111x1001001x1101001x1110001xx000001xx110101xx110001xx000100xx110100xx101000xx100101xx001101xx101101xx110000xx010000xx100001x0110001x1010100x1110000x1
.param INIT_2 000100xx110010xx110110xx110111xx111000xx110000xx001100xx011110xx010110xx010010xx010100xx011100xx001100x0011100x1010000x1110000x1110010xx110000xx000011xx011011xx010100xx110110xx111100xx111100xx001010xx011101xx010010xx010010xx011001x0010011x1101111x1011011x1
.param INIT_3 010011xx010011xx011101xx000001xx011100xx011100xx000110xx010110xx000111xx000111xx000111xx000111xx000111x0001111x1101110x1001110x1110010xx110000xx011000xx110001xx011001xx011001xx101101xx000110xx110100xx110111xx010010xx110110xx010000x0110001x1010000x1010001x1
.param INIT_4 101000xx101000xx001010xx111110xx110110xx111100xx011100xx011100xx000000xx110010xx110010xx111101xx011101xx101111xx101000xx101000xx100100xx111101xx111001xx111001xx100000xx100100xx000101xx101100xx111001xx111001xx110101xx100101xx010110xx111010xx101100xx111100xx
.param INIT_5 101000xx111000xx011001xx011011xx111010xx011010xx100101xx111100xx011010xx011110xx001101xx011101xx010101xx011101xx001001xx111001xx011010xx011010xx010000xx010111xx000111xx111111xx111100xx111100xx010001xx010101xx000110xx111110xx111101xx111101xx011100xx101100xx
.param INIT_6 101000xx111010xx110001xx111101xx001111xx011110xx010000xx000000xx101010xx001111xx100100xx111111xx111001xx111011xx101001xx101001xx100001xx111001xx111101xx101001xx111100xx111110xx001010xx011110xx011001xx111011xx101101xx111011xx010100xx000100xx011000xx111100xx
.param INIT_7 000001xx000001xx001111xx101101xx011000xx011010xx000001xx111001xx111100xx111000xx000100xx010100xx010000xx110100xx001111xx010111xx011010xx111010xx110000xx110000xx000100xx010000xx010101xx010111xx000010xx001111xx000110xx010110xx111001xx101111xx000010xx001011xx
.param INIT_8 000100xx100100xx110000xx100000xx010010xx010010xx110101xx110101xx110000xx111011xx010011xx110011xx110110xx110111xx110100xx110100xx010000xx110000xx101100xx110000xx111100xx111110xx010010xx110011xx100111xx111101xx011000xx011000xx010100xx000100xx000001xx000001xx
.param INIT_9 101010xx111011xx110100xx111101xx001100xx101100xx110100xx111100xx101100xx101110xx011110xx111111xx110001xx111011xx111000xx111001xx011100xx111101xx101100xx101100xx001000xx011000xx111100xx110000xx101100xx101111xx000011xx111011xx110100xx110110xx110011xx111011xx
.param INIT_A 101000xx111000xx011000xx101011xx101011xx111011xx000000xx011011xx111110xx101110xx101100xx111000xx000010xx111010xx101000xx111110xx001101xx101001xx000000xx010101xx000001xx111001xx101000xx111001xx000010xx000010xx000001xx111001xx011000xx011010xx001011xx101011xx
.param INIT_B 010011xx100011xx111000xx110110xx101001xx111010xx011011xx110111xx100101xx110101xx100000xx101011xx001110xx111111xx100001xx100011xx100011xx101011xx001000xx101000xx101110xx101110xx011000xx011011xx111001xx111101xx101000xx101101xx000001xx100001xx100000xx101100xx
.param INIT_C 101000xx111100xx010100xx110100xx101001xx100010xx101010xx111110xx000100xx111101xx100011xx100011xx100001xx101000xx001000xx101010xx101010xx100011xx001001xx101001xx000010xx000010xx001010xx101001xx111111xx101011xx010100xx010100xx001110xx110101xx011011xx011011xx
.param INIT_D 111101xx111101xx010101xx111111xx111011xx111111xx100000xx100101xx000011xx100111xx100000xx100001xx100001xx100001xx011001xx101001xx100011xx101101xx001010xx001111xx000000xx010000xx011010xx010011xx001111xx001001xx100000xx111100xx011010xx111011xx100001xx101001xx
.param INIT_E 110000xx110011xx110010xx110010xx011011xx110010xx111001xx111011xx101010xx101011xx000110xx111111xx111110xx111110xx100101xx100100xx001000xx110011xx111011xx111010xx111010xx111011xx010100xx111100xx101000xx101010xx111110xx101110xx010101xx111101xx111010xx111111xx
.param INIT_F 011010xx111100xx101010xx101110xx100100xx100110xx001000xx101001xx100010xx100000xx111010xx111010xx001000xx111011xx110101xx111001xx101000xx101100xx001000xx111001xx110011xx111111xx111000xx111110xx000010xx110010xx110010xx110110xx100011xx100010xx000001xx110001xx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32012 RDATA[0]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[0] RDATA[1]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[1] RDATA[2]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32291[0] RDATA[4]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[4] RDATA[5]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[5] RDATA[6]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[6] RDATA[7]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[7] RDATA[8]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[8] RDATA[9]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[9] RDATA[10]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32291[1] RDATA[12]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[12] RDATA[13]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[13] RDATA[14]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[14] RDATA[15]=$techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31987 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1000000111100101100001101110011100001011011000111000000111100011100001101000011110000101100001111000011110000101000000000000000100000101010010010100010100110101110001001001010100000101000001010000000110000011100000101000001100001001000011111000000111100001
.param INIT_1 1000110110010111000001111000011110000100110001011000000100000101000001011000111110001100100011110000100100000101000001010000010100000000000001011000000111110011000100110010011100000100001001010000100100000011000000110000011100000100000001011000001111100011
.param INIT_2 1000011010000111000001010000010110001111100011111000101010011011000001010000011110000111000001111000010010000111100011011000010110000111100001011000011010100111100001111010010110000101111011110000001010000011100011011000011100000111100001111000011010000111
.param INIT_3 0000001000010010000001000001000101000101010101011100010111000111010001101100011110001001100010110000101100001011101011001000111100101011000011110010111110011101001001001000010100100001100001010000110100001101000000000000000100001001000010010000110110000111
.param INIT_4 1000011010110111000001011011011110000101101101010000010001110111000001110100011110000100000001101000000010000101000001011011010110000110111001001000001011100111000001011010111111000010100100101100000011000001000001001000010010000110100001110000010100000111
.param INIT_5 0000000000100001000000000011100000000010001100111000010110010111000000100100011100000011000000111000001110000111000000100000001110000011100110110000000001110011000000100111101000000110100001110000000111000011100000101000001100000001100000011000000110000001
.param INIT_6 1000001111000011100000000000111000000100011011010100010101010111100000111000011011000000110000110000001100000111000000100001101100000001001110110100001101110010000000001011000110000101100101110000001000000111000000010000000100000001000001100000001000100011
.param INIT_7 0000001010000011110000001100100111000000100000001000011000110111100000011000000101000100010001010100010111000101100000111011001110100010100100110010011110010011101001101001011010000111100001111000010000000111100001111000011100000111000001110000010010001111
.param INIT_8 0100001101000111110001101111011100100001100100111110001010000010110000101100001001000010110001101000000110000101010001110100001101000000010000011100000101010001100000001011010001000010110111111100000111000001000001011000000000000110100001111100001111110010
.param INIT_9 0000001100010011010000110111001100000000011110010100101101110011000001110000001101000010010000110000001100000011000000110101001110000010111000110000000101000011000001110000001100000010001100111000000110000011000000110100001111000010110000110000000100000111
.param INIT_A 1000000110100001000000000000000100000001010010110000001101111011110000101100001101000011010000110000001110000011100000011011001101000110000001111100001111000011100000010100001101000010011100110100000101000001100000001000000000000011100000110000001010010010
.param INIT_B 0000001000001010000000000100101101000001010010011010000010110010000000100000001100000001000000110000011000000010000000100000001000000001000100101000001010110010110000011111000110000001100000110000001000000110110000011100000010000001100000111100001111010011
.param INIT_C 1000001010001010000000000100100101000001011010010100001000011010100000101000001010000000100000001100000111000001110000001101000110100010111010100100001011011011110000111101101110000010110000101100000001000011000000110000001100000010100000101000000010000011
.param INIT_D 1000001011001010110000100111001110000101111001110100001101000010110000101100001111000010100000100100000001000001100000110000001110000100110111001100000011111001110000010111100100000010011000100100000001000001010000000100000011000110100000111100001101011011
.param INIT_E 0000011000001111100000111011101111000000010010010000001100000011010000110100001110000010100000110000011000000010010000100100001001000011011110100000000000111010000000100011101011000010100000100100000001000010100000101100001011000011010000110000000001000011
.param INIT_F 0100000010001001000000010000101100000011000010100100000001110001000001000100011010000010110000110000001100000011100000001000001010000010101100110000001100000011000001000011111010000010100000110000000000000000100000001000000111000011010000110000001000000010
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32033 RDATA[0]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[0] RDATA[1]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[1] RDATA[2]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32312[0] RDATA[4]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[4] RDATA[5]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[5] RDATA[6]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[6] RDATA[7]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[7] RDATA[8]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[8] RDATA[9]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[9] RDATA[10]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32312[1] RDATA[12]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[12] RDATA[13]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[13] RDATA[14]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[14] RDATA[15]=$techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31988 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1011110111111101001100011101100110000100010000011010010000101100000011001100110010010101010101001010010000110101001011000111110000110110010101100000001001001000100110101001111000111100111111010010100000101000101100100111111000010100110101000000011010101100
.param INIT_1 1001001100000111001101011011111110011000110110001001101111011100000011110100111110100101011111011000000111000011000100101101111010001111001111101000000100110011001100111011011110011110011111111011000101110011000001110110111100001010010010100001101011011110
.param INIT_2 0011010010010101100110010001000110011001010111110011011011111101101000110110000110101011011001111001110011011100100101111111110100110011001100111010001110100111001001001001011000000000110000011001101100010101101111100111111000011100100111011000100100101011
.param INIT_3 0011000001110010000000100100111000010100010101000000101000001001001001110000011100011000010100010001000001010111000011100100111010101110101011100010000000010010000100100001001000100010011000101001100010011010100000101100101110100101101011111010011110100101
.param INIT_4 0000100100011101001111000110110110011000110100001000000111000101000101011101010000001101000011111011101010111010001010100110110010100111101001110011000001111000000010011000111110011110100111100011110000100100101000101010000000010010010101101001110011001100
.param INIT_5 0011100101011010100010101010101000000000000000101000001111010011000100100000100000010110010101101000011010000110101101001011111000101010001010100011001000110110101001001110110010001000110010010001101101011111001111100111111110100100111001001010000011000000
.param INIT_6 1100100011001001010000101110010000010101000111011001110100011110100010111000101100101000111001011010010110110111100100111010001000111001001111010010010000100111000100101111101010000100111001100001101001111010101000101100010100001110011001111001011011010110
.param INIT_7 0001100101010111101001100011011010001001100000010001000011010100001001110000011100001111011011110000100100101001101000010010010110010111100101110000100010001000001010100000111110101101001001011101011011010110010100001101001101111011010111111101110101011101
.param INIT_8 0000010110000101010010010010100110111110001111011000001010100011011000011000110100001101100011110000111001101110111010100110001010110010100100100001000010110001000110111001100100100011001000111100010000101101110101111011011101101100110011000000001011100010
.param INIT_9 0011000011111000110100001101010100000111001001010100011111000110101100011011000100000000000101110000111111001111100110001101100000101000001011000010110010101100111101101101010000000011011000111100100011001100001011000010111000001010111000101111000011010101
.param INIT_A 1111101011111000011000111100001111000001110100111001111011010111001011010110110110000101100001110100000001000010010100011101011110010100100101000001000000011000000000111010010110100111101001100010010100100101001000001000001110000010110001100100010001000100
.param INIT_B 0010001001100011000100110001000100010010110100101010010010101110001010000011100000011010101110101011001110010011010110110100000100000111101001111100010111001101001111110011110100100111101001101010011010110100110011100100111001010001010100111110101001101010
.param INIT_C x1000010x1100011x0000000x0100001x0000000x0111011x1011011x1011110x1000010x1110110x1001010x1011000x1000110x1101010x1000000x1100001x1010001x1010010x1011011x1110110x0001000x0101110x0000010x01000101101111011111000100110101001001011110000111001101110100011101110
.param INIT_D x1000010x1010010x1001010x1001001x1000111x1011111x1010001x1010011x0001011x0111011x0001011x1101001x1000111x1110111x0010000x1110110x0000001x0110000x0001001x1101111x0000011x0111011x0010011x0111011x0000011x0000001x0000011x0100011x0000001x0110001x0010101x0010011
.param INIT_E x1001111x1111101x1001110x1111110x1011101x1111110x1000101x1010111x1010111x1110111x1000110x1110101x1001010x1101010x1000101x1101010x1010101x1011101x0001100x0001110x1010110x0000111x1011011x1011101x1001010x1011011x1000000x1000100x1001011x1011010x1011011x1011011
.param INIT_F x1011111x0111101x0010010x0111010x0010000x1100001x0001101x1101111x1001010x0001010x0010001x0110100x0000101x1100111x0000110x1010110x0001110x0101111x0010011x1111101x0000011x0101011x0001000x0101101x0001101x0101111x0011011x0111011x0000000x0100011x0000111x0100111
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$77013$auto$rtlil.cc:1874:Eq$32054 RDATA[0]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[0] RDATA[1]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[1] RDATA[2]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[2] RDATA[3]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32333[0] RDATA[4]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[4] RDATA[5]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[5] RDATA[6]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[6] RDATA[7]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[7] RDATA[8]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[8] RDATA[9]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[9] RDATA[10]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[10] RDATA[11]=$abc$77013$auto$memory_bram.cc:922:replace_cell$32333[1] RDATA[12]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[12] RDATA[13]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[13] RDATA[14]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[14] RDATA[15]=$techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[15] RE=$true WADDR[0]=core.cpu.i_tv80_core.A[0] WADDR[1]=core.cpu.i_tv80_core.A[1] WADDR[2]=core.cpu.i_tv80_core.A[2] WADDR[3]=core.cpu.i_tv80_core.A[3] WADDR[4]=core.cpu.i_tv80_core.A[4] WADDR[5]=core.cpu.i_tv80_core.A[5] WADDR[6]=core.cpu.i_tv80_core.A[6] WADDR[7]=core.cpu.i_tv80_core.A[7] WADDR[8]=core.cpu.i_tv80_core.A[8] WADDR[9]=core.cpu.i_tv80_core.A[9] WADDR[10]=core.cpu.i_tv80_core.A[10] WCLK=clk WCLKE=$abc$77013$auto$memory_bram.cc:837:replace_cell$31989 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_IO D_IN_0=core.i2c0.master.i2c_sda_in D_OUT_0=core.i2c0.master.i2c_sda OUTPUT_ENABLE=i2c_sda_oen PACKAGE_PIN=i2c_sda
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:69"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_HFOSC CLKHF=clk CLKHFEN=$true CLKHFPU=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./top/upduino.v:63"
.param CLKHF_DIV "0b10"
.names $true $auto$alumacc.cc:474:replace_alu$31802.C[0]
1 1
.names core.cpu.i_tv80_core.BusA[0] $auto$alumacc.cc:474:replace_alu$31802.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31813.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31813.C[1]
1 1
.names $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1] $auto$alumacc.cc:474:replace_alu$31813.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[8]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[9]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[10]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[11]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[12]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31818.C[13]
1 1
.names core.cpu.i_tv80_core.A[13] $auto$alumacc.cc:474:replace_alu$31818.C[14]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31823.C[0]
1 1
.names $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0] $auto$alumacc.cc:474:replace_alu$31823.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31847.C[0]
1 1
.names core.cpu.i_tv80_core.Pre_XY_F_M[0] $auto$alumacc.cc:474:replace_alu$31847.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31850.C[0]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[0] $auto$alumacc.cc:474:replace_alu$31850.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31853.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31856.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31859.C[0]
1 1
.names core.cpu.i_tv80_core.TmpAddr[0] $auto$alumacc.cc:474:replace_alu$31859.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31862.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31862.C[1]
1 1
.names core.cpu.i_tv80_core.BusA[1] $auto$alumacc.cc:474:replace_alu$31862.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31865.C[5]
1 1
.names $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1] $auto$alumacc.cc:474:replace_alu$31865.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31868.C[0]
1 1
.names core.uart0.uart0.clk_gen.Baud_Cnt[0] $auto$alumacc.cc:474:replace_alu$31868.C[1]
1 1
.names $abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0] $auto$alumacc.cc:474:replace_alu$31871.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31874.C[0]
1 1
.names core.uart0.uart0.TX_Bit_Cnt[0] $auto$alumacc.cc:474:replace_alu$31874.C[1]
1 1
.names core.cpu.i_tv80_core.i_alu.HalfCarry_v $auto$alumacc.cc:474:replace_alu$31877.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31880.C[0]
1 1
.names core.uart0.uart0.bit_tick.TX_Cnt[0] $auto$alumacc.cc:474:replace_alu$31880.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31886.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31886.C[1]
1 1
.names core.cpu.i_tv80_core.BusA[1] $auto$alumacc.cc:474:replace_alu$31886.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31889.C[5]
1 1
.names $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5] $auto$alumacc.cc:474:replace_alu$31889.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31892.C[0]
1 1
.names core.i2c0.i2c_clk_divider.count[0] $auto$alumacc.cc:474:replace_alu$31892.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31895.C[0]
1 1
.names core.i2c0.master.bit_count[0] $auto$alumacc.cc:474:replace_alu$31895.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$31898.C[0]
1 1
.names core.spi0.master.bit_count[0] $auto$alumacc.cc:474:replace_alu$31898.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31901.C[0]
1 1
.names core.spi0.spi_clk_divider.count[0] $auto$alumacc.cc:474:replace_alu$31901.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31904.C[0]
1 1
.names core.uart0.uart0.Bit_Phase[0] $auto$alumacc.cc:474:replace_alu$31904.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31907.C[0]
1 1
.names core.uart0.uart0.Brk_Cnt[0] $auto$alumacc.cc:474:replace_alu$31907.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$31910.C[0]
1 1
.names core.uart0.uart0.RX_Bit_Cnt[0] $auto$alumacc.cc:474:replace_alu$31910.C[1]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[0] $techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[1] $techmap32358\core.rom.mem_8.0.0.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[0] $techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[1] $techmap32360\core.rom.mem_8.2.1.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[0] $techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[1] $techmap32362\core.rom.mem_8.2.2.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[0] $techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[1] $techmap32364\core.rom.mem_8.2.3.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[0] $techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[1] $techmap32366\core.rom.mem_8.2.0.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[0] $techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[1] $techmap32368\core.rom.mem_8.1.0.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[0] $techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[1] $techmap32370\core.rom.mem_8.0.1.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[0] $techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[1] $techmap32372\core.rom.mem_8.3.0.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[0] $techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[1] $techmap32374\core.rom.mem_8.0.2.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[0] $techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[1] $techmap32375\core.rom.mem_8.0.3.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[0] $techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[1] $techmap32377\core.rom.mem_8.1.1.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[0] $techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[1] $techmap32379\core.rom.mem_8.1.2.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[0] $techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[1] $techmap32380\core.rom.mem_8.1.3.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[0] $techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[1] $techmap32382\core.rom.mem_8.3.2.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[0] $techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[1] $techmap32383\core.rom.mem_8.3.3.0.A1DATA_16[11]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[0] $techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[3]
1 1
.names $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[1] $techmap32385\core.rom.mem_8.3.1.0.A1DATA_16[11]
1 1
.names core.ioporta.out_1[0] P1_out[0]
1 1
.names core.ioporta.out_1[1] P1_out[1]
1 1
.names core.ioporta.out_1[2] P1_out[2]
1 1
.names core.ioporta.out_1[3] P1_out[3]
1 1
.names core.ioporta.out_1[4] P1_out[4]
1 1
.names core.ioporta.out_1[5] P1_out[5]
1 1
.names core.ioporta.out_1[6] P1_out[6]
1 1
.names core.ioporta.out_1[7] P1_out[7]
1 1
.names core.ioporta.out_2[0] P2_out[0]
1 1
.names core.ioporta.out_2[1] P2_out[1]
1 1
.names core.ioporta.out_2[2] P2_out[2]
1 1
.names core.ioporta.out_2[3] P2_out[3]
1 1
.names core.ioporta.out_2[4] P2_out[4]
1 1
.names core.ioporta.out_2[5] P2_out[5]
1 1
.names core.ioporta.out_2[6] P2_out[6]
1 1
.names core.ioporta.out_2[7] P2_out[7]
1 1
.names $true core.P1_in[0]
1 1
.names $false core.P1_in[1]
1 1
.names $true core.P1_in[2]
1 1
.names $false core.P1_in[3]
1 1
.names $true core.P1_in[4]
1 1
.names $false core.P1_in[5]
1 1
.names $true core.P1_in[6]
1 1
.names $false core.P1_in[7]
1 1
.names core.ioporta.out_1[0] core.P1_out[0]
1 1
.names core.ioporta.out_1[1] core.P1_out[1]
1 1
.names core.ioporta.out_1[2] core.P1_out[2]
1 1
.names core.ioporta.out_1[3] core.P1_out[3]
1 1
.names core.ioporta.out_1[4] core.P1_out[4]
1 1
.names core.ioporta.out_1[5] core.P1_out[5]
1 1
.names core.ioporta.out_1[6] core.P1_out[6]
1 1
.names core.ioporta.out_1[7] core.P1_out[7]
1 1
.names $false core.P2_in[0]
1 1
.names $true core.P2_in[1]
1 1
.names $false core.P2_in[2]
1 1
.names $true core.P2_in[3]
1 1
.names $false core.P2_in[4]
1 1
.names $true core.P2_in[5]
1 1
.names $false core.P2_in[6]
1 1
.names $true core.P2_in[7]
1 1
.names core.ioporta.out_2[0] core.P2_out[0]
1 1
.names core.ioporta.out_2[1] core.P2_out[1]
1 1
.names core.ioporta.out_2[2] core.P2_out[2]
1 1
.names core.ioporta.out_2[3] core.P2_out[3]
1 1
.names core.ioporta.out_2[4] core.P2_out[4]
1 1
.names core.ioporta.out_2[5] core.P2_out[5]
1 1
.names core.ioporta.out_2[6] core.P2_out[6]
1 1
.names core.ioporta.out_2[7] core.P2_out[7]
1 1
.names core.cpu.i_tv80_core.A[0] core.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.addr[2]
1 1
.names core.cpu.i_tv80_core.A[3] core.addr[3]
1 1
.names core.cpu.i_tv80_core.A[4] core.addr[4]
1 1
.names core.cpu.i_tv80_core.A[5] core.addr[5]
1 1
.names core.cpu.i_tv80_core.A[6] core.addr[6]
1 1
.names core.cpu.i_tv80_core.A[7] core.addr[7]
1 1
.names core.cpu.i_tv80_core.A[8] core.addr[8]
1 1
.names core.cpu.i_tv80_core.A[9] core.addr[9]
1 1
.names core.cpu.i_tv80_core.A[10] core.addr[10]
1 1
.names core.cpu.i_tv80_core.A[11] core.addr[11]
1 1
.names core.cpu.i_tv80_core.A[12] core.addr[12]
1 1
.names core.cpu.i_tv80_core.A[13] core.addr[13]
1 1
.names core.cpu.i_tv80_core.A[14] core.addr[14]
1 1
.names core.cpu.i_tv80_core.A[15] core.addr[15]
1 1
.names clk core.clk
1 1
.names core.cpu.i_tv80_core.A[0] core.cpu.A[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.cpu.A[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.cpu.A[2]
1 1
.names core.cpu.i_tv80_core.A[3] core.cpu.A[3]
1 1
.names core.cpu.i_tv80_core.A[4] core.cpu.A[4]
1 1
.names core.cpu.i_tv80_core.A[5] core.cpu.A[5]
1 1
.names core.cpu.i_tv80_core.A[6] core.cpu.A[6]
1 1
.names core.cpu.i_tv80_core.A[7] core.cpu.A[7]
1 1
.names core.cpu.i_tv80_core.A[8] core.cpu.A[8]
1 1
.names core.cpu.i_tv80_core.A[9] core.cpu.A[9]
1 1
.names core.cpu.i_tv80_core.A[10] core.cpu.A[10]
1 1
.names core.cpu.i_tv80_core.A[11] core.cpu.A[11]
1 1
.names core.cpu.i_tv80_core.A[12] core.cpu.A[12]
1 1
.names core.cpu.i_tv80_core.A[13] core.cpu.A[13]
1 1
.names core.cpu.i_tv80_core.A[14] core.cpu.A[14]
1 1
.names core.cpu.i_tv80_core.A[15] core.cpu.A[15]
1 1
.names core.busrq_n core.cpu.busrq_n
1 1
.names $true core.cpu.cen
1 1
.names clk core.cpu.clk
1 1
.names core.cpu.i_tv80_core.do[0] core.cpu.do[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.cpu.do[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.cpu.do[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.cpu.do[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.cpu.do[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.cpu.do[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.cpu.do[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.cpu.do[7]
1 1
.names core.cpu.di_reg[0] core.cpu.i_tv80_core.DI_Reg[0]
1 1
.names core.cpu.di_reg[1] core.cpu.i_tv80_core.DI_Reg[1]
1 1
.names core.cpu.di_reg[2] core.cpu.i_tv80_core.DI_Reg[2]
1 1
.names core.cpu.di_reg[3] core.cpu.i_tv80_core.DI_Reg[3]
1 1
.names core.cpu.di_reg[4] core.cpu.i_tv80_core.DI_Reg[4]
1 1
.names core.cpu.di_reg[5] core.cpu.i_tv80_core.DI_Reg[5]
1 1
.names core.cpu.di_reg[6] core.cpu.i_tv80_core.DI_Reg[6]
1 1
.names core.cpu.di_reg[7] core.cpu.i_tv80_core.DI_Reg[7]
1 1
.names $true core.cpu.i_tv80_core.ID16_B[0]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[1]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[2]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[3]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[4]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[5]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[6]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[7]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[8]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[9]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[10]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[11]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[12]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[13]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.ID16_B[14]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.IncDec_16[3]
1 1
.names core.cpu.i_tv80_core.IntE_FF1 core.cpu.i_tv80_core.IntE
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[7]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[8]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[9]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[10]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[11]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[12]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[13]
1 1
.names core.cpu.i_tv80_core.PC16_B[15] core.cpu.i_tv80_core.PC16_B[14]
1 1
.names $undef core.cpu.i_tv80_core.R[0]
1 1
.names $undef core.cpu.i_tv80_core.R[1]
1 1
.names $undef core.cpu.i_tv80_core.R[2]
1 1
.names $undef core.cpu.i_tv80_core.R[3]
1 1
.names $undef core.cpu.i_tv80_core.R[4]
1 1
.names $undef core.cpu.i_tv80_core.R[5]
1 1
.names $undef core.cpu.i_tv80_core.R[6]
1 1
.names $undef core.cpu.i_tv80_core.R[7]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[0] core.cpu.i_tv80_core.RegBusA[0]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[1] core.cpu.i_tv80_core.RegBusA[1]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[2] core.cpu.i_tv80_core.RegBusA[2]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[3] core.cpu.i_tv80_core.RegBusA[3]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[4] core.cpu.i_tv80_core.RegBusA[4]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[5] core.cpu.i_tv80_core.RegBusA[5]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[6] core.cpu.i_tv80_core.RegBusA[6]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAL[7] core.cpu.i_tv80_core.RegBusA[7]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[0] core.cpu.i_tv80_core.RegBusA[8]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[1] core.cpu.i_tv80_core.RegBusA[9]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[2] core.cpu.i_tv80_core.RegBusA[10]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[3] core.cpu.i_tv80_core.RegBusA[11]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[4] core.cpu.i_tv80_core.RegBusA[12]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[5] core.cpu.i_tv80_core.RegBusA[13]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[6] core.cpu.i_tv80_core.RegBusA[14]
1 1
.names core.cpu.i_tv80_core.i_reg.DOAH[7] core.cpu.i_tv80_core.RegBusA[15]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[0] core.cpu.i_tv80_core.RegDIH[0]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[1] core.cpu.i_tv80_core.RegDIH[1]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[2] core.cpu.i_tv80_core.RegDIH[2]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[3] core.cpu.i_tv80_core.RegDIH[3]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[4] core.cpu.i_tv80_core.RegDIH[4]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[5] core.cpu.i_tv80_core.RegDIH[5]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[6] core.cpu.i_tv80_core.RegDIH[6]
1 1
.names core.cpu.i_tv80_core.i_reg.DIH[7] core.cpu.i_tv80_core.RegDIH[7]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[0] core.cpu.i_tv80_core.RegDIL[0]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[1] core.cpu.i_tv80_core.RegDIL[1]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[2] core.cpu.i_tv80_core.RegDIL[2]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[3] core.cpu.i_tv80_core.RegDIL[3]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[4] core.cpu.i_tv80_core.RegDIL[4]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[5] core.cpu.i_tv80_core.RegDIL[5]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[6] core.cpu.i_tv80_core.RegDIL[6]
1 1
.names core.cpu.i_tv80_core.i_reg.DIL[7] core.cpu.i_tv80_core.RegDIL[7]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[7]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[8]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[9]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[10]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[11]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[12]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[13]
1 1
.names core.cpu.i_tv80_core.SP16_B[15] core.cpu.i_tv80_core.SP16_B[14]
1 1
.names core.busrq_n core.cpu.i_tv80_core.busrq_n
1 1
.names $true core.cpu.i_tv80_core.cen
1 1
.names clk core.cpu.i_tv80_core.clk
1 1
.names core.cpu.di_reg[0] core.cpu.i_tv80_core.di[0]
1 1
.names core.cpu.di_reg[1] core.cpu.i_tv80_core.di[1]
1 1
.names core.cpu.di_reg[2] core.cpu.i_tv80_core.di[2]
1 1
.names core.cpu.di_reg[3] core.cpu.i_tv80_core.di[3]
1 1
.names core.cpu.di_reg[4] core.cpu.i_tv80_core.di[4]
1 1
.names core.cpu.di_reg[5] core.cpu.i_tv80_core.di[5]
1 1
.names core.cpu.di_reg[6] core.cpu.i_tv80_core.di[6]
1 1
.names core.cpu.di_reg[7] core.cpu.i_tv80_core.di[7]
1 1
.names core.cpu.di[0] core.cpu.i_tv80_core.dinst[0]
1 1
.names core.cpu.di[1] core.cpu.i_tv80_core.dinst[1]
1 1
.names core.cpu.di[2] core.cpu.i_tv80_core.dinst[2]
1 1
.names core.cpu.di[3] core.cpu.i_tv80_core.dinst[3]
1 1
.names core.cpu.di[4] core.cpu.i_tv80_core.dinst[4]
1 1
.names core.cpu.di[5] core.cpu.i_tv80_core.dinst[5]
1 1
.names core.cpu.di[6] core.cpu.i_tv80_core.dinst[6]
1 1
.names core.cpu.di[7] core.cpu.i_tv80_core.dinst[7]
1 1
.names core.cpu.i_tv80_core.ALU_Op_r[0] core.cpu.i_tv80_core.i_alu.ALU_Op[0]
1 1
.names core.cpu.i_tv80_core.ALU_Op_r[1] core.cpu.i_tv80_core.i_alu.ALU_Op[1]
1 1
.names core.cpu.i_tv80_core.ALU_Op_r[2] core.cpu.i_tv80_core.i_alu.ALU_Op[2]
1 1
.names core.cpu.i_tv80_core.ALU_Op_r[3] core.cpu.i_tv80_core.i_alu.ALU_Op[3]
1 1
.names core.cpu.i_tv80_core.Arith16_r core.cpu.i_tv80_core.i_alu.Arith16
1 1
.names core.cpu.i_tv80_core.BusA[0] core.cpu.i_tv80_core.i_alu.BusA[0]
1 1
.names core.cpu.i_tv80_core.BusA[1] core.cpu.i_tv80_core.i_alu.BusA[1]
1 1
.names core.cpu.i_tv80_core.BusA[2] core.cpu.i_tv80_core.i_alu.BusA[2]
1 1
.names core.cpu.i_tv80_core.BusA[3] core.cpu.i_tv80_core.i_alu.BusA[3]
1 1
.names core.cpu.i_tv80_core.BusA[4] core.cpu.i_tv80_core.i_alu.BusA[4]
1 1
.names core.cpu.i_tv80_core.BusA[5] core.cpu.i_tv80_core.i_alu.BusA[5]
1 1
.names core.cpu.i_tv80_core.BusA[6] core.cpu.i_tv80_core.i_alu.BusA[6]
1 1
.names core.cpu.i_tv80_core.BusA[7] core.cpu.i_tv80_core.i_alu.BusA[7]
1 1
.names core.cpu.i_tv80_core.BusB[0] core.cpu.i_tv80_core.i_alu.BusB[0]
1 1
.names core.cpu.i_tv80_core.BusB[1] core.cpu.i_tv80_core.i_alu.BusB[1]
1 1
.names core.cpu.i_tv80_core.BusB[2] core.cpu.i_tv80_core.i_alu.BusB[2]
1 1
.names core.cpu.i_tv80_core.BusB[3] core.cpu.i_tv80_core.i_alu.BusB[3]
1 1
.names core.cpu.i_tv80_core.BusB[4] core.cpu.i_tv80_core.i_alu.BusB[4]
1 1
.names core.cpu.i_tv80_core.BusB[5] core.cpu.i_tv80_core.i_alu.BusB[5]
1 1
.names core.cpu.i_tv80_core.BusB[6] core.cpu.i_tv80_core.i_alu.BusB[6]
1 1
.names core.cpu.i_tv80_core.BusB[7] core.cpu.i_tv80_core.i_alu.BusB[7]
1 1
.names core.cpu.i_tv80_core.F[0] core.cpu.i_tv80_core.i_alu.F_In[0]
1 1
.names core.cpu.i_tv80_core.F[1] core.cpu.i_tv80_core.i_alu.F_In[1]
1 1
.names core.cpu.i_tv80_core.F[2] core.cpu.i_tv80_core.i_alu.F_In[2]
1 1
.names core.cpu.i_tv80_core.F[3] core.cpu.i_tv80_core.i_alu.F_In[3]
1 1
.names core.cpu.i_tv80_core.F[4] core.cpu.i_tv80_core.i_alu.F_In[4]
1 1
.names core.cpu.i_tv80_core.F[5] core.cpu.i_tv80_core.i_alu.F_In[5]
1 1
.names core.cpu.i_tv80_core.F[6] core.cpu.i_tv80_core.i_alu.F_In[6]
1 1
.names core.cpu.i_tv80_core.F[7] core.cpu.i_tv80_core.i_alu.F_In[7]
1 1
.names core.cpu.i_tv80_core.IR[0] core.cpu.i_tv80_core.i_alu.IR[0]
1 1
.names core.cpu.i_tv80_core.IR[1] core.cpu.i_tv80_core.i_alu.IR[1]
1 1
.names core.cpu.i_tv80_core.IR[2] core.cpu.i_tv80_core.i_alu.IR[2]
1 1
.names core.cpu.i_tv80_core.IR[3] core.cpu.i_tv80_core.i_alu.IR[3]
1 1
.names core.cpu.i_tv80_core.IR[4] core.cpu.i_tv80_core.i_alu.IR[4]
1 1
.names core.cpu.i_tv80_core.IR[5] core.cpu.i_tv80_core.i_alu.IR[5]
1 1
.names core.cpu.i_tv80_core.ISet[0] core.cpu.i_tv80_core.i_alu.ISet[0]
1 1
.names core.cpu.i_tv80_core.ISet[1] core.cpu.i_tv80_core.i_alu.ISet[1]
1 1
.names core.cpu.i_tv80_core.Z16_r core.cpu.i_tv80_core.i_alu.Z16
1 1
.names core.cpu.i_tv80_core.Arith16 core.cpu.i_tv80_core.i_mcode.Arith16
1 1
.names core.cpu.i_tv80_core.IR[3] core.cpu.i_tv80_core.i_mcode.DDD[0]
1 1
.names core.cpu.i_tv80_core.IR[4] core.cpu.i_tv80_core.i_mcode.DDD[1]
1 1
.names core.cpu.i_tv80_core.IR[5] core.cpu.i_tv80_core.i_mcode.DDD[2]
1 1
.names core.cpu.i_tv80_core.IR[4] core.cpu.i_tv80_core.i_mcode.DPAIR[0]
1 1
.names core.cpu.i_tv80_core.IR[5] core.cpu.i_tv80_core.i_mcode.DPAIR[1]
1 1
.names core.cpu.i_tv80_core.F[0] core.cpu.i_tv80_core.i_mcode.F[0]
1 1
.names core.cpu.i_tv80_core.F[1] core.cpu.i_tv80_core.i_mcode.F[1]
1 1
.names core.cpu.i_tv80_core.F[2] core.cpu.i_tv80_core.i_mcode.F[2]
1 1
.names core.cpu.i_tv80_core.F[3] core.cpu.i_tv80_core.i_mcode.F[3]
1 1
.names core.cpu.i_tv80_core.F[4] core.cpu.i_tv80_core.i_mcode.F[4]
1 1
.names core.cpu.i_tv80_core.F[5] core.cpu.i_tv80_core.i_mcode.F[5]
1 1
.names core.cpu.i_tv80_core.F[6] core.cpu.i_tv80_core.i_mcode.F[6]
1 1
.names core.cpu.i_tv80_core.F[7] core.cpu.i_tv80_core.i_mcode.F[7]
1 1
.names core.cpu.i_tv80_core.IMode[0] core.cpu.i_tv80_core.i_mcode.IMode[0]
1 1
.names core.cpu.i_tv80_core.IMode[1] core.cpu.i_tv80_core.i_mcode.IMode[1]
1 1
.names core.cpu.i_tv80_core.IR[0] core.cpu.i_tv80_core.i_mcode.IR[0]
1 1
.names core.cpu.i_tv80_core.IR[1] core.cpu.i_tv80_core.i_mcode.IR[1]
1 1
.names core.cpu.i_tv80_core.IR[2] core.cpu.i_tv80_core.i_mcode.IR[2]
1 1
.names core.cpu.i_tv80_core.IR[3] core.cpu.i_tv80_core.i_mcode.IR[3]
1 1
.names core.cpu.i_tv80_core.IR[4] core.cpu.i_tv80_core.i_mcode.IR[4]
1 1
.names core.cpu.i_tv80_core.IR[5] core.cpu.i_tv80_core.i_mcode.IR[5]
1 1
.names core.cpu.i_tv80_core.IR[6] core.cpu.i_tv80_core.i_mcode.IR[6]
1 1
.names core.cpu.i_tv80_core.IR[7] core.cpu.i_tv80_core.i_mcode.IR[7]
1 1
.names core.cpu.i_tv80_core.IR[0] core.cpu.i_tv80_core.i_mcode.IRB[0]
1 1
.names core.cpu.i_tv80_core.IR[1] core.cpu.i_tv80_core.i_mcode.IRB[1]
1 1
.names core.cpu.i_tv80_core.IR[2] core.cpu.i_tv80_core.i_mcode.IRB[2]
1 1
.names core.cpu.i_tv80_core.IR[3] core.cpu.i_tv80_core.i_mcode.IRB[3]
1 1
.names core.cpu.i_tv80_core.IR[4] core.cpu.i_tv80_core.i_mcode.IRB[4]
1 1
.names core.cpu.i_tv80_core.IR[5] core.cpu.i_tv80_core.i_mcode.IRB[5]
1 1
.names core.cpu.i_tv80_core.IR[6] core.cpu.i_tv80_core.i_mcode.IRB[6]
1 1
.names core.cpu.i_tv80_core.IR[7] core.cpu.i_tv80_core.i_mcode.IRB[7]
1 1
.names core.cpu.i_tv80_core.ISet[0] core.cpu.i_tv80_core.i_mcode.ISet[0]
1 1
.names core.cpu.i_tv80_core.ISet[1] core.cpu.i_tv80_core.i_mcode.ISet[1]
1 1
.names core.cpu.i_tv80_core.IncDec_16[0] core.cpu.i_tv80_core.i_mcode.IncDec_16[0]
1 1
.names core.cpu.i_tv80_core.IncDec_16[1] core.cpu.i_tv80_core.i_mcode.IncDec_16[1]
1 1
.names core.cpu.i_tv80_core.IncDec_16[2] core.cpu.i_tv80_core.i_mcode.IncDec_16[2]
1 1
.names core.cpu.i_tv80_core.ID16_B[15] core.cpu.i_tv80_core.i_mcode.IncDec_16[3]
1 1
.names core.cpu.i_tv80_core.IntCycle core.cpu.i_tv80_core.i_mcode.IntCycle
1 1
.names core.cpu.i_tv80_core.mcycle[0] core.cpu.i_tv80_core.i_mcode.MCycle[0]
1 1
.names core.cpu.i_tv80_core.mcycle[1] core.cpu.i_tv80_core.i_mcode.MCycle[1]
1 1
.names core.cpu.i_tv80_core.mcycle[2] core.cpu.i_tv80_core.i_mcode.MCycle[2]
1 1
.names core.cpu.i_tv80_core.mcycle[3] core.cpu.i_tv80_core.i_mcode.MCycle[3]
1 1
.names core.cpu.i_tv80_core.mcycle[4] core.cpu.i_tv80_core.i_mcode.MCycle[4]
1 1
.names core.cpu.i_tv80_core.mcycle[5] core.cpu.i_tv80_core.i_mcode.MCycle[5]
1 1
.names core.cpu.i_tv80_core.mcycle[6] core.cpu.i_tv80_core.i_mcode.MCycle[6]
1 1
.names core.cpu.i_tv80_core.mcycles_d[0] core.cpu.i_tv80_core.i_mcode.MCycles[0]
1 1
.names core.cpu.i_tv80_core.mcycles_d[1] core.cpu.i_tv80_core.i_mcode.MCycles[1]
1 1
.names core.cpu.i_tv80_core.mcycles_d[2] core.cpu.i_tv80_core.i_mcode.MCycles[2]
1 1
.names core.cpu.i_tv80_core.NMICycle core.cpu.i_tv80_core.i_mcode.NMICycle
1 1
.names core.cpu.i_tv80_core.PreserveC core.cpu.i_tv80_core.i_mcode.PreserveC
1 1
.names core.cpu.i_tv80_core.IR[0] core.cpu.i_tv80_core.i_mcode.SSS[0]
1 1
.names core.cpu.i_tv80_core.IR[1] core.cpu.i_tv80_core.i_mcode.SSS[1]
1 1
.names core.cpu.i_tv80_core.IR[2] core.cpu.i_tv80_core.i_mcode.SSS[2]
1 1
.names core.cpu.i_tv80_core.Set_BusA_To[0] core.cpu.i_tv80_core.i_mcode.Set_BusA_To[0]
1 1
.names core.cpu.i_tv80_core.Set_BusA_To[1] core.cpu.i_tv80_core.i_mcode.Set_BusA_To[1]
1 1
.names core.cpu.i_tv80_core.Set_BusA_To[2] core.cpu.i_tv80_core.i_mcode.Set_BusA_To[2]
1 1
.names core.cpu.i_tv80_core.Set_BusA_To[3] core.cpu.i_tv80_core.i_mcode.Set_BusA_To[3]
1 1
.names core.cpu.i_tv80_core.Set_BusB_To[0] core.cpu.i_tv80_core.i_mcode.Set_BusB_To[0]
1 1
.names core.cpu.i_tv80_core.Set_BusB_To[1] core.cpu.i_tv80_core.i_mcode.Set_BusB_To[1]
1 1
.names core.cpu.i_tv80_core.Set_BusB_To[2] core.cpu.i_tv80_core.i_mcode.Set_BusB_To[2]
1 1
.names core.cpu.i_tv80_core.Set_BusB_To[3] core.cpu.i_tv80_core.i_mcode.Set_BusB_To[3]
1 1
.names core.cpu.i_tv80_core.RegAddrC[0] core.cpu.i_tv80_core.i_reg.AddrC[0]
1 1
.names core.cpu.i_tv80_core.RegAddrC[1] core.cpu.i_tv80_core.i_reg.AddrC[1]
1 1
.names core.cpu.i_tv80_core.RegAddrC[2] core.cpu.i_tv80_core.i_reg.AddrC[2]
1 1
.names clk core.cpu.i_tv80_core.i_reg.clk
1 1
.names core.int_n core.cpu.i_tv80_core.int_n
1 1
.names core.cpu.i_tv80_core.mcycle[0] core.cpu.i_tv80_core.mc[0]
1 1
.names core.cpu.i_tv80_core.mcycle[1] core.cpu.i_tv80_core.mc[1]
1 1
.names core.cpu.i_tv80_core.mcycle[2] core.cpu.i_tv80_core.mc[2]
1 1
.names core.cpu.i_tv80_core.mcycle[3] core.cpu.i_tv80_core.mc[3]
1 1
.names core.cpu.i_tv80_core.mcycle[4] core.cpu.i_tv80_core.mc[4]
1 1
.names core.cpu.i_tv80_core.mcycle[5] core.cpu.i_tv80_core.mc[5]
1 1
.names core.cpu.i_tv80_core.mcycle[6] core.cpu.i_tv80_core.mc[6]
1 1
.names core.nmi_n core.cpu.i_tv80_core.nmi_n
1 1
.names core.reset_n core.cpu.i_tv80_core.reset_n
1 1
.names core.cpu.i_tv80_core.tstate[0] core.cpu.i_tv80_core.ts[0]
1 1
.names core.cpu.i_tv80_core.tstate[1] core.cpu.i_tv80_core.ts[1]
1 1
.names core.cpu.i_tv80_core.tstate[2] core.cpu.i_tv80_core.ts[2]
1 1
.names core.cpu.i_tv80_core.tstate[3] core.cpu.i_tv80_core.ts[3]
1 1
.names core.cpu.i_tv80_core.tstate[4] core.cpu.i_tv80_core.ts[4]
1 1
.names core.cpu.i_tv80_core.tstate[5] core.cpu.i_tv80_core.ts[5]
1 1
.names core.cpu.i_tv80_core.tstate[6] core.cpu.i_tv80_core.ts[6]
1 1
.names core.wait_n core.cpu.i_tv80_core.wait_n
1 1
.names core.int_n core.cpu.int_n
1 1
.names core.cpu.i_tv80_core.mcycle[0] core.cpu.mcycle[0]
1 1
.names core.cpu.i_tv80_core.mcycle[1] core.cpu.mcycle[1]
1 1
.names core.cpu.i_tv80_core.mcycle[2] core.cpu.mcycle[2]
1 1
.names core.cpu.i_tv80_core.mcycle[3] core.cpu.mcycle[3]
1 1
.names core.cpu.i_tv80_core.mcycle[4] core.cpu.mcycle[4]
1 1
.names core.cpu.i_tv80_core.mcycle[5] core.cpu.mcycle[5]
1 1
.names core.cpu.i_tv80_core.mcycle[6] core.cpu.mcycle[6]
1 1
.names core.nmi_n core.cpu.nmi_n
1 1
.names core.reset_n core.cpu.reset_n
1 1
.names core.cpu.i_tv80_core.tstate[0] core.cpu.tstate[0]
1 1
.names core.cpu.i_tv80_core.tstate[1] core.cpu.tstate[1]
1 1
.names core.cpu.i_tv80_core.tstate[2] core.cpu.tstate[2]
1 1
.names core.cpu.i_tv80_core.tstate[3] core.cpu.tstate[3]
1 1
.names core.cpu.i_tv80_core.tstate[4] core.cpu.tstate[4]
1 1
.names core.cpu.i_tv80_core.tstate[5] core.cpu.tstate[5]
1 1
.names core.cpu.i_tv80_core.tstate[6] core.cpu.tstate[6]
1 1
.names core.wait_n core.cpu.wait_n
1 1
.names core.cpu.di[0] core.data_miso[0]
1 1
.names core.cpu.di[1] core.data_miso[1]
1 1
.names core.cpu.di[2] core.data_miso[2]
1 1
.names core.cpu.di[3] core.data_miso[3]
1 1
.names core.cpu.di[4] core.data_miso[4]
1 1
.names core.cpu.di[5] core.data_miso[5]
1 1
.names core.cpu.di[6] core.data_miso[6]
1 1
.names core.cpu.di[7] core.data_miso[7]
1 1
.names core.cpu.i_tv80_core.do[0] core.data_mosi[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.data_mosi[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.data_mosi[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.data_mosi[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.data_mosi[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.data_mosi[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.data_mosi[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.data_mosi[7]
1 1
.names core.cpu.i_tv80_core.A[0] core.i2c0.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.i2c0.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.i2c0.addr[2]
1 1
.names clk core.i2c0.clk
1 1
.names core.cpu.i_tv80_core.do[0] core.i2c0.data_in[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.i2c0.data_in[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.i2c0.data_in[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.i2c0.data_in[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.i2c0.data_in[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.i2c0.data_in[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.i2c0.data_in[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.i2c0.data_in[7]
1 1
.names core.cpu.di[0] core.i2c0.data_out[0]
1 1
.names core.cpu.di[1] core.i2c0.data_out[1]
1 1
.names core.cpu.di[2] core.i2c0.data_out[2]
1 1
.names core.cpu.di[3] core.i2c0.data_out[3]
1 1
.names core.cpu.di[4] core.i2c0.data_out[4]
1 1
.names core.cpu.di[5] core.i2c0.data_out[5]
1 1
.names core.cpu.di[6] core.i2c0.data_out[6]
1 1
.names core.cpu.di[7] core.i2c0.data_out[7]
1 1
.names clk core.i2c0.i2c_clk_divider.clk_in
1 1
.names core.i2c0.reg_clockdiv[0] core.i2c0.i2c_clk_divider.divider[0]
1 1
.names core.i2c0.reg_clockdiv[1] core.i2c0.i2c_clk_divider.divider[1]
1 1
.names core.i2c0.reg_clockdiv[2] core.i2c0.i2c_clk_divider.divider[2]
1 1
.names core.i2c0.reg_clockdiv[3] core.i2c0.i2c_clk_divider.divider[3]
1 1
.names core.i2c0.reg_clockdiv[4] core.i2c0.i2c_clk_divider.divider[4]
1 1
.names core.i2c0.reg_clockdiv[5] core.i2c0.i2c_clk_divider.divider[5]
1 1
.names core.i2c0.reg_clockdiv[6] core.i2c0.i2c_clk_divider.divider[6]
1 1
.names core.i2c0.reg_clockdiv[7] core.i2c0.i2c_clk_divider.divider[7]
1 1
.names core.i2c0.i2c_clk_divider.clk_en core.i2c0.i2c_clk_en
1 1
.names core.i2c0.master.i2c_scl core.i2c0.i2c_scl_out
1 1
.names core.i2c0.master.i2c_sda_in core.i2c0.i2c_sda_in
1 1
.names i2c_sda_oen core.i2c0.i2c_sda_oen
1 1
.names core.i2c0.master.i2c_sda core.i2c0.i2c_sda_out
1 1
.names clk core.i2c0.master.clk
1 1
.names core.i2c0.i2c_clk_divider.clk_en core.i2c0.master.clk_i2c_en
1 1
.names core.i2c0.reg_data_wr[0] core.i2c0.master.data_write[0]
1 1
.names core.i2c0.reg_data_wr[1] core.i2c0.master.data_write[1]
1 1
.names core.i2c0.reg_data_wr[2] core.i2c0.master.data_write[2]
1 1
.names core.i2c0.reg_data_wr[3] core.i2c0.master.data_write[3]
1 1
.names core.i2c0.reg_data_wr[4] core.i2c0.master.data_write[4]
1 1
.names core.i2c0.reg_data_wr[5] core.i2c0.master.data_write[5]
1 1
.names core.i2c0.reg_data_wr[6] core.i2c0.master.data_write[6]
1 1
.names core.i2c0.reg_data_wr[7] core.i2c0.master.data_write[7]
1 1
.names core.i2c0.master.i2c_scl core.i2c0.master.i2c_scl_out
1 1
.names i2c_sda_oen core.i2c0.master.i2c_sda_oen
1 1
.names core.i2c0.master.i2c_sda core.i2c0.master.i2c_sda_out
1 1
.names core.cpu.rd_n core.i2c0.rd_n
1 1
.names core.i2c0.master.start core.i2c0.reg_command[0]
1 1
.names core.i2c0.master.restart core.i2c0.reg_command[1]
1 1
.names core.i2c0.master.stop core.i2c0.reg_command[2]
1 1
.names core.i2c0.master.mode_rw core.i2c0.reg_command[3]
1 1
.names core.i2c0.master.ack_sda core.i2c0.reg_command[4]
1 1
.names core.i2c0.master.data_read[0] core.i2c0.reg_data_rd[0]
1 1
.names core.i2c0.master.data_read[1] core.i2c0.reg_data_rd[1]
1 1
.names core.i2c0.master.data_read[2] core.i2c0.reg_data_rd[2]
1 1
.names core.i2c0.master.data_read[3] core.i2c0.reg_data_rd[3]
1 1
.names core.i2c0.master.data_read[4] core.i2c0.reg_data_rd[4]
1 1
.names core.i2c0.master.data_read[5] core.i2c0.reg_data_rd[5]
1 1
.names core.i2c0.master.data_read[6] core.i2c0.reg_data_rd[6]
1 1
.names core.i2c0.master.data_read[7] core.i2c0.reg_data_rd[7]
1 1
.names $undef core.i2c0.reg_status[1]
1 1
.names $undef core.i2c0.reg_status[2]
1 1
.names $undef core.i2c0.reg_status[3]
1 1
.names $undef core.i2c0.reg_status[4]
1 1
.names $undef core.i2c0.reg_status[5]
1 1
.names $undef core.i2c0.reg_status[6]
1 1
.names $undef core.i2c0.reg_status[7]
1 1
.names core.reset_n core.i2c0.reset_n
1 1
.names core.cpu.wr_n core.i2c0.wr_n
1 1
.names core.i2c0.master.i2c_scl core.i2c_scl
1 1
.names core.i2c0.master.i2c_sda_in core.i2c_sda_in
1 1
.names i2c_sda_oen core.i2c_sda_oen
1 1
.names core.i2c0.master.i2c_sda core.i2c_sda_out
1 1
.names $true core.ioporta.P1_in[0]
1 1
.names $false core.ioporta.P1_in[1]
1 1
.names $true core.ioporta.P1_in[2]
1 1
.names $false core.ioporta.P1_in[3]
1 1
.names $true core.ioporta.P1_in[4]
1 1
.names $false core.ioporta.P1_in[5]
1 1
.names $true core.ioporta.P1_in[6]
1 1
.names $false core.ioporta.P1_in[7]
1 1
.names core.ioporta.out_1[0] core.ioporta.P1_out[0]
1 1
.names core.ioporta.out_1[1] core.ioporta.P1_out[1]
1 1
.names core.ioporta.out_1[2] core.ioporta.P1_out[2]
1 1
.names core.ioporta.out_1[3] core.ioporta.P1_out[3]
1 1
.names core.ioporta.out_1[4] core.ioporta.P1_out[4]
1 1
.names core.ioporta.out_1[5] core.ioporta.P1_out[5]
1 1
.names core.ioporta.out_1[6] core.ioporta.P1_out[6]
1 1
.names core.ioporta.out_1[7] core.ioporta.P1_out[7]
1 1
.names $false core.ioporta.P2_in[0]
1 1
.names $true core.ioporta.P2_in[1]
1 1
.names $false core.ioporta.P2_in[2]
1 1
.names $true core.ioporta.P2_in[3]
1 1
.names $false core.ioporta.P2_in[4]
1 1
.names $true core.ioporta.P2_in[5]
1 1
.names $false core.ioporta.P2_in[6]
1 1
.names $true core.ioporta.P2_in[7]
1 1
.names core.ioporta.out_2[0] core.ioporta.P2_out[0]
1 1
.names core.ioporta.out_2[1] core.ioporta.P2_out[1]
1 1
.names core.ioporta.out_2[2] core.ioporta.P2_out[2]
1 1
.names core.ioporta.out_2[3] core.ioporta.P2_out[3]
1 1
.names core.ioporta.out_2[4] core.ioporta.P2_out[4]
1 1
.names core.ioporta.out_2[5] core.ioporta.P2_out[5]
1 1
.names core.ioporta.out_2[6] core.ioporta.P2_out[6]
1 1
.names core.ioporta.out_2[7] core.ioporta.P2_out[7]
1 1
.names core.cpu.i_tv80_core.A[0] core.ioporta.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.ioporta.addr[1]
1 1
.names $undef core.ioporta.cfgreg[2]
1 1
.names $undef core.ioporta.cfgreg[3]
1 1
.names $undef core.ioporta.cfgreg[4]
1 1
.names $undef core.ioporta.cfgreg[5]
1 1
.names $undef core.ioporta.cfgreg[6]
1 1
.names $undef core.ioporta.cfgreg[7]
1 1
.names clk core.ioporta.clk
1 1
.names core.cpu.i_tv80_core.do[0] core.ioporta.data_in[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.ioporta.data_in[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.ioporta.data_in[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.ioporta.data_in[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.ioporta.data_in[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.ioporta.data_in[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.ioporta.data_in[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.ioporta.data_in[7]
1 1
.names core.cpu.di[0] core.ioporta.data_out[0]
1 1
.names core.cpu.di[1] core.ioporta.data_out[1]
1 1
.names core.cpu.di[2] core.ioporta.data_out[2]
1 1
.names core.cpu.di[3] core.ioporta.data_out[3]
1 1
.names core.cpu.di[4] core.ioporta.data_out[4]
1 1
.names core.cpu.di[5] core.ioporta.data_out[5]
1 1
.names core.cpu.di[6] core.ioporta.data_out[6]
1 1
.names core.cpu.di[7] core.ioporta.data_out[7]
1 1
.names $true core.ioporta.in_1[0]
1 1
.names $false core.ioporta.in_1[1]
1 1
.names $true core.ioporta.in_1[2]
1 1
.names $false core.ioporta.in_1[3]
1 1
.names $true core.ioporta.in_1[4]
1 1
.names $false core.ioporta.in_1[5]
1 1
.names $true core.ioporta.in_1[6]
1 1
.names $false core.ioporta.in_1[7]
1 1
.names $false core.ioporta.in_2[0]
1 1
.names $true core.ioporta.in_2[1]
1 1
.names $false core.ioporta.in_2[2]
1 1
.names $true core.ioporta.in_2[3]
1 1
.names $false core.ioporta.in_2[4]
1 1
.names $true core.ioporta.in_2[5]
1 1
.names $false core.ioporta.in_2[6]
1 1
.names $true core.ioporta.in_2[7]
1 1
.names core.cpu.rd_n core.ioporta.rd_n
1 1
.names core.reset_n core.ioporta.reset_n
1 1
.names core.cpu.wr_n core.ioporta.wr_n
1 1
.names core.cpu.iorq_n core.iorq_n
1 1
.names core.cpu.mreq_n core.mreq_n
1 1
.names core.cpu.i_tv80_core.A[0] core.ram.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.ram.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.ram.addr[2]
1 1
.names core.cpu.i_tv80_core.A[3] core.ram.addr[3]
1 1
.names core.cpu.i_tv80_core.A[4] core.ram.addr[4]
1 1
.names core.cpu.i_tv80_core.A[5] core.ram.addr[5]
1 1
.names core.cpu.i_tv80_core.A[6] core.ram.addr[6]
1 1
.names core.cpu.i_tv80_core.A[7] core.ram.addr[7]
1 1
.names core.cpu.i_tv80_core.A[8] core.ram.addr[8]
1 1
.names core.cpu.i_tv80_core.A[9] core.ram.addr[9]
1 1
.names core.cpu.i_tv80_core.A[10] core.ram.addr[10]
1 1
.names core.cpu.i_tv80_core.A[11] core.ram.addr[11]
1 1
.names core.cpu.i_tv80_core.A[12] core.ram.addr[12]
1 1
.names clk core.ram.clk
1 1
.names core.cpu.i_tv80_core.do[0] core.ram.data_in[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.ram.data_in[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.ram.data_in[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.ram.data_in[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.ram.data_in[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.ram.data_in[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.ram.data_in[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.ram.data_in[7]
1 1
.names core.cpu.di[0] core.ram.data_out[0]
1 1
.names core.cpu.di[1] core.ram.data_out[1]
1 1
.names core.cpu.di[2] core.ram.data_out[2]
1 1
.names core.cpu.di[3] core.ram.data_out[3]
1 1
.names core.cpu.di[4] core.ram.data_out[4]
1 1
.names core.cpu.di[5] core.ram.data_out[5]
1 1
.names core.cpu.di[6] core.ram.data_out[6]
1 1
.names core.cpu.di[7] core.ram.data_out[7]
1 1
.names core.cpu.rd_n core.ram.rd_n
1 1
.names core.reset_n core.ram.reset_n
1 1
.names core.cpu.wr_n core.ram.wr_n
1 1
.names core.cpu.rd_n core.rd_n
1 1
.names core.cpu.i_tv80_core.A[0] core.rom.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.rom.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.rom.addr[2]
1 1
.names core.cpu.i_tv80_core.A[3] core.rom.addr[3]
1 1
.names core.cpu.i_tv80_core.A[4] core.rom.addr[4]
1 1
.names core.cpu.i_tv80_core.A[5] core.rom.addr[5]
1 1
.names core.cpu.i_tv80_core.A[6] core.rom.addr[6]
1 1
.names core.cpu.i_tv80_core.A[7] core.rom.addr[7]
1 1
.names core.cpu.i_tv80_core.A[8] core.rom.addr[8]
1 1
.names core.cpu.i_tv80_core.A[9] core.rom.addr[9]
1 1
.names core.cpu.i_tv80_core.A[10] core.rom.addr[10]
1 1
.names core.cpu.i_tv80_core.A[11] core.rom.addr[11]
1 1
.names core.cpu.i_tv80_core.A[12] core.rom.addr[12]
1 1
.names clk core.rom.clk
1 1
.names $undef core.rom.data_in[0]
1 1
.names $undef core.rom.data_in[1]
1 1
.names $undef core.rom.data_in[2]
1 1
.names $undef core.rom.data_in[3]
1 1
.names $undef core.rom.data_in[4]
1 1
.names $undef core.rom.data_in[5]
1 1
.names $undef core.rom.data_in[6]
1 1
.names $undef core.rom.data_in[7]
1 1
.names core.cpu.di[0] core.rom.data_out[0]
1 1
.names core.cpu.di[1] core.rom.data_out[1]
1 1
.names core.cpu.di[2] core.rom.data_out[2]
1 1
.names core.cpu.di[3] core.rom.data_out[3]
1 1
.names core.cpu.di[4] core.rom.data_out[4]
1 1
.names core.cpu.di[5] core.rom.data_out[5]
1 1
.names core.cpu.di[6] core.rom.data_out[6]
1 1
.names core.cpu.di[7] core.rom.data_out[7]
1 1
.names core.cpu.rd_n core.rom.rd_n
1 1
.names core.reset_n core.rom.reset_n
1 1
.names core.cpu.wr_n core.rom.wr_n
1 1
.names core.cpu.i_tv80_core.A[0] core.spi0.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.spi0.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.spi0.addr[2]
1 1
.names clk core.spi0.clk
1 1
.names core.spi0.master.cs core.spi0.cs
1 1
.names core.cpu.i_tv80_core.do[0] core.spi0.data_in[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.spi0.data_in[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.spi0.data_in[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.spi0.data_in[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.spi0.data_in[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.spi0.data_in[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.spi0.data_in[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.spi0.data_in[7]
1 1
.names core.cpu.di[0] core.spi0.data_out[0]
1 1
.names core.cpu.di[1] core.spi0.data_out[1]
1 1
.names core.cpu.di[2] core.spi0.data_out[2]
1 1
.names core.cpu.di[3] core.spi0.data_out[3]
1 1
.names core.cpu.di[4] core.spi0.data_out[4]
1 1
.names core.cpu.di[5] core.spi0.data_out[5]
1 1
.names core.cpu.di[6] core.spi0.data_out[6]
1 1
.names core.cpu.di[7] core.spi0.data_out[7]
1 1
.names clk core.spi0.master.clk
1 1
.names core.spi0.spi_clk_divider.clk_en core.spi0.master.clk_spi_en
1 1
.names core.spi0.reg_data_wr[0] core.spi0.master.data_write[0]
1 1
.names core.spi0.reg_data_wr[1] core.spi0.master.data_write[1]
1 1
.names core.spi0.reg_data_wr[2] core.spi0.master.data_write[2]
1 1
.names core.spi0.reg_data_wr[3] core.spi0.master.data_write[3]
1 1
.names core.spi0.reg_data_wr[4] core.spi0.master.data_write[4]
1 1
.names core.spi0.reg_data_wr[5] core.spi0.master.data_write[5]
1 1
.names core.spi0.reg_data_wr[6] core.spi0.master.data_write[6]
1 1
.names core.spi0.reg_data_wr[7] core.spi0.master.data_write[7]
1 1
.names spi_miso core.spi0.master.miso
1 1
.names spi_sclk core.spi0.master.sclk
1 1
.names spi_miso core.spi0.miso
1 1
.names core.spi0.master.mosi core.spi0.mosi
1 1
.names core.cpu.rd_n core.spi0.rd_n
1 1
.names core.spi0.master.start core.spi0.reg_command[0]
1 1
.names core.spi0.master.finish core.spi0.reg_command[1]
1 1
.names core.spi0.master.CPHA core.spi0.reg_config[0]
1 1
.names core.spi0.master.CPOL core.spi0.reg_config[1]
1 1
.names core.spi0.master.data_read[0] core.spi0.reg_data_rd[0]
1 1
.names core.spi0.master.data_read[1] core.spi0.reg_data_rd[1]
1 1
.names core.spi0.master.data_read[2] core.spi0.reg_data_rd[2]
1 1
.names core.spi0.master.data_read[3] core.spi0.reg_data_rd[3]
1 1
.names core.spi0.master.data_read[4] core.spi0.reg_data_rd[4]
1 1
.names core.spi0.master.data_read[5] core.spi0.reg_data_rd[5]
1 1
.names core.spi0.master.data_read[6] core.spi0.reg_data_rd[6]
1 1
.names core.spi0.master.data_read[7] core.spi0.reg_data_rd[7]
1 1
.names $undef core.spi0.reg_status[1]
1 1
.names $undef core.spi0.reg_status[2]
1 1
.names $undef core.spi0.reg_status[3]
1 1
.names $undef core.spi0.reg_status[4]
1 1
.names $undef core.spi0.reg_status[5]
1 1
.names $undef core.spi0.reg_status[6]
1 1
.names $undef core.spi0.reg_status[7]
1 1
.names core.reset_n core.spi0.reset_n
1 1
.names spi_sclk core.spi0.sclk
1 1
.names clk core.spi0.spi_clk_divider.clk_in
1 1
.names core.spi0.reg_clockdiv[0] core.spi0.spi_clk_divider.divider[0]
1 1
.names core.spi0.reg_clockdiv[1] core.spi0.spi_clk_divider.divider[1]
1 1
.names core.spi0.reg_clockdiv[2] core.spi0.spi_clk_divider.divider[2]
1 1
.names core.spi0.reg_clockdiv[3] core.spi0.spi_clk_divider.divider[3]
1 1
.names core.spi0.reg_clockdiv[4] core.spi0.spi_clk_divider.divider[4]
1 1
.names core.spi0.reg_clockdiv[5] core.spi0.spi_clk_divider.divider[5]
1 1
.names core.spi0.reg_clockdiv[6] core.spi0.spi_clk_divider.divider[6]
1 1
.names core.spi0.reg_clockdiv[7] core.spi0.spi_clk_divider.divider[7]
1 1
.names core.spi0.spi_clk_divider.clk_en core.spi0.spi_clk_en
1 1
.names core.cpu.wr_n core.spi0.wr_n
1 1
.names core.spi0.master.cs core.spi_cs
1 1
.names spi_miso core.spi_miso
1 1
.names core.spi0.master.mosi core.spi_mosi
1 1
.names spi_sclk core.spi_sclk
1 1
.names core.cpu.i_tv80_core.A[0] core.uart0.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.uart0.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.uart0.addr[2]
1 1
.names core.uart0.uart0.baudout core.uart0.baudout
1 1
.names clk core.uart0.clk
1 1
.names core.cpu.i_tv80_core.do[0] core.uart0.data_in[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.uart0.data_in[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.uart0.data_in[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.uart0.data_in[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.uart0.data_in[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.uart0.data_in[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.uart0.data_in[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.uart0.data_in[7]
1 1
.names core.cpu.di[0] core.uart0.data_out[0]
1 1
.names core.cpu.di[1] core.uart0.data_out[1]
1 1
.names core.cpu.di[2] core.uart0.data_out[2]
1 1
.names core.cpu.di[3] core.uart0.data_out[3]
1 1
.names core.cpu.di[4] core.uart0.data_out[4]
1 1
.names core.cpu.di[5] core.uart0.data_out[5]
1 1
.names core.cpu.di[6] core.uart0.data_out[6]
1 1
.names core.cpu.di[7] core.uart0.data_out[7]
1 1
.names core.cpu.rd_n core.uart0.rd_n
1 1
.names core.reset_n core.uart0.reset_n
1 1
.names uart_rxd core.uart0.rx
1 1
.names uart_txd core.uart0.tx
1 1
.names $false core.uart0.uart0.IIR[3]
1 1
.names $false core.uart0.uart0.IIR[4]
1 1
.names $false core.uart0.uart0.IIR[5]
1 1
.names $false core.uart0.uart0.IIR[6]
1 1
.names $false core.uart0.uart0.IIR[7]
1 1
.names $false core.uart0.uart0.MSR_In[0]
1 1
.names $false core.uart0.uart0.MSR_In[1]
1 1
.names $false core.uart0.uart0.MSR_In[2]
1 1
.names $false core.uart0.uart0.MSR_In[3]
1 1
.names core.cpu.i_tv80_core.A[0] core.uart0.uart0.addr[0]
1 1
.names core.cpu.i_tv80_core.A[1] core.uart0.uart0.addr[1]
1 1
.names core.cpu.i_tv80_core.A[2] core.uart0.uart0.addr[2]
1 1
.names clk core.uart0.uart0.clk
1 1
.names $false core.uart0.uart0.cts_n
1 1
.names $false core.uart0.uart0.dcd_n
1 1
.names $false core.uart0.uart0.dsr_n
1 1
.names core.uart0.uart0.baudout core.uart0.uart0.rclk
1 1
.names core.cpu.rd_n core.uart0.uart0.rd_n
1 1
.names core.reset_n core.uart0.uart0.reset_n
1 1
.names $false core.uart0.uart0.ri_n
1 1
.names uart_rxd core.uart0.uart0.sin
1 1
.names uart_txd core.uart0.uart0.sout
1 1
.names core.cpu.i_tv80_core.do[0] core.uart0.uart0.wr_data[0]
1 1
.names core.cpu.i_tv80_core.do[1] core.uart0.uart0.wr_data[1]
1 1
.names core.cpu.i_tv80_core.do[2] core.uart0.uart0.wr_data[2]
1 1
.names core.cpu.i_tv80_core.do[3] core.uart0.uart0.wr_data[3]
1 1
.names core.cpu.i_tv80_core.do[4] core.uart0.uart0.wr_data[4]
1 1
.names core.cpu.i_tv80_core.do[5] core.uart0.uart0.wr_data[5]
1 1
.names core.cpu.i_tv80_core.do[6] core.uart0.uart0.wr_data[6]
1 1
.names core.cpu.i_tv80_core.do[7] core.uart0.uart0.wr_data[7]
1 1
.names core.cpu.wr_n core.uart0.uart0.wr_n
1 1
.names core.cpu.wr_n core.uart0.wr_n
1 1
.names uart_rxd core.uart_rxd
1 1
.names uart_txd core.uart_txd
1 1
.names core.cpu.wr_n core.wr_n
1 1
.names core.i2c0.master.i2c_scl i2c_scl
1 1
.names core.i2c0.master.i2c_sda_in i2c_sda_in
1 1
.names core.i2c0.master.i2c_sda i2c_sda_out
1 1
.names core.spi0.master.cs spi_cs
1 1
.names core.spi0.master.mosi spi_mosi
1 1
.end
