{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508495011360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508495011361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 18:23:30 2017 " "Processing started: Fri Oct 20 18:23:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508495011361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508495011361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508495011361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508495012313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatora.v 4 4 " "Found 4 design units, including 4 entities, in source file comparatora.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorA1 " "Found entity 1: comparatorA1" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012440 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparatorA0 " "Found entity 2: comparatorA0" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012440 ""} { "Info" "ISGN_ENTITY_NAME" "3 A1segmen7 " "Found entity 3: A1segmen7" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012440 ""} { "Info" "ISGN_ENTITY_NAME" "4 A0segmen7 " "Found entity 4: A0segmen7" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorb.v 4 4 " "Found 4 design units, including 4 entities, in source file comparatorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorB1 " "Found entity 1: comparatorB1" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012465 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparatorB0 " "Found entity 2: comparatorB0" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012465 ""} { "Info" "ISGN_ENTITY_NAME" "3 B1segmen7 " "Found entity 3: B1segmen7" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012465 ""} { "Info" "ISGN_ENTITY_NAME" "4 B0segmen7 " "Found entity 4: B0segmen7" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bit1 " "Found entity 1: fulladder4bit1" {  } { { "fulladder4bit.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 7 7 " "Found 7 design units, including 7 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part21 " "Found entity 1: part21" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator1 " "Found entity 2: comparator1" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator11 " "Found entity 3: comparator11" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "4 circuitA1 " "Found entity 4: circuitA1" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "5 circuitB " "Found entity 5: circuitB" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4bit2to11 " "Found entity 6: mux4bit2to11" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""} { "Info" "ISGN_ENTITY_NAME" "7 segmen71 " "Found entity 7: segmen71" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part20.v 7 7 " "Found 7 design units, including 7 entities, in source file part20.v" { { "Info" "ISGN_ENTITY_NAME" "1 part20 " "Found entity 1: part20" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator0 " "Found entity 2: comparator0" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator10 " "Found entity 3: comparator10" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "4 circuitA0 " "Found entity 4: circuitA0" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4bit2to10 " "Found entity 6: mux4bit2to10" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""} { "Info" "ISGN_ENTITY_NAME" "7 segmen70 " "Found entity 7: segmen70" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bit0.v 2 2 " "Found 2 design units, including 2 entities, in source file fulladder4bit0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bit0 " "Found entity 1: fulladder4bit0" {  } { { "fulladder4bit0.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012508 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "fulladder4bit0.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit0.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorcarry.v 1 1 " "Found 1 design units, including 1 entities, in source file comparatorcarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorCarry " "Found entity 1: comparatorCarry" {  } { { "comparatorCarry.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorCarry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508495012523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508495012523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v0 fulladder4bit.v(7) " "Verilog HDL Implicit Net warning at fulladder4bit.v(7): created implicit net for \"v0\"" {  } { { "fulladder4bit.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508495012523 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fulladder4bit.v(7) " "Verilog HDL Instantiation warning at fulladder4bit.v(7): instance has no name" {  } { { "fulladder4bit.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(9) " "Verilog HDL Instantiation warning at part2.v(9): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(10) " "Verilog HDL Instantiation warning at part2.v(10): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(11) " "Verilog HDL Instantiation warning at part2.v(11): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012526 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(12) " "Verilog HDL Instantiation warning at part2.v(12): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012526 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(13) " "Verilog HDL Instantiation warning at part2.v(13): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012526 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part2.v(14) " "Verilog HDL Instantiation warning at part2.v(14): instance has no name" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012526 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part20.v(9) " "Verilog HDL Instantiation warning at part20.v(9): instance has no name" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part20.v(10) " "Verilog HDL Instantiation warning at part20.v(10): instance has no name" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part20.v(11) " "Verilog HDL Instantiation warning at part20.v(11): instance has no name" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part20.v(12) " "Verilog HDL Instantiation warning at part20.v(12): instance has no name" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part20.v(13) " "Verilog HDL Instantiation warning at part20.v(13): instance has no name" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(10) " "Verilog HDL Instantiation warning at part5.v(10): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(11) " "Verilog HDL Instantiation warning at part5.v(11): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(12) " "Verilog HDL Instantiation warning at part5.v(12): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(13) " "Verilog HDL Instantiation warning at part5.v(13): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(14) " "Verilog HDL Instantiation warning at part5.v(14): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(15) " "Verilog HDL Instantiation warning at part5.v(15): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(16) " "Verilog HDL Instantiation warning at part5.v(16): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(17) " "Verilog HDL Instantiation warning at part5.v(17): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(18) " "Verilog HDL Instantiation warning at part5.v(18): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(19) " "Verilog HDL Instantiation warning at part5.v(19): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(20) " "Verilog HDL Instantiation warning at part5.v(20): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(21) " "Verilog HDL Instantiation warning at part5.v(21): instance has no name" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508495012530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508495012585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] part5.v(6) " "Output port \"LEDG\[7..0\]\" at part5.v(6) has no driver" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508495012587 "|part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1segmen7 A1segmen7:comb_3 " "Elaborating entity \"A1segmen7\" for hierarchy \"A1segmen7:comb_3\"" {  } { { "part5.v" "comb_3" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A0segmen7 A0segmen7:comb_4 " "Elaborating entity \"A0segmen7\" for hierarchy \"A0segmen7:comb_4\"" {  } { { "part5.v" "comb_4" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B1segmen7 B1segmen7:comb_5 " "Elaborating entity \"B1segmen7\" for hierarchy \"B1segmen7:comb_5\"" {  } { { "part5.v" "comb_5" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B0segmen7 B0segmen7:comb_6 " "Elaborating entity \"B0segmen7\" for hierarchy \"B0segmen7:comb_6\"" {  } { { "part5.v" "comb_6" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorA1 comparatorA1:comb_7 " "Elaborating entity \"comparatorA1\" for hierarchy \"comparatorA1:comb_7\"" {  } { { "part5.v" "comb_7" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comparatorA.v(6) " "Verilog HDL assignment warning at comparatorA.v(6): truncated value with size 32 to match size of target (1)" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495012686 "|part5|comparatorA1:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorA0 comparatorA0:comb_8 " "Elaborating entity \"comparatorA0\" for hierarchy \"comparatorA0:comb_8\"" {  } { { "part5.v" "comb_8" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comparatorA.v(17) " "Verilog HDL assignment warning at comparatorA.v(17): truncated value with size 32 to match size of target (1)" {  } { { "comparatorA.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorA.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495012718 "|part5|comparatorA0:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorB1 comparatorB1:comb_9 " "Elaborating entity \"comparatorB1\" for hierarchy \"comparatorB1:comb_9\"" {  } { { "part5.v" "comb_9" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comparatorB.v(6) " "Verilog HDL assignment warning at comparatorB.v(6): truncated value with size 32 to match size of target (1)" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495012760 "|part5|comparatorB1:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorB0 comparatorB0:comb_10 " "Elaborating entity \"comparatorB0\" for hierarchy \"comparatorB0:comb_10\"" {  } { { "part5.v" "comb_10" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 comparatorB.v(17) " "Verilog HDL assignment warning at comparatorB.v(17): truncated value with size 32 to match size of target (1)" {  } { { "comparatorB.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/comparatorB.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495012797 "|part5|comparatorB0:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bit0 fulladder4bit0:comb_11 " "Elaborating entity \"fulladder4bit0\" for hierarchy \"fulladder4bit0:comb_11\"" {  } { { "part5.v" "comb_11" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder4bit0:comb_11\|fulladder:FA1 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder4bit0:comb_11\|fulladder:FA1\"" {  } { { "fulladder4bit0.v" "FA1" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit0.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495012907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part20 part20:comb_12 " "Elaborating entity \"part20\" for hierarchy \"part20:comb_12\"" {  } { { "part5.v" "comb_12" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator0 part20:comb_12\|comparator0:comb_3 " "Elaborating entity \"comparator0\" for hierarchy \"part20:comb_12\|comparator0:comb_3\"" {  } { { "part20.v" "comb_3" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part20.v(23) " "Verilog HDL assignment warning at part20.v(23): truncated value with size 32 to match size of target (1)" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495013167 "|part5|part20:comb_8|comparator0:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator10 part20:comb_12\|comparator10:comb_4 " "Elaborating entity \"comparator10\" for hierarchy \"part20:comb_12\|comparator10:comb_4\"" {  } { { "part20.v" "comb_4" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part20.v(33) " "Verilog HDL assignment warning at part20.v(33): truncated value with size 32 to match size of target (1)" {  } { { "part20.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495013191 "|part5|part20:comb_8|comparator10:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA0 part20:comb_12\|circuitA0:comb_5 " "Elaborating entity \"circuitA0\" for hierarchy \"part20:comb_12\|circuitA0:comb_5\"" {  } { { "part20.v" "comb_5" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit2to10 part20:comb_12\|mux4bit2to10:comb_6 " "Elaborating entity \"mux4bit2to10\" for hierarchy \"part20:comb_12\|mux4bit2to10:comb_6\"" {  } { { "part20.v" "comb_6" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 part20:comb_12\|mux4bit2to10:comb_6\|mux2to1:m__0 " "Elaborating entity \"mux2to1\" for hierarchy \"part20:comb_12\|mux4bit2to10:comb_6\|mux2to1:m__0\"" {  } { { "part20.v" "m__0" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmen70 part20:comb_12\|segmen70:comb_7 " "Elaborating entity \"segmen70\" for hierarchy \"part20:comb_12\|segmen70:comb_7\"" {  } { { "part20.v" "comb_7" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part20.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part21 part21:comb_14 " "Elaborating entity \"part21\" for hierarchy \"part21:comb_14\"" {  } { { "part5.v" "comb_14" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator1 part21:comb_14\|comparator1:comb_3 " "Elaborating entity \"comparator1\" for hierarchy \"part21:comb_14\|comparator1:comb_3\"" {  } { { "part2.v" "comb_3" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part2.v(24) " "Verilog HDL assignment warning at part2.v(24): truncated value with size 32 to match size of target (1)" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495013447 "|part5|part21:comb_10|comparator1:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator11 part21:comb_14\|comparator11:comb_4 " "Elaborating entity \"comparator11\" for hierarchy \"part21:comb_14\|comparator11:comb_4\"" {  } { { "part2.v" "comb_4" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part2.v(34) " "Verilog HDL assignment warning at part2.v(34): truncated value with size 32 to match size of target (1)" {  } { { "part2.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508495013468 "|part5|part21:comb_10|comparator11:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA1 part21:comb_14\|circuitA1:comb_5 " "Elaborating entity \"circuitA1\" for hierarchy \"part21:comb_14\|circuitA1:comb_5\"" {  } { { "part2.v" "comb_5" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB part21:comb_14\|circuitB:comb_6 " "Elaborating entity \"circuitB\" for hierarchy \"part21:comb_14\|circuitB:comb_6\"" {  } { { "part2.v" "comb_6" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit2to11 part21:comb_14\|mux4bit2to11:comb_7 " "Elaborating entity \"mux4bit2to11\" for hierarchy \"part21:comb_14\|mux4bit2to11:comb_7\"" {  } { { "part2.v" "comb_7" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmen71 part21:comb_14\|segmen71:comb_8 " "Elaborating entity \"segmen71\" for hierarchy \"part21:comb_14\|segmen71:comb_8\"" {  } { { "part2.v" "comb_8" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508495013627 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ci FA1 32 1 " "Port \"ci\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fulladder4bit0.v" "FA1" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/fulladder4bit0.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1508495013759 "|part5|fulladder4bit0:comb_11|fulladder:FA1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508495015333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/hafizuddin/Music/dsd/Lab 2/part 5/part5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508495015464 "|part5|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508495015464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508495015808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508495016961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508495016961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508495017343 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508495017343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508495017343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508495017343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508495017484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 18:23:37 2017 " "Processing ended: Fri Oct 20 18:23:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508495017484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508495017484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508495017484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508495017484 ""}
