Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sat May  6 19:41:34 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file patmos_top_control_sets_placed.rpt
| Design       : patmos_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   414 |
| Unused register locations in slices containing registers |   865 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3641 |         1172 |
| No           | No                    | Yes                    |              45 |           17 |
| No           | Yes                   | No                     |            1438 |          552 |
| Yes          | No                    | No                     |            4860 |         1580 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2167 |          731 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                 Enable Signal                                                                                                                |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fdiv_3pcA_U12/minver_hwa_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                  |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              2 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler_r1                                                                            |                2 |              2 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     |                                                                                                                                                                                          |                2 |              2 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg_0                                                      |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                              |                1 |              4 |
|  clk_manager_inst_0/inst/clk_out_1                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/rx_baud_counter[8]_i_2_n_10                                                                                                                                                                                   | patmos_inst_0/core/iocomp/Uart/rx_baud_counter[8]_i_1_n_10                                                                                                                               |                3 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/q_has_priority_r_reg_0                                                    |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/q_has_priority_r_reg_0                                                    |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/q_has_priority_r_reg_0                                                    |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/nextTagReg[3]_i_1_n_10                                                                                                                                                                                        | patmos_inst_0/core/icache/repl/sizeVec_15[10]_i_1_n_10                                                                                                                                   |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/R1_reg_rep[3]                                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/selDeviceReg_8_reg_0                                                                                                                                                                                              | patmos_inst_0/core/selDeviceReg_3_i_1_n_10                                                                                                                                               |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/transferAddrReg                                                                                                                                                                                                 | patmos_inst_0/core/execute/transferAddrReg_reg[3]_0[0]                                                                                                                                   |                4 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                          |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                          |                3 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/txQueue/R1[0]_i_1_n_10                                                                                                                                                                                        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                   |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/rxQueue/E[0]                                                                                                                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/memory/do_enq                                                                                                                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  clk_manager_inst_0/inst/clk_out_1                          |                                                                                                                                                                                                                                              | cpu_reset_btn_sync_i_1_n_10                                                                                                                                                              |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                           |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                     |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                          |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0                           |                1 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/dcache/dm/fillReg                                                                                                                                                     |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                          |                2 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/execute/excBaseReg[1]_i_1_n_10                                                                                                                                        |                3 |              4 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_16_reg_31891                                                                                                                                                                                                      |                                                                                                                                                                                          |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_14_reg_31491                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/rx_baud_counter[7]_i_1_n_10                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_12_reg_31091                                                                                                                                                                                                      |                                                                                                                                                                                          |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_22_reg_32891                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_20_reg_32691                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_10_reg_30691                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/exc/sourceReg[4]_i_1_n_10                                                                                                                                                                                                 |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/selDeviceReg_8_reg_0                                                                                                                                                                                              | patmos_inst_0/core/execute/selDeviceReg_8_reg                                                                                                                                            |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/execute/exReg_pred_0[3]_i_1_n_10                                                                                                                                      |                3 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_18_reg_32291                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                          |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/grp_aesl_mux_load_4_32_x_fu_1048/grp_aesl_mux_load_4_32_x_fu_1048_empty_131809_out                                                                                                                                         |                                                                                                                                                                                          |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/memory/cmdReg_reg[0]                                                                                                                                                  |                4 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/memory/cmdReg_reg[1]                                                                                                                                                  |                3 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                         |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                          |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_135_reg_2725[2]_i_1_n_10                                                                                                                                                                                               |                                                                                                                                                                                          |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/iocomp/Uart/rdDataReg[7]_i_1_n_10                                                                                                                                     |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/work_U/minver_hwa_work_ram_U/tmp_68_reg_33440                                                                                                                                                                              |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/grp_aesl_mux_load_4_32_x_fu_1048/work_load_1_reg_3349_reg[5]                                                                                                                                                               |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/arrayNo5_reg_27720                                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/j_phi_fu_1006_p41                                                                                                                                                                                                          | minver_hwa_inst_0/j_reg_1002                                                                                                                                                             |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                          |                3 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state89                                                                                                                                                                                                          | minver_hwa_inst_0/ap_CS_fsm_state3                                                                                                                                                       |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state90                                                                                                                                                                                                          |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/iocomp/Timer/usecSubReg[5]_i_1_n_10                                                                                                                                   |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_enable_reg_pp1_iter00                                                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/ap_CS_fsm_state44                                                                                                                                                      |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_enable_reg_pp5_iter00                                                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/i_2_phi_fu_1017_p41                                                                                                                                                                                                        | minver_hwa_inst_0/i_2_reg_1013                                                                                                                                                           |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/i_reg_956[5]_i_2_n_10                                                                                                                                                                                                      | minver_hwa_inst_0/i_reg_956                                                                                                                                                              |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_1138[5]_i_1_n_10                                                                                                                                                                                                       |                                                                                                                                                                                          |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state223                                                                                                                                                                                                         | minver_hwa_inst_0/i_4_reg_10360                                                                                                                                                          |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/p_217_in                                                                                                                                                                                                                   |                                                                                                                                                                                          |                2 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/p_215_in                                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/p_214_in                                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U9/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_26_out__0                                                          |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U8/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_26_out__0                                                          |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U11/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_26_out__0                                                         |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U10/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_26_out__0                                                         |                2 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state4                                                                                                                                                                                                           |                                                                                                                                                                                          |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/buttons_press_reg[2]0_in[7]                                                                                                                                                                                              | patmos_inst_0/core/execute/buttons_press_reg_reg[2][7]_0[0]                                                                                                                              |                2 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/buttons_press_reg[0]0_in[7]                                                                                                                                                                                              | patmos_inst_0/core/execute/buttons_press_reg_reg[0][7]_0[0]                                                                                                                              |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/buttons_press_reg[1]0_in[7]                                                                                                                                                                                              | patmos_inst_0/core/execute/buttons_press_reg_reg[1][7]_0[0]                                                                                                                              |                2 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fdiv_3pcA_U12/minver_hwa_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_26_out__0                                              |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                7 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/buttons_press_reg[3]0_in[7]                                                                                                                                                                                              | patmos_inst_0/core/execute/buttons_press_reg_reg[3][7]_0[0]                                                                                                                              |                3 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/buttons_press_reg[4]0_in[7]                                                                                                                                                                                              | patmos_inst_0/core/execute/SR[0]                                                                                                                                                         |                2 |              7 |
|  clk_manager_inst_0/inst/clk_out_1                          |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |                5 |              7 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[14][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_1_reg_33900                                                                                                                                                                                                       |                                                                                                                                                                                          |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[5][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[9][7]_0[0]                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[8][7]_0[0]                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[7][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[6][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[5][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_enable_reg_pp2_iter10                                                                                                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[4][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[3][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[2][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[1][7][0]                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[15][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_reg_33700                                                                                                                                                                                                         |                                                                                                                                                                                          |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[13][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[12][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[11][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[10][7]_0[0]                                                                                                                                                                                    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/green_leds_reg_reg[0][7]_0[0]                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[7][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[6][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[4][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[3][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[2][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[1][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/seven_segments_reg_reg[0][7][0]                                                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                          |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/T8                                                                                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                          |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/exc/exReg_callAddr_reg[24]                                                                                                                                            |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/iocomp/CpuInfo/memResultDataReg_0_reg[15]                                                                                                                             |                2 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                          |                4 |              8 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                          |                4 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_addr_8_reg_30291                                                                                                                                                                                                       |                                                                                                                                                                                          |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/T77__0                                                                                                                                                                                                        | patmos_inst_0/core/iocomp/Uart/tx_baud_counter[8]_i_1_n_10                                                                                                                               |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/txQueue/tx_buff_reg[0]                                                                                                                                                                                        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/selDeviceReg_8_reg_0                                                                                                                                                                                              |                                                                                                                                                                                          |                4 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/memReg_base_reg[0]                                                                                                                                                                                            | patmos_inst_0/core/icache/ctrl/memReg_mem_load                                                                                                                                           |                6 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/arrayNo3_cast_cast1_s_reg_33591                                                                                                                                                                                            |                                                                                                                                                                                          |                3 |              9 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/posReg_reg[0][0]                                                                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             10 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/ctrl_io_ctrlrepl_wTag                                                                                                                                                                                         |                                                                                                                                                                                          |                6 |             10 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             10 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |             10 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/ctrl_io_ctrlrepl_wEna                                                                                                                                                                                         | patmos_inst_0/core/icache/ctrl/ctrl_io_ctrlrepl_wTag                                                                                                                                     |                4 |             10 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T223                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_13[10]_i_1_n_10                                                                                                                                   |                8 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T262                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_10[10]_i_1_n_10                                                                                                                                   |                5 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T210                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_14[10]_i_1_n_10                                                                                                                                   |                5 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T275                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_9[10]_i_1_n_10                                                                                                                                    |                7 |             11 |
|  clk_manager_inst_0/inst/clk_out_1                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                3 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T379                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_1[10]_i_1_n_10                                                                                                                                    |                2 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T249                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_11[10]_i_1_n_10                                                                                                                                   |                2 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T236                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_12[10]_i_1_n_10                                                                                                                                   |                4 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T6                                                                                                                                                                                                            | patmos_inst_0/core/icache/repl/sizeVec_15[10]_i_1_n_10                                                                                                                                   |                6 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T366                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_2[10]_i_1_n_10                                                                                                                                    |                6 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T288                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_8[10]_i_1_n_10                                                                                                                                    |                8 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T353                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_3[10]_i_1_n_10                                                                                                                                    |                4 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T340                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_4[10]_i_1_n_10                                                                                                                                    |                6 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T392                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_0[10]_i_1_n_10                                                                                                                                    |                5 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T327                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_5[10]_i_1_n_10                                                                                                                                    |                4 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T314                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_6[10]_i_1_n_10                                                                                                                                    |                4 |             11 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T301                                                                                                                                                                                                          | patmos_inst_0/core/icache/repl/sizeVec_7[10]_i_1_n_10                                                                                                                                    |                6 |             11 |
|  clk_manager_inst_0/inst/clk_out_1                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/temperature                                                                                                                                                                      | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/decode/exReg_immVal_0_reg[31]                                                                                                                                         |                3 |             12 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/freeSpaceReg[11]_i_1_n_10                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |             12 |
|  clk_manager_inst_0/inst/clk_out_1                          |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/debounce_count[3]_1                                                                                                                                                                                                      | nexys4ddr_io_inst_0/debounce_count[3][0]_i_1_n_10                                                                                                                                        |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/debounce_count[2]_2                                                                                                                                                                                                      | nexys4ddr_io_inst_0/debounce_count[2][0]_i_1_n_10                                                                                                                                        |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/debounce_count[1]_3                                                                                                                                                                                                      | nexys4ddr_io_inst_0/debounce_count[1][0]_i_1_n_10                                                                                                                                        |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/debounce_count[0]_4                                                                                                                                                                                                      | nexys4ddr_io_inst_0/debounce_count[0][0]_i_1_n_10                                                                                                                                        |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | nexys4ddr_io_inst_0/debounce_count[4]_0                                                                                                                                                                                                      | nexys4ddr_io_inst_0/debounce_count[4][0]_i_1_n_10                                                                                                                                        |                4 |             13 |
|  clk_manager_inst_0/inst/clk_out_1                          | debounce_count                                                                                                                                                                                                                               | debounce_count[0]_i_1_n_10                                                                                                                                                               |                4 |             13 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                6 |             14 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/minver_hwa_dcmp_6sc4_U16/D[1]                                                                                                                                                                                              |                                                                                                                                                                                          |                5 |             15 |
|  clk_manager_inst_0/inst/clk_out_1                          |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                3 |             15 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/memory/do_enq                                                                                                                                                                                                             |                                                                                                                                                                                          |                2 |             16 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Uart/rxQueue/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                          |                2 |             16 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/memory/memResultDataReg_0_reg[31]                                                                                                                                     |                5 |             16 |
|  clk_manager_inst_0/inst/clk_out_2                          |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |             17 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             17 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/icache/ctrl/R4_reg[11]                                                                                                                                                |                5 |             21 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U8/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                |                8 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fdiv_3pcA_U12/minver_hwa_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/SR[0]                                                    |                8 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/MAddr_load                                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               13 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U9/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                |                6 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U10/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                               |                7 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/minver_hwa_fmul_3ocq_U11/minver_hwa_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                               |                7 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/ocpAddrReg[24]_i_1_n_10                                                                                                                                                                                       |                                                                                                                                                                                          |               16 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             22 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/E[0]                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/ctrl_io_ctrlrepl_wTag                                                                                                                                                                                         | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                8 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/rgb_leds_reg_reg[0][23][0]                                                                                                                                                                                        | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/bp/masterReg_Addr[26]_i_1_n_10                                                                                                                                                                                     |                                                                                                                                                                                          |                8 |             24 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                6 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                6 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               15 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                5 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                5 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             25 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             26 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               18 |             27 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/exc/sourceReg[4]_i_1_n_10                                                                                                                                                                                                 | patmos_inst_0/core/dcache/sc/sourceReg_reg[31]                                                                                                                                           |               11 |             27 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/transferAddrReg                                                                                                                                                                                                 |                                                                                                                                                                                          |               12 |             28 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               16 |             29 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                          |               13 |             29 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/excBaseReg                                                                                                                                                                                                        |                                                                                                                                                                                          |                7 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/excOffReg                                                                                                                                                                                                         |                                                                                                                                                                                          |               13 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/dm/masterReg_Addr[31]_i_1_n_10                                                                                                                                                                                     |                                                                                                                                                                                          |               10 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/exc/statusReg[29]_i_1_n_10                                                                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/retBaseReg                                                                                                                                                                                                        |                                                                                                                                                                                          |                8 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/E[0]                                                                                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               12 |             30 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/ap_CS_fsm_state73                                                                                                                                                      |               12 |             31 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12590                                                                                                                                                                                                                  |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_12_reg_3094[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_14_reg_31740                                                                                                                                                                                                        |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_11_reg_30540                                                                                                                                                                                                        |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_10_reg_29980                                                                                                                                                                                                        |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12790                                                                                                                                                                                                                  |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12740                                                                                                                                                                                                                  |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12690                                                                                                                                                                                                                  |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12640                                                                                                                                                                                                                  |                                                                                                                                                                                          |               15 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_18_reg_30030                                                                                                                                                                                                        |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12540                                                                                                                                                                                                                  |                                                                                                                                                                                          |               15 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_13_reg_3134[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |                5 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_17_reg_29830                                                                                                                                                                                                        |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_15_reg_2943[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               15 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_16_reg_2963[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12270                                                                                                                                                                                                                  |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_19_reg_30590                                                                                                                                                                                                        |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_1_reg_2953[31]_i_1_n_10                                                                                                                                                                                             |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_20_reg_3099[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               16 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_21_reg_3139[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_25_reg_29880                                                                                                                                                                                                        |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_23_reg_2948[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               18 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_24_reg_2968[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               15 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11790                                                                                                                                                                                                                  |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/mulHiReg                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/mulLoReg                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/retOffReg[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/exc/T92                                                                                                                                                                                                                   |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/newMemTopReg[31]_i_1_n_10                                                                                                                                                                                       |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/stackTopReg                                                                                                                                                                                                     |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/decode/rf/exReg_rsData_0_reg[31]                                                                                                                                      |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/decode/rf/exReg_rsData_1_reg[31]                                                                                                                                      |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               21 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/w_3_reg_2651[31]_i_1_n_10                                                                                                                                                                                                  |                                                                                                                                                                                          |                7 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11670                                                                                                                                                                                                                  |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11730                                                                                                                                                                                                                  |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12490                                                                                                                                                                                                                  |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11850                                                                                                                                                                                                                  |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11910                                                                                                                                                                                                                  |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11970                                                                                                                                                                                                                  |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12030                                                                                                                                                                                                                  |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12090                                                                                                                                                                                                                  |                                                                                                                                                                                          |                6 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12150                                                                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12210                                                                                                                                                                                                                  |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_22_reg_31790                                                                                                                                                                                                        |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12330                                                                                                                                                                                                                  |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12390                                                                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_12440                                                                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_26_reg_30080                                                                                                                                                                                                        |                                                                                                                                                                                          |               17 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/r_fu_198                                                                                                                                                                                                                   | minver_hwa_inst_0/r_fu_198[31]_i_1_n_10                                                                                                                                                  |                4 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11450                                                                                                                                                                                                                  |                                                                                                                                                                                          |                9 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/reg_11590                                                                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T45                                                                                                                                                                                                          |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T4                                                                                                                                                                                                           |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T35                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T18                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_start371_in                                                                                                                                                                                                             |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state13                                                                                                                                                                                                          |                                                                                                                                                                                          |                7 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_load_7_reg_32090                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_0_load_9_reg_32490                                                                                                                                                                                                       |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_1_load_7_reg_32140                                                                                                                                                                                                       |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_1_load_9_reg_32540                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_2_load_7_reg_32190                                                                                                                                                                                                       |                                                                                                                                                                                          |                7 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_2_load_9_reg_32590                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_3_load_7_reg_32240                                                                                                                                                                                                       |                                                                                                                                                                                          |                6 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/a_3_load_9_reg_32640                                                                                                                                                                                                       |                                                                                                                                                                                          |                7 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_5_reg_3089[31]_i_1_n_10                                                                                                                                                                                             |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_4_reg_30490                                                                                                                                                                                                         |                                                                                                                                                                                          |               16 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_3_reg_29930                                                                                                                                                                                                         |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_30_reg_31840                                                                                                                                                                                                        |                                                                                                                                                                                          |                8 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_6_reg_31290                                                                                                                                                                                                         |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_29_reg_3144[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |                7 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_28_reg_3104[31]_i_1_n_10                                                                                                                                                                                            |                                                                                                                                                                                          |               12 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_2_reg_29730                                                                                                                                                                                                         |                                                                                                                                                                                          |               13 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_7_reg_31690                                                                                                                                                                                                         |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_8_reg_29380                                                                                                                                                                                                         |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_s_reg_29780                                                                                                                                                                                                         |                                                                                                                                                                                          |               14 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_9_reg_2958[31]_i_1_n_10                                                                                                                                                                                             |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_32_reg_29330                                                                                                                                                                                                           |                                                                                                                                                                                          |               20 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/p_12_in                                                                                                                                                                                                                    |                                                                                                                                                                                          |               11 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/tmp_22_27_reg_30640                                                                                                                                                                                                        |                                                                                                                                                                                          |               10 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/memTopReg                                                                                                                                                                                                       |                                                                                                                                                                                          |               16 |             32 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/dm/T1233                                                                                                                                                                                                           |                                                                                                                                                                                          |               13 |             33 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               12 |             33 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/bp/T14                                                                                                                                                                                                             |                                                                                                                                                                                          |                9 |             33 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             34 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               16 |             35 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state11                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             35 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | minver_hwa_inst_0/ap_CS_fsm_state14                                                                                                                                                                                                          |                                                                                                                                                                                          |               13 |             35 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/MDataByteEn_buffer05_out                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             36 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/MDataByteEn_buffer03_out                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             36 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/MDataByteEn_buffer0                                                                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               11 |             36 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/MDataByteEn_buffer01_out                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               10 |             36 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T236                                                                                                                                                                                                          |                                                                                                                                                                                          |                6 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/relocReg_reg[29][0]                                                                                                                                                                                             | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                8 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T288                                                                                                                                                                                                          |                                                                                                                                                                                          |               10 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T6                                                                                                                                                                                                            |                                                                                                                                                                                          |               11 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T392                                                                                                                                                                                                          |                                                                                                                                                                                          |               12 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T314                                                                                                                                                                                                          |                                                                                                                                                                                          |                7 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T366                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T353                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T340                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T327                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T379                                                                                                                                                                                                          |                                                                                                                                                                                          |                8 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T301                                                                                                                                                                                                          |                                                                                                                                                                                          |               10 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T210                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T223                                                                                                                                                                                                          |                                                                                                                                                                                          |               12 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T275                                                                                                                                                                                                          |                                                                                                                                                                                          |               10 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T249                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/repl/T262                                                                                                                                                                                                          |                                                                                                                                                                                          |                9 |             40 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/callAddrReg_reg[0][0]                                                                                                                                                                                           | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             43 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               16 |             44 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               16 |             45 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               15 |             47 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/execute/addrOddReg_reg[1][0]                                                                                                                                                                                              |                                                                                                                                                                                          |               18 |             48 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | minver_hwa_inst_0/ap_enable_reg_pp1_iter00                                                                                                                                               |               30 |             58 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/memory/memory_io_exc_exc                                                                                                                                                                                                  |                                                                                                                                                                                          |               18 |             60 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/wc/writeMasterReg_Data[31]_i_1_n_10                                                                                                                                                                                |                                                                                                                                                                                          |               19 |             60 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/execute/decReg_instr_a_reg[30][0]                                                                                                                                     |               27 |             63 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T21                                                                                                                                                                                                          | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               11 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                          |               17 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                          |               19 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T27__4                                                                                                                                                                                                       | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               16 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/iocomp/Timer/T8                                                                                                                                                                                                           | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               16 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                          |               15 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/instrOddReg_reg[0]                                                                                                                                                                                            |                                                                                                                                                                                          |               18 |             64 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/exc/vec_reg_0_31_0_0_i_1_n_10                                                                                                                                                                                             |                                                                                                                                                                                          |               14 |             80 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  | patmos_inst_0/core/exReg_aluOp_0_func[2]_i_1_n_10                                                                                                                                        |               27 |             88 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                          |               11 |             88 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/memory/io_memwb_rd_0_valid                                                                                                                                                                                                |                                                                                                                                                                                          |               12 |             96 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in          |                                                                                                                                                                                          |               12 |             96 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                          |               12 |             96 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/icache/ctrl/memReg_base_reg[0]                                                                                                                                                                                            |                                                                                                                                                                                          |               44 |            110 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                     |                                                                                                                                                                                          |               14 |            112 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                     |                                                                                                                                                                                          |               14 |            112 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                     |                                                                                                                                                                                          |               14 |            112 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ocp_burst_to_ddr2_ctrl_inst_0/SData_load                                                                                                                                                                                                     | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               33 |            128 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | patmos_inst_0/core/exc/tagVMem_80_reg                                                                                                                                                    |               45 |            128 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                                          |               42 |            144 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                          |               24 |            192 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK | patmos_inst_0/core/dcache/sc/baseReg_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                          |               91 |            313 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |              175 |            482 |
|  ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |             1193 |           3726 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    38 |
| 5      |                    34 |
| 6      |                    40 |
| 7      |                    14 |
| 8      |                    45 |
| 9      |                     9 |
| 10     |                     5 |
| 11     |                    17 |
| 12     |                     7 |
| 13     |                     7 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                   185 |
+--------+-----------------------+


