;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	SUB #72, @268
	SUB @-121, 173
	ADD 31, <-6
	SUB @127, 100
	DAT #270, #60
	ADD 270, 60
	ADD 270, 60
	JMP 721, <2
	ADD 31, <-6
	CMP -601, -3
	SUB @127, 100
	SUB #72, @268
	SUB #72, @268
	CMP @121, 106
	MOV -1, <-20
	DJN <203, #0
	MOV 721, 2
	MOV -1, <-20
	SUB -7, <-420
	MOV 721, 2
	ADD 210, 30
	ADD 270, 60
	ADD 210, 30
	SUB 0, @42
	SUB -7, <-420
	SUB @127, 100
	SUB -7, <-420
	MOV -1, @-520
	SUB @127, 100
	SUB @127, 100
	SLT 82, @842
	SUB @127, 100
	SUB @121, 106
	SUB @127, 100
	ADD @-7, <-480
	SUB @-7, <-480
	ADD @-7, <-480
	ADD @-7, <-480
	SUB @-7, <-480
	SUB @-7, <-480
	SUB @127, 100
	SPL 0, <-2
	CMP -7, <-420
	SUB @-7, <-480
	MOV 57, <-20
	CMP -7, <-420
	SUB @127, 100
