// LAE3-17EA LFE3-17EA
chip CHIP0 {
	kind ecp3a;
	columns {
		null, // X0
		io_s[6, quad] + io_n[0, quad], // X1
		null, // X2
		null, // X3
		io_s[6, quad] + io_n[0, quad_dqs], // X4
		null, // X5
		null, // X6
		io_n[0, quad], // X7
		null, // X8
		null, // X9
		io_s[50, serdes] + io_n[0, quad], // X10
		null, // X11
		null, // X12
		io_n[0, quad_dqs], // X13
		null, // X14
		null, // X15
		io_n[0, quad], // X16
		null, // X17
		null, // X18
		io_n[0, quad] + sdclk_break, // X19
		null, // X20
		null, // X21
		io_n[0, quad_dqs], // X22
		null, // X23
		null, // X24
		io_n[0, quad], // X25
		null, // X26
		null, // X27
		// clock
		io_n[1, quad] + sdclk_break, // X28
		null, // X29
		null, // X30
		io_n[1, quad_dqs], // X31
		null, // X32
		null, // X33
		io_n[1, quad], // X34
		null, // X35
		null, // X36
		io_n[1, quad] + sdclk_break, // X37
		null, // X38
		null, // X39
		io_n[1, quad_dqs], // X40
		null, // X41
		null, // X42
		io_n[1, quad], // X43
		null, // X44
		null, // X45
		null, // X46
		null, // X47
		null, // X48
		io_s[3, quad] + io_n[8, quad], // X49
		null, // X50
		null, // X51
		io_s[3, quad] + io_n[8, quad], // X52
		null, // X53
		null, // X54
		null, // X55
	}
	col_clk X28;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		fplc, // Y1
		plc, // Y2
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		fplc, // Y4
		fplc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc, // Y7
		fplc, // Y8
		fplc + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y9
		plc, // Y10
		fplc, // Y11
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y12
		fplc, // Y13
		plc, // Y14
		fplc + io_w[6, quad] + io_e[3, quad], // Y15
		fplc, // Y16
		fplc, // Y17
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break + sclk_break, // Y18
		plc, // Y19
		fplc, // Y20
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y21
		fplc, // Y22
		plc, // Y23
		fplc + io_w[6, quad] + io_e[3, quad], // Y24
		fplc, // Y25
		fplc, // Y26
		// clock
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y27
		plc, // Y28
		fplc, // Y29
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y30
		fplc, // Y31
		plc, // Y32
		fplc + io_w[7, quad] + io_e[2, quad], // Y33
		fplc, // Y34
		fplc, // Y35
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_drive + pclk_break + sclk_break, // Y36
		plc, // Y37
		fplc, // Y38
		fplc + io_w[7, quad_dqs] + io_e[8, quad], // Y39
		fplc, // Y40
		plc, // Y41
		fplc + io_w[7, quad] + io_e[8, quad], // Y42
		fplc, // Y43
		fplc, // Y44
		ebr + io_w[7, quad] + io_e[8, quad], // Y45
		plc, // Y46
		fplc, // Y47
		fplc + io_w[7, quad_dqs_dummy], // Y48
		fplc, // Y49
		plc, // Y50
		fplc, // Y51
		io, // Y52
	}
	row_clk Y27;
	special_loc PLL_NW0 = D0X1Y27;
	special_loc PLL_NE0 = D0X54Y27;
	special_loc PCLK_IN_W0 = D0X0Y24;
	special_loc PCLK_IN_W1 = D0X0Y29;
	special_loc PCLK_IN_E0 = D0X55Y23;
	special_loc PCLK_IN_E1 = D0X55Y24;
	special_loc PCLK_IN_E2 = D0X55Y29;
	special_loc PCLK_IN_E3 = D0X55Y30;
	special_loc PCLK_IN_S0 = D0X25Y9;
	special_loc PCLK_IN_S1 = D0X30Y9;
	special_loc PCLK_IN_N0 = D0X25Y52;
	special_loc PCLK_IN_N1 = D0X30Y52;
	special_loc PCLK_IN_M0 = D0X27Y36;
	special_loc PCLK_IN_M1 = D0X27Y36;
	special_loc PCLK_IN_M2 = D0X27Y27;
	special_loc PCLK_IN_M3 = D0X27Y27;
	special_loc PCLK_IN_M4 = D0X28Y27;
	special_loc PCLK_IN_M5 = D0X28Y27;
	special_loc PCLK_IN_M6 = D0X27Y18;
	special_loc PCLK_IN_M7 = D0X27Y18;
	special_loc SCLK_IN_W0 = D0X0Y28;
	special_loc SCLK_IN_W1 = D0X0Y27;
	special_loc SCLK_IN_W2 = D0X0Y26;
	special_loc SCLK_IN_W3 = D0X0Y25;
	special_loc SCLK_IN_E0 = D0X55Y28;
	special_loc SCLK_IN_E1 = D0X55Y27;
	special_loc SCLK_IN_E2 = D0X55Y26;
	special_loc SCLK_IN_E3 = D0X55Y25;
	special_loc SCLK_IN_S0 = D0X26Y9;
	special_loc SCLK_IN_S1 = D0X27Y9;
	special_loc SCLK_IN_S2 = D0X28Y9;
	special_loc SCLK_IN_S3 = D0X29Y9;
	special_loc SCLK_IN_N0 = D0X26Y52;
	special_loc SCLK_IN_N1 = D0X27Y52;
	special_loc SCLK_IN_N2 = D0X28Y52;
	special_loc SCLK_IN_N3 = D0X29Y52;
	special_loc CONFIG = D0X43Y36;
	special_io CLOCK_W0 = IOB_W27_2;
	special_io CLOCK_W1 = IOB_W24_2;
	special_io CLOCK_E0 = IOB_E27_2;
	special_io CLOCK_E1 = IOB_E24_2;
	special_io CLOCK_N0 = IOB_N25_2;
	special_io CLOCK_N1 = IOB_N28_2;
	special_io PLL_IN0_NW0 = IOB_W27_6;
	special_io PLL_IN0_NE0 = IOB_E27_6;
	special_io PLL_FB_NW0 = IOB_W27_4;
	special_io PLL_FB_NE0 = IOB_E27_4;
	special_io DLL_IN0_NW0 = IOB_W33_2;
	special_io DLL_IN0_NE0 = IOB_E33_2;
	special_io DLL_FB_NW0 = IOB_W30_0;
	special_io DLL_FB_NE0 = IOB_E30_0;
	special_io VREF1_0 = IOB_N1_2;
	special_io VREF1_1 = IOB_N43_2;
	special_io VREF1_2 = IOB_E33_0;
	special_io VREF1_3 = IOB_E18_2;
	special_io VREF1_6 = IOB_W18_2;
	special_io VREF1_7 = IOB_W36_2;
	special_io VREF2_0 = IOB_N1_3;
	special_io VREF2_1 = IOB_N43_3;
	special_io VREF2_2 = IOB_E33_1;
	special_io VREF2_3 = IOB_E18_3;
	special_io VREF2_6 = IOB_W18_3;
	special_io VREF2_7 = IOB_W36_3;
	special_io WRITE_N = IOB_E42_2;
	special_io CS_N = IOB_E45_3;
	special_io CS1_N = IOB_E45_2;
	special_io D0 = IOB_E42_3;
	special_io D1 = IOB_E39_0;
	special_io D2 = IOB_E39_1;
	special_io D3 = IOB_E39_2;
	special_io D4 = IOB_E39_3;
	special_io D5 = IOB_E36_0;
	special_io D6 = IOB_E36_1;
	special_io D7 = IOB_E36_2;
	special_io DOUT = IOB_E42_0;
	special_io DI = IOB_E45_1;
	special_io BUSY = IOB_E36_3;
	special_io MCLK = IOB_E42_1;
}

// LAE3-35EA LFE3-35EA
chip CHIP1 {
	kind ecp3a;
	columns {
		null, // X0
		io_s[6, quad] + io_n[0, quad], // X1
		null, // X2
		null, // X3
		io_s[6, quad] + io_n[0, quad_dqs], // X4
		null, // X5
		null, // X6
		io_s[6, quad] + io_n[0, quad], // X7
		null, // X8
		eclk_tap_n, // X9
		io_s[6, quad] + io_n[0, quad], // X10
		null, // X11
		null, // X12
		io_s[6, quad] + io_n[0, quad_dqs], // X13
		null, // X14
		null, // X15
		io_n[0, quad], // X16
		null, // X17
		null, // X18
		io_s[50, serdes] + io_n[0, quad] + sdclk_break, // X19
		null, // X20
		null, // X21
		io_n[0, quad_dqs], // X22
		null, // X23
		null, // X24
		io_n[0, quad], // X25
		null, // X26
		null, // X27
		io_n[0, quad], // X28
		null, // X29
		null, // X30
		io_n[0, quad_dqs], // X31
		null, // X32
		null, // X33
		io_n[0, quad], // X34
		null, // X35
		null, // X36
		// clock
		io_n[1, quad] + sdclk_break, // X37
		null, // X38
		null, // X39
		io_n[1, quad_dqs], // X40
		null, // X41
		null, // X42
		io_n[1, quad], // X43
		null, // X44
		eclk_tap_n, // X45
		io_n[1, quad], // X46
		null, // X47
		null, // X48
		io_n[1, quad_dqs], // X49
		null, // X50
		null, // X51
		io_n[1, quad], // X52
		null, // X53
		null, // X54
		io_n[1, quad] + sdclk_break, // X55
		null, // X56
		null, // X57
		io_s[3, quad] + io_n[1, quad_dqs], // X58
		null, // X59
		null, // X60
		io_s[3, quad] + io_n[1, quad], // X61
		null, // X62
		null, // X63
		io_s[3, quad], // X64
		null, // X65
		null, // X66
		io_s[3, quad] + io_n[8, quad], // X67
		null, // X68
		null, // X69
		io_s[3, quad] + io_n[8, quad], // X70
		null, // X71
		null, // X72
		null, // X73
	}
	col_clk X37;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		fplc, // Y1
		plc, // Y2
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		fplc, // Y4
		fplc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc, // Y7
		fplc, // Y8
		fplc + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y9
		plc, // Y10
		fplc, // Y11
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y12
		fplc, // Y13
		plc, // Y14
		fplc + io_w[6, quad] + io_e[3, quad], // Y15
		fplc, // Y16
		fplc, // Y17
		ebr + io_w[6, quad] + io_e[3, quad] + sclk_break, // Y18
		plc, // Y19
		fplc, // Y20
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y21
		fplc, // Y22
		plc, // Y23
		fplc + io_w[6, quad] + io_e[3, quad], // Y24
		fplc, // Y25
		fplc, // Y26
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y27
		plc, // Y28
		fplc, // Y29
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y30
		fplc, // Y31
		plc, // Y32
		fplc + io_w[6, quad] + io_e[3, quad], // Y33
		fplc, // Y34
		fplc, // Y35
		// clock
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y36
		plc, // Y37
		fplc, // Y38
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y39
		fplc, // Y40
		plc, // Y41
		fplc + io_w[7, quad] + io_e[2, quad], // Y42
		fplc, // Y43
		fplc, // Y44
		dsp + io_w[7, quad] + io_e[2, quad] + pclk_drive + pclk_break, // Y45
		plc, // Y46
		fplc, // Y47
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y48
		fplc, // Y49
		plc, // Y50
		fplc + io_w[7, quad] + io_e[2, quad], // Y51
		fplc, // Y52
		fplc, // Y53
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_break + sclk_break, // Y54
		plc, // Y55
		fplc, // Y56
		fplc + io_w[7, quad_dqs] + io_e[8, quad], // Y57
		fplc, // Y58
		plc, // Y59
		fplc + io_w[7, quad] + io_e[8, quad], // Y60
		fplc, // Y61
		fplc, // Y62
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_drive + pclk_break, // Y63
		plc, // Y64
		fplc, // Y65
		fplc + io_w[7, quad_dqs_dummy], // Y66
		fplc, // Y67
		plc, // Y68
		fplc, // Y69
		io, // Y70
	}
	row_clk Y36;
	special_loc PLL_SW0 = D0X1Y18;
	special_loc PLL_NW0 = D0X1Y36;
	special_loc PLL_SE0 = D0X72Y18;
	special_loc PLL_NE0 = D0X72Y36;
	special_loc PCLK_IN_W0 = D0X0Y33;
	special_loc PCLK_IN_W1 = D0X0Y38;
	special_loc PCLK_IN_E0 = D0X73Y32;
	special_loc PCLK_IN_E1 = D0X73Y33;
	special_loc PCLK_IN_E2 = D0X73Y38;
	special_loc PCLK_IN_E3 = D0X73Y39;
	special_loc PCLK_IN_S0 = D0X34Y9;
	special_loc PCLK_IN_S1 = D0X39Y9;
	special_loc PCLK_IN_N0 = D0X34Y70;
	special_loc PCLK_IN_N1 = D0X39Y70;
	special_loc PCLK_IN_M0 = D0X36Y54;
	special_loc PCLK_IN_M1 = D0X36Y54;
	special_loc PCLK_IN_M2 = D0X36Y36;
	special_loc PCLK_IN_M3 = D0X36Y36;
	special_loc PCLK_IN_M4 = D0X37Y36;
	special_loc PCLK_IN_M5 = D0X37Y36;
	special_loc PCLK_IN_M6 = D0X36Y18;
	special_loc PCLK_IN_M7 = D0X36Y18;
	special_loc SCLK_IN_W0 = D0X0Y37;
	special_loc SCLK_IN_W1 = D0X0Y36;
	special_loc SCLK_IN_W2 = D0X0Y35;
	special_loc SCLK_IN_W3 = D0X0Y34;
	special_loc SCLK_IN_E0 = D0X73Y37;
	special_loc SCLK_IN_E1 = D0X73Y36;
	special_loc SCLK_IN_E2 = D0X73Y35;
	special_loc SCLK_IN_E3 = D0X73Y34;
	special_loc SCLK_IN_S0 = D0X35Y9;
	special_loc SCLK_IN_S1 = D0X36Y9;
	special_loc SCLK_IN_S2 = D0X37Y9;
	special_loc SCLK_IN_S3 = D0X38Y9;
	special_loc SCLK_IN_N0 = D0X35Y70;
	special_loc SCLK_IN_N1 = D0X36Y70;
	special_loc SCLK_IN_N2 = D0X37Y70;
	special_loc SCLK_IN_N3 = D0X38Y70;
	special_loc CONFIG = D0X61Y54;
	special_io CLOCK_W0 = IOB_W36_2;
	special_io CLOCK_W1 = IOB_W33_2;
	special_io CLOCK_E0 = IOB_E36_2;
	special_io CLOCK_E1 = IOB_E33_2;
	special_io CLOCK_N0 = IOB_N34_2;
	special_io CLOCK_N1 = IOB_N37_2;
	special_io PLL_IN0_SW0 = IOB_W18_6;
	special_io PLL_IN0_NW0 = IOB_W36_6;
	special_io PLL_IN0_SE0 = IOB_E18_6;
	special_io PLL_IN0_NE0 = IOB_E36_6;
	special_io PLL_FB_SW0 = IOB_W18_4;
	special_io PLL_FB_NW0 = IOB_W36_4;
	special_io PLL_FB_SE0 = IOB_E18_4;
	special_io PLL_FB_NE0 = IOB_E36_4;
	special_io DLL_IN0_NW0 = IOB_W42_2;
	special_io DLL_IN0_NE0 = IOB_E42_2;
	special_io DLL_FB_NW0 = IOB_W39_0;
	special_io DLL_FB_NE0 = IOB_E39_0;
	special_io VREF1_0 = IOB_N1_2;
	special_io VREF1_1 = IOB_N61_2;
	special_io VREF1_2 = IOB_E45_2;
	special_io VREF1_3 = IOB_E27_2;
	special_io VREF1_6 = IOB_W27_2;
	special_io VREF1_7 = IOB_W45_2;
	special_io VREF2_0 = IOB_N1_3;
	special_io VREF2_1 = IOB_N61_3;
	special_io VREF2_2 = IOB_E45_3;
	special_io VREF2_3 = IOB_E27_3;
	special_io VREF2_6 = IOB_W27_3;
	special_io VREF2_7 = IOB_W45_3;
	special_io WRITE_N = IOB_E60_2;
	special_io CS_N = IOB_E63_3;
	special_io CS1_N = IOB_E63_2;
	special_io D0 = IOB_E60_3;
	special_io D1 = IOB_E57_0;
	special_io D2 = IOB_E57_1;
	special_io D3 = IOB_E57_2;
	special_io D4 = IOB_E57_3;
	special_io D5 = IOB_E54_0;
	special_io D6 = IOB_E54_1;
	special_io D7 = IOB_E54_2;
	special_io DOUT = IOB_E60_0;
	special_io DI = IOB_E63_1;
	special_io BUSY = IOB_E54_3;
	special_io MCLK = IOB_E60_1;
}

// LFE3-70E LFE3-95E
chip CHIP2 {
	kind ecp3;
	columns {
		null, // X0
		io_s[6, quad] + io_n[0, quad], // X1
		null, // X2
		null, // X3
		io_s[6, quad] + io_n[0, quad_dqs], // X4
		null, // X5
		null, // X6
		io_s[6, quad] + io_n[0, quad], // X7
		null, // X8
		null, // X9
		io_s[6, quad] + io_n[0, quad], // X10
		null, // X11
		null, // X12
		io_s[6, quad] + io_n[0, quad_dqs], // X13
		null, // X14
		null, // X15
		io_n[0, quad], // X16
		null, // X17
		null, // X18
		io_s[51, serdes] + io_n[0, quad], // X19
		null, // X20
		null, // X21
		io_n[0, quad_dqs], // X22
		null, // X23
		null, // X24
		io_n[0, quad], // X25
		null, // X26
		null, // X27
		io_n[0, quad], // X28
		null, // X29
		null, // X30
		io_n[0, quad_dqs], // X31
		null, // X32
		null, // X33
		io_n[0, quad], // X34
		null, // X35
		null, // X36
		io_n[0, quad] + sdclk_break, // X37
		null, // X38
		null, // X39
		io_n[0, quad_dqs], // X40
		null, // X41
		null, // X42
		io_n[0, quad], // X43
		null, // X44
		null, // X45
		io_n[0, quad], // X46
		null, // X47
		null, // X48
		io_n[0, quad_dqs], // X49
		null, // X50
		null, // X51
		io_n[0, quad], // X52
		null, // X53
		null, // X54
		io_s[50, serdes] + io_n[0, quad], // X55
		null, // X56
		null, // X57
		io_n[0, quad_dqs], // X58
		null, // X59
		null, // X60
		io_n[0, quad], // X61
		null, // X62
		null, // X63
		io_n[0, quad], // X64
		null, // X65
		null, // X66
		io_n[0, quad_dqs], // X67
		null, // X68
		null, // X69
		io_n[0, quad], // X70
		null, // X71
		null, // X72
		// clock
		io_n[1, quad] + sdclk_break, // X73
		null, // X74
		null, // X75
		io_n[1, quad_dqs], // X76
		null, // X77
		null, // X78
		io_n[1, quad], // X79
		null, // X80
		null, // X81
		io_n[1, quad], // X82
		null, // X83
		null, // X84
		io_n[1, quad_dqs], // X85
		null, // X86
		null, // X87
		io_n[1, quad], // X88
		null, // X89
		null, // X90
		io_s[52, serdes] + io_n[1, quad], // X91
		null, // X92
		null, // X93
		io_n[1, quad_dqs], // X94
		null, // X95
		null, // X96
		io_n[1, quad], // X97
		null, // X98
		null, // X99
		io_n[1, quad], // X100
		null, // X101
		null, // X102
		io_n[1, quad_dqs], // X103
		null, // X104
		null, // X105
		io_n[1, quad], // X106
		null, // X107
		null, // X108
		io_n[1, quad] + sdclk_break, // X109
		null, // X110
		null, // X111
		io_n[1, quad_dqs], // X112
		null, // X113
		null, // X114
		io_n[1, quad], // X115
		null, // X116
		null, // X117
		io_n[1, quad], // X118
		null, // X119
		null, // X120
		io_n[1, quad_dqs], // X121
		null, // X122
		null, // X123
		io_n[1, quad], // X124
		null, // X125
		null, // X126
		io_n[1, quad], // X127
		null, // X128
		null, // X129
		io_s[3, quad] + io_n[1, quad_dqs], // X130
		null, // X131
		null, // X132
		io_s[3, quad] + io_n[1, quad], // X133
		null, // X134
		null, // X135
		io_s[3, quad], // X136
		null, // X137
		null, // X138
		io_s[3, quad] + io_n[8, quad], // X139
		null, // X140
		null, // X141
		io_s[3, quad] + io_n[8, quad], // X142
		null, // X143
		null, // X144
		null, // X145
	}
	col_clk X73;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		fplc, // Y1
		plc, // Y2
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		fplc, // Y4
		fplc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc, // Y7
		fplc, // Y8
		fplc + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y9
		plc, // Y10
		fplc, // Y11
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y12
		fplc, // Y13
		plc, // Y14
		fplc + io_w[6, quad] + io_e[3, quad], // Y15
		fplc, // Y16
		fplc, // Y17
		ebr + io_w[6, quad] + io_e[3, quad] + sclk_break, // Y18
		plc, // Y19
		fplc, // Y20
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y21
		fplc, // Y22
		plc, // Y23
		fplc + io_w[6, quad] + io_e[3, quad], // Y24
		fplc, // Y25
		fplc, // Y26
		ebr + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y27
		plc, // Y28
		fplc, // Y29
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y30
		fplc, // Y31
		plc, // Y32
		fplc + io_w[6, quad] + io_e[3, quad], // Y33
		fplc, // Y34
		fplc, // Y35
		ebr + io_w[6, quad] + io_e[3, quad] + pclk_break + sclk_break, // Y36
		plc, // Y37
		fplc, // Y38
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y39
		fplc, // Y40
		plc, // Y41
		fplc + io_w[6, quad] + io_e[3, quad], // Y42
		fplc, // Y43
		fplc, // Y44
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y45
		plc, // Y46
		fplc, // Y47
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y48
		fplc, // Y49
		plc, // Y50
		fplc + io_w[6, quad] + io_e[3, quad], // Y51
		fplc, // Y52
		fplc, // Y53
		// clock
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y54
		plc, // Y55
		fplc, // Y56
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y57
		fplc, // Y58
		plc, // Y59
		fplc + io_w[7, quad] + io_e[2, quad], // Y60
		fplc, // Y61
		fplc, // Y62
		dsp + io_w[7, quad] + io_e[2, quad] + pclk_drive + pclk_break, // Y63
		plc, // Y64
		fplc, // Y65
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y66
		fplc, // Y67
		plc, // Y68
		fplc + io_w[7, quad] + io_e[2, quad], // Y69
		fplc, // Y70
		fplc, // Y71
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y72
		plc, // Y73
		fplc, // Y74
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y75
		fplc, // Y76
		plc, // Y77
		fplc + io_w[7, quad] + io_e[2, quad], // Y78
		fplc, // Y79
		fplc, // Y80
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_drive + pclk_break, // Y81
		plc, // Y82
		fplc, // Y83
		fplc + io_w[7, quad_dqs] + io_e[8, quad], // Y84
		fplc, // Y85
		plc, // Y86
		fplc + io_w[7, quad] + io_e[8, quad], // Y87
		fplc, // Y88
		fplc, // Y89
		plc + io_w[7, quad] + io_e[8, quad], // Y90
		fplc, // Y91
		fplc, // Y92
		fplc + io_w[7, quad_dqs_dummy], // Y93
		plc, // Y94
		fplc, // Y95
		io, // Y96
	}
	row_clk Y54;
	special_loc PLL_SW0 = D0X1Y36;
	special_loc PLL_SW1 = D0X1Y27;
	special_loc PLL_SW2 = D0X1Y18;
	special_loc PLL_NW0 = D0X1Y54;
	special_loc PLL_NW1 = D0X1Y72;
	special_loc PLL_SE0 = D0X144Y36;
	special_loc PLL_SE1 = D0X144Y27;
	special_loc PLL_SE2 = D0X144Y18;
	special_loc PLL_NE0 = D0X144Y54;
	special_loc PLL_NE1 = D0X144Y72;
	special_loc PCLK_IN_W0 = D0X0Y51;
	special_loc PCLK_IN_W1 = D0X0Y56;
	special_loc PCLK_IN_E0 = D0X145Y50;
	special_loc PCLK_IN_E1 = D0X145Y51;
	special_loc PCLK_IN_E2 = D0X145Y56;
	special_loc PCLK_IN_E3 = D0X145Y57;
	special_loc PCLK_IN_S0 = D0X70Y9;
	special_loc PCLK_IN_S1 = D0X75Y9;
	special_loc PCLK_IN_N0 = D0X70Y96;
	special_loc PCLK_IN_N1 = D0X75Y96;
	special_loc PCLK_IN_M0 = D0X72Y72;
	special_loc PCLK_IN_M1 = D0X72Y72;
	special_loc PCLK_IN_M2 = D0X72Y54;
	special_loc PCLK_IN_M3 = D0X72Y54;
	special_loc PCLK_IN_M4 = D0X73Y54;
	special_loc PCLK_IN_M5 = D0X73Y54;
	special_loc PCLK_IN_M6 = D0X72Y36;
	special_loc PCLK_IN_M7 = D0X72Y36;
	special_loc SCLK_IN_W0 = D0X0Y55;
	special_loc SCLK_IN_W1 = D0X0Y54;
	special_loc SCLK_IN_W2 = D0X0Y53;
	special_loc SCLK_IN_W3 = D0X0Y52;
	special_loc SCLK_IN_E0 = D0X145Y55;
	special_loc SCLK_IN_E1 = D0X145Y54;
	special_loc SCLK_IN_E2 = D0X145Y53;
	special_loc SCLK_IN_E3 = D0X145Y52;
	special_loc SCLK_IN_S0 = D0X71Y9;
	special_loc SCLK_IN_S1 = D0X72Y9;
	special_loc SCLK_IN_S2 = D0X73Y9;
	special_loc SCLK_IN_S3 = D0X74Y9;
	special_loc SCLK_IN_N0 = D0X71Y96;
	special_loc SCLK_IN_N1 = D0X72Y96;
	special_loc SCLK_IN_N2 = D0X73Y96;
	special_loc SCLK_IN_N3 = D0X74Y96;
	special_loc CONFIG = D0X133Y81;
	special_io CLOCK_W0 = IOB_W54_2;
	special_io CLOCK_W1 = IOB_W51_2;
	special_io CLOCK_E0 = IOB_E54_2;
	special_io CLOCK_E1 = IOB_E51_2;
	special_io CLOCK_N0 = IOB_N70_2;
	special_io CLOCK_N1 = IOB_N73_2;
	special_io PLL_IN0_SW0 = IOB_W36_6;
	special_io PLL_IN0_SW1 = IOB_W27_6;
	special_io PLL_IN0_SW2 = IOB_W18_6;
	special_io PLL_IN0_NW0 = IOB_W54_6;
	special_io PLL_IN0_NW1 = IOB_W72_6;
	special_io PLL_IN0_SE0 = IOB_E36_6;
	special_io PLL_IN0_SE1 = IOB_E27_6;
	special_io PLL_IN0_SE2 = IOB_E18_6;
	special_io PLL_IN0_NE0 = IOB_E54_6;
	special_io PLL_IN0_NE1 = IOB_E72_6;
	special_io PLL_FB_SW0 = IOB_W36_4;
	special_io PLL_FB_SW1 = IOB_W27_4;
	special_io PLL_FB_SW2 = IOB_W18_4;
	special_io PLL_FB_NW0 = IOB_W54_4;
	special_io PLL_FB_NW1 = IOB_W72_4;
	special_io PLL_FB_SE0 = IOB_E36_4;
	special_io PLL_FB_SE1 = IOB_E27_4;
	special_io PLL_FB_SE2 = IOB_E18_4;
	special_io PLL_FB_NE0 = IOB_E54_4;
	special_io PLL_FB_NE1 = IOB_E72_4;
	special_io DLL_IN0_NW0 = IOB_W60_2;
	special_io DLL_IN0_NE0 = IOB_E60_2;
	special_io DLL_FB_NW0 = IOB_W57_0;
	special_io DLL_FB_NE0 = IOB_E57_0;
	special_io VREF1_0 = IOB_N1_2;
	special_io VREF1_1 = IOB_N133_2;
	special_io VREF1_2 = IOB_E63_2;
	special_io VREF1_3 = IOB_E45_2;
	special_io VREF1_6 = IOB_W45_2;
	special_io VREF1_7 = IOB_W63_2;
	special_io VREF2_0 = IOB_N1_3;
	special_io VREF2_1 = IOB_N133_3;
	special_io VREF2_2 = IOB_E63_3;
	special_io VREF2_3 = IOB_E45_3;
	special_io VREF2_6 = IOB_W45_3;
	special_io VREF2_7 = IOB_W63_3;
	special_io WRITE_N = IOB_E87_2;
	special_io CS_N = IOB_E90_3;
	special_io CS1_N = IOB_E90_2;
	special_io D0 = IOB_E87_3;
	special_io D1 = IOB_E84_0;
	special_io D2 = IOB_E84_1;
	special_io D3 = IOB_E84_2;
	special_io D4 = IOB_E84_3;
	special_io D5 = IOB_E81_0;
	special_io D6 = IOB_E81_1;
	special_io D7 = IOB_E81_2;
	special_io DOUT = IOB_E87_0;
	special_io DI = IOB_E90_1;
	special_io BUSY = IOB_E81_3;
	special_io MCLK = IOB_E87_1;
}

// LFE3-70EA LFE3-95EA
chip CHIP3 {
	kind ecp3a;
	columns {
		null, // X0
		io_s[6, quad] + io_n[0, quad], // X1
		null, // X2
		null, // X3
		io_s[6, quad] + io_n[0, quad_dqs], // X4
		null, // X5
		null, // X6
		io_s[6, quad] + io_n[0, quad], // X7
		null, // X8
		null, // X9
		io_s[6, quad] + io_n[0, quad], // X10
		null, // X11
		null, // X12
		io_s[6, quad] + io_n[0, quad_dqs], // X13
		null, // X14
		null, // X15
		io_n[0, quad], // X16
		null, // X17
		null, // X18
		io_s[51, serdes] + io_n[0, quad], // X19
		null, // X20
		null, // X21
		io_n[0, quad_dqs], // X22
		null, // X23
		null, // X24
		io_n[0, quad], // X25
		null, // X26
		null, // X27
		io_n[0, quad], // X28
		null, // X29
		null, // X30
		io_n[0, quad_dqs], // X31
		null, // X32
		null, // X33
		io_n[0, quad], // X34
		null, // X35
		null, // X36
		io_n[0, quad] + sdclk_break, // X37
		null, // X38
		null, // X39
		io_n[0, quad_dqs], // X40
		null, // X41
		null, // X42
		io_n[0, quad], // X43
		null, // X44
		null, // X45
		io_n[0, quad], // X46
		null, // X47
		null, // X48
		io_n[0, quad_dqs], // X49
		null, // X50
		null, // X51
		io_n[0, quad], // X52
		null, // X53
		null, // X54
		io_s[50, serdes] + io_n[0, quad], // X55
		null, // X56
		null, // X57
		io_n[0, quad_dqs], // X58
		null, // X59
		null, // X60
		io_n[0, quad], // X61
		null, // X62
		null, // X63
		io_n[0, quad], // X64
		null, // X65
		null, // X66
		io_n[0, quad_dqs], // X67
		null, // X68
		null, // X69
		io_n[0, quad], // X70
		null, // X71
		null, // X72
		// clock
		io_n[1, quad] + sdclk_break, // X73
		null, // X74
		null, // X75
		io_n[1, quad_dqs], // X76
		null, // X77
		null, // X78
		io_n[1, quad], // X79
		null, // X80
		null, // X81
		io_n[1, quad], // X82
		null, // X83
		null, // X84
		io_n[1, quad_dqs], // X85
		null, // X86
		null, // X87
		io_n[1, quad], // X88
		null, // X89
		null, // X90
		io_s[52, serdes] + io_n[1, quad], // X91
		null, // X92
		null, // X93
		io_n[1, quad_dqs], // X94
		null, // X95
		null, // X96
		io_n[1, quad], // X97
		null, // X98
		null, // X99
		io_n[1, quad], // X100
		null, // X101
		null, // X102
		io_n[1, quad_dqs], // X103
		null, // X104
		null, // X105
		io_n[1, quad], // X106
		null, // X107
		null, // X108
		io_n[1, quad] + sdclk_break, // X109
		null, // X110
		null, // X111
		io_n[1, quad_dqs], // X112
		null, // X113
		null, // X114
		io_n[1, quad], // X115
		null, // X116
		null, // X117
		io_n[1, quad], // X118
		null, // X119
		null, // X120
		io_n[1, quad_dqs], // X121
		null, // X122
		null, // X123
		io_n[1, quad], // X124
		null, // X125
		null, // X126
		io_n[1, quad], // X127
		null, // X128
		null, // X129
		io_s[3, quad] + io_n[1, quad_dqs], // X130
		null, // X131
		null, // X132
		io_s[3, quad] + io_n[1, quad], // X133
		null, // X134
		null, // X135
		io_s[3, quad], // X136
		null, // X137
		null, // X138
		io_s[3, quad] + io_n[8, quad], // X139
		null, // X140
		null, // X141
		io_s[3, quad] + io_n[8, quad], // X142
		null, // X143
		null, // X144
		null, // X145
	}
	col_clk X73;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		fplc, // Y1
		plc, // Y2
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		fplc, // Y4
		fplc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc, // Y7
		fplc, // Y8
		fplc + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y9
		plc, // Y10
		fplc, // Y11
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y12
		fplc, // Y13
		plc, // Y14
		fplc + io_w[6, quad] + io_e[3, quad], // Y15
		fplc, // Y16
		fplc, // Y17
		ebr + io_w[6, quad] + io_e[3, quad] + sclk_break, // Y18
		plc, // Y19
		fplc, // Y20
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y21
		fplc, // Y22
		plc, // Y23
		fplc + io_w[6, quad] + io_e[3, quad], // Y24
		fplc, // Y25
		fplc, // Y26
		ebr + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y27
		plc, // Y28
		fplc, // Y29
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y30
		fplc, // Y31
		plc, // Y32
		fplc + io_w[6, quad] + io_e[3, quad], // Y33
		fplc, // Y34
		fplc, // Y35
		ebr + io_w[6, quad] + io_e[3, quad] + pclk_break + sclk_break, // Y36
		plc, // Y37
		fplc, // Y38
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y39
		fplc, // Y40
		plc, // Y41
		fplc + io_w[6, quad] + io_e[3, quad], // Y42
		fplc, // Y43
		fplc, // Y44
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y45
		plc, // Y46
		fplc, // Y47
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y48
		fplc, // Y49
		plc, // Y50
		fplc + io_w[6, quad] + io_e[3, quad], // Y51
		fplc, // Y52
		fplc, // Y53
		// clock
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y54
		plc, // Y55
		fplc, // Y56
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y57
		fplc, // Y58
		plc, // Y59
		fplc + io_w[7, quad] + io_e[2, quad], // Y60
		fplc, // Y61
		fplc, // Y62
		dsp + io_w[7, quad] + io_e[2, quad] + pclk_drive + pclk_break, // Y63
		plc, // Y64
		fplc, // Y65
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y66
		fplc, // Y67
		plc, // Y68
		fplc + io_w[7, quad] + io_e[2, quad], // Y69
		fplc, // Y70
		fplc, // Y71
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y72
		plc, // Y73
		fplc, // Y74
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y75
		fplc, // Y76
		plc, // Y77
		fplc + io_w[7, quad] + io_e[2, quad], // Y78
		fplc, // Y79
		fplc, // Y80
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_drive + pclk_break, // Y81
		plc, // Y82
		fplc, // Y83
		fplc + io_w[7, quad_dqs] + io_e[8, quad], // Y84
		fplc, // Y85
		plc, // Y86
		fplc + io_w[7, quad] + io_e[8, quad], // Y87
		fplc, // Y88
		fplc, // Y89
		plc + io_w[7, quad] + io_e[8, quad], // Y90
		fplc, // Y91
		fplc, // Y92
		fplc + io_w[7, quad_dqs_dummy], // Y93
		plc, // Y94
		fplc, // Y95
		io, // Y96
	}
	row_clk Y54;
	special_loc PLL_SW0 = D0X1Y36;
	special_loc PLL_SW1 = D0X1Y27;
	special_loc PLL_SW2 = D0X1Y18;
	special_loc PLL_NW0 = D0X1Y54;
	special_loc PLL_NW1 = D0X1Y72;
	special_loc PLL_SE0 = D0X144Y36;
	special_loc PLL_SE1 = D0X144Y27;
	special_loc PLL_SE2 = D0X144Y18;
	special_loc PLL_NE0 = D0X144Y54;
	special_loc PLL_NE1 = D0X144Y72;
	special_loc PCLK_IN_W0 = D0X0Y51;
	special_loc PCLK_IN_W1 = D0X0Y56;
	special_loc PCLK_IN_E0 = D0X145Y50;
	special_loc PCLK_IN_E1 = D0X145Y51;
	special_loc PCLK_IN_E2 = D0X145Y56;
	special_loc PCLK_IN_E3 = D0X145Y57;
	special_loc PCLK_IN_S0 = D0X70Y9;
	special_loc PCLK_IN_S1 = D0X75Y9;
	special_loc PCLK_IN_N0 = D0X70Y96;
	special_loc PCLK_IN_N1 = D0X75Y96;
	special_loc PCLK_IN_M0 = D0X72Y72;
	special_loc PCLK_IN_M1 = D0X72Y72;
	special_loc PCLK_IN_M2 = D0X72Y54;
	special_loc PCLK_IN_M3 = D0X72Y54;
	special_loc PCLK_IN_M4 = D0X73Y54;
	special_loc PCLK_IN_M5 = D0X73Y54;
	special_loc PCLK_IN_M6 = D0X72Y36;
	special_loc PCLK_IN_M7 = D0X72Y36;
	special_loc SCLK_IN_W0 = D0X0Y55;
	special_loc SCLK_IN_W1 = D0X0Y54;
	special_loc SCLK_IN_W2 = D0X0Y53;
	special_loc SCLK_IN_W3 = D0X0Y52;
	special_loc SCLK_IN_E0 = D0X145Y55;
	special_loc SCLK_IN_E1 = D0X145Y54;
	special_loc SCLK_IN_E2 = D0X145Y53;
	special_loc SCLK_IN_E3 = D0X145Y52;
	special_loc SCLK_IN_S0 = D0X71Y9;
	special_loc SCLK_IN_S1 = D0X72Y9;
	special_loc SCLK_IN_S2 = D0X73Y9;
	special_loc SCLK_IN_S3 = D0X74Y9;
	special_loc SCLK_IN_N0 = D0X71Y96;
	special_loc SCLK_IN_N1 = D0X72Y96;
	special_loc SCLK_IN_N2 = D0X73Y96;
	special_loc SCLK_IN_N3 = D0X74Y96;
	special_loc CONFIG = D0X133Y81;
	special_io CLOCK_W0 = IOB_W54_2;
	special_io CLOCK_W1 = IOB_W51_2;
	special_io CLOCK_E0 = IOB_E54_2;
	special_io CLOCK_E1 = IOB_E51_2;
	special_io CLOCK_N0 = IOB_N70_2;
	special_io CLOCK_N1 = IOB_N73_2;
	special_io PLL_IN0_SW0 = IOB_W36_6;
	special_io PLL_IN0_SW1 = IOB_W27_6;
	special_io PLL_IN0_SW2 = IOB_W18_6;
	special_io PLL_IN0_NW0 = IOB_W54_6;
	special_io PLL_IN0_NW1 = IOB_W72_6;
	special_io PLL_IN0_SE0 = IOB_E36_6;
	special_io PLL_IN0_SE1 = IOB_E27_6;
	special_io PLL_IN0_SE2 = IOB_E18_6;
	special_io PLL_IN0_NE0 = IOB_E54_6;
	special_io PLL_IN0_NE1 = IOB_E72_6;
	special_io PLL_FB_SW0 = IOB_W36_4;
	special_io PLL_FB_SW1 = IOB_W27_4;
	special_io PLL_FB_SW2 = IOB_W18_4;
	special_io PLL_FB_NW0 = IOB_W54_4;
	special_io PLL_FB_NW1 = IOB_W72_4;
	special_io PLL_FB_SE0 = IOB_E36_4;
	special_io PLL_FB_SE1 = IOB_E27_4;
	special_io PLL_FB_SE2 = IOB_E18_4;
	special_io PLL_FB_NE0 = IOB_E54_4;
	special_io PLL_FB_NE1 = IOB_E72_4;
	special_io DLL_IN0_NW0 = IOB_W60_2;
	special_io DLL_IN0_NE0 = IOB_E60_2;
	special_io DLL_FB_NW0 = IOB_W57_0;
	special_io DLL_FB_NE0 = IOB_E57_0;
	special_io VREF1_0 = IOB_N1_2;
	special_io VREF1_1 = IOB_N133_2;
	special_io VREF1_2 = IOB_E63_2;
	special_io VREF1_3 = IOB_E45_2;
	special_io VREF1_6 = IOB_W45_2;
	special_io VREF1_7 = IOB_W63_2;
	special_io VREF2_0 = IOB_N1_3;
	special_io VREF2_1 = IOB_N133_3;
	special_io VREF2_2 = IOB_E63_3;
	special_io VREF2_3 = IOB_E45_3;
	special_io VREF2_6 = IOB_W45_3;
	special_io VREF2_7 = IOB_W63_3;
	special_io WRITE_N = IOB_E87_2;
	special_io CS_N = IOB_E90_3;
	special_io CS1_N = IOB_E90_2;
	special_io D0 = IOB_E87_3;
	special_io D1 = IOB_E84_0;
	special_io D2 = IOB_E84_1;
	special_io D3 = IOB_E84_2;
	special_io D4 = IOB_E84_3;
	special_io D5 = IOB_E81_0;
	special_io D6 = IOB_E81_1;
	special_io D7 = IOB_E81_2;
	special_io DOUT = IOB_E87_0;
	special_io DI = IOB_E90_1;
	special_io BUSY = IOB_E81_3;
	special_io MCLK = IOB_E87_1;
}

// LFE3-150EA
chip CHIP4 {
	kind ecp3a;
	columns {
		null, // X0
		io_s[6, quad] + io_n[0, quad], // X1
		null, // X2
		null, // X3
		io_s[6, quad] + io_n[0, quad_dqs], // X4
		null, // X5
		null, // X6
		io_s[6, quad] + io_n[0, quad], // X7
		null, // X8
		null, // X9
		io_s[6, quad] + io_n[0, quad], // X10
		null, // X11
		null, // X12
		io_s[6, quad] + io_n[0, quad_dqs], // X13
		null, // X14
		null, // X15
		io_n[0, quad], // X16
		null, // X17
		null, // X18
		io_s[53, serdes] + io_n[0, quad] + eclk_tap_n, // X19
		null, // X20
		null, // X21
		io_n[0, quad_dqs], // X22
		null, // X23
		null, // X24
		io_n[0, quad], // X25
		null, // X26
		null, // X27
		io_n[0, quad], // X28
		null, // X29
		null, // X30
		io_n[0, quad_dqs], // X31
		null, // X32
		null, // X33
		io_n[0, quad], // X34
		null, // X35
		null, // X36
		io_n[0, quad] + sdclk_break, // X37
		null, // X38
		null, // X39
		io_n[0, quad_dqs], // X40
		null, // X41
		null, // X42
		io_n[0, quad], // X43
		null, // X44
		null, // X45
		io_n[0, quad], // X46
		null, // X47
		null, // X48
		io_n[0, quad_dqs], // X49
		null, // X50
		null, // X51
		io_n[0, quad], // X52
		null, // X53
		null, // X54
		io_s[51, serdes] + io_n[0, quad] + eclk_tap_n, // X55
		null, // X56
		null, // X57
		io_n[0, quad_dqs], // X58
		null, // X59
		null, // X60
		io_n[0, quad], // X61
		null, // X62
		null, // X63
		io_n[0, quad], // X64
		null, // X65
		null, // X66
		io_n[0, quad_dqs], // X67
		null, // X68
		null, // X69
		io_n[0, quad], // X70
		null, // X71
		null, // X72
		io_n[0, quad] + sdclk_break, // X73
		null, // X74
		null, // X75
		io_n[0, quad_dqs], // X76
		null, // X77
		null, // X78
		io_n[0, quad], // X79
		null, // X80
		null, // X81
		io_n[0, quad], // X82
		null, // X83
		null, // X84
		io_n[0, quad_dqs], // X85
		null, // X86
		null, // X87
		io_n[0, quad], // X88
		null, // X89
		null, // X90
		// clock
		io_s[50, serdes] + io_n[1, quad] + sdclk_break, // X91
		null, // X92
		null, // X93
		io_n[1, quad_dqs], // X94
		null, // X95
		null, // X96
		io_n[1, quad], // X97
		null, // X98
		eclk_tap_n, // X99
		io_n[1, quad], // X100
		null, // X101
		null, // X102
		io_n[1, quad_dqs], // X103
		null, // X104
		null, // X105
		io_n[1, quad], // X106
		null, // X107
		null, // X108
		io_n[1, quad] + sdclk_break, // X109
		null, // X110
		null, // X111
		io_n[1, quad_dqs], // X112
		null, // X113
		null, // X114
		io_n[1, quad], // X115
		null, // X116
		null, // X117
		io_n[1, quad], // X118
		null, // X119
		null, // X120
		io_n[1, quad_dqs], // X121
		null, // X122
		null, // X123
		io_n[1, quad], // X124
		null, // X125
		null, // X126
		io_s[52, serdes] + io_n[1, quad] + eclk_tap_n, // X127
		null, // X128
		null, // X129
		io_n[1, quad_dqs], // X130
		null, // X131
		null, // X132
		io_n[1, quad], // X133
		null, // X134
		null, // X135
		io_n[1, quad], // X136
		null, // X137
		null, // X138
		io_n[1, quad_dqs], // X139
		null, // X140
		null, // X141
		io_n[1, quad], // X142
		null, // X143
		null, // X144
		io_n[1, quad] + sdclk_break, // X145
		null, // X146
		null, // X147
		io_n[1, quad_dqs], // X148
		null, // X149
		null, // X150
		io_n[1, quad], // X151
		null, // X152
		null, // X153
		io_n[1, quad], // X154
		null, // X155
		null, // X156
		io_n[1, quad_dqs], // X157
		null, // X158
		null, // X159
		io_n[1, quad], // X160
		null, // X161
		null, // X162
		io_n[1, quad] + eclk_tap_n, // X163
		null, // X164
		null, // X165
		io_s[3, quad] + io_n[1, quad_dqs], // X166
		null, // X167
		null, // X168
		io_s[3, quad] + io_n[1, quad], // X169
		null, // X170
		null, // X171
		io_s[3, quad], // X172
		null, // X173
		null, // X174
		io_s[3, quad] + io_n[8, quad], // X175
		null, // X176
		null, // X177
		io_s[3, quad] + io_n[8, quad], // X178
		null, // X179
		null, // X180
		null, // X181
	}
	col_clk X91;
	rows {
		io + io_w[6, quad] + io_e[3, quad], // Y0
		fplc, // Y1
		plc, // Y2
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y3
		fplc, // Y4
		fplc, // Y5
		plc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc, // Y7
		fplc, // Y8
		fplc + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y9
		plc, // Y10
		fplc, // Y11
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y12
		fplc, // Y13
		plc, // Y14
		fplc + io_w[6, quad] + io_e[3, quad], // Y15
		fplc, // Y16
		fplc, // Y17
		ebr + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y18
		plc, // Y19
		fplc, // Y20
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y21
		fplc, // Y22
		plc, // Y23
		fplc + io_w[6, quad] + io_e[3, quad], // Y24
		fplc, // Y25
		fplc, // Y26
		ebr + io_w[6, quad] + io_e[3, quad] + sclk_break, // Y27
		plc, // Y28
		fplc, // Y29
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y30
		fplc, // Y31
		plc, // Y32
		fplc + io_w[6, quad] + io_e[3, quad], // Y33
		fplc, // Y34
		fplc, // Y35
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_break, // Y36
		plc, // Y37
		fplc, // Y38
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y39
		fplc, // Y40
		plc, // Y41
		fplc + io_w[6, quad] + io_e[3, quad], // Y42
		fplc, // Y43
		fplc, // Y44
		ebr + io_w[6, quad] + io_e[3, quad] + sclk_break, // Y45
		plc, // Y46
		fplc, // Y47
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y48
		fplc, // Y49
		plc, // Y50
		fplc + io_w[6, quad] + io_e[3, quad], // Y51
		fplc, // Y52
		fplc, // Y53
		dsp + io_w[6, quad] + io_e[3, quad] + pclk_drive + pclk_break, // Y54
		plc, // Y55
		fplc, // Y56
		fplc + io_w[6, quad_dqs] + io_e[3, quad_dqs], // Y57
		fplc, // Y58
		plc, // Y59
		fplc + io_w[6, quad] + io_e[3, quad], // Y60
		fplc, // Y61
		fplc, // Y62
		// clock
		ebr + io_w[7, quad] + io_e[2, quad] + pclk_break + sclk_break, // Y63
		plc, // Y64
		fplc, // Y65
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y66
		fplc, // Y67
		plc, // Y68
		fplc + io_w[7, quad] + io_e[2, quad], // Y69
		fplc, // Y70
		fplc, // Y71
		dsp + io_w[7, quad] + io_e[2, quad] + pclk_drive + pclk_break, // Y72
		plc, // Y73
		fplc, // Y74
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y75
		fplc, // Y76
		plc, // Y77
		fplc + io_w[7, quad] + io_e[2, quad], // Y78
		fplc, // Y79
		fplc, // Y80
		ebr + io_w[7, quad] + io_e[2, quad] + sclk_break, // Y81
		plc, // Y82
		fplc, // Y83
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y84
		fplc, // Y85
		plc, // Y86
		fplc + io_w[7, quad] + io_e[2, quad], // Y87
		fplc, // Y88
		fplc, // Y89
		dsp + io_w[7, quad] + io_e[2, quad] + pclk_break, // Y90
		plc, // Y91
		fplc, // Y92
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y93
		fplc, // Y94
		plc, // Y95
		fplc + io_w[7, quad] + io_e[2, quad], // Y96
		fplc, // Y97
		fplc, // Y98
		ebr + io_w[7, quad] + io_e[2, quad] + sclk_break, // Y99
		plc, // Y100
		fplc, // Y101
		fplc + io_w[7, quad_dqs] + io_e[2, quad_dqs], // Y102
		fplc, // Y103
		plc, // Y104
		fplc + io_w[7, quad] + io_e[2, quad], // Y105
		fplc, // Y106
		fplc, // Y107
		ebr + io_w[7, quad] + io_e[8, quad] + pclk_drive + pclk_break, // Y108
		plc, // Y109
		fplc, // Y110
		fplc + io_w[7, quad_dqs] + io_e[8, quad], // Y111
		fplc, // Y112
		plc, // Y113
		fplc + io_w[7, quad] + io_e[8, quad], // Y114
		fplc, // Y115
		fplc, // Y116
		plc + io_w[7, quad] + io_e[8, quad], // Y117
		fplc, // Y118
		fplc, // Y119
		fplc + io_w[7, quad_dqs_dummy], // Y120
		plc, // Y121
		fplc, // Y122
		io, // Y123
	}
	row_clk Y63;
	special_loc PLL_SW0 = D0X1Y45;
	special_loc PLL_SW1 = D0X1Y27;
	special_loc PLL_SW2 = D0X1Y18;
	special_loc PLL_NW0 = D0X1Y63;
	special_loc PLL_NW1 = D0X1Y81;
	special_loc PLL_SE0 = D0X180Y45;
	special_loc PLL_SE1 = D0X180Y27;
	special_loc PLL_SE2 = D0X180Y18;
	special_loc PLL_NE0 = D0X180Y63;
	special_loc PLL_NE1 = D0X180Y81;
	special_loc PCLK_IN_W0 = D0X0Y60;
	special_loc PCLK_IN_W1 = D0X0Y65;
	special_loc PCLK_IN_E0 = D0X181Y59;
	special_loc PCLK_IN_E1 = D0X181Y60;
	special_loc PCLK_IN_E2 = D0X181Y65;
	special_loc PCLK_IN_E3 = D0X181Y66;
	special_loc PCLK_IN_S0 = D0X88Y9;
	special_loc PCLK_IN_S1 = D0X93Y9;
	special_loc PCLK_IN_N0 = D0X88Y123;
	special_loc PCLK_IN_N1 = D0X93Y123;
	special_loc PCLK_IN_M0 = D0X90Y81;
	special_loc PCLK_IN_M1 = D0X90Y81;
	special_loc PCLK_IN_M2 = D0X90Y63;
	special_loc PCLK_IN_M3 = D0X90Y63;
	special_loc PCLK_IN_M4 = D0X91Y63;
	special_loc PCLK_IN_M5 = D0X91Y63;
	special_loc PCLK_IN_M6 = D0X90Y45;
	special_loc PCLK_IN_M7 = D0X90Y45;
	special_loc SCLK_IN_W0 = D0X0Y64;
	special_loc SCLK_IN_W1 = D0X0Y63;
	special_loc SCLK_IN_W2 = D0X0Y62;
	special_loc SCLK_IN_W3 = D0X0Y61;
	special_loc SCLK_IN_E0 = D0X181Y64;
	special_loc SCLK_IN_E1 = D0X181Y63;
	special_loc SCLK_IN_E2 = D0X181Y62;
	special_loc SCLK_IN_E3 = D0X181Y61;
	special_loc SCLK_IN_S0 = D0X89Y9;
	special_loc SCLK_IN_S1 = D0X90Y9;
	special_loc SCLK_IN_S2 = D0X91Y9;
	special_loc SCLK_IN_S3 = D0X92Y9;
	special_loc SCLK_IN_N0 = D0X89Y123;
	special_loc SCLK_IN_N1 = D0X90Y123;
	special_loc SCLK_IN_N2 = D0X91Y123;
	special_loc SCLK_IN_N3 = D0X92Y123;
	special_loc CONFIG = D0X169Y108;
	special_io CLOCK_W0 = IOB_W63_2;
	special_io CLOCK_W1 = IOB_W60_2;
	special_io CLOCK_E0 = IOB_E63_2;
	special_io CLOCK_E1 = IOB_E60_2;
	special_io CLOCK_N0 = IOB_N88_2;
	special_io CLOCK_N1 = IOB_N91_2;
	special_io PLL_IN0_SW0 = IOB_W45_6;
	special_io PLL_IN0_SW1 = IOB_W27_6;
	special_io PLL_IN0_SW2 = IOB_W18_6;
	special_io PLL_IN0_NW0 = IOB_W63_6;
	special_io PLL_IN0_NW1 = IOB_W81_6;
	special_io PLL_IN0_SE0 = IOB_E45_6;
	special_io PLL_IN0_SE1 = IOB_E27_6;
	special_io PLL_IN0_SE2 = IOB_E18_6;
	special_io PLL_IN0_NE0 = IOB_E63_6;
	special_io PLL_IN0_NE1 = IOB_E81_6;
	special_io PLL_FB_SW0 = IOB_W45_4;
	special_io PLL_FB_SW1 = IOB_W27_4;
	special_io PLL_FB_SW2 = IOB_W18_4;
	special_io PLL_FB_NW0 = IOB_W63_4;
	special_io PLL_FB_NW1 = IOB_W81_4;
	special_io PLL_FB_SE0 = IOB_E45_4;
	special_io PLL_FB_SE1 = IOB_E27_4;
	special_io PLL_FB_SE2 = IOB_E18_4;
	special_io PLL_FB_NE0 = IOB_E63_4;
	special_io PLL_FB_NE1 = IOB_E81_4;
	special_io DLL_IN0_NW0 = IOB_W69_2;
	special_io DLL_IN0_NE0 = IOB_E69_2;
	special_io DLL_FB_NW0 = IOB_W66_0;
	special_io DLL_FB_NE0 = IOB_E66_0;
	special_io VREF1_0 = IOB_N1_2;
	special_io VREF1_1 = IOB_N169_2;
	special_io VREF1_2 = IOB_E72_2;
	special_io VREF1_3 = IOB_E54_2;
	special_io VREF1_6 = IOB_W54_2;
	special_io VREF1_7 = IOB_W72_2;
	special_io VREF2_0 = IOB_N1_3;
	special_io VREF2_1 = IOB_N169_3;
	special_io VREF2_2 = IOB_E72_3;
	special_io VREF2_3 = IOB_E54_3;
	special_io VREF2_6 = IOB_W54_3;
	special_io VREF2_7 = IOB_W72_3;
	special_io WRITE_N = IOB_E114_2;
	special_io CS_N = IOB_E117_3;
	special_io CS1_N = IOB_E117_2;
	special_io D0 = IOB_E114_3;
	special_io D1 = IOB_E111_0;
	special_io D2 = IOB_E111_1;
	special_io D3 = IOB_E111_2;
	special_io D4 = IOB_E111_3;
	special_io D5 = IOB_E108_0;
	special_io D6 = IOB_E108_1;
	special_io D7 = IOB_E108_2;
	special_io DOUT = IOB_E114_0;
	special_io DI = IOB_E117_1;
	special_io BUSY = IOB_E108_3;
	special_io MCLK = IOB_E114_1;
}

// LAE3-17EA-CSBGA328 LFE3-17EA-CSBGA328
bond BOND0 {
	kind single;
	pin A1 = GND;
	pin A2 = TMS;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N7_2;
	pin A6 = IOB_N19_0;
	pin A7 = IOB_N19_1;
	pin A8 = IOB_N22_2;
	pin A9 = IOB_N22_3;
	pin A10 = GND;
	pin A11 = IOB_N34_0;
	pin A12 = IOB_N34_1;
	pin A13 = IOB_N43_2;
	pin A14 = IOB_N43_3;
	pin A15 = IOB_N49_3;
	pin A16 = IOB_N52_2;
	pin A17 = IOB_N52_3;
	pin A18 = M2;
	pin A19 = GND;
	pin B1 = TDO;
	pin B2 = TCK;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N4_3;
	pin B5 = IOB_N7_3;
	pin B6 = IOB_N10_3;
	pin B7 = IOB_N19_3;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N25_2;
	pin B10 = IOB_N25_3;
	pin B11 = IOB_N28_2;
	pin B12 = IOB_N37_0;
	pin B13 = IOB_N40_2;
	pin B14 = IOB_N49_2;
	pin B15 = IOB_N49_1;
	pin B16 = IOB_N52_0;
	pin B17 = IOB_N52_1;
	pin B18 = M0;
	pin B19 = M1;
	pin C1 = TDI;
	pin C2 = IOB_W45_0;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = VCCAUX;
	pin C6 = IOB_N10_2;
	pin C7 = IOB_N19_2;
	pin C8 = IOB_N22_0;
	pin C9 = IOB_N25_0;
	pin C10 = IOB_N25_1;
	pin C11 = IOB_N28_3;
	pin C12 = IOB_N37_1;
	pin C13 = IOB_N40_3;
	pin C14 = IOB_N49_0;
	pin C15 = VCCAUX;
	pin C16 = GND;
	pin C17 = GND;
	pin C18 = INIT_B;
	pin C19 = PROG_B;
	pin D1 = IOB_W45_1;
	pin D2 = IOB_W42_1;
	pin D3 = IOB_W42_2;
	pin D4 = VCC_JTAG;
	pin D16 = GND;
	pin D17 = IOB_E45_1;
	pin D18 = IOB_E45_0;
	pin D19 = CCLK;
	pin E1 = IOB_W42_0;
	pin E2 = IOB_W39_0;
	pin E3 = IOB_W42_3;
	pin E4 = GND;
	pin E6 = VCCIO7;
	pin E7 = VCCIO0;
	pin E8 = VCCINT;
	pin E9 = VCCIO0;
	pin E10 = GND;
	pin E11 = VCCIO1;
	pin E12 = GND;
	pin E13 = VCCIO1;
	pin E14 = VCCINT;
	pin E16 = GND;
	pin E17 = IOB_E45_2;
	pin E18 = IOB_E45_3;
	pin E19 = DONE;
	pin F1 = IOB_W39_2;
	pin F2 = GND;
	pin F3 = IOB_W39_1;
	pin F4 = GND;
	pin F6 = GND;
	pin F7 = VCCINT;
	pin F8 = VCCIO0;
	pin F9 = GND;
	pin F10 = VCCAUX;
	pin F11 = GND;
	pin F12 = VCCIO1;
	pin F13 = GND;
	pin F14 = VCCIO8;
	pin F16 = GND;
	pin F17 = IOB_E42_2;
	pin F18 = GND;
	pin F19 = IOB_E42_0;
	pin G1 = IOB_W39_3;
	pin G2 = IOB_W36_0;
	pin G3 = IOB_W36_1;
	pin G4 = GND;
	pin G6 = VCCINT;
	pin G7 = VCCIO7;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = VCCIO8;
	pin G14 = VCCINT;
	pin G16 = GND;
	pin G17 = IOB_E39_2;
	pin G18 = IOB_E42_3;
	pin G19 = IOB_E42_1;
	pin H1 = IOB_W36_2;
	pin H2 = IOB_W36_3;
	pin H3 = IOB_W33_0;
	pin H4 = GND;
	pin H6 = GND;
	pin H7 = VTT7;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = VTT2;
	pin H16 = GND;
	pin H17 = IOB_E39_3;
	pin H18 = IOB_E39_1;
	pin H19 = IOB_E39_0;
	pin J1 = IOB_W33_3;
	pin J2 = IOB_W33_1;
	pin J3 = IOB_W33_2;
	pin J4 = GND;
	pin J6 = VCCIO7;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = VCCIO2;
	pin J14 = VCCAUX;
	pin J16 = GND;
	pin J17 = IOB_E36_0;
	pin J18 = IOB_E36_1;
	pin J19 = IOB_E36_2;
	pin K1 = GND;
	pin K2 = IOB_W30_0;
	pin K3 = VCCPLL_W;
	pin K4 = GND;
	pin K6 = VCCIO6;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCIO2;
	pin K16 = GND;
	pin K17 = VCCPLL_E;
	pin K18 = IOB_E33_0;
	pin K19 = GND;
	pin L1 = IOB_W30_3;
	pin L2 = IOB_W30_1;
	pin L3 = IOB_W30_2;
	pin L4 = GND;
	pin L6 = VTT6;
	pin L7 = VCCIO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VTT3;
	pin L16 = GND;
	pin L17 = IOB_E36_3;
	pin L18 = IOB_E33_2;
	pin L19 = IOB_E33_1;
	pin M1 = IOB_W27_1;
	pin M2 = IOB_W27_0;
	pin M3 = IOB_W27_2;
	pin M4 = GND;
	pin M6 = VCCINT;
	pin M7 = VTT6;
	pin M8 = GND;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VTT3;
	pin M14 = VCCIO3;
	pin M16 = GND;
	pin M17 = IOB_E33_3;
	pin M18 = IOB_E27_2;
	pin M19 = IOB_E27_1;
	pin N1 = IOB_W27_4;
	pin N2 = IOB_W27_6;
	pin N3 = IOB_W27_3;
	pin N4 = GND;
	pin N6 = VCCIO6;
	pin N7 = GND;
	pin N8 = GND;
	pin N9 = VCCA;
	pin N10 = VCCA;
	pin N11 = VCCA;
	pin N12 = GND;
	pin N13 = VCCIO3;
	pin N14 = VCCINT;
	pin N16 = GND;
	pin N17 = IOB_E27_3;
	pin N18 = IOB_E27_6;
	pin N19 = IOB_E27_7;
	pin P1 = IOB_W27_5;
	pin P2 = GND;
	pin P3 = IOB_W27_7;
	pin P4 = GND;
	pin P6 = VTT6;
	pin P7 = GND;
	pin P8 = GND;
	pin P9 = VCCA;
	pin P10 = VCCA;
	pin P11 = VCCA;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = VCCIO3;
	pin P16 = GND;
	pin P17 = IOB_E24_2;
	pin P18 = GND;
	pin P19 = IOB_E24_3;
	pin R1 = IOB_W18_2;
	pin R2 = IOB_W24_2;
	pin R3 = IOB_W24_3;
	pin R4 = GND;
	pin R6 = GND;
	pin R7 = GND;
	pin R8 = GND;
	pin R9 = GND;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R16 = GND;
	pin R17 = IOB_E21_3;
	pin R18 = IOB_E21_2;
	pin R19 = IOB_E12_2;
	pin T1 = IOB_W18_3;
	pin T2 = IOB_W21_3;
	pin T3 = IOB_W21_2;
	pin T4 = GND;
	pin T5 = GND;
	pin T6 = GND;
	pin T7 = GND;
	pin T8 = GND;
	pin T9 = GND;
	pin T10 = SERDES_S10_CLK_N;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = IOB_E18_2;
	pin T18 = IOB_E18_3;
	pin T19 = IOB_E12_3;
	pin U1 = IOB_W6_2;
	pin U2 = IOB_W18_1;
	pin U3 = GND;
	pin U4 = GND;
	pin U5 = GND;
	pin U6 = GND;
	pin U7 = GND;
	pin U8 = GND;
	pin U9 = GND;
	pin U10 = SERDES_S10_CLK_P;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = IOB_E9_2;
	pin U19 = IOB_E9_3;
	pin V1 = IOB_W0_2;
	pin V2 = IOB_W6_3;
	pin V3 = GND;
	pin V4 = GND;
	pin V5 = GND;
	pin V6 = SERDES_S10_CH3_VCCIB;
	pin V7 = SERDES_S10_CH3_VCCOB;
	pin V8 = SERDES_S10_CH2_VCCOB;
	pin V9 = SERDES_S10_CH2_VCCIB;
	pin V10 = GND;
	pin V11 = GND;
	pin V12 = SERDES_S10_CH1_VCCIB;
	pin V13 = SERDES_S10_CH1_VCCOB;
	pin V14 = SERDES_S10_CH0_VCCOB;
	pin V15 = SERDES_S10_CH0_VCCIB;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = IOB_E0_2;
	pin V19 = IOB_E0_3;
	pin W1 = GND;
	pin W2 = IOB_W0_3;
	pin W3 = GND;
	pin W4 = GND;
	pin W5 = SERDES_S10_CH3_IN_P;
	pin W6 = SERDES_S10_CH3_IN_N;
	pin W7 = GND;
	pin W8 = SERDES_S10_CH3_OUT_P;
	pin W9 = SERDES_S10_CH3_OUT_N;
	pin W10 = GND;
	pin W11 = SERDES_S10_CH0_OUT_N;
	pin W12 = SERDES_S10_CH0_OUT_P;
	pin W13 = GND;
	pin W14 = SERDES_S10_CH0_IN_N;
	pin W15 = SERDES_S10_CH0_IN_P;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = XRES;
	pin W19 = GND;
}

// LAE3-17EA-FTBGA256 LFE3-17EA-FTBGA256
bond BOND1 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N4_1;
	pin A4 = IOB_N7_0;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N19_3;
	pin A7 = IOB_N22_1;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N25_1;
	pin A10 = IOB_N34_0;
	pin A11 = IOB_N34_1;
	pin A12 = IOB_N49_0;
	pin A13 = IOB_N49_1;
	pin A14 = IOB_N52_0;
	pin A15 = IOB_N52_1;
	pin A16 = GND;
	pin B1 = TCK;
	pin B2 = TMS;
	pin B3 = IOB_N1_3;
	pin B4 = GND;
	pin B5 = IOB_N7_3;
	pin B6 = IOB_N19_2;
	pin B7 = IOB_N22_0;
	pin B8 = GND;
	pin B9 = IOB_N28_1;
	pin B10 = IOB_N31_3;
	pin B11 = IOB_N34_3;
	pin B12 = GND;
	pin B13 = IOB_N52_2;
	pin B14 = IOB_N52_3;
	pin B15 = M1;
	pin B16 = M0;
	pin C1 = TDI;
	pin C2 = TDO;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N7_2;
	pin C6 = IOB_N19_0;
	pin C7 = IOB_N19_1;
	pin C8 = IOB_N28_0;
	pin C9 = IOB_N28_3;
	pin C10 = IOB_N31_2;
	pin C11 = IOB_N34_2;
	pin C12 = IOB_N49_2;
	pin C13 = IOB_N49_3;
	pin C14 = M2;
	pin C15 = PROG_B;
	pin C16 = IOB_E45_0;
	pin D1 = IOB_W42_2;
	pin D2 = IOB_W42_1;
	pin D3 = IOB_W42_0;
	pin D4 = IOB_N1_0;
	pin D5 = IOB_N4_2;
	pin D6 = IOB_N16_3;
	pin D7 = IOB_N22_2;
	pin D8 = IOB_N22_3;
	pin D9 = IOB_N28_2;
	pin D10 = IOB_N31_0;
	pin D11 = IOB_N43_2;
	pin D12 = IOB_N43_3;
	pin D13 = CCLK;
	pin D14 = INIT_B;
	pin D15 = GND;
	pin D16 = IOB_E45_1;
	pin E1 = IOB_W42_3;
	pin E2 = GND;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W36_2;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N16_2;
	pin E7 = VCCIO0;
	pin E8 = IOB_N25_2;
	pin E9 = IOB_N25_3;
	pin E10 = VCCIO1;
	pin E11 = IOB_N31_1;
	pin E12 = DONE;
	pin E13 = IOB_E45_2;
	pin E14 = IOB_E42_2;
	pin E15 = IOB_E42_1;
	pin E16 = IOB_E42_0;
	pin F1 = IOB_W33_3;
	pin F2 = IOB_W33_2;
	pin F3 = IOB_W33_0;
	pin F4 = IOB_W36_3;
	pin F5 = VCC_JTAG;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCAUX;
	pin F9 = VCCIO1;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = VCCIO8;
	pin F13 = IOB_E45_3;
	pin F14 = IOB_E42_3;
	pin F15 = IOB_E39_1;
	pin F16 = IOB_E39_0;
	pin G1 = IOB_W27_2;
	pin G2 = IOB_W27_0;
	pin G3 = IOB_W33_1;
	pin G4 = IOB_W30_0;
	pin G5 = VCCIO7;
	pin G6 = VTT7;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = VTT2;
	pin G12 = VCCIO2;
	pin G13 = IOB_E39_3;
	pin G14 = IOB_E39_2;
	pin G15 = IOB_E36_1;
	pin G16 = IOB_E36_0;
	pin H1 = IOB_W27_3;
	pin H2 = IOB_W27_1;
	pin H3 = IOB_W30_2;
	pin H4 = IOB_W30_1;
	pin H5 = VCCAUX;
	pin H6 = VCCIO7;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = VCCAUX;
	pin H13 = IOB_E36_2;
	pin H14 = IOB_E36_3;
	pin H15 = GND;
	pin H16 = IOB_E33_2;
	pin J1 = IOB_W24_0;
	pin J2 = GND;
	pin J3 = IOB_W30_3;
	pin J4 = IOB_W27_4;
	pin J5 = GND;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCIO3;
	pin J12 = GND;
	pin J13 = IOB_E33_0;
	pin J14 = IOB_E33_1;
	pin J15 = IOB_E33_3;
	pin J16 = IOB_E24_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_1;
	pin K3 = IOB_W27_6;
	pin K4 = IOB_W27_5;
	pin K5 = VCCPLL_W;
	pin K6 = VTT6;
	pin K7 = VCCINT;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VTT3;
	pin K12 = VCCPLL_E;
	pin K13 = IOB_E27_2;
	pin K14 = IOB_E27_6;
	pin K15 = IOB_E24_2;
	pin K16 = IOB_E24_1;
	pin L1 = IOB_W24_3;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W27_7;
	pin L4 = IOB_W21_2;
	pin L5 = IOB_W21_3;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = VCCA;
	pin L9 = VCCA;
	pin L10 = VCCAUX;
	pin L11 = XRES;
	pin L12 = GND;
	pin L13 = IOB_E27_3;
	pin L14 = IOB_E27_7;
	pin L15 = IOB_E24_3;
	pin L16 = IOB_E21_0;
	pin M1 = IOB_W18_0;
	pin M2 = IOB_W21_1;
	pin M3 = IOB_W18_2;
	pin M4 = VCCIO6;
	pin M5 = GND;
	pin M6 = GND;
	pin M7 = VCCA;
	pin M8 = SERDES_S10_CLK_N;
	pin M9 = SERDES_S10_CLK_P;
	pin M10 = VCCA;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCIO3;
	pin M14 = IOB_E18_1;
	pin M15 = GND;
	pin M16 = IOB_E21_1;
	pin N1 = IOB_W18_1;
	pin N2 = GND;
	pin N3 = IOB_W18_3;
	pin N4 = GND;
	pin N5 = SERDES_S10_CH3_VCCIB;
	pin N6 = SERDES_S10_CH3_VCCOB;
	pin N7 = SERDES_S10_CH2_VCCOB;
	pin N8 = SERDES_S10_CH2_VCCIB;
	pin N9 = SERDES_S10_CH1_VCCIB;
	pin N10 = SERDES_S10_CH1_VCCOB;
	pin N11 = SERDES_S10_CH0_VCCOB;
	pin N12 = SERDES_S10_CH0_VCCIB;
	pin N13 = GND;
	pin N14 = IOB_E18_0;
	pin N15 = IOB_E21_3;
	pin N16 = IOB_E21_2;
	pin P1 = IOB_W15_0;
	pin P2 = IOB_W9_2;
	pin P3 = IOB_W9_3;
	pin P4 = GND;
	pin P5 = SERDES_S10_CH3_IN_P;
	pin P6 = SERDES_S10_CH3_IN_N;
	pin P7 = SERDES_S10_CH2_IN_N;
	pin P8 = SERDES_S10_CH2_IN_P;
	pin P9 = SERDES_S10_CH1_IN_P;
	pin P10 = SERDES_S10_CH1_IN_N;
	pin P11 = SERDES_S10_CH0_IN_N;
	pin P12 = SERDES_S10_CH0_IN_P;
	pin P13 = GND;
	pin P14 = IOB_E0_3;
	pin P15 = IOB_E18_3;
	pin P16 = IOB_E18_2;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W0_2;
	pin R3 = IOB_W0_3;
	pin R4 = GND;
	pin R5 = GND;
	pin R6 = GND;
	pin R7 = GND;
	pin R8 = GND;
	pin R9 = GND;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = IOB_E0_2;
	pin R15 = IOB_E15_1;
	pin R16 = IOB_E15_0;
	pin T1 = GND;
	pin T2 = IOB_W0_0;
	pin T3 = IOB_W0_1;
	pin T4 = GND;
	pin T5 = SERDES_S10_CH3_OUT_P;
	pin T6 = SERDES_S10_CH3_OUT_N;
	pin T7 = SERDES_S10_CH2_OUT_N;
	pin T8 = SERDES_S10_CH2_OUT_P;
	pin T9 = SERDES_S10_CH1_OUT_P;
	pin T10 = SERDES_S10_CH1_OUT_N;
	pin T11 = SERDES_S10_CH0_OUT_N;
	pin T12 = SERDES_S10_CH0_OUT_P;
	pin T13 = GND;
	pin T14 = IOB_E9_3;
	pin T15 = IOB_E9_2;
	pin T16 = GND;
}

// LAE3-17EA-FPBGA484 LFE3-17EA-FPBGA484
bond BOND2 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = IOB_N16_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N22_0;
	pin A10 = IOB_N25_0;
	pin A11 = IOB_N25_1;
	pin A12 = IOB_N31_0;
	pin A13 = IOB_N31_1;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = IOB_N37_0;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N43_0;
	pin A19 = IOB_N43_1;
	pin A20 = IOB_N52_0;
	pin A21 = IOB_E42_0;
	pin A22 = GND;
	pin B1 = IOB_W45_0;
	pin B2 = IOB_W39_0;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N16_0;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N22_1;
	pin B11 = IOB_N28_0;
	pin B12 = IOB_N28_1;
	pin B13 = GND;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = IOB_N37_1;
	pin B17 = GND;
	pin B18 = IOB_N40_1;
	pin B19 = IOB_N49_1;
	pin B20 = IOB_N52_1;
	pin B21 = M2;
	pin B22 = IOB_E42_1;
	pin C1 = IOB_W45_1;
	pin C2 = IOB_W39_1;
	pin C3 = TDO;
	pin C4 = TMS;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N10_0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N13_1;
	pin C11 = GND;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N34_0;
	pin C14 = IOB_N34_1;
	pin C15 = NC;
	pin C16 = IOB_N40_3;
	pin C17 = IOB_N40_2;
	pin C18 = IOB_N49_0;
	pin C19 = GND;
	pin C20 = PROG_B;
	pin C21 = IOB_E45_0;
	pin C22 = IOB_E39_0;
	pin D1 = IOB_W36_1;
	pin D2 = IOB_W36_0;
	pin D3 = GND;
	pin D4 = IOB_W42_1;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N7_2;
	pin D7 = IOB_N7_3;
	pin D8 = IOB_N16_2;
	pin D9 = IOB_N13_2;
	pin D10 = IOB_N13_3;
	pin D11 = IOB_N22_3;
	pin D12 = IOB_N28_3;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N34_3;
	pin D15 = NC;
	pin D16 = IOB_N43_2;
	pin D17 = IOB_N43_3;
	pin D18 = IOB_N52_2;
	pin D19 = IOB_N52_3;
	pin D20 = INIT_B;
	pin D21 = IOB_E45_1;
	pin D22 = IOB_E39_1;
	pin E1 = IOB_W36_2;
	pin E2 = IOB_W48_2;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W42_3;
	pin E5 = IOB_W42_2;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N16_3;
	pin E8 = GND;
	pin E9 = IOB_N10_3;
	pin E10 = IOB_N19_3;
	pin E11 = IOB_N22_2;
	pin E12 = IOB_N31_2;
	pin E13 = IOB_N31_3;
	pin E14 = GND;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = IOB_N49_3;
	pin E18 = IOB_N49_2;
	pin E19 = M1;
	pin E20 = M0;
	pin E21 = GND;
	pin E22 = NC;
	pin F1 = IOB_W36_3;
	pin F2 = GND;
	pin F3 = IOB_W48_3;
	pin F4 = IOB_W39_3;
	pin F5 = IOB_W39_2;
	pin F6 = GND;
	pin F7 = NC;
	pin F8 = IOB_N4_2;
	pin F9 = IOB_N10_2;
	pin F10 = IOB_N19_2;
	pin F11 = IOB_N25_2;
	pin F12 = IOB_N25_3;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = IOB_N37_2;
	pin F16 = IOB_N37_3;
	pin F17 = GND;
	pin F18 = IOB_E45_3;
	pin F19 = IOB_E45_2;
	pin F20 = CCLK;
	pin F21 = DONE;
	pin F22 = NC;
	pin G1 = IOB_W33_0;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = TDI;
	pin G7 = TCK;
	pin G8 = NC;
	pin G9 = IOB_N4_3;
	pin G10 = VCCIO0;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = VCCIO1;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = VCCIO8;
	pin G17 = IOB_E39_2;
	pin G18 = IOB_E39_3;
	pin G19 = IOB_E36_0;
	pin G20 = IOB_E36_1;
	pin G21 = NC;
	pin G22 = NC;
	pin H1 = IOB_W33_1;
	pin H2 = IOB_W30_0;
	pin H3 = IOB_W30_1;
	pin H4 = IOB_W48_0;
	pin H5 = IOB_W45_2;
	pin H6 = IOB_W45_3;
	pin H7 = VCC_JTAG;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = GND;
	pin H16 = VCCIO8;
	pin H17 = IOB_E42_3;
	pin H18 = GND;
	pin H19 = IOB_E36_2;
	pin H20 = IOB_E36_3;
	pin H21 = NC;
	pin H22 = NC;
	pin J1 = IOB_W27_1;
	pin J2 = IOB_W27_0;
	pin J3 = IOB_W30_2;
	pin J4 = IOB_W48_1;
	pin J5 = GND;
	pin J6 = IOB_W33_3;
	pin J7 = IOB_W33_2;
	pin J8 = VCCIO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = VCCINT;
	pin J15 = VCCIO2;
	pin J16 = IOB_E42_2;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = GND;
	pin J22 = NC;
	pin K1 = IOB_W27_4;
	pin K2 = GND;
	pin K3 = IOB_W30_3;
	pin K4 = IOB_W27_2;
	pin K5 = IOB_W27_3;
	pin K6 = IOB_W27_7;
	pin K7 = VCCIO7;
	pin K8 = GND;
	pin K9 = VCCPLL_W;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCPLL_E;
	pin K15 = GND;
	pin K16 = VCCIO2;
	pin K17 = IOB_E33_0;
	pin K18 = IOB_E33_1;
	pin K19 = IOB_E33_3;
	pin K20 = IOB_E33_2;
	pin K21 = IOB_E30_0;
	pin K22 = NC;
	pin L1 = IOB_W27_5;
	pin L2 = IOB_W24_1;
	pin L3 = IOB_W24_0;
	pin L4 = IOB_W24_2;
	pin L5 = IOB_W27_6;
	pin L6 = VTT7;
	pin L7 = GND;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = GND;
	pin L17 = VTT2;
	pin L18 = IOB_E30_2;
	pin L19 = IOB_E30_3;
	pin L20 = GND;
	pin L21 = IOB_E30_1;
	pin L22 = IOB_E27_0;
	pin M1 = IOB_W21_1;
	pin M2 = IOB_W21_0;
	pin M3 = GND;
	pin M4 = IOB_W24_3;
	pin M5 = IOB_W21_2;
	pin M6 = VTT6;
	pin M7 = GND;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = GND;
	pin M17 = VTT3;
	pin M18 = IOB_E27_6;
	pin M19 = IOB_E24_3;
	pin M20 = IOB_E27_3;
	pin M21 = IOB_E27_2;
	pin M22 = IOB_E27_1;
	pin N1 = IOB_W18_1;
	pin N2 = IOB_W18_0;
	pin N3 = IOB_W15_0;
	pin N4 = IOB_W18_2;
	pin N5 = IOB_W15_2;
	pin N6 = IOB_W21_3;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = VCCPLL_W;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCPLL_E;
	pin N15 = XRES;
	pin N16 = VCCIO3;
	pin N17 = IOB_E27_7;
	pin N18 = IOB_E21_2;
	pin N19 = IOB_E24_2;
	pin N20 = IOB_E18_3;
	pin N21 = GND;
	pin N22 = NC;
	pin P1 = IOB_W12_0;
	pin P2 = GND;
	pin P3 = IOB_W15_1;
	pin P4 = IOB_W18_3;
	pin P5 = IOB_W12_2;
	pin P6 = IOB_W15_3;
	pin P7 = NC;
	pin P8 = VCCIO6;
	pin P9 = VCCINT;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCIO3;
	pin P16 = GND;
	pin P17 = IOB_E15_3;
	pin P18 = GND;
	pin P19 = IOB_E21_3;
	pin P20 = IOB_E18_2;
	pin P21 = NC;
	pin P22 = IOB_E24_0;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W9_1;
	pin R3 = IOB_W9_0;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = IOB_W12_3;
	pin R7 = NC;
	pin R8 = GND;
	pin R9 = NC;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = NC;
	pin R15 = GND;
	pin R16 = IOB_E15_2;
	pin R17 = IOB_E9_2;
	pin R18 = NC;
	pin R19 = NC;
	pin R20 = IOB_E18_1;
	pin R21 = IOB_E24_1;
	pin R22 = IOB_E21_0;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = IOB_W9_2;
	pin T4 = IOB_W6_2;
	pin T5 = NC;
	pin T6 = IOB_W3_2;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = NC;
	pin T15 = IOB_S52_2;
	pin T16 = IOB_S52_3;
	pin T17 = IOB_E9_3;
	pin T18 = IOB_E6_3;
	pin T19 = IOB_E6_2;
	pin T20 = IOB_E18_0;
	pin T21 = IOB_E12_2;
	pin T22 = IOB_E21_1;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_W9_3;
	pin U4 = IOB_W6_3;
	pin U5 = IOB_W3_3;
	pin U6 = GND;
	pin U7 = NC;
	pin U8 = NC;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = VCCA;
	pin U12 = VCCA;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = NC;
	pin U16 = NC;
	pin U17 = GND;
	pin U18 = IOB_E3_1;
	pin U19 = IOB_E3_0;
	pin U20 = IOB_E12_3;
	pin U21 = GND;
	pin U22 = IOB_E15_0;
	pin V1 = NC;
	pin V2 = GND;
	pin V3 = NC;
	pin V4 = IOB_W0_2;
	pin V5 = IOB_W0_3;
	pin V6 = NC;
	pin V7 = GND;
	pin V8 = GND;
	pin V9 = GND;
	pin V10 = VCCA;
	pin V11 = SERDES_S10_CLK_N;
	pin V12 = SERDES_S10_CLK_P;
	pin V13 = VCCA;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = IOB_S49_3;
	pin V18 = IOB_S49_2;
	pin V19 = IOB_E0_1;
	pin V20 = NC;
	pin V21 = NC;
	pin V22 = IOB_E15_1;
	pin W1 = NC;
	pin W2 = IOB_W6_0;
	pin W3 = NC;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S4_2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = SERDES_S10_CH3_VCCIB;
	pin W9 = SERDES_S10_CH3_VCCOB;
	pin W10 = SERDES_S10_CH2_VCCOB;
	pin W11 = SERDES_S10_CH2_VCCIB;
	pin W12 = SERDES_S10_CH1_VCCIB;
	pin W13 = SERDES_S10_CH1_VCCOB;
	pin W14 = SERDES_S10_CH0_VCCOB;
	pin W15 = SERDES_S10_CH0_VCCIB;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = IOB_E0_0;
	pin W20 = GND;
	pin W21 = IOB_E9_1;
	pin W22 = IOB_E12_1;
	pin Y1 = IOB_W6_1;
	pin Y2 = IOB_W3_1;
	pin Y3 = IOB_W0_0;
	pin Y4 = GND;
	pin Y5 = IOB_S1_3;
	pin Y6 = NC;
	pin Y7 = GND;
	pin Y8 = SERDES_S10_CH3_IN_P;
	pin Y9 = SERDES_S10_CH3_IN_N;
	pin Y10 = SERDES_S10_CH2_IN_N;
	pin Y11 = SERDES_S10_CH2_IN_P;
	pin Y12 = SERDES_S10_CH1_IN_P;
	pin Y13 = SERDES_S10_CH1_IN_N;
	pin Y14 = SERDES_S10_CH0_IN_N;
	pin Y15 = SERDES_S10_CH0_IN_P;
	pin Y16 = GND;
	pin Y17 = IOB_S49_0;
	pin Y18 = IOB_S49_1;
	pin Y19 = IOB_S52_1;
	pin Y20 = IOB_E3_3;
	pin Y21 = IOB_E9_0;
	pin Y22 = IOB_E12_0;
	pin AA1 = IOB_W3_0;
	pin AA2 = IOB_W0_1;
	pin AA3 = TEMP_VSS;
	pin AA4 = IOB_S4_0;
	pin AA5 = IOB_S4_1;
	pin AA6 = NC;
	pin AA7 = GND;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = GND;
	pin AA11 = GND;
	pin AA12 = GND;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = NC;
	pin AA18 = GND;
	pin AA19 = IOB_S52_0;
	pin AA20 = IOB_E0_2;
	pin AA21 = IOB_E3_2;
	pin AA22 = IOB_E6_0;
	pin AB1 = GND;
	pin AB2 = TEMP_SENSE;
	pin AB3 = IOB_S1_0;
	pin AB4 = IOB_S1_1;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = GND;
	pin AB8 = SERDES_S10_CH3_OUT_P;
	pin AB9 = SERDES_S10_CH3_OUT_N;
	pin AB10 = SERDES_S10_CH2_OUT_N;
	pin AB11 = SERDES_S10_CH2_OUT_P;
	pin AB12 = SERDES_S10_CH1_OUT_P;
	pin AB13 = SERDES_S10_CH1_OUT_N;
	pin AB14 = SERDES_S10_CH0_OUT_N;
	pin AB15 = SERDES_S10_CH0_OUT_P;
	pin AB16 = GND;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = IOB_E0_3;
	pin AB21 = IOB_E6_1;
	pin AB22 = GND;
}

// LAE3-35EA-FTBGA256 LFE3-35EA-FTBGA256
bond BOND3 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N4_1;
	pin A4 = IOB_N7_0;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N28_3;
	pin A7 = IOB_N31_1;
	pin A8 = IOB_N34_0;
	pin A9 = IOB_N34_1;
	pin A10 = IOB_N43_0;
	pin A11 = IOB_N43_1;
	pin A12 = IOB_N67_0;
	pin A13 = IOB_N67_1;
	pin A14 = IOB_N70_0;
	pin A15 = IOB_N70_1;
	pin A16 = GND;
	pin B1 = TCK;
	pin B2 = TMS;
	pin B3 = IOB_N1_3;
	pin B4 = GND;
	pin B5 = IOB_N7_3;
	pin B6 = IOB_N28_2;
	pin B7 = IOB_N31_0;
	pin B8 = GND;
	pin B9 = IOB_N37_1;
	pin B10 = IOB_N40_3;
	pin B11 = IOB_N43_3;
	pin B12 = GND;
	pin B13 = IOB_N70_2;
	pin B14 = IOB_N70_3;
	pin B15 = M1;
	pin B16 = M0;
	pin C1 = TDI;
	pin C2 = TDO;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N7_2;
	pin C6 = IOB_N28_0;
	pin C7 = IOB_N28_1;
	pin C8 = IOB_N37_0;
	pin C9 = IOB_N37_3;
	pin C10 = IOB_N40_2;
	pin C11 = IOB_N43_2;
	pin C12 = IOB_N67_2;
	pin C13 = IOB_N67_3;
	pin C14 = M2;
	pin C15 = PROG_B;
	pin C16 = IOB_E63_0;
	pin D1 = IOB_W60_2;
	pin D2 = IOB_W60_1;
	pin D3 = IOB_W60_0;
	pin D4 = IOB_N1_0;
	pin D5 = IOB_N4_2;
	pin D6 = IOB_N25_3;
	pin D7 = IOB_N31_2;
	pin D8 = IOB_N31_3;
	pin D9 = IOB_N37_2;
	pin D10 = IOB_N40_0;
	pin D11 = IOB_N61_2;
	pin D12 = IOB_N61_3;
	pin D13 = CCLK;
	pin D14 = INIT_B;
	pin D15 = GND;
	pin D16 = IOB_E63_1;
	pin E1 = IOB_W60_3;
	pin E2 = GND;
	pin E3 = IOB_W57_0;
	pin E4 = IOB_W45_2;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N25_2;
	pin E7 = VCCIO0;
	pin E8 = IOB_N34_2;
	pin E9 = IOB_N34_3;
	pin E10 = VCCIO1;
	pin E11 = IOB_N40_1;
	pin E12 = DONE;
	pin E13 = IOB_E63_2;
	pin E14 = IOB_E60_2;
	pin E15 = IOB_E60_1;
	pin E16 = IOB_E60_0;
	pin F1 = IOB_W42_3;
	pin F2 = IOB_W42_2;
	pin F3 = IOB_W42_0;
	pin F4 = IOB_W45_3;
	pin F5 = VCC_JTAG;
	pin F6 = GND;
	pin F7 = VCCIO0;
	pin F8 = VCCAUX;
	pin F9 = VCCIO1;
	pin F10 = GND;
	pin F11 = GND;
	pin F12 = VCCIO8;
	pin F13 = IOB_E63_3;
	pin F14 = IOB_E60_3;
	pin F15 = IOB_E57_1;
	pin F16 = IOB_E57_0;
	pin G1 = IOB_W36_2;
	pin G2 = IOB_W36_0;
	pin G3 = IOB_W42_1;
	pin G4 = IOB_W39_0;
	pin G5 = VCCIO7;
	pin G6 = VTT7;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = VTT2;
	pin G12 = VCCIO2;
	pin G13 = IOB_E57_3;
	pin G14 = IOB_E57_2;
	pin G15 = IOB_E54_1;
	pin G16 = IOB_E54_0;
	pin H1 = IOB_W36_3;
	pin H2 = IOB_W36_1;
	pin H3 = IOB_W39_2;
	pin H4 = IOB_W39_1;
	pin H5 = VCCAUX;
	pin H6 = VCCIO7;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = VCCAUX;
	pin H13 = IOB_E54_2;
	pin H14 = IOB_E54_3;
	pin H15 = GND;
	pin H16 = IOB_E42_2;
	pin J1 = IOB_W33_0;
	pin J2 = GND;
	pin J3 = IOB_W39_3;
	pin J4 = IOB_W36_4;
	pin J5 = GND;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = VCCIO3;
	pin J12 = GND;
	pin J13 = IOB_E45_2;
	pin J14 = IOB_E45_3;
	pin J15 = IOB_E42_3;
	pin J16 = IOB_E33_0;
	pin K1 = IOB_W33_2;
	pin K2 = IOB_W33_1;
	pin K3 = IOB_W36_6;
	pin K4 = IOB_W36_5;
	pin K5 = VCCPLL_W;
	pin K6 = VTT6;
	pin K7 = VCCINT;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VTT3;
	pin K12 = VCCPLL_E;
	pin K13 = IOB_E36_2;
	pin K14 = IOB_E36_6;
	pin K15 = IOB_E33_2;
	pin K16 = IOB_E33_1;
	pin L1 = IOB_W33_3;
	pin L2 = IOB_W30_0;
	pin L3 = IOB_W36_7;
	pin L4 = IOB_W30_2;
	pin L5 = IOB_W30_3;
	pin L6 = GND;
	pin L7 = GND;
	pin L8 = VCCA;
	pin L9 = VCCA;
	pin L10 = VCCAUX;
	pin L11 = XRES;
	pin L12 = GND;
	pin L13 = IOB_E36_3;
	pin L14 = IOB_E36_7;
	pin L15 = IOB_E33_3;
	pin L16 = IOB_E30_0;
	pin M1 = IOB_W27_0;
	pin M2 = IOB_W30_1;
	pin M3 = IOB_W27_2;
	pin M4 = VCCIO6;
	pin M5 = GND;
	pin M6 = GND;
	pin M7 = VCCA;
	pin M8 = SERDES_S19_CLK_N;
	pin M9 = SERDES_S19_CLK_P;
	pin M10 = VCCA;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCIO3;
	pin M14 = IOB_E27_1;
	pin M15 = GND;
	pin M16 = IOB_E30_1;
	pin N1 = IOB_W27_1;
	pin N2 = GND;
	pin N3 = IOB_W27_3;
	pin N4 = GND;
	pin N5 = SERDES_S19_CH3_VCCIB;
	pin N6 = SERDES_S19_CH3_VCCOB;
	pin N7 = SERDES_S19_CH2_VCCOB;
	pin N8 = SERDES_S19_CH2_VCCIB;
	pin N9 = SERDES_S19_CH1_VCCIB;
	pin N10 = SERDES_S19_CH1_VCCOB;
	pin N11 = SERDES_S19_CH0_VCCOB;
	pin N12 = SERDES_S19_CH0_VCCIB;
	pin N13 = GND;
	pin N14 = IOB_E27_0;
	pin N15 = IOB_E30_3;
	pin N16 = IOB_E30_2;
	pin P1 = IOB_W24_0;
	pin P2 = IOB_W18_6;
	pin P3 = IOB_W18_7;
	pin P4 = GND;
	pin P5 = SERDES_S19_CH3_IN_P;
	pin P6 = SERDES_S19_CH3_IN_N;
	pin P7 = SERDES_S19_CH2_IN_N;
	pin P8 = SERDES_S19_CH2_IN_P;
	pin P9 = SERDES_S19_CH1_IN_P;
	pin P10 = SERDES_S19_CH1_IN_N;
	pin P11 = SERDES_S19_CH0_IN_N;
	pin P12 = SERDES_S19_CH0_IN_P;
	pin P13 = GND;
	pin P14 = IOB_E0_3;
	pin P15 = IOB_E27_3;
	pin P16 = IOB_E27_2;
	pin R1 = IOB_W24_1;
	pin R2 = IOB_W0_2;
	pin R3 = IOB_W0_3;
	pin R4 = GND;
	pin R5 = GND;
	pin R6 = GND;
	pin R7 = GND;
	pin R8 = GND;
	pin R9 = GND;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = IOB_E0_2;
	pin R15 = IOB_E24_1;
	pin R16 = IOB_E24_0;
	pin T1 = GND;
	pin T2 = IOB_W0_0;
	pin T3 = IOB_W0_1;
	pin T4 = GND;
	pin T5 = SERDES_S19_CH3_OUT_P;
	pin T6 = SERDES_S19_CH3_OUT_N;
	pin T7 = SERDES_S19_CH2_OUT_N;
	pin T8 = SERDES_S19_CH2_OUT_P;
	pin T9 = SERDES_S19_CH1_OUT_P;
	pin T10 = SERDES_S19_CH1_OUT_N;
	pin T11 = SERDES_S19_CH0_OUT_N;
	pin T12 = SERDES_S19_CH0_OUT_P;
	pin T13 = GND;
	pin T14 = IOB_E18_7;
	pin T15 = IOB_E18_6;
	pin T16 = GND;
}

// LAE3-35EA-FPBGA484 LFE3-35EA-FPBGA484
bond BOND4 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N13_0;
	pin A6 = IOB_N13_1;
	pin A7 = IOB_N25_1;
	pin A8 = IOB_N28_1;
	pin A9 = IOB_N31_0;
	pin A10 = IOB_N34_0;
	pin A11 = IOB_N34_1;
	pin A12 = IOB_N40_0;
	pin A13 = IOB_N40_1;
	pin A14 = IOB_N46_0;
	pin A15 = IOB_N49_0;
	pin A16 = IOB_N55_0;
	pin A17 = IOB_N58_0;
	pin A18 = IOB_N61_0;
	pin A19 = IOB_N61_1;
	pin A20 = IOB_N70_0;
	pin A21 = IOB_E60_0;
	pin A22 = GND;
	pin B1 = IOB_W48_0;
	pin B2 = IOB_W57_0;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N25_0;
	pin B8 = IOB_N28_0;
	pin B9 = GND;
	pin B10 = IOB_N31_1;
	pin B11 = IOB_N37_0;
	pin B12 = IOB_N37_1;
	pin B13 = GND;
	pin B14 = IOB_N46_1;
	pin B15 = IOB_N49_1;
	pin B16 = IOB_N55_1;
	pin B17 = GND;
	pin B18 = IOB_N58_1;
	pin B19 = IOB_N67_1;
	pin B20 = IOB_N70_1;
	pin B21 = M2;
	pin B22 = IOB_E60_1;
	pin C1 = IOB_W48_1;
	pin C2 = IOB_W57_1;
	pin C3 = TDO;
	pin C4 = TMS;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_0;
	pin C7 = IOB_N19_1;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N22_0;
	pin C10 = IOB_N22_1;
	pin C11 = GND;
	pin C12 = IOB_N37_2;
	pin C13 = IOB_N43_0;
	pin C14 = IOB_N43_1;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N58_3;
	pin C17 = IOB_N58_2;
	pin C18 = IOB_N67_0;
	pin C19 = GND;
	pin C20 = PROG_B;
	pin C21 = IOB_E63_0;
	pin C22 = IOB_E57_0;
	pin D1 = IOB_W54_1;
	pin D2 = IOB_W54_0;
	pin D3 = GND;
	pin D4 = IOB_W60_1;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N7_2;
	pin D7 = IOB_N7_3;
	pin D8 = IOB_N25_2;
	pin D9 = IOB_N22_2;
	pin D10 = IOB_N22_3;
	pin D11 = IOB_N31_3;
	pin D12 = IOB_N37_3;
	pin D13 = IOB_N43_2;
	pin D14 = IOB_N43_3;
	pin D15 = IOB_N52_1;
	pin D16 = IOB_N61_2;
	pin D17 = IOB_N61_3;
	pin D18 = IOB_N70_2;
	pin D19 = IOB_N70_3;
	pin D20 = INIT_B;
	pin D21 = IOB_E63_1;
	pin D22 = IOB_E57_1;
	pin E1 = IOB_W45_2;
	pin E2 = IOB_W51_0;
	pin E3 = IOB_W60_0;
	pin E4 = IOB_W60_3;
	pin E5 = IOB_W60_2;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N25_3;
	pin E8 = GND;
	pin E9 = IOB_N19_3;
	pin E10 = IOB_N28_3;
	pin E11 = IOB_N31_2;
	pin E12 = IOB_N40_2;
	pin E13 = IOB_N40_3;
	pin E14 = GND;
	pin E15 = IOB_N49_3;
	pin E16 = IOB_N49_2;
	pin E17 = IOB_N67_3;
	pin E18 = IOB_N67_2;
	pin E19 = M1;
	pin E20 = M0;
	pin E21 = GND;
	pin E22 = IOB_E51_0;
	pin F1 = IOB_W45_3;
	pin F2 = GND;
	pin F3 = IOB_W51_1;
	pin F4 = IOB_W57_3;
	pin F5 = IOB_W57_2;
	pin F6 = GND;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N4_2;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_N28_2;
	pin F11 = IOB_N34_2;
	pin F12 = IOB_N34_3;
	pin F13 = IOB_N46_2;
	pin F14 = IOB_N46_3;
	pin F15 = IOB_N55_2;
	pin F16 = IOB_N55_3;
	pin F17 = GND;
	pin F18 = IOB_E63_3;
	pin F19 = IOB_E63_2;
	pin F20 = CCLK;
	pin F21 = DONE;
	pin F22 = IOB_E51_1;
	pin G1 = IOB_W42_0;
	pin G2 = IOB_W45_1;
	pin G3 = IOB_W45_0;
	pin G4 = IOB_W54_2;
	pin G5 = IOB_W54_3;
	pin G6 = TDI;
	pin G7 = TCK;
	pin G8 = IOB_N10_3;
	pin G9 = IOB_N4_3;
	pin G10 = VCCIO0;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = VCCIO1;
	pin G14 = IOB_N52_3;
	pin G15 = IOB_N52_2;
	pin G16 = VCCIO8;
	pin G17 = IOB_E57_2;
	pin G18 = IOB_E57_3;
	pin G19 = IOB_E54_0;
	pin G20 = IOB_E54_1;
	pin G21 = IOB_E48_0;
	pin G22 = IOB_E48_1;
	pin H1 = IOB_W42_1;
	pin H2 = IOB_W39_0;
	pin H3 = IOB_W39_1;
	pin H4 = IOB_W51_2;
	pin H5 = IOB_W48_2;
	pin H6 = IOB_W48_3;
	pin H7 = VCC_JTAG;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = GND;
	pin H16 = VCCIO8;
	pin H17 = IOB_E60_3;
	pin H18 = GND;
	pin H19 = IOB_E54_2;
	pin H20 = IOB_E54_3;
	pin H21 = IOB_E45_0;
	pin H22 = IOB_E45_1;
	pin J1 = IOB_W36_1;
	pin J2 = IOB_W36_0;
	pin J3 = IOB_W39_2;
	pin J4 = IOB_W51_3;
	pin J5 = GND;
	pin J6 = IOB_W42_3;
	pin J7 = IOB_W42_2;
	pin J8 = VCCIO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = VCCINT;
	pin J15 = VCCIO2;
	pin J16 = IOB_E60_2;
	pin J17 = IOB_E51_2;
	pin J18 = IOB_E51_3;
	pin J19 = IOB_E48_2;
	pin J20 = IOB_E48_3;
	pin J21 = GND;
	pin J22 = IOB_E42_0;
	pin K1 = IOB_W36_4;
	pin K2 = GND;
	pin K3 = IOB_W39_3;
	pin K4 = IOB_W36_2;
	pin K5 = IOB_W36_3;
	pin K6 = IOB_W36_7;
	pin K7 = VCCIO7;
	pin K8 = GND;
	pin K9 = VCCPLL_W;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCPLL_E;
	pin K15 = GND;
	pin K16 = VCCIO2;
	pin K17 = IOB_E45_2;
	pin K18 = IOB_E45_3;
	pin K19 = IOB_E42_3;
	pin K20 = IOB_E42_2;
	pin K21 = IOB_E39_0;
	pin K22 = IOB_E42_1;
	pin L1 = IOB_W36_5;
	pin L2 = IOB_W33_1;
	pin L3 = IOB_W33_0;
	pin L4 = IOB_W33_2;
	pin L5 = IOB_W36_6;
	pin L6 = VTT7;
	pin L7 = GND;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = GND;
	pin L17 = VTT2;
	pin L18 = IOB_E39_2;
	pin L19 = IOB_E39_3;
	pin L20 = GND;
	pin L21 = IOB_E39_1;
	pin L22 = IOB_E36_0;
	pin M1 = IOB_W30_1;
	pin M2 = IOB_W30_0;
	pin M3 = GND;
	pin M4 = IOB_W33_3;
	pin M5 = IOB_W30_2;
	pin M6 = VTT6;
	pin M7 = GND;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = GND;
	pin M17 = VTT3;
	pin M18 = IOB_E36_6;
	pin M19 = IOB_E33_3;
	pin M20 = IOB_E36_3;
	pin M21 = IOB_E36_2;
	pin M22 = IOB_E36_1;
	pin N1 = IOB_W27_1;
	pin N2 = IOB_W27_0;
	pin N3 = IOB_W24_0;
	pin N4 = IOB_W27_2;
	pin N5 = IOB_W24_2;
	pin N6 = IOB_W30_3;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = VCCPLL_W;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCPLL_E;
	pin N15 = XRES;
	pin N16 = VCCIO3;
	pin N17 = IOB_E36_7;
	pin N18 = IOB_E30_2;
	pin N19 = IOB_E33_2;
	pin N20 = IOB_E27_3;
	pin N21 = GND;
	pin N22 = IOB_E36_5;
	pin P1 = IOB_W21_0;
	pin P2 = GND;
	pin P3 = IOB_W24_1;
	pin P4 = IOB_W27_3;
	pin P5 = IOB_W21_2;
	pin P6 = IOB_W24_3;
	pin P7 = IOB_W15_3;
	pin P8 = VCCIO6;
	pin P9 = VCCINT;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCIO3;
	pin P16 = GND;
	pin P17 = IOB_E24_3;
	pin P18 = GND;
	pin P19 = IOB_E30_3;
	pin P20 = IOB_E27_2;
	pin P21 = IOB_E36_4;
	pin P22 = IOB_E33_0;
	pin R1 = IOB_W21_1;
	pin R2 = IOB_W18_1;
	pin R3 = IOB_W18_0;
	pin R4 = IOB_W9_2;
	pin R5 = GND;
	pin R6 = IOB_W21_3;
	pin R7 = IOB_W12_2;
	pin R8 = GND;
	pin R9 = IOB_S13_2;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = IOB_S61_3;
	pin R15 = GND;
	pin R16 = IOB_E24_2;
	pin R17 = IOB_E18_6;
	pin R18 = IOB_E18_3;
	pin R19 = IOB_E18_2;
	pin R20 = IOB_E27_1;
	pin R21 = IOB_E33_1;
	pin R22 = IOB_E30_0;
	pin T1 = IOB_W18_5;
	pin T2 = IOB_W18_4;
	pin T3 = IOB_W18_6;
	pin T4 = IOB_W6_2;
	pin T5 = IOB_W9_3;
	pin T6 = IOB_W3_2;
	pin T7 = IOB_W12_3;
	pin T8 = IOB_S10_3;
	pin T9 = IOB_S13_3;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = IOB_S61_2;
	pin T15 = IOB_S70_2;
	pin T16 = IOB_S70_3;
	pin T17 = IOB_E18_7;
	pin T18 = IOB_E6_3;
	pin T19 = IOB_E6_2;
	pin T20 = IOB_E27_0;
	pin T21 = IOB_E21_2;
	pin T22 = IOB_E30_1;
	pin U1 = IOB_W18_2;
	pin U2 = IOB_W18_3;
	pin U3 = IOB_W18_7;
	pin U4 = IOB_W6_3;
	pin U5 = IOB_W3_3;
	pin U6 = GND;
	pin U7 = IOB_S7_3;
	pin U8 = IOB_S10_2;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = VCCA;
	pin U12 = VCCA;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = IOB_S58_3;
	pin U16 = IOB_S58_2;
	pin U17 = GND;
	pin U18 = IOB_E3_1;
	pin U19 = IOB_E3_0;
	pin U20 = IOB_E21_3;
	pin U21 = GND;
	pin U22 = IOB_E24_0;
	pin V1 = IOB_W12_0;
	pin V2 = GND;
	pin V3 = IOB_W9_0;
	pin V4 = IOB_W0_2;
	pin V5 = IOB_W0_3;
	pin V6 = IOB_S7_2;
	pin V7 = GND;
	pin V8 = GND;
	pin V9 = GND;
	pin V10 = VCCA;
	pin V11 = SERDES_S19_CLK_N;
	pin V12 = SERDES_S19_CLK_P;
	pin V13 = VCCA;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = IOB_S67_3;
	pin V18 = IOB_S67_2;
	pin V19 = IOB_E0_1;
	pin V20 = IOB_E18_5;
	pin V21 = IOB_E18_4;
	pin V22 = IOB_E24_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W9_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S4_2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = SERDES_S19_CH3_VCCIB;
	pin W9 = SERDES_S19_CH3_VCCOB;
	pin W10 = SERDES_S19_CH2_VCCOB;
	pin W11 = SERDES_S19_CH2_VCCIB;
	pin W12 = SERDES_S19_CH1_VCCIB;
	pin W13 = SERDES_S19_CH1_VCCOB;
	pin W14 = SERDES_S19_CH0_VCCOB;
	pin W15 = SERDES_S19_CH0_VCCIB;
	pin W16 = GND;
	pin W17 = IOB_S64_3;
	pin W18 = IOB_S64_2;
	pin W19 = IOB_E0_0;
	pin W20 = GND;
	pin W21 = IOB_E18_1;
	pin W22 = IOB_E21_1;
	pin Y1 = IOB_W6_1;
	pin Y2 = IOB_W3_1;
	pin Y3 = IOB_W0_0;
	pin Y4 = GND;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S10_0;
	pin Y7 = GND;
	pin Y8 = SERDES_S19_CH3_IN_P;
	pin Y9 = SERDES_S19_CH3_IN_N;
	pin Y10 = SERDES_S19_CH2_IN_N;
	pin Y11 = SERDES_S19_CH2_IN_P;
	pin Y12 = SERDES_S19_CH1_IN_P;
	pin Y13 = SERDES_S19_CH1_IN_N;
	pin Y14 = SERDES_S19_CH0_IN_N;
	pin Y15 = SERDES_S19_CH0_IN_P;
	pin Y16 = GND;
	pin Y17 = IOB_S67_0;
	pin Y18 = IOB_S67_1;
	pin Y19 = IOB_S70_1;
	pin Y20 = IOB_E3_3;
	pin Y21 = IOB_E18_0;
	pin Y22 = IOB_E21_0;
	pin AA1 = IOB_W3_0;
	pin AA2 = IOB_W0_1;
	pin AA3 = TEMP_VSS;
	pin AA4 = IOB_S4_0;
	pin AA5 = IOB_S4_1;
	pin AA6 = IOB_S10_1;
	pin AA7 = GND;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = GND;
	pin AA11 = GND;
	pin AA12 = GND;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = IOB_S61_1;
	pin AA18 = GND;
	pin AA19 = IOB_S70_0;
	pin AA20 = IOB_E0_2;
	pin AA21 = IOB_E3_2;
	pin AA22 = IOB_E6_0;
	pin AB1 = GND;
	pin AB2 = TEMP_SENSE;
	pin AB3 = IOB_S1_0;
	pin AB4 = IOB_S1_1;
	pin AB5 = IOB_S7_0;
	pin AB6 = IOB_S7_1;
	pin AB7 = GND;
	pin AB8 = SERDES_S19_CH3_OUT_P;
	pin AB9 = SERDES_S19_CH3_OUT_N;
	pin AB10 = SERDES_S19_CH2_OUT_N;
	pin AB11 = SERDES_S19_CH2_OUT_P;
	pin AB12 = SERDES_S19_CH1_OUT_P;
	pin AB13 = SERDES_S19_CH1_OUT_N;
	pin AB14 = SERDES_S19_CH0_OUT_N;
	pin AB15 = SERDES_S19_CH0_OUT_P;
	pin AB16 = GND;
	pin AB17 = IOB_S61_0;
	pin AB18 = IOB_S64_0;
	pin AB19 = IOB_S64_1;
	pin AB20 = IOB_E0_3;
	pin AB21 = IOB_E6_1;
	pin AB22 = GND;
}

// LAE3-35EA-FPBGA672 LFE3-35EA-FPBGA672
bond BOND5 {
	kind single;
	pin A2 = GND;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N16_0;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N13_1;
	pin A8 = NC;
	pin A9 = IOB_N19_0;
	pin A10 = IOB_N22_0;
	pin A11 = IOB_N22_1;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N31_0;
	pin A14 = IOB_N31_1;
	pin A15 = IOB_N34_0;
	pin A16 = IOB_N34_1;
	pin A17 = IOB_N43_0;
	pin A18 = IOB_N43_1;
	pin A19 = IOB_N46_0;
	pin A20 = IOB_N46_1;
	pin A21 = IOB_N49_0;
	pin A22 = IOB_N58_1;
	pin A23 = M1;
	pin A24 = CCLK;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = IOB_W60_0;
	pin B3 = IOB_W60_1;
	pin B4 = IOB_N4_3;
	pin B5 = GND;
	pin B6 = IOB_N1_0;
	pin B7 = IOB_N13_0;
	pin B8 = NC;
	pin B9 = GND;
	pin B10 = IOB_N19_1;
	pin B11 = IOB_N25_0;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N28_1;
	pin B14 = GND;
	pin B15 = IOB_N37_1;
	pin B16 = IOB_N40_0;
	pin B17 = IOB_N43_2;
	pin B18 = GND;
	pin B19 = IOB_N52_1;
	pin B20 = IOB_N49_1;
	pin B21 = IOB_N58_0;
	pin B22 = GND;
	pin B23 = M0;
	pin B24 = DONE;
	pin B25 = IOB_E54_0;
	pin B26 = GND;
	pin C1 = IOB_W48_1;
	pin C2 = NC;
	pin C3 = IOB_W57_0;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N4_2;
	pin C6 = IOB_N4_1;
	pin C7 = IOB_N1_1;
	pin C8 = IOB_N7_1;
	pin C9 = NC;
	pin C10 = NC;
	pin C11 = IOB_N22_3;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N28_3;
	pin C14 = IOB_N37_2;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N40_1;
	pin C17 = IOB_N43_3;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = IOB_N52_0;
	pin C21 = IOB_N61_1;
	pin C22 = IOB_N61_0;
	pin C23 = IOB_E63_0;
	pin C24 = IOB_E63_1;
	pin C25 = IOB_E60_1;
	pin C26 = IOB_E54_1;
	pin D1 = IOB_W48_0;
	pin D2 = NC;
	pin D3 = IOB_W57_1;
	pin D4 = IOB_W60_2;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N4_0;
	pin D7 = GND;
	pin D8 = IOB_N7_0;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = GND;
	pin D12 = IOB_N22_2;
	pin D13 = IOB_N34_3;
	pin D14 = IOB_N37_3;
	pin D15 = IOB_N52_2;
	pin D16 = GND;
	pin D17 = IOB_N55_3;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = GND;
	pin D21 = IOB_N67_1;
	pin D22 = IOB_N67_0;
	pin D23 = IOB_E60_3;
	pin D24 = IOB_E60_0;
	pin D25 = IOB_E57_0;
	pin D26 = IOB_E57_1;
	pin E1 = IOB_W45_0;
	pin E2 = GND;
	pin E3 = IOB_W54_0;
	pin E4 = IOB_W60_3;
	pin E5 = TCK;
	pin E6 = TMS;
	pin E7 = TDO;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N13_3;
	pin E10 = NC;
	pin E11 = IOB_N25_2;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N46_2;
	pin E15 = IOB_N46_3;
	pin E16 = IOB_N52_3;
	pin E17 = NC;
	pin E18 = IOB_N55_2;
	pin E19 = IOB_N55_0;
	pin E20 = IOB_N55_1;
	pin E21 = M2;
	pin E22 = IOB_N70_1;
	pin E23 = IOB_N70_0;
	pin E24 = IOB_E60_2;
	pin E25 = GND;
	pin E26 = NC;
	pin F1 = IOB_W45_1;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = IOB_W54_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N10_3;
	pin F9 = IOB_N16_3;
	pin F10 = NC;
	pin F11 = IOB_N19_2;
	pin F12 = IOB_N31_2;
	pin F13 = IOB_N40_2;
	pin F14 = IOB_N40_3;
	pin F15 = IOB_N49_3;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = IOB_N58_2;
	pin F20 = IOB_N58_3;
	pin F21 = GND;
	pin F22 = IOB_N70_3;
	pin F23 = IOB_N70_2;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = IOB_W42_1;
	pin G2 = IOB_W63_0;
	pin G3 = IOB_W63_1;
	pin G4 = GND;
	pin G5 = IOB_W57_2;
	pin G6 = IOB_W57_3;
	pin G7 = IOB_N7_2;
	pin G8 = IOB_N16_2;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N19_3;
	pin G12 = GND;
	pin G13 = IOB_N31_3;
	pin G14 = IOB_N49_2;
	pin G15 = GND;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = IOB_N61_2;
	pin G19 = IOB_N61_3;
	pin G20 = IOB_N67_2;
	pin G21 = IOB_N67_3;
	pin G22 = IOB_E63_2;
	pin G23 = GND;
	pin G24 = NC;
	pin G25 = IOB_E51_1;
	pin G26 = NC;
	pin H1 = IOB_W39_0;
	pin H2 = IOB_W42_0;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = IOB_W63_2;
	pin H6 = IOB_W54_2;
	pin H7 = VCC_JTAG;
	pin H8 = IOB_N7_3;
	pin H9 = GND;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCIO1;
	pin H15 = VCCIO1;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = GND;
	pin H19 = VCCIO8;
	pin H20 = VCCIO8;
	pin H21 = INIT_B;
	pin H22 = IOB_E63_3;
	pin H23 = NC;
	pin H24 = IOB_E51_0;
	pin H25 = NC;
	pin H26 = NC;
	pin J1 = IOB_W39_1;
	pin J2 = GND;
	pin J3 = IOB_W51_3;
	pin J4 = IOB_W51_2;
	pin J5 = IOB_W63_3;
	pin J6 = IOB_W54_3;
	pin J7 = NC;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = VCCIO0;
	pin J11 = VCCAUX;
	pin J12 = GND;
	pin J13 = VCCIO0;
	pin J14 = VCCIO1;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = VCCIO1;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = PROG_B;
	pin J21 = IOB_E57_2;
	pin J22 = IOB_E57_3;
	pin J23 = NC;
	pin J24 = IOB_E48_1;
	pin J25 = GND;
	pin J26 = IOB_E42_0;
	pin K1 = IOB_W51_1;
	pin K2 = IOB_W51_0;
	pin K3 = IOB_W42_2;
	pin K4 = IOB_W48_2;
	pin K5 = IOB_W48_3;
	pin K6 = IOB_W66_3;
	pin K7 = IOB_W66_2;
	pin K8 = NC;
	pin K9 = VCCIO7;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCIO2;
	pin K19 = IOB_E39_0;
	pin K20 = IOB_E54_2;
	pin K21 = IOB_E54_3;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = IOB_E48_0;
	pin K25 = IOB_E45_1;
	pin K26 = IOB_E42_1;
	pin L1 = IOB_W36_1;
	pin L2 = IOB_W36_0;
	pin L3 = IOB_W42_3;
	pin L4 = GND;
	pin L5 = IOB_W45_2;
	pin L6 = IOB_W45_3;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCAUX;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCAUX;
	pin L19 = IOB_E39_1;
	pin L20 = IOB_E51_2;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = GND;
	pin L24 = IOB_E45_0;
	pin L25 = IOB_E36_0;
	pin L26 = IOB_E36_1;
	pin M1 = IOB_W36_4;
	pin M2 = IOB_W36_7;
	pin M3 = IOB_W36_6;
	pin M4 = IOB_W36_2;
	pin M5 = IOB_W39_2;
	pin M6 = IOB_W39_3;
	pin M7 = GND;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCPLL_W;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = VCCPLL_E;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M20 = GND;
	pin M21 = IOB_E51_3;
	pin M22 = IOB_E45_2;
	pin M23 = IOB_E48_2;
	pin M24 = IOB_E48_3;
	pin M25 = IOB_E36_4;
	pin M26 = IOB_E36_5;
	pin N1 = IOB_W36_5;
	pin N2 = GND;
	pin N3 = IOB_W30_2;
	pin N4 = IOB_W36_3;
	pin N5 = IOB_W33_2;
	pin N6 = IOB_W33_3;
	pin N7 = VTT7;
	pin N8 = VCCIO7;
	pin N9 = VCCIO7;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCIO2;
	pin N19 = VCCIO2;
	pin N20 = VTT2;
	pin N21 = IOB_E45_3;
	pin N22 = IOB_E42_3;
	pin N23 = IOB_E42_2;
	pin N24 = IOB_E33_0;
	pin N25 = IOB_E33_1;
	pin N26 = IOB_E27_0;
	pin P1 = IOB_W33_0;
	pin P2 = IOB_W33_1;
	pin P3 = IOB_W30_3;
	pin P4 = IOB_W24_0;
	pin P5 = IOB_W27_2;
	pin P6 = IOB_W27_3;
	pin P7 = VTT6;
	pin P8 = VCCIO6;
	pin P9 = VCCIO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCIO3;
	pin P19 = VCCIO3;
	pin P20 = VTT3;
	pin P21 = IOB_E36_2;
	pin P22 = IOB_E36_3;
	pin P23 = IOB_E39_2;
	pin P24 = IOB_E30_0;
	pin P25 = GND;
	pin P26 = IOB_E27_1;
	pin R1 = IOB_W30_0;
	pin R2 = IOB_W30_1;
	pin R3 = IOB_W24_1;
	pin R4 = IOB_W21_3;
	pin R5 = IOB_W24_2;
	pin R6 = IOB_W24_3;
	pin R7 = GND;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCPLL_W;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = VCCPLL_E;
	pin R18 = XRES;
	pin R19 = VCCIO3;
	pin R20 = GND;
	pin R21 = IOB_E36_7;
	pin R22 = IOB_E39_3;
	pin R23 = IOB_E30_2;
	pin R24 = IOB_E30_1;
	pin R25 = IOB_E24_0;
	pin R26 = IOB_E24_1;
	pin T1 = IOB_W21_0;
	pin T2 = IOB_W27_0;
	pin T3 = IOB_W21_2;
	pin T4 = GND;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_W18_2;
	pin T8 = IOB_W18_3;
	pin T9 = VCCAUX;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCAUX;
	pin T19 = GND;
	pin T20 = IOB_E27_2;
	pin T21 = IOB_E36_6;
	pin T22 = IOB_E30_3;
	pin T23 = GND;
	pin T24 = IOB_E21_1;
	pin T25 = IOB_E21_0;
	pin T26 = IOB_E18_0;
	pin U1 = IOB_W21_1;
	pin U2 = IOB_W18_1;
	pin U3 = IOB_W27_1;
	pin U4 = IOB_W18_6;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = NC;
	pin U9 = VCCIO6;
	pin U10 = TEMP_SENSE;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCIO3;
	pin U19 = IOB_E33_3;
	pin U20 = IOB_E33_2;
	pin U21 = IOB_E27_3;
	pin U22 = IOB_E18_3;
	pin U23 = IOB_E18_2;
	pin U24 = IOB_E24_2;
	pin U25 = IOB_E18_4;
	pin U26 = IOB_E18_1;
	pin V1 = IOB_W18_0;
	pin V2 = GND;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = IOB_W18_7;
	pin V6 = IOB_W15_2;
	pin V7 = IOB_W15_3;
	pin V8 = TEMP_VSS;
	pin V9 = VCCAUX;
	pin V10 = IOB_S10_2;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCA;
	pin V14 = VCCA;
	pin V15 = GND;
	pin V16 = VCCAUX;
	pin V17 = NC;
	pin V18 = VCCAUX;
	pin V19 = GND;
	pin V20 = IOB_E18_6;
	pin V21 = IOB_E21_2;
	pin V22 = IOB_E21_3;
	pin V23 = NC;
	pin V24 = IOB_E24_3;
	pin V25 = GND;
	pin V26 = IOB_E18_5;
	pin W1 = IOB_W18_4;
	pin W2 = IOB_W18_5;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = IOB_W12_3;
	pin W7 = IOB_W12_2;
	pin W8 = IOB_W0_2;
	pin W9 = IOB_W0_3;
	pin W10 = IOB_S10_3;
	pin W11 = GND;
	pin W12 = VCCA;
	pin W13 = VCCA;
	pin W14 = VCCA;
	pin W15 = VCCA;
	pin W16 = GND;
	pin W17 = IOB_S67_2;
	pin W18 = NC;
	pin W19 = IOB_E18_7;
	pin W20 = IOB_E12_3;
	pin W21 = IOB_E12_2;
	pin W22 = IOB_E15_3;
	pin W23 = IOB_E15_2;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = GND;
	pin Y5 = IOB_W9_2;
	pin Y6 = IOB_W3_2;
	pin Y7 = IOB_W3_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = GND;
	pin Y10 = GND;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = VCCA;
	pin Y14 = VCCA;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = IOB_E6_2;
	pin Y20 = IOB_E6_3;
	pin Y21 = IOB_S70_2;
	pin Y22 = IOB_E3_2;
	pin Y23 = GND;
	pin Y24 = IOB_E15_1;
	pin Y25 = NC;
	pin Y26 = NC;
	pin AA1 = IOB_W15_0;
	pin AA2 = IOB_W15_1;
	pin AA3 = IOB_W6_0;
	pin AA4 = IOB_W6_1;
	pin AA5 = IOB_W9_3;
	pin AA6 = GND;
	pin AA7 = IOB_S1_2;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = NC;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = SERDES_S19_CH2_VCCIB;
	pin AA16 = SERDES_S19_CH1_VCCIB;
	pin AA17 = SERDES_S19_CH0_VCCOB;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = IOB_S70_3;
	pin AA21 = GND;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E9_3;
	pin AA24 = IOB_E9_2;
	pin AA25 = IOB_E15_0;
	pin AA26 = IOB_E12_0;
	pin AB1 = IOB_W12_0;
	pin AB2 = GND;
	pin AB3 = IOB_W3_0;
	pin AB4 = IOB_W3_1;
	pin AB5 = IOB_W6_2;
	pin AB6 = IOB_W6_3;
	pin AB7 = IOB_S1_3;
	pin AB8 = GND;
	pin AB9 = NC;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = NC;
	pin AB13 = NC;
	pin AB14 = SERDES_S19_CH3_VCCIB;
	pin AB15 = SERDES_S19_CH3_VCCOB;
	pin AB16 = SERDES_S19_CH2_VCCOB;
	pin AB17 = SERDES_S19_CH1_VCCOB;
	pin AB18 = SERDES_S19_CH0_VCCIB;
	pin AB19 = GND;
	pin AB20 = IOB_S64_2;
	pin AB21 = IOB_S64_3;
	pin AB22 = IOB_S70_1;
	pin AB23 = IOB_S70_0;
	pin AB24 = IOB_E3_0;
	pin AB25 = GND;
	pin AB26 = IOB_E12_1;
	pin AC1 = IOB_W12_1;
	pin AC2 = IOB_W9_0;
	pin AC3 = IOB_W9_1;
	pin AC4 = IOB_S4_1;
	pin AC5 = GND;
	pin AC6 = GND;
	pin AC7 = GND;
	pin AC8 = GND;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = GND;
	pin AC12 = GND;
	pin AC13 = GND;
	pin AC14 = GND;
	pin AC15 = GND;
	pin AC16 = GND;
	pin AC17 = SERDES_S19_CLK_P;
	pin AC18 = SERDES_S19_CLK_N;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = IOB_S64_1;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E6_1;
	pin AC26 = IOB_E6_0;
	pin AD1 = IOB_W0_0;
	pin AD2 = IOB_W0_1;
	pin AD3 = IOB_S4_0;
	pin AD4 = IOB_S1_0;
	pin AD5 = GND;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = NC;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = NC;
	pin AD12 = NC;
	pin AD13 = NC;
	pin AD14 = SERDES_S19_CH3_IN_P;
	pin AD15 = SERDES_S19_CH3_IN_N;
	pin AD16 = SERDES_S19_CH2_IN_N;
	pin AD17 = SERDES_S19_CH2_IN_P;
	pin AD18 = SERDES_S19_CH1_IN_P;
	pin AD19 = SERDES_S19_CH1_IN_N;
	pin AD20 = SERDES_S19_CH0_IN_N;
	pin AD21 = SERDES_S19_CH0_IN_P;
	pin AD22 = GND;
	pin AD23 = IOB_S64_0;
	pin AD24 = IOB_E0_2;
	pin AD25 = IOB_E9_1;
	pin AD26 = IOB_E9_0;
	pin AE1 = GND;
	pin AE2 = IOB_S7_0;
	pin AE3 = IOB_S1_1;
	pin AE4 = IOB_S10_0;
	pin AE5 = GND;
	pin AE6 = GND;
	pin AE7 = GND;
	pin AE8 = GND;
	pin AE9 = GND;
	pin AE10 = GND;
	pin AE11 = GND;
	pin AE12 = GND;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = GND;
	pin AE16 = GND;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = IOB_S67_1;
	pin AE24 = IOB_E0_3;
	pin AE25 = IOB_E0_0;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S7_1;
	pin AF4 = IOB_S10_1;
	pin AF5 = GND;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = NC;
	pin AF10 = NC;
	pin AF11 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF14 = SERDES_S19_CH3_OUT_P;
	pin AF15 = SERDES_S19_CH3_OUT_N;
	pin AF16 = SERDES_S19_CH2_OUT_N;
	pin AF17 = SERDES_S19_CH2_OUT_P;
	pin AF18 = SERDES_S19_CH1_OUT_P;
	pin AF19 = SERDES_S19_CH1_OUT_N;
	pin AF20 = SERDES_S19_CH0_OUT_N;
	pin AF21 = SERDES_S19_CH0_OUT_P;
	pin AF22 = GND;
	pin AF23 = IOB_S67_0;
	pin AF24 = IOB_E0_1;
	pin AF25 = GND;
}

// LFE3-70E-FPBGA484 LFE3-95E-FPBGA484 LFE3-70EA-FPBGA484 LFE3-95EA-FPBGA484
bond BOND6 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N13_0;
	pin A6 = IOB_N13_1;
	pin A7 = IOB_N61_1;
	pin A8 = IOB_N64_1;
	pin A9 = IOB_N67_0;
	pin A10 = IOB_N70_0;
	pin A11 = IOB_N70_1;
	pin A12 = IOB_N76_0;
	pin A13 = IOB_N76_1;
	pin A14 = IOB_N82_0;
	pin A15 = IOB_N85_0;
	pin A16 = IOB_N127_0;
	pin A17 = IOB_N130_0;
	pin A18 = IOB_N133_0;
	pin A19 = IOB_N133_1;
	pin A20 = IOB_N142_0;
	pin A21 = IOB_E87_0;
	pin A22 = GND;
	pin B1 = IOB_W66_0;
	pin B2 = IOB_W84_0;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N61_0;
	pin B8 = IOB_N64_0;
	pin B9 = GND;
	pin B10 = IOB_N67_1;
	pin B11 = IOB_N73_0;
	pin B12 = IOB_N73_1;
	pin B13 = GND;
	pin B14 = IOB_N82_1;
	pin B15 = IOB_N85_1;
	pin B16 = IOB_N127_1;
	pin B17 = GND;
	pin B18 = IOB_N130_1;
	pin B19 = IOB_N139_1;
	pin B20 = IOB_N142_1;
	pin B21 = M2;
	pin B22 = IOB_E87_1;
	pin C1 = IOB_W66_1;
	pin C2 = IOB_W84_1;
	pin C3 = TDO;
	pin C4 = TMS;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_0;
	pin C7 = IOB_N55_1;
	pin C8 = IOB_N55_0;
	pin C9 = IOB_N58_0;
	pin C10 = IOB_N58_1;
	pin C11 = GND;
	pin C12 = IOB_N73_2;
	pin C13 = IOB_N79_0;
	pin C14 = IOB_N79_1;
	pin C15 = IOB_N88_0;
	pin C16 = IOB_N130_3;
	pin C17 = IOB_N130_2;
	pin C18 = IOB_N139_0;
	pin C19 = GND;
	pin C20 = PROG_B;
	pin C21 = IOB_E90_0;
	pin C22 = IOB_E84_0;
	pin D1 = IOB_W81_1;
	pin D2 = IOB_W81_0;
	pin D3 = GND;
	pin D4 = IOB_W87_1;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N7_2;
	pin D7 = IOB_N7_3;
	pin D8 = IOB_N61_2;
	pin D9 = IOB_N58_2;
	pin D10 = IOB_N58_3;
	pin D11 = IOB_N67_3;
	pin D12 = IOB_N73_3;
	pin D13 = IOB_N79_2;
	pin D14 = IOB_N79_3;
	pin D15 = IOB_N88_1;
	pin D16 = IOB_N133_2;
	pin D17 = IOB_N133_3;
	pin D18 = IOB_N142_2;
	pin D19 = IOB_N142_3;
	pin D20 = INIT_B;
	pin D21 = IOB_E90_1;
	pin D22 = IOB_E84_1;
	pin E1 = IOB_W63_2;
	pin E2 = IOB_W69_0;
	pin E3 = IOB_W87_0;
	pin E4 = IOB_W87_3;
	pin E5 = IOB_W87_2;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N61_3;
	pin E8 = GND;
	pin E9 = IOB_N55_3;
	pin E10 = IOB_N64_3;
	pin E11 = IOB_N67_2;
	pin E12 = IOB_N76_2;
	pin E13 = IOB_N76_3;
	pin E14 = GND;
	pin E15 = IOB_N85_3;
	pin E16 = IOB_N85_2;
	pin E17 = IOB_N139_3;
	pin E18 = IOB_N139_2;
	pin E19 = M1;
	pin E20 = M0;
	pin E21 = GND;
	pin E22 = IOB_E69_0;
	pin F1 = IOB_W63_3;
	pin F2 = GND;
	pin F3 = IOB_W69_1;
	pin F4 = IOB_W84_3;
	pin F5 = IOB_W84_2;
	pin F6 = GND;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N4_2;
	pin F9 = IOB_N55_2;
	pin F10 = IOB_N64_2;
	pin F11 = IOB_N70_2;
	pin F12 = IOB_N70_3;
	pin F13 = IOB_N82_2;
	pin F14 = IOB_N82_3;
	pin F15 = IOB_N127_2;
	pin F16 = IOB_N127_3;
	pin F17 = GND;
	pin F18 = IOB_E90_3;
	pin F19 = IOB_E90_2;
	pin F20 = CCLK;
	pin F21 = DONE;
	pin F22 = IOB_E69_1;
	pin G1 = IOB_W60_0;
	pin G2 = IOB_W63_1;
	pin G3 = IOB_W63_0;
	pin G4 = IOB_W81_2;
	pin G5 = IOB_W81_3;
	pin G6 = TDI;
	pin G7 = TCK;
	pin G8 = IOB_N10_3;
	pin G9 = IOB_N4_3;
	pin G10 = VCCIO0;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = VCCIO1;
	pin G14 = IOB_N88_3;
	pin G15 = IOB_N88_2;
	pin G16 = VCCIO8;
	pin G17 = IOB_E84_2;
	pin G18 = IOB_E84_3;
	pin G19 = IOB_E81_0;
	pin G20 = IOB_E81_1;
	pin G21 = IOB_E66_0;
	pin G22 = IOB_E66_1;
	pin H1 = IOB_W60_1;
	pin H2 = IOB_W57_0;
	pin H3 = IOB_W57_1;
	pin H4 = IOB_W69_2;
	pin H5 = IOB_W66_2;
	pin H6 = IOB_W66_3;
	pin H7 = VCC_JTAG;
	pin H8 = GND;
	pin H9 = VCCIO0;
	pin H10 = GND;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = GND;
	pin H14 = VCCIO1;
	pin H15 = GND;
	pin H16 = VCCIO8;
	pin H17 = IOB_E87_3;
	pin H18 = GND;
	pin H19 = IOB_E81_2;
	pin H20 = IOB_E81_3;
	pin H21 = IOB_E63_0;
	pin H22 = IOB_E63_1;
	pin J1 = IOB_W54_1;
	pin J2 = IOB_W54_0;
	pin J3 = IOB_W57_2;
	pin J4 = IOB_W69_3;
	pin J5 = GND;
	pin J6 = IOB_W60_3;
	pin J7 = IOB_W60_2;
	pin J8 = VCCIO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCINT;
	pin J13 = VCCINT;
	pin J14 = VCCINT;
	pin J15 = VCCIO2;
	pin J16 = IOB_E87_2;
	pin J17 = IOB_E69_2;
	pin J18 = IOB_E69_3;
	pin J19 = IOB_E66_2;
	pin J20 = IOB_E66_3;
	pin J21 = GND;
	pin J22 = IOB_E60_0;
	pin K1 = IOB_W54_4;
	pin K2 = GND;
	pin K3 = IOB_W57_3;
	pin K4 = IOB_W54_2;
	pin K5 = IOB_W54_3;
	pin K6 = IOB_W54_7;
	pin K7 = VCCIO7;
	pin K8 = GND;
	pin K9 = VCCPLL_W;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCPLL_E;
	pin K15 = GND;
	pin K16 = VCCIO2;
	pin K17 = IOB_E63_2;
	pin K18 = IOB_E63_3;
	pin K19 = IOB_E60_3;
	pin K20 = IOB_E60_2;
	pin K21 = IOB_E57_0;
	pin K22 = IOB_E60_1;
	pin L1 = IOB_W54_5;
	pin L2 = IOB_W51_1;
	pin L3 = IOB_W51_0;
	pin L4 = IOB_W51_2;
	pin L5 = IOB_W54_6;
	pin L6 = VTT7;
	pin L7 = GND;
	pin L8 = VCCAUX;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = VCCAUX;
	pin L16 = GND;
	pin L17 = VTT2;
	pin L18 = IOB_E57_2;
	pin L19 = IOB_E57_3;
	pin L20 = GND;
	pin L21 = IOB_E57_1;
	pin L22 = IOB_E54_0;
	pin M1 = IOB_W48_1;
	pin M2 = IOB_W48_0;
	pin M3 = GND;
	pin M4 = IOB_W51_3;
	pin M5 = IOB_W48_2;
	pin M6 = VTT6;
	pin M7 = GND;
	pin M8 = VCCAUX;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = VCCAUX;
	pin M16 = GND;
	pin M17 = VTT3;
	pin M18 = IOB_E54_6;
	pin M19 = IOB_E51_3;
	pin M20 = IOB_E54_3;
	pin M21 = IOB_E54_2;
	pin M22 = IOB_E54_1;
	pin N1 = IOB_W45_1;
	pin N2 = IOB_W45_0;
	pin N3 = IOB_W42_0;
	pin N4 = IOB_W45_2;
	pin N5 = IOB_W42_2;
	pin N6 = IOB_W48_3;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = VCCPLL_W;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = VCCPLL_E;
	pin N15 = XRES;
	pin N16 = VCCIO3;
	pin N17 = IOB_E54_7;
	pin N18 = IOB_E48_2;
	pin N19 = IOB_E51_2;
	pin N20 = IOB_E45_3;
	pin N21 = GND;
	pin N22 = IOB_E54_5;
	pin P1 = IOB_W39_0;
	pin P2 = GND;
	pin P3 = IOB_W42_1;
	pin P4 = IOB_W45_3;
	pin P5 = IOB_W39_2;
	pin P6 = IOB_W42_3;
	pin P7 = IOB_W15_3;
	pin P8 = VCCIO6;
	pin P9 = VCCINT;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCIO3;
	pin P16 = GND;
	pin P17 = IOB_E42_3;
	pin P18 = GND;
	pin P19 = IOB_E48_3;
	pin P20 = IOB_E45_2;
	pin P21 = IOB_E54_4;
	pin P22 = IOB_E51_0;
	pin R1 = IOB_W39_1;
	pin R2 = IOB_W36_1;
	pin R3 = IOB_W36_0;
	pin R4 = IOB_W9_2;
	pin R5 = GND;
	pin R6 = IOB_W39_3;
	pin R7 = IOB_W12_2;
	pin R8 = GND;
	pin R9 = IOB_S13_2;
	pin R10 = GND;
	pin R11 = VCCAUX;
	pin R12 = VCCAUX;
	pin R13 = GND;
	pin R14 = IOB_S133_3;
	pin R15 = GND;
	pin R16 = IOB_E42_2;
	pin R17 = IOB_E36_6;
	pin R18 = IOB_E36_3;
	pin R19 = IOB_E36_2;
	pin R20 = IOB_E45_1;
	pin R21 = IOB_E51_1;
	pin R22 = IOB_E48_0;
	pin T1 = IOB_W36_5;
	pin T2 = IOB_W36_4;
	pin T3 = IOB_W36_6;
	pin T4 = IOB_W6_2;
	pin T5 = IOB_W9_3;
	pin T6 = IOB_W3_2;
	pin T7 = IOB_W12_3;
	pin T8 = IOB_S10_3;
	pin T9 = IOB_S13_3;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = IOB_S133_2;
	pin T15 = IOB_S142_2;
	pin T16 = IOB_S142_3;
	pin T17 = IOB_E36_7;
	pin T18 = IOB_E6_3;
	pin T19 = IOB_E6_2;
	pin T20 = IOB_E45_0;
	pin T21 = IOB_E39_2;
	pin T22 = IOB_E48_1;
	pin U1 = IOB_W36_2;
	pin U2 = IOB_W36_3;
	pin U3 = IOB_W36_7;
	pin U4 = IOB_W6_3;
	pin U5 = IOB_W3_3;
	pin U6 = GND;
	pin U7 = IOB_S7_3;
	pin U8 = IOB_S10_2;
	pin U9 = GND;
	pin U10 = GND;
	pin U11 = VCCA;
	pin U12 = VCCA;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = IOB_S130_3;
	pin U16 = IOB_S130_2;
	pin U17 = GND;
	pin U18 = IOB_E3_1;
	pin U19 = IOB_E3_0;
	pin U20 = IOB_E39_3;
	pin U21 = GND;
	pin U22 = IOB_E42_0;
	pin V1 = IOB_W12_0;
	pin V2 = GND;
	pin V3 = IOB_W9_0;
	pin V4 = IOB_W0_2;
	pin V5 = IOB_W0_3;
	pin V6 = IOB_S7_2;
	pin V7 = GND;
	pin V8 = GND;
	pin V9 = GND;
	pin V10 = VCCA;
	pin V11 = SERDES_S55_CLK_N;
	pin V12 = SERDES_S55_CLK_P;
	pin V13 = VCCA;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = IOB_S139_3;
	pin V18 = IOB_S139_2;
	pin V19 = IOB_E0_1;
	pin V20 = IOB_E36_5;
	pin V21 = IOB_E36_4;
	pin V22 = IOB_E42_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W9_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S4_2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = SERDES_S55_CH3_VCCIB;
	pin W9 = SERDES_S55_CH3_VCCOB;
	pin W10 = SERDES_S55_CH2_VCCOB;
	pin W11 = SERDES_S55_CH2_VCCIB;
	pin W12 = SERDES_S55_CH1_VCCIB;
	pin W13 = SERDES_S55_CH1_VCCOB;
	pin W14 = SERDES_S55_CH0_VCCOB;
	pin W15 = SERDES_S55_CH0_VCCIB;
	pin W16 = GND;
	pin W17 = IOB_S136_3;
	pin W18 = IOB_S136_2;
	pin W19 = IOB_E0_0;
	pin W20 = GND;
	pin W21 = IOB_E36_1;
	pin W22 = IOB_E39_1;
	pin Y1 = IOB_W6_1;
	pin Y2 = IOB_W3_1;
	pin Y3 = IOB_W0_0;
	pin Y4 = GND;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S10_0;
	pin Y7 = GND;
	pin Y8 = SERDES_S55_CH3_IN_P;
	pin Y9 = SERDES_S55_CH3_IN_N;
	pin Y10 = SERDES_S55_CH2_IN_N;
	pin Y11 = SERDES_S55_CH2_IN_P;
	pin Y12 = SERDES_S55_CH1_IN_P;
	pin Y13 = SERDES_S55_CH1_IN_N;
	pin Y14 = SERDES_S55_CH0_IN_N;
	pin Y15 = SERDES_S55_CH0_IN_P;
	pin Y16 = GND;
	pin Y17 = IOB_S139_0;
	pin Y18 = IOB_S139_1;
	pin Y19 = IOB_S142_1;
	pin Y20 = IOB_E3_3;
	pin Y21 = IOB_E36_0;
	pin Y22 = IOB_E39_0;
	pin AA1 = IOB_W3_0;
	pin AA2 = IOB_W0_1;
	pin AA3 = TEMP_VSS;
	pin AA4 = IOB_S4_0;
	pin AA5 = IOB_S4_1;
	pin AA6 = IOB_S10_1;
	pin AA7 = GND;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = GND;
	pin AA11 = GND;
	pin AA12 = GND;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = IOB_S133_1;
	pin AA18 = GND;
	pin AA19 = IOB_S142_0;
	pin AA20 = IOB_E0_2;
	pin AA21 = IOB_E3_2;
	pin AA22 = IOB_E6_0;
	pin AB1 = GND;
	pin AB2 = TEMP_SENSE;
	pin AB3 = IOB_S1_0;
	pin AB4 = IOB_S1_1;
	pin AB5 = IOB_S7_0;
	pin AB6 = IOB_S7_1;
	pin AB7 = GND;
	pin AB8 = SERDES_S55_CH3_OUT_P;
	pin AB9 = SERDES_S55_CH3_OUT_N;
	pin AB10 = SERDES_S55_CH2_OUT_N;
	pin AB11 = SERDES_S55_CH2_OUT_P;
	pin AB12 = SERDES_S55_CH1_OUT_P;
	pin AB13 = SERDES_S55_CH1_OUT_N;
	pin AB14 = SERDES_S55_CH0_OUT_N;
	pin AB15 = SERDES_S55_CH0_OUT_P;
	pin AB16 = GND;
	pin AB17 = IOB_S133_0;
	pin AB18 = IOB_S136_0;
	pin AB19 = IOB_S136_1;
	pin AB20 = IOB_E0_3;
	pin AB21 = IOB_E6_1;
	pin AB22 = GND;
}

// LFE3-70E-FPBGA672 LFE3-95E-FPBGA672 LFE3-70EA-FPBGA672 LFE3-95EA-FPBGA672
bond BOND7 {
	kind single;
	pin A2 = GND;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N16_0;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N40_0;
	pin A9 = IOB_N55_0;
	pin A10 = IOB_N58_0;
	pin A11 = IOB_N58_1;
	pin A12 = IOB_N64_0;
	pin A13 = IOB_N67_0;
	pin A14 = IOB_N67_1;
	pin A15 = IOB_N70_0;
	pin A16 = IOB_N70_1;
	pin A17 = IOB_N79_0;
	pin A18 = IOB_N79_1;
	pin A19 = IOB_N82_0;
	pin A20 = IOB_N82_1;
	pin A21 = IOB_N85_0;
	pin A22 = IOB_N130_1;
	pin A23 = M1;
	pin A24 = CCLK;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = IOB_W87_0;
	pin B3 = IOB_W87_1;
	pin B4 = IOB_N4_3;
	pin B5 = GND;
	pin B6 = IOB_N1_0;
	pin B7 = IOB_N13_0;
	pin B8 = IOB_N40_1;
	pin B9 = GND;
	pin B10 = IOB_N55_1;
	pin B11 = IOB_N61_0;
	pin B12 = IOB_N61_1;
	pin B13 = IOB_N64_1;
	pin B14 = GND;
	pin B15 = IOB_N73_1;
	pin B16 = IOB_N76_0;
	pin B17 = IOB_N79_2;
	pin B18 = GND;
	pin B19 = IOB_N88_1;
	pin B20 = IOB_N85_1;
	pin B21 = IOB_N130_0;
	pin B22 = GND;
	pin B23 = M0;
	pin B24 = DONE;
	pin B25 = IOB_E81_0;
	pin B26 = GND;
	pin C1 = IOB_W66_1;
	pin C2 = IOB_W78_0;
	pin C3 = IOB_W84_0;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N4_2;
	pin C6 = IOB_N4_1;
	pin C7 = IOB_N1_1;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N43_0;
	pin C10 = IOB_N43_1;
	pin C11 = IOB_N58_3;
	pin C12 = IOB_N64_2;
	pin C13 = IOB_N64_3;
	pin C14 = IOB_N73_2;
	pin C15 = IOB_N73_0;
	pin C16 = IOB_N76_1;
	pin C17 = IOB_N79_3;
	pin C18 = IOB_N106_0;
	pin C19 = IOB_N103_0;
	pin C20 = IOB_N88_0;
	pin C21 = IOB_N133_1;
	pin C22 = IOB_N133_0;
	pin C23 = IOB_E90_0;
	pin C24 = IOB_E90_1;
	pin C25 = IOB_E87_1;
	pin C26 = IOB_E81_1;
	pin D1 = IOB_W66_0;
	pin D2 = IOB_W78_1;
	pin D3 = IOB_W84_1;
	pin D4 = IOB_W87_2;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N4_0;
	pin D7 = GND;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N37_0;
	pin D10 = IOB_N37_1;
	pin D11 = GND;
	pin D12 = IOB_N58_2;
	pin D13 = IOB_N70_3;
	pin D14 = IOB_N73_3;
	pin D15 = IOB_N88_2;
	pin D16 = GND;
	pin D17 = IOB_N127_3;
	pin D18 = IOB_N106_1;
	pin D19 = IOB_N103_1;
	pin D20 = GND;
	pin D21 = IOB_N139_1;
	pin D22 = IOB_N139_0;
	pin D23 = IOB_E87_3;
	pin D24 = IOB_E87_0;
	pin D25 = IOB_E84_0;
	pin D26 = IOB_E84_1;
	pin E1 = IOB_W63_0;
	pin E2 = GND;
	pin E3 = IOB_W81_0;
	pin E4 = IOB_W87_3;
	pin E5 = TCK;
	pin E6 = TMS;
	pin E7 = TDO;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N13_3;
	pin E10 = IOB_N37_3;
	pin E11 = IOB_N61_2;
	pin E12 = IOB_N61_3;
	pin E13 = IOB_N70_2;
	pin E14 = IOB_N82_2;
	pin E15 = IOB_N82_3;
	pin E16 = IOB_N88_3;
	pin E17 = IOB_N100_0;
	pin E18 = IOB_N127_2;
	pin E19 = IOB_N127_0;
	pin E20 = IOB_N127_1;
	pin E21 = M2;
	pin E22 = IOB_N142_1;
	pin E23 = IOB_N142_0;
	pin E24 = IOB_E87_2;
	pin E25 = GND;
	pin E26 = IOB_E72_5;
	pin F1 = IOB_W63_1;
	pin F2 = IOB_W75_0;
	pin F3 = IOB_W75_1;
	pin F4 = IOB_W81_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N10_3;
	pin F9 = IOB_N16_3;
	pin F10 = IOB_N37_2;
	pin F11 = IOB_N55_2;
	pin F12 = IOB_N67_2;
	pin F13 = IOB_N76_2;
	pin F14 = IOB_N76_3;
	pin F15 = IOB_N85_3;
	pin F16 = IOB_N100_3;
	pin F17 = IOB_N106_2;
	pin F18 = IOB_N100_1;
	pin F19 = IOB_N130_2;
	pin F20 = IOB_N130_3;
	pin F21 = GND;
	pin F22 = IOB_N142_3;
	pin F23 = IOB_N142_2;
	pin F24 = IOB_E75_2;
	pin F25 = IOB_E72_4;
	pin F26 = IOB_E75_1;
	pin G1 = IOB_W60_1;
	pin G2 = IOB_W72_0;
	pin G3 = IOB_W72_1;
	pin G4 = GND;
	pin G5 = IOB_W84_2;
	pin G6 = IOB_W84_3;
	pin G7 = IOB_N7_2;
	pin G8 = IOB_N16_2;
	pin G9 = IOB_N40_3;
	pin G10 = IOB_N40_2;
	pin G11 = IOB_N55_3;
	pin G12 = GND;
	pin G13 = IOB_N67_3;
	pin G14 = IOB_N85_2;
	pin G15 = GND;
	pin G16 = IOB_N100_2;
	pin G17 = IOB_N106_3;
	pin G18 = IOB_N133_2;
	pin G19 = IOB_N133_3;
	pin G20 = IOB_N139_2;
	pin G21 = IOB_N139_3;
	pin G22 = IOB_E90_2;
	pin G23 = GND;
	pin G24 = IOB_E75_3;
	pin G25 = IOB_E69_1;
	pin G26 = IOB_E75_0;
	pin H1 = IOB_W57_0;
	pin H2 = IOB_W60_0;
	pin H3 = IOB_W72_5;
	pin H4 = IOB_W72_4;
	pin H5 = IOB_W72_2;
	pin H6 = IOB_W81_2;
	pin H7 = VCC_JTAG;
	pin H8 = IOB_N7_3;
	pin H9 = GND;
	pin H10 = IOB_N43_2;
	pin H11 = IOB_N43_3;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCIO1;
	pin H15 = VCCIO1;
	pin H16 = IOB_N103_2;
	pin H17 = IOB_N103_3;
	pin H18 = GND;
	pin H19 = VCCIO8;
	pin H20 = VCCIO8;
	pin H21 = INIT_B;
	pin H22 = IOB_E90_3;
	pin H23 = IOB_E78_3;
	pin H24 = IOB_E69_0;
	pin H25 = IOB_E72_1;
	pin H26 = IOB_E72_0;
	pin J1 = IOB_W57_1;
	pin J2 = GND;
	pin J3 = IOB_W69_3;
	pin J4 = IOB_W69_2;
	pin J5 = IOB_W72_3;
	pin J6 = IOB_W81_3;
	pin J7 = IOB_W78_3;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = VCCIO0;
	pin J11 = VCCAUX;
	pin J12 = GND;
	pin J13 = VCCIO0;
	pin J14 = VCCIO1;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = VCCIO1;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = PROG_B;
	pin J21 = IOB_E84_2;
	pin J22 = IOB_E84_3;
	pin J23 = IOB_E78_2;
	pin J24 = IOB_E66_1;
	pin J25 = GND;
	pin J26 = IOB_E60_0;
	pin K1 = IOB_W69_1;
	pin K2 = IOB_W69_0;
	pin K3 = IOB_W60_2;
	pin K4 = IOB_W66_2;
	pin K5 = IOB_W66_3;
	pin K6 = IOB_W75_3;
	pin K7 = IOB_W75_2;
	pin K8 = IOB_W78_2;
	pin K9 = VCCIO7;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCIO2;
	pin K19 = IOB_E57_0;
	pin K20 = IOB_E81_2;
	pin K21 = IOB_E81_3;
	pin K22 = IOB_E72_3;
	pin K23 = IOB_E72_2;
	pin K24 = IOB_E66_0;
	pin K25 = IOB_E63_1;
	pin K26 = IOB_E60_1;
	pin L1 = IOB_W54_1;
	pin L2 = IOB_W54_0;
	pin L3 = IOB_W60_3;
	pin L4 = GND;
	pin L5 = IOB_W63_2;
	pin L6 = IOB_W63_3;
	pin L7 = IOB_W72_7;
	pin L8 = IOB_W72_6;
	pin L9 = VCCAUX;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCAUX;
	pin L19 = IOB_E57_1;
	pin L20 = IOB_E69_2;
	pin L21 = IOB_E72_6;
	pin L22 = IOB_E72_7;
	pin L23 = GND;
	pin L24 = IOB_E63_0;
	pin L25 = IOB_E54_0;
	pin L26 = IOB_E54_1;
	pin M1 = IOB_W54_4;
	pin M2 = IOB_W54_7;
	pin M3 = IOB_W54_6;
	pin M4 = IOB_W54_2;
	pin M5 = IOB_W57_2;
	pin M6 = IOB_W57_3;
	pin M7 = GND;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCPLL_W;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = VCCPLL_E;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M20 = GND;
	pin M21 = IOB_E69_3;
	pin M22 = IOB_E63_2;
	pin M23 = IOB_E66_2;
	pin M24 = IOB_E66_3;
	pin M25 = IOB_E54_4;
	pin M26 = IOB_E54_5;
	pin N1 = IOB_W54_5;
	pin N2 = GND;
	pin N3 = IOB_W48_2;
	pin N4 = IOB_W54_3;
	pin N5 = IOB_W51_2;
	pin N6 = IOB_W51_3;
	pin N7 = VTT7;
	pin N8 = VCCIO7;
	pin N9 = VCCIO7;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCIO2;
	pin N19 = VCCIO2;
	pin N20 = VTT2;
	pin N21 = IOB_E63_3;
	pin N22 = IOB_E60_3;
	pin N23 = IOB_E60_2;
	pin N24 = IOB_E51_0;
	pin N25 = IOB_E51_1;
	pin N26 = IOB_E45_0;
	pin P1 = IOB_W51_0;
	pin P2 = IOB_W51_1;
	pin P3 = IOB_W48_3;
	pin P4 = IOB_W42_0;
	pin P5 = IOB_W45_2;
	pin P6 = IOB_W45_3;
	pin P7 = VTT6;
	pin P8 = VCCIO6;
	pin P9 = VCCIO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCIO3;
	pin P19 = VCCIO3;
	pin P20 = VTT3;
	pin P21 = IOB_E54_2;
	pin P22 = IOB_E54_3;
	pin P23 = IOB_E57_2;
	pin P24 = IOB_E48_0;
	pin P25 = GND;
	pin P26 = IOB_E45_1;
	pin R1 = IOB_W48_0;
	pin R2 = IOB_W48_1;
	pin R3 = IOB_W42_1;
	pin R4 = IOB_W39_3;
	pin R5 = IOB_W42_2;
	pin R6 = IOB_W42_3;
	pin R7 = GND;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCPLL_W;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = VCCPLL_E;
	pin R18 = XRES;
	pin R19 = VCCIO3;
	pin R20 = GND;
	pin R21 = IOB_E54_7;
	pin R22 = IOB_E57_3;
	pin R23 = IOB_E48_2;
	pin R24 = IOB_E48_1;
	pin R25 = IOB_E42_0;
	pin R26 = IOB_E42_1;
	pin T1 = IOB_W39_0;
	pin T2 = IOB_W45_0;
	pin T3 = IOB_W39_2;
	pin T4 = GND;
	pin T5 = IOB_W33_2;
	pin T6 = IOB_W33_3;
	pin T7 = IOB_W36_2;
	pin T8 = IOB_W36_3;
	pin T9 = VCCAUX;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCAUX;
	pin T19 = GND;
	pin T20 = IOB_E45_2;
	pin T21 = IOB_E54_6;
	pin T22 = IOB_E48_3;
	pin T23 = GND;
	pin T24 = IOB_E39_1;
	pin T25 = IOB_E39_0;
	pin T26 = IOB_E36_0;
	pin U1 = IOB_W39_1;
	pin U2 = IOB_W36_1;
	pin U3 = IOB_W45_1;
	pin U4 = IOB_W36_6;
	pin U5 = IOB_W27_7;
	pin U6 = IOB_W27_6;
	pin U7 = IOB_W18_6;
	pin U8 = IOB_W18_7;
	pin U9 = VCCIO6;
	pin U10 = TEMP_SENSE;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCIO3;
	pin U19 = IOB_E51_3;
	pin U20 = IOB_E51_2;
	pin U21 = IOB_E45_3;
	pin U22 = IOB_E36_3;
	pin U23 = IOB_E36_2;
	pin U24 = IOB_E42_2;
	pin U25 = IOB_E36_4;
	pin U26 = IOB_E36_1;
	pin V1 = IOB_W36_0;
	pin V2 = GND;
	pin V3 = IOB_W30_0;
	pin V4 = IOB_W30_1;
	pin V5 = IOB_W36_7;
	pin V6 = IOB_W15_2;
	pin V7 = IOB_W15_3;
	pin V8 = TEMP_VSS;
	pin V9 = VCCAUX;
	pin V10 = IOB_S10_2;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCA;
	pin V14 = VCCA;
	pin V15 = GND;
	pin V16 = VCCAUX;
	pin V17 = IOB_E18_6;
	pin V18 = VCCAUX;
	pin V19 = GND;
	pin V20 = IOB_E36_6;
	pin V21 = IOB_E39_2;
	pin V22 = IOB_E39_3;
	pin V23 = IOB_E18_4;
	pin V24 = IOB_E42_3;
	pin V25 = GND;
	pin V26 = IOB_E36_5;
	pin W1 = IOB_W36_4;
	pin W2 = IOB_W36_5;
	pin W3 = IOB_W33_1;
	pin W4 = IOB_W27_4;
	pin W5 = IOB_W27_5;
	pin W6 = IOB_W12_3;
	pin W7 = IOB_W12_2;
	pin W8 = IOB_W0_2;
	pin W9 = IOB_W0_3;
	pin W10 = IOB_S10_3;
	pin W11 = GND;
	pin W12 = VCCA;
	pin W13 = VCCA;
	pin W14 = VCCA;
	pin W15 = VCCA;
	pin W16 = GND;
	pin W17 = IOB_S139_2;
	pin W18 = IOB_E18_7;
	pin W19 = IOB_E36_7;
	pin W20 = IOB_E12_3;
	pin W21 = IOB_E12_2;
	pin W22 = IOB_E15_3;
	pin W23 = IOB_E15_2;
	pin W24 = IOB_E18_5;
	pin W25 = IOB_E27_5;
	pin W26 = IOB_E27_4;
	pin Y1 = IOB_W18_4;
	pin Y2 = IOB_W18_5;
	pin Y3 = IOB_W33_0;
	pin Y4 = GND;
	pin Y5 = IOB_W9_2;
	pin Y6 = IOB_W3_2;
	pin Y7 = IOB_W3_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = GND;
	pin Y10 = GND;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = VCCA;
	pin Y14 = VCCA;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = IOB_E6_2;
	pin Y20 = IOB_E6_3;
	pin Y21 = IOB_S142_2;
	pin Y22 = IOB_E3_2;
	pin Y23 = GND;
	pin Y24 = IOB_E15_1;
	pin Y25 = IOB_E27_7;
	pin Y26 = IOB_E27_6;
	pin AA1 = IOB_W15_0;
	pin AA2 = IOB_W15_1;
	pin AA3 = IOB_W6_0;
	pin AA4 = IOB_W6_1;
	pin AA5 = IOB_W9_3;
	pin AA6 = GND;
	pin AA7 = IOB_S1_2;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = SERDES_S19_CH3_VCCOB;
	pin AA11 = SERDES_S19_CH2_VCCIB;
	pin AA12 = SERDES_S19_CH1_VCCOB;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = SERDES_S55_CH2_VCCIB;
	pin AA16 = SERDES_S55_CH1_VCCIB;
	pin AA17 = SERDES_S55_CH0_VCCOB;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = IOB_S142_3;
	pin AA21 = GND;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E9_3;
	pin AA24 = IOB_E9_2;
	pin AA25 = IOB_E15_0;
	pin AA26 = IOB_E12_0;
	pin AB1 = IOB_W12_0;
	pin AB2 = GND;
	pin AB3 = IOB_W3_0;
	pin AB4 = IOB_W3_1;
	pin AB5 = IOB_W6_2;
	pin AB6 = IOB_W6_3;
	pin AB7 = IOB_S1_3;
	pin AB8 = GND;
	pin AB9 = SERDES_S19_CH3_VCCIB;
	pin AB10 = SERDES_S19_CH2_VCCOB;
	pin AB11 = SERDES_S19_CH1_VCCIB;
	pin AB12 = SERDES_S19_CH0_VCCOB;
	pin AB13 = SERDES_S19_CH0_VCCIB;
	pin AB14 = SERDES_S55_CH3_VCCIB;
	pin AB15 = SERDES_S55_CH3_VCCOB;
	pin AB16 = SERDES_S55_CH2_VCCOB;
	pin AB17 = SERDES_S55_CH1_VCCOB;
	pin AB18 = SERDES_S55_CH0_VCCIB;
	pin AB19 = GND;
	pin AB20 = IOB_S136_2;
	pin AB21 = IOB_S136_3;
	pin AB22 = IOB_S142_1;
	pin AB23 = IOB_S142_0;
	pin AB24 = IOB_E3_0;
	pin AB25 = GND;
	pin AB26 = IOB_E12_1;
	pin AC1 = IOB_W12_1;
	pin AC2 = IOB_W9_0;
	pin AC3 = IOB_W9_1;
	pin AC4 = IOB_S4_1;
	pin AC5 = GND;
	pin AC6 = GND;
	pin AC7 = GND;
	pin AC8 = GND;
	pin AC9 = SERDES_S19_CLK_P;
	pin AC10 = SERDES_S19_CLK_N;
	pin AC11 = GND;
	pin AC12 = GND;
	pin AC13 = GND;
	pin AC14 = GND;
	pin AC15 = GND;
	pin AC16 = GND;
	pin AC17 = SERDES_S55_CLK_P;
	pin AC18 = SERDES_S55_CLK_N;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = IOB_S136_1;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E6_1;
	pin AC26 = IOB_E6_0;
	pin AD1 = IOB_W0_0;
	pin AD2 = IOB_W0_1;
	pin AD3 = IOB_S4_0;
	pin AD4 = IOB_S1_0;
	pin AD5 = GND;
	pin AD6 = SERDES_S19_CH3_IN_P;
	pin AD7 = SERDES_S19_CH3_IN_N;
	pin AD8 = SERDES_S19_CH2_IN_N;
	pin AD9 = SERDES_S19_CH2_IN_P;
	pin AD10 = SERDES_S19_CH1_IN_P;
	pin AD11 = SERDES_S19_CH1_IN_N;
	pin AD12 = SERDES_S19_CH0_IN_N;
	pin AD13 = SERDES_S19_CH0_IN_P;
	pin AD14 = SERDES_S55_CH3_IN_P;
	pin AD15 = SERDES_S55_CH3_IN_N;
	pin AD16 = SERDES_S55_CH2_IN_N;
	pin AD17 = SERDES_S55_CH2_IN_P;
	pin AD18 = SERDES_S55_CH1_IN_P;
	pin AD19 = SERDES_S55_CH1_IN_N;
	pin AD20 = SERDES_S55_CH0_IN_N;
	pin AD21 = SERDES_S55_CH0_IN_P;
	pin AD22 = GND;
	pin AD23 = IOB_S136_0;
	pin AD24 = IOB_E0_2;
	pin AD25 = IOB_E9_1;
	pin AD26 = IOB_E9_0;
	pin AE1 = GND;
	pin AE2 = IOB_S7_0;
	pin AE3 = IOB_S1_1;
	pin AE4 = IOB_S10_0;
	pin AE5 = GND;
	pin AE6 = GND;
	pin AE7 = GND;
	pin AE8 = GND;
	pin AE9 = GND;
	pin AE10 = GND;
	pin AE11 = GND;
	pin AE12 = GND;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = GND;
	pin AE16 = GND;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = IOB_S139_1;
	pin AE24 = IOB_E0_3;
	pin AE25 = IOB_E0_0;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S7_1;
	pin AF4 = IOB_S10_1;
	pin AF5 = GND;
	pin AF6 = SERDES_S19_CH3_OUT_P;
	pin AF7 = SERDES_S19_CH3_OUT_N;
	pin AF8 = SERDES_S19_CH2_OUT_N;
	pin AF9 = SERDES_S19_CH2_OUT_P;
	pin AF10 = SERDES_S19_CH1_OUT_P;
	pin AF11 = SERDES_S19_CH1_OUT_N;
	pin AF12 = SERDES_S19_CH0_OUT_N;
	pin AF13 = SERDES_S19_CH0_OUT_P;
	pin AF14 = SERDES_S55_CH3_OUT_P;
	pin AF15 = SERDES_S55_CH3_OUT_N;
	pin AF16 = SERDES_S55_CH2_OUT_N;
	pin AF17 = SERDES_S55_CH2_OUT_P;
	pin AF18 = SERDES_S55_CH1_OUT_P;
	pin AF19 = SERDES_S55_CH1_OUT_N;
	pin AF20 = SERDES_S55_CH0_OUT_N;
	pin AF21 = SERDES_S55_CH0_OUT_P;
	pin AF22 = GND;
	pin AF23 = IOB_S139_0;
	pin AF24 = IOB_E0_1;
	pin AF25 = GND;
}

// LFE3-70E-FPBGA1156 LFE3-95E-FPBGA1156 LFE3-70EA-FPBGA1156 LFE3-95EA-FPBGA1156
bond BOND8 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N13_3;
	pin A8 = IOB_N16_2;
	pin A9 = IOB_N16_3;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N25_0;
	pin A12 = IOB_N31_0;
	pin A13 = IOB_N40_0;
	pin A14 = IOB_N55_0;
	pin A15 = IOB_N61_0;
	pin A16 = IOB_N67_0;
	pin A17 = IOB_N73_0;
	pin A18 = IOB_N76_0;
	pin A19 = IOB_N82_0;
	pin A20 = IOB_N88_0;
	pin A21 = IOB_N97_0;
	pin A22 = IOB_N103_0;
	pin A23 = IOB_N109_0;
	pin A24 = IOB_N115_0;
	pin A25 = IOB_N121_0;
	pin A26 = IOB_N127_2;
	pin A27 = IOB_N127_3;
	pin A28 = IOB_N127_1;
	pin A29 = IOB_N130_0;
	pin A30 = IOB_N130_1;
	pin A31 = IOB_N133_0;
	pin A32 = IOB_N139_0;
	pin A33 = IOB_N139_1;
	pin A34 = GND;
	pin B1 = IOB_N4_0;
	pin B2 = IOB_N4_1;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N10_0;
	pin B5 = GND;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N13_2;
	pin B8 = NC;
	pin B9 = GND;
	pin B10 = IOB_N19_1;
	pin B11 = IOB_N25_1;
	pin B12 = IOB_N31_1;
	pin B13 = IOB_N40_1;
	pin B14 = IOB_N55_1;
	pin B15 = IOB_N61_1;
	pin B16 = IOB_N67_1;
	pin B17 = IOB_N73_1;
	pin B18 = IOB_N76_1;
	pin B19 = IOB_N82_1;
	pin B20 = IOB_N88_1;
	pin B21 = IOB_N97_1;
	pin B22 = IOB_N103_1;
	pin B23 = IOB_N109_1;
	pin B24 = IOB_N115_1;
	pin B25 = IOB_N121_1;
	pin B26 = GND;
	pin B27 = NC;
	pin B28 = IOB_N127_0;
	pin B29 = NC;
	pin B30 = GND;
	pin B31 = IOB_N133_1;
	pin B32 = IOB_N142_0;
	pin B33 = M0;
	pin B34 = PROG_B;
	pin C1 = TDO;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N10_3;
	pin C6 = IOB_N7_3;
	pin C7 = NC;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N40_3;
	pin C11 = IOB_N22_0;
	pin C12 = GND;
	pin C13 = IOB_N43_0;
	pin C14 = IOB_N49_0;
	pin C15 = GND;
	pin C16 = IOB_N64_0;
	pin C17 = IOB_N70_0;
	pin C18 = GND;
	pin C19 = IOB_N85_0;
	pin C20 = IOB_N94_0;
	pin C21 = GND;
	pin C22 = IOB_N106_0;
	pin C23 = IOB_N112_0;
	pin C24 = GND;
	pin C25 = IOB_N124_0;
	pin C26 = NC;
	pin C27 = NC;
	pin C28 = IOB_N121_2;
	pin C29 = IOB_N133_2;
	pin C30 = IOB_N133_3;
	pin C31 = IOB_N142_3;
	pin C32 = IOB_N142_1;
	pin C33 = INIT_B;
	pin C34 = CCLK;
	pin D1 = TCK;
	pin D2 = TMS;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N4_3;
	pin D5 = IOB_N7_2;
	pin D6 = IOB_N10_2;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = IOB_N40_2;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N34_0;
	pin D13 = IOB_N43_1;
	pin D14 = IOB_N49_1;
	pin D15 = IOB_N58_0;
	pin D16 = IOB_N64_1;
	pin D17 = IOB_N70_1;
	pin D18 = IOB_N79_0;
	pin D19 = IOB_N85_1;
	pin D20 = IOB_N94_1;
	pin D21 = IOB_N100_0;
	pin D22 = IOB_N106_1;
	pin D23 = IOB_N112_1;
	pin D24 = IOB_N118_0;
	pin D25 = IOB_N124_1;
	pin D26 = NC;
	pin D27 = NC;
	pin D28 = IOB_N121_3;
	pin D29 = IOB_N139_3;
	pin D30 = IOB_N139_2;
	pin D31 = IOB_N142_2;
	pin D32 = M2;
	pin D33 = IOB_E90_0;
	pin D34 = IOB_E90_1;
	pin E1 = TDI;
	pin E2 = GND;
	pin E3 = IOB_W87_3;
	pin E4 = IOB_N4_2;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = GND;
	pin E10 = IOB_N28_3;
	pin E11 = IOB_N28_0;
	pin E12 = IOB_N34_1;
	pin E13 = IOB_N37_0;
	pin E14 = NC;
	pin E15 = IOB_N58_1;
	pin E16 = NC;
	pin E17 = IOB_N61_2;
	pin E18 = IOB_N79_1;
	pin E19 = IOB_N73_2;
	pin E20 = IOB_N73_3;
	pin E21 = IOB_N100_1;
	pin E22 = IOB_N109_2;
	pin E23 = IOB_N109_3;
	pin E24 = IOB_N118_1;
	pin E25 = NC;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = NC;
	pin E29 = NC;
	pin E30 = GND;
	pin E31 = IOB_E87_2;
	pin E32 = IOB_E87_3;
	pin E33 = GND;
	pin E34 = IOB_E87_0;
	pin F1 = IOB_W87_1;
	pin F2 = IOB_W87_0;
	pin F3 = IOB_W87_2;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = NC;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = IOB_N28_2;
	pin F11 = GND;
	pin F12 = IOB_N28_1;
	pin F13 = IOB_N37_1;
	pin F14 = GND;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = GND;
	pin F18 = IOB_N61_3;
	pin F19 = IOB_N67_3;
	pin F20 = GND;
	pin F21 = IOB_N94_2;
	pin F22 = IOB_N94_3;
	pin F23 = GND;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = NC;
	pin F30 = M1;
	pin F31 = IOB_E90_3;
	pin F32 = IOB_E81_2;
	pin F33 = IOB_E81_3;
	pin F34 = IOB_E87_1;
	pin G1 = IOB_W84_1;
	pin G2 = IOB_W84_0;
	pin G3 = IOB_W84_2;
	pin G4 = IOB_W93_0;
	pin G5 = IOB_W93_1;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N22_2;
	pin G12 = IOB_N22_3;
	pin G13 = IOB_N37_2;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = IOB_N55_2;
	pin G17 = IOB_N55_3;
	pin G18 = IOB_N67_2;
	pin G19 = IOB_N79_2;
	pin G20 = IOB_N88_2;
	pin G21 = IOB_N88_3;
	pin G22 = NC;
	pin G23 = IOB_N115_2;
	pin G24 = NC;
	pin G25 = IOB_N124_3;
	pin G26 = IOB_N124_2;
	pin G27 = NC;
	pin G28 = NC;
	pin G29 = NC;
	pin G30 = IOB_E90_2;
	pin G31 = DONE;
	pin G32 = IOB_E84_3;
	pin G33 = IOB_E84_2;
	pin G34 = IOB_E84_0;
	pin H1 = IOB_W81_0;
	pin H2 = IOB_W81_3;
	pin H3 = IOB_W84_3;
	pin H4 = IOB_W90_1;
	pin H5 = IOB_W90_0;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = IOB_N31_3;
	pin H14 = IOB_N37_3;
	pin H15 = IOB_N43_3;
	pin H16 = IOB_N58_3;
	pin H17 = IOB_N70_3;
	pin H18 = IOB_N76_3;
	pin H19 = IOB_N79_3;
	pin H20 = IOB_N100_2;
	pin H21 = NC;
	pin H22 = IOB_N106_3;
	pin H23 = IOB_N115_3;
	pin H24 = NC;
	pin H25 = IOB_N130_3;
	pin H26 = IOB_N130_2;
	pin H27 = GND;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = NC;
	pin H31 = NC;
	pin H32 = NC;
	pin H33 = IOB_E84_1;
	pin H34 = IOB_E81_0;
	pin J1 = IOB_W81_1;
	pin J2 = GND;
	pin J3 = IOB_W81_2;
	pin J4 = NC;
	pin J5 = GND;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = NC;
	pin J9 = NC;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = IOB_N19_2;
	pin J13 = IOB_N25_3;
	pin J14 = IOB_N31_2;
	pin J15 = IOB_N43_2;
	pin J16 = IOB_N58_2;
	pin J17 = IOB_N70_2;
	pin J18 = IOB_N76_2;
	pin J19 = IOB_N85_2;
	pin J20 = IOB_N100_3;
	pin J21 = IOB_N106_2;
	pin J22 = IOB_N103_2;
	pin J23 = IOB_N103_3;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin J27 = NC;
	pin J28 = NC;
	pin J29 = NC;
	pin J30 = GND;
	pin J31 = NC;
	pin J32 = NC;
	pin J33 = GND;
	pin J34 = IOB_E81_1;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = IOB_W93_3;
	pin K9 = IOB_W93_2;
	pin K10 = VCC_JTAG;
	pin K11 = NC;
	pin K12 = IOB_N19_3;
	pin K13 = IOB_N25_2;
	pin K14 = IOB_N34_2;
	pin K15 = IOB_N34_3;
	pin K16 = IOB_N64_2;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = IOB_N85_3;
	pin K20 = IOB_N82_2;
	pin K21 = IOB_N112_3;
	pin K22 = IOB_N112_2;
	pin K23 = IOB_N118_2;
	pin K24 = IOB_N118_3;
	pin K25 = NC;
	pin K26 = NC;
	pin K27 = NC;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = NC;
	pin K31 = NC;
	pin K32 = NC;
	pin K33 = NC;
	pin K34 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = GND;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = NC;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCIO0;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = IOB_N64_3;
	pin L17 = VCCIO0;
	pin L18 = VCCIO1;
	pin L19 = IOB_N82_3;
	pin L20 = GND;
	pin L21 = GND;
	pin L22 = VCCIO1;
	pin L23 = GND;
	pin L24 = GND;
	pin L25 = NC;
	pin L26 = NC;
	pin L27 = NC;
	pin L28 = NC;
	pin L29 = GND;
	pin L30 = NC;
	pin L31 = NC;
	pin L32 = NC;
	pin L33 = NC;
	pin L34 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = IOB_W78_2;
	pin M6 = GND;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = NC;
	pin M10 = IOB_W75_2;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCIO0;
	pin M14 = VCCAUX;
	pin M15 = VCCAUX;
	pin M16 = GND;
	pin M17 = VCCIO0;
	pin M18 = VCCIO1;
	pin M19 = GND;
	pin M20 = VCCAUX;
	pin M21 = VCCAUX;
	pin M22 = VCCIO1;
	pin M23 = GND;
	pin M24 = GND;
	pin M25 = NC;
	pin M26 = NC;
	pin M27 = NC;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin M31 = NC;
	pin M32 = GND;
	pin M33 = NC;
	pin M34 = NC;
	pin N1 = IOB_W75_1;
	pin N2 = IOB_W75_0;
	pin N3 = IOB_W78_1;
	pin N4 = IOB_W78_0;
	pin N5 = IOB_W78_3;
	pin N6 = IOB_W72_7;
	pin N7 = IOB_W72_6;
	pin N8 = IOB_W72_2;
	pin N9 = NC;
	pin N10 = IOB_W75_3;
	pin N11 = VCCIO7;
	pin N12 = VCCIO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCIO2;
	pin N24 = VCCIO2;
	pin N25 = VCCIO8;
	pin N26 = IOB_E78_2;
	pin N27 = IOB_E75_2;
	pin N28 = IOB_E75_3;
	pin N29 = IOB_E78_1;
	pin N30 = IOB_E78_0;
	pin N31 = IOB_E75_1;
	pin N32 = IOB_E75_0;
	pin N33 = IOB_E72_1;
	pin N34 = IOB_E72_0;
	pin P1 = IOB_W72_5;
	pin P2 = IOB_W72_4;
	pin P3 = GND;
	pin P4 = IOB_W72_1;
	pin P5 = IOB_W72_0;
	pin P6 = IOB_W66_3;
	pin P7 = IOB_W66_2;
	pin P8 = IOB_W72_3;
	pin P9 = IOB_W69_2;
	pin P10 = IOB_W69_3;
	pin P11 = GND;
	pin P12 = VCCAUX;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCAUX;
	pin P24 = GND;
	pin P25 = VCCIO8;
	pin P26 = IOB_E78_3;
	pin P27 = IOB_E72_3;
	pin P28 = IOB_E72_2;
	pin P29 = GND;
	pin P30 = IOB_E72_6;
	pin P31 = IOB_E72_5;
	pin P32 = IOB_E72_4;
	pin P33 = IOB_E69_1;
	pin P34 = IOB_E69_0;
	pin R1 = IOB_W66_1;
	pin R2 = IOB_W66_0;
	pin R3 = IOB_W63_1;
	pin R4 = IOB_W63_0;
	pin R5 = IOB_W69_1;
	pin R6 = GND;
	pin R7 = IOB_W69_0;
	pin R8 = IOB_W60_2;
	pin R9 = IOB_W63_2;
	pin R10 = IOB_W63_3;
	pin R11 = GND;
	pin R12 = VCCAUX;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCAUX;
	pin R24 = GND;
	pin R25 = IOB_E66_3;
	pin R26 = IOB_E66_2;
	pin R27 = IOB_E69_3;
	pin R28 = IOB_E69_2;
	pin R29 = IOB_E72_7;
	pin R30 = IOB_E66_1;
	pin R31 = IOB_E66_0;
	pin R32 = GND;
	pin R33 = IOB_E63_1;
	pin R34 = IOB_E63_0;
	pin T1 = IOB_W54_1;
	pin T2 = IOB_W54_0;
	pin T3 = IOB_W57_1;
	pin T4 = IOB_W57_0;
	pin T5 = IOB_W60_1;
	pin T6 = IOB_W60_0;
	pin T7 = IOB_W60_3;
	pin T8 = IOB_W57_3;
	pin T9 = IOB_W57_2;
	pin T10 = VTT7;
	pin T11 = VTT7;
	pin T12 = GND;
	pin T13 = VCCPLL_W;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCPLL_E;
	pin T23 = GND;
	pin T24 = VTT2;
	pin T25 = VTT2;
	pin T26 = IOB_E60_2;
	pin T27 = IOB_E60_3;
	pin T28 = IOB_E63_3;
	pin T29 = IOB_E63_2;
	pin T30 = IOB_E57_2;
	pin T31 = IOB_E60_1;
	pin T32 = IOB_E60_0;
	pin T33 = IOB_E57_1;
	pin T34 = IOB_E57_0;
	pin U1 = IOB_W51_1;
	pin U2 = IOB_W51_0;
	pin U3 = GND;
	pin U4 = IOB_W54_5;
	pin U5 = IOB_W54_4;
	pin U6 = IOB_W54_6;
	pin U7 = IOB_W54_7;
	pin U8 = IOB_W54_3;
	pin U9 = IOB_W54_2;
	pin U10 = GND;
	pin U11 = VCCIO7;
	pin U12 = VCCIO7;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCIO2;
	pin U24 = VCCIO2;
	pin U25 = GND;
	pin U26 = IOB_E54_2;
	pin U27 = IOB_E54_3;
	pin U28 = IOB_E51_2;
	pin U29 = GND;
	pin U30 = IOB_E57_3;
	pin U31 = IOB_E54_1;
	pin U32 = IOB_E54_0;
	pin U33 = IOB_E54_5;
	pin U34 = IOB_E54_4;
	pin V1 = IOB_W48_1;
	pin V2 = IOB_W48_0;
	pin V3 = IOB_W45_1;
	pin V4 = IOB_W45_0;
	pin V5 = IOB_W48_2;
	pin V6 = GND;
	pin V7 = IOB_W45_2;
	pin V8 = IOB_W51_3;
	pin V9 = IOB_W51_2;
	pin V10 = GND;
	pin V11 = VCCIO6;
	pin V12 = VCCIO6;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCIO3;
	pin V24 = VCCIO3;
	pin V25 = GND;
	pin V26 = IOB_E48_3;
	pin V27 = IOB_E48_2;
	pin V28 = IOB_E51_3;
	pin V29 = IOB_E45_2;
	pin V30 = IOB_E51_1;
	pin V31 = IOB_E51_0;
	pin V32 = GND;
	pin V33 = IOB_E54_7;
	pin V34 = IOB_E54_6;
	pin W1 = IOB_W42_1;
	pin W2 = IOB_W42_0;
	pin W3 = IOB_W39_1;
	pin W4 = IOB_W39_0;
	pin W5 = IOB_W48_3;
	pin W6 = IOB_W39_2;
	pin W7 = IOB_W45_3;
	pin W8 = IOB_W42_2;
	pin W9 = IOB_W42_3;
	pin W10 = VTT6;
	pin W11 = VTT6;
	pin W12 = GND;
	pin W13 = VCCPLL_W;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCPLL_E;
	pin W23 = XRES;
	pin W24 = VTT3;
	pin W25 = VTT3;
	pin W26 = IOB_E42_3;
	pin W27 = IOB_E42_2;
	pin W28 = IOB_E45_3;
	pin W29 = IOB_E42_1;
	pin W30 = IOB_E42_0;
	pin W31 = IOB_E45_1;
	pin W32 = IOB_E45_0;
	pin W33 = IOB_E48_1;
	pin W34 = IOB_E48_0;
	pin Y1 = IOB_W36_1;
	pin Y2 = IOB_W36_0;
	pin Y3 = GND;
	pin Y4 = IOB_W36_5;
	pin Y5 = IOB_W36_4;
	pin Y6 = IOB_W39_3;
	pin Y7 = IOB_W33_2;
	pin Y8 = IOB_W36_2;
	pin Y9 = IOB_W36_6;
	pin Y10 = IOB_W36_7;
	pin Y11 = GND;
	pin Y12 = VCCAUX;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCAUX;
	pin Y24 = GND;
	pin Y25 = IOB_E36_3;
	pin Y26 = IOB_E36_2;
	pin Y27 = IOB_E36_7;
	pin Y28 = IOB_E36_6;
	pin Y29 = GND;
	pin Y30 = IOB_E39_2;
	pin Y31 = IOB_E36_1;
	pin Y32 = IOB_E36_0;
	pin Y33 = IOB_E39_1;
	pin Y34 = IOB_E39_0;
	pin AA1 = IOB_W33_1;
	pin AA2 = IOB_W33_0;
	pin AA3 = IOB_W30_1;
	pin AA4 = IOB_W30_0;
	pin AA5 = IOB_W27_2;
	pin AA6 = GND;
	pin AA7 = IOB_W33_3;
	pin AA8 = IOB_W36_3;
	pin AA9 = NC;
	pin AA10 = IOB_W30_2;
	pin AA11 = GND;
	pin AA12 = VCCAUX;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCAUX;
	pin AA24 = GND;
	pin AA25 = IOB_E33_2;
	pin AA26 = IOB_E33_3;
	pin AA27 = IOB_E27_3;
	pin AA28 = IOB_E27_2;
	pin AA29 = IOB_E39_3;
	pin AA30 = IOB_E30_1;
	pin AA31 = IOB_E30_0;
	pin AA32 = GND;
	pin AA33 = IOB_E36_5;
	pin AA34 = IOB_E36_4;
	pin AB1 = IOB_W27_1;
	pin AB2 = IOB_W27_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = IOB_W27_3;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = IOB_W30_3;
	pin AB10 = NC;
	pin AB11 = VCCIO6;
	pin AB12 = VCCIO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCIO3;
	pin AB24 = VCCIO3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AB27 = NC;
	pin AB28 = IOB_E27_6;
	pin AB29 = IOB_E27_7;
	pin AB30 = IOB_E30_2;
	pin AB31 = NC;
	pin AB32 = NC;
	pin AB33 = IOB_E33_1;
	pin AB34 = IOB_E33_0;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = GND;
	pin AC4 = NC;
	pin AC5 = NC;
	pin AC6 = IOB_W27_6;
	pin AC7 = IOB_W27_7;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = GND;
	pin AC12 = GND;
	pin AC13 = VCCA;
	pin AC14 = VCCAUX;
	pin AC15 = VCCAUX;
	pin AC16 = GND;
	pin AC17 = VCCA;
	pin AC18 = VCCA;
	pin AC19 = GND;
	pin AC20 = VCCAUX;
	pin AC21 = VCCAUX;
	pin AC22 = VCCA;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AC27 = NC;
	pin AC28 = NC;
	pin AC29 = GND;
	pin AC30 = IOB_E30_3;
	pin AC31 = IOB_E27_5;
	pin AC32 = IOB_E27_4;
	pin AC33 = IOB_E27_1;
	pin AC34 = IOB_E27_0;
	pin AD1 = IOB_W27_5;
	pin AD2 = IOB_W27_4;
	pin AD3 = IOB_W24_1;
	pin AD4 = IOB_W24_0;
	pin AD5 = NC;
	pin AD6 = GND;
	pin AD7 = NC;
	pin AD8 = IOB_W15_3;
	pin AD9 = IOB_W15_2;
	pin AD10 = IOB_S1_3;
	pin AD11 = GND;
	pin AD12 = GND;
	pin AD13 = VCCA;
	pin AD14 = GND;
	pin AD15 = GND;
	pin AD16 = VCCA;
	pin AD17 = VCCA;
	pin AD18 = VCCA;
	pin AD19 = VCCA;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = VCCA;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AD27 = NC;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AD31 = NC;
	pin AD32 = GND;
	pin AD33 = NC;
	pin AD34 = NC;
	pin AE1 = IOB_W21_1;
	pin AE2 = IOB_W21_0;
	pin AE3 = IOB_W18_1;
	pin AE4 = IOB_W18_0;
	pin AE5 = NC;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = NC;
	pin AE9 = IOB_S1_2;
	pin AE10 = GND;
	pin AE11 = GND;
	pin AE12 = VCCA;
	pin AE13 = VCCA;
	pin AE14 = NC;
	pin AE15 = NC;
	pin AE16 = VCCA;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = VCCA;
	pin AE20 = SERDES_S91_CH3_VCCIB;
	pin AE21 = SERDES_S91_CH3_VCCOB;
	pin AE22 = VCCA;
	pin AE23 = VCCA;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = IOB_S142_3;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = IOB_E21_1;
	pin AE30 = IOB_E21_0;
	pin AE31 = IOB_E24_1;
	pin AE32 = IOB_E24_0;
	pin AE33 = NC;
	pin AE34 = NC;
	pin AF1 = NC;
	pin AF2 = GND;
	pin AF3 = NC;
	pin AF4 = NC;
	pin AF5 = GND;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = IOB_S4_2;
	pin AF10 = GND;
	pin AF11 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF14 = SERDES_S19_CH3_VCCIB;
	pin AF15 = SERDES_S19_CH2_VCCIB;
	pin AF16 = SERDES_S19_CH1_VCCIB;
	pin AF17 = SERDES_S19_CH0_VCCIB;
	pin AF18 = SERDES_S55_CH3_VCCIB;
	pin AF19 = SERDES_S55_CH2_VCCIB;
	pin AF20 = SERDES_S55_CH1_VCCIB;
	pin AF21 = SERDES_S55_CH0_VCCIB;
	pin AF22 = SERDES_S91_CH2_VCCIB;
	pin AF23 = SERDES_S91_CH1_VCCIB;
	pin AF24 = SERDES_S91_CH0_VCCIB;
	pin AF25 = GND;
	pin AF26 = IOB_S142_2;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = GND;
	pin AF31 = IOB_E18_1;
	pin AF32 = IOB_E18_0;
	pin AF33 = GND;
	pin AF34 = NC;
	pin AG1 = NC;
	pin AG2 = NC;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = NC;
	pin AG6 = NC;
	pin AG7 = NC;
	pin AG8 = GND;
	pin AG9 = IOB_S4_3;
	pin AG10 = GND;
	pin AG11 = NC;
	pin AG12 = NC;
	pin AG13 = NC;
	pin AG14 = SERDES_S19_CH3_VCCOB;
	pin AG15 = SERDES_S19_CH2_VCCOB;
	pin AG16 = SERDES_S19_CH1_VCCOB;
	pin AG17 = SERDES_S19_CH0_VCCOB;
	pin AG18 = SERDES_S55_CH3_VCCOB;
	pin AG19 = SERDES_S55_CH2_VCCOB;
	pin AG20 = SERDES_S55_CH1_VCCOB;
	pin AG21 = SERDES_S55_CH0_VCCOB;
	pin AG22 = SERDES_S91_CH2_VCCOB;
	pin AG23 = SERDES_S91_CH1_VCCOB;
	pin AG24 = SERDES_S91_CH0_VCCOB;
	pin AG25 = GND;
	pin AG26 = IOB_S133_3;
	pin AG27 = GND;
	pin AG28 = NC;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AG31 = NC;
	pin AG32 = NC;
	pin AG33 = NC;
	pin AG34 = NC;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = NC;
	pin AH6 = NC;
	pin AH7 = IOB_S1_0;
	pin AH8 = NC;
	pin AH9 = IOB_S10_2;
	pin AH10 = GND;
	pin AH11 = GND;
	pin AH12 = NC;
	pin AH13 = NC;
	pin AH14 = GND;
	pin AH15 = SERDES_S19_CLK_P;
	pin AH16 = SERDES_S19_CLK_N;
	pin AH17 = GND;
	pin AH18 = GND;
	pin AH19 = SERDES_S55_CLK_P;
	pin AH20 = SERDES_S55_CLK_N;
	pin AH21 = GND;
	pin AH22 = SERDES_S91_CLK_P;
	pin AH23 = SERDES_S91_CLK_N;
	pin AH24 = GND;
	pin AH25 = GND;
	pin AH26 = IOB_S133_2;
	pin AH27 = IOB_S139_2;
	pin AH28 = IOB_S139_3;
	pin AH29 = NC;
	pin AH30 = NC;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = IOB_E15_2;
	pin AH34 = NC;
	pin AJ1 = NC;
	pin AJ2 = IOB_W12_2;
	pin AJ3 = IOB_W12_3;
	pin AJ4 = IOB_W9_2;
	pin AJ5 = IOB_W6_2;
	pin AJ6 = IOB_W6_3;
	pin AJ7 = IOB_S1_1;
	pin AJ8 = IOB_S10_3;
	pin AJ9 = GND;
	pin AJ10 = GND;
	pin AJ11 = GND;
	pin AJ12 = GND;
	pin AJ13 = GND;
	pin AJ14 = GND;
	pin AJ15 = GND;
	pin AJ16 = GND;
	pin AJ17 = GND;
	pin AJ18 = GND;
	pin AJ19 = GND;
	pin AJ20 = GND;
	pin AJ21 = GND;
	pin AJ22 = GND;
	pin AJ23 = GND;
	pin AJ24 = GND;
	pin AJ25 = GND;
	pin AJ26 = GND;
	pin AJ27 = IOB_S136_3;
	pin AJ28 = IOB_S139_1;
	pin AJ29 = NC;
	pin AJ30 = NC;
	pin AJ31 = IOB_E9_2;
	pin AJ32 = NC;
	pin AJ33 = IOB_E15_3;
	pin AJ34 = IOB_E18_6;
	pin AK1 = NC;
	pin AK2 = GND;
	pin AK3 = IOB_W9_1;
	pin AK4 = IOB_W9_3;
	pin AK5 = GND;
	pin AK6 = IOB_S4_0;
	pin AK7 = IOB_S7_0;
	pin AK8 = IOB_S7_2;
	pin AK9 = GND;
	pin AK10 = NC;
	pin AK11 = NC;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = SERDES_S19_CH3_IN_N;
	pin AK15 = SERDES_S19_CH2_IN_N;
	pin AK16 = SERDES_S19_CH1_IN_N;
	pin AK17 = SERDES_S19_CH0_IN_N;
	pin AK18 = SERDES_S55_CH3_IN_N;
	pin AK19 = SERDES_S55_CH2_IN_N;
	pin AK20 = SERDES_S55_CH1_IN_N;
	pin AK21 = SERDES_S55_CH0_IN_N;
	pin AK22 = SERDES_S91_CH3_IN_N;
	pin AK23 = SERDES_S91_CH2_IN_N;
	pin AK24 = SERDES_S91_CH1_IN_N;
	pin AK25 = SERDES_S91_CH0_IN_N;
	pin AK26 = GND;
	pin AK27 = IOB_S136_2;
	pin AK28 = IOB_S139_0;
	pin AK29 = IOB_S142_1;
	pin AK30 = GND;
	pin AK31 = IOB_E9_3;
	pin AK32 = IOB_E9_1;
	pin AK33 = GND;
	pin AK34 = IOB_E18_7;
	pin AL1 = IOB_W18_6;
	pin AL2 = IOB_W18_7;
	pin AL3 = IOB_W9_0;
	pin AL4 = IOB_W0_0;
	pin AL5 = IOB_W3_0;
	pin AL6 = IOB_S4_1;
	pin AL7 = IOB_S7_1;
	pin AL8 = IOB_S7_3;
	pin AL9 = GND;
	pin AL10 = NC;
	pin AL11 = NC;
	pin AL12 = NC;
	pin AL13 = NC;
	pin AL14 = SERDES_S19_CH3_IN_P;
	pin AL15 = SERDES_S19_CH2_IN_P;
	pin AL16 = SERDES_S19_CH1_IN_P;
	pin AL17 = SERDES_S19_CH0_IN_P;
	pin AL18 = SERDES_S55_CH3_IN_P;
	pin AL19 = SERDES_S55_CH2_IN_P;
	pin AL20 = SERDES_S55_CH1_IN_P;
	pin AL21 = SERDES_S55_CH0_IN_P;
	pin AL22 = SERDES_S91_CH3_IN_P;
	pin AL23 = SERDES_S91_CH2_IN_P;
	pin AL24 = SERDES_S91_CH1_IN_P;
	pin AL25 = SERDES_S91_CH0_IN_P;
	pin AL26 = GND;
	pin AL27 = IOB_S133_1;
	pin AL28 = IOB_S136_1;
	pin AL29 = IOB_S142_0;
	pin AL30 = IOB_E6_2;
	pin AL31 = IOB_E0_0;
	pin AL32 = IOB_E9_0;
	pin AL33 = IOB_E12_3;
	pin AL34 = IOB_E12_2;
	pin AM1 = IOB_W18_4;
	pin AM2 = IOB_W18_5;
	pin AM3 = IOB_W6_1;
	pin AM4 = IOB_W0_1;
	pin AM5 = IOB_W3_1;
	pin AM6 = IOB_W3_2;
	pin AM7 = IOB_S10_0;
	pin AM8 = IOB_S10_1;
	pin AM9 = GND;
	pin AM10 = GND;
	pin AM11 = GND;
	pin AM12 = GND;
	pin AM13 = GND;
	pin AM14 = GND;
	pin AM15 = GND;
	pin AM16 = GND;
	pin AM17 = GND;
	pin AM18 = GND;
	pin AM19 = GND;
	pin AM20 = GND;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = GND;
	pin AM24 = GND;
	pin AM25 = GND;
	pin AM26 = GND;
	pin AM27 = IOB_S133_0;
	pin AM28 = IOB_S136_0;
	pin AM29 = IOB_E0_2;
	pin AM30 = IOB_E6_3;
	pin AM31 = IOB_E0_1;
	pin AM32 = IOB_E6_1;
	pin AM33 = IOB_E18_5;
	pin AM34 = IOB_E18_4;
	pin AN1 = IOB_W15_0;
	pin AN2 = IOB_W15_1;
	pin AN3 = IOB_W6_0;
	pin AN4 = TEMP_SENSE;
	pin AN5 = GND;
	pin AN6 = IOB_W3_3;
	pin AN7 = IOB_S13_0;
	pin AN8 = IOB_S13_2;
	pin AN9 = GND;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = SERDES_S19_CH3_OUT_N;
	pin AN15 = SERDES_S19_CH2_OUT_N;
	pin AN16 = SERDES_S19_CH1_OUT_N;
	pin AN17 = SERDES_S19_CH0_OUT_N;
	pin AN18 = SERDES_S55_CH3_OUT_N;
	pin AN19 = SERDES_S55_CH2_OUT_N;
	pin AN20 = SERDES_S55_CH1_OUT_N;
	pin AN21 = SERDES_S55_CH0_OUT_N;
	pin AN22 = SERDES_S91_CH3_OUT_N;
	pin AN23 = SERDES_S91_CH2_OUT_N;
	pin AN24 = SERDES_S91_CH1_OUT_N;
	pin AN25 = SERDES_S91_CH0_OUT_N;
	pin AN26 = GND;
	pin AN27 = IOB_S130_3;
	pin AN28 = IOB_S130_1;
	pin AN29 = IOB_E0_3;
	pin AN30 = GND;
	pin AN31 = IOB_E3_1;
	pin AN32 = IOB_E6_0;
	pin AN33 = IOB_E15_1;
	pin AN34 = IOB_E15_0;
	pin AP1 = GND;
	pin AP2 = IOB_W12_0;
	pin AP3 = IOB_W12_1;
	pin AP4 = TEMP_VSS;
	pin AP5 = IOB_W0_2;
	pin AP6 = IOB_W0_3;
	pin AP7 = IOB_S13_1;
	pin AP8 = IOB_S13_3;
	pin AP9 = GND;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = SERDES_S19_CH3_OUT_P;
	pin AP15 = SERDES_S19_CH2_OUT_P;
	pin AP16 = SERDES_S19_CH1_OUT_P;
	pin AP17 = SERDES_S19_CH0_OUT_P;
	pin AP18 = SERDES_S55_CH3_OUT_P;
	pin AP19 = SERDES_S55_CH2_OUT_P;
	pin AP20 = SERDES_S55_CH1_OUT_P;
	pin AP21 = SERDES_S55_CH0_OUT_P;
	pin AP22 = SERDES_S91_CH3_OUT_P;
	pin AP23 = SERDES_S91_CH2_OUT_P;
	pin AP24 = SERDES_S91_CH1_OUT_P;
	pin AP25 = SERDES_S91_CH0_OUT_P;
	pin AP26 = GND;
	pin AP27 = IOB_S130_2;
	pin AP28 = IOB_S130_0;
	pin AP29 = IOB_E3_2;
	pin AP30 = IOB_E3_3;
	pin AP31 = IOB_E3_0;
	pin AP32 = IOB_E12_1;
	pin AP33 = IOB_E12_0;
	pin AP34 = GND;
}

// LFE3-150EA-FPBGA672
bond BOND9 {
	kind single;
	pin A2 = GND;
	pin A3 = IOB_N10_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N16_0;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N58_0;
	pin A9 = IOB_N73_0;
	pin A10 = IOB_N76_0;
	pin A11 = IOB_N76_1;
	pin A12 = IOB_N82_0;
	pin A13 = IOB_N85_0;
	pin A14 = IOB_N85_1;
	pin A15 = IOB_N88_0;
	pin A16 = IOB_N88_1;
	pin A17 = IOB_N97_0;
	pin A18 = IOB_N97_1;
	pin A19 = IOB_N100_0;
	pin A20 = IOB_N100_1;
	pin A21 = IOB_N103_0;
	pin A22 = IOB_N166_1;
	pin A23 = M1;
	pin A24 = CCLK;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = IOB_W114_0;
	pin B3 = IOB_W114_1;
	pin B4 = IOB_N4_3;
	pin B5 = GND;
	pin B6 = IOB_N1_0;
	pin B7 = IOB_N13_0;
	pin B8 = IOB_N58_1;
	pin B9 = GND;
	pin B10 = IOB_N73_1;
	pin B11 = IOB_N79_0;
	pin B12 = IOB_N79_1;
	pin B13 = IOB_N82_1;
	pin B14 = GND;
	pin B15 = IOB_N91_1;
	pin B16 = IOB_N94_0;
	pin B17 = IOB_N97_2;
	pin B18 = GND;
	pin B19 = IOB_N106_1;
	pin B20 = IOB_N103_1;
	pin B21 = IOB_N166_0;
	pin B22 = GND;
	pin B23 = M0;
	pin B24 = DONE;
	pin B25 = IOB_E108_0;
	pin B26 = GND;
	pin C1 = IOB_W75_1;
	pin C2 = IOB_W87_0;
	pin C3 = IOB_W111_0;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N4_2;
	pin C6 = IOB_N4_1;
	pin C7 = IOB_N1_1;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N61_0;
	pin C10 = IOB_N61_1;
	pin C11 = IOB_N76_3;
	pin C12 = IOB_N82_2;
	pin C13 = IOB_N82_3;
	pin C14 = IOB_N91_2;
	pin C15 = IOB_N91_0;
	pin C16 = IOB_N94_1;
	pin C17 = IOB_N97_3;
	pin C18 = IOB_N124_0;
	pin C19 = IOB_N121_0;
	pin C20 = IOB_N106_0;
	pin C21 = IOB_N169_1;
	pin C22 = IOB_N169_0;
	pin C23 = IOB_E117_0;
	pin C24 = IOB_E117_1;
	pin C25 = IOB_E114_1;
	pin C26 = IOB_E108_1;
	pin D1 = IOB_W75_0;
	pin D2 = IOB_W87_1;
	pin D3 = IOB_W111_1;
	pin D4 = IOB_W114_2;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N4_0;
	pin D7 = GND;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N55_0;
	pin D10 = IOB_N55_1;
	pin D11 = GND;
	pin D12 = IOB_N76_2;
	pin D13 = IOB_N88_3;
	pin D14 = IOB_N91_3;
	pin D15 = IOB_N106_2;
	pin D16 = GND;
	pin D17 = IOB_N163_3;
	pin D18 = IOB_N124_1;
	pin D19 = IOB_N121_1;
	pin D20 = GND;
	pin D21 = IOB_N175_1;
	pin D22 = IOB_N175_0;
	pin D23 = IOB_E114_3;
	pin D24 = IOB_E114_0;
	pin D25 = IOB_E111_0;
	pin D26 = IOB_E111_1;
	pin E1 = IOB_W72_0;
	pin E2 = GND;
	pin E3 = IOB_W108_0;
	pin E4 = IOB_W114_3;
	pin E5 = TCK;
	pin E6 = TMS;
	pin E7 = TDO;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N13_3;
	pin E10 = IOB_N55_3;
	pin E11 = IOB_N79_2;
	pin E12 = IOB_N79_3;
	pin E13 = IOB_N88_2;
	pin E14 = IOB_N100_2;
	pin E15 = IOB_N100_3;
	pin E16 = IOB_N106_3;
	pin E17 = IOB_N118_0;
	pin E18 = IOB_N163_2;
	pin E19 = IOB_N163_0;
	pin E20 = IOB_N163_1;
	pin E21 = M2;
	pin E22 = IOB_N178_1;
	pin E23 = IOB_N178_0;
	pin E24 = IOB_E114_2;
	pin E25 = GND;
	pin E26 = IOB_E81_5;
	pin F1 = IOB_W72_1;
	pin F2 = IOB_W84_0;
	pin F3 = IOB_W84_1;
	pin F4 = IOB_W108_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N10_3;
	pin F9 = IOB_N16_3;
	pin F10 = IOB_N55_2;
	pin F11 = IOB_N73_2;
	pin F12 = IOB_N85_2;
	pin F13 = IOB_N94_2;
	pin F14 = IOB_N94_3;
	pin F15 = IOB_N103_3;
	pin F16 = IOB_N118_3;
	pin F17 = IOB_N124_2;
	pin F18 = IOB_N118_1;
	pin F19 = IOB_N166_2;
	pin F20 = IOB_N166_3;
	pin F21 = GND;
	pin F22 = IOB_N178_3;
	pin F23 = IOB_N178_2;
	pin F24 = IOB_E84_2;
	pin F25 = IOB_E81_4;
	pin F26 = IOB_E84_1;
	pin G1 = IOB_W69_1;
	pin G2 = IOB_W81_0;
	pin G3 = IOB_W81_1;
	pin G4 = GND;
	pin G5 = IOB_W111_2;
	pin G6 = IOB_W111_3;
	pin G7 = IOB_N7_2;
	pin G8 = IOB_N16_2;
	pin G9 = IOB_N58_3;
	pin G10 = IOB_N58_2;
	pin G11 = IOB_N73_3;
	pin G12 = GND;
	pin G13 = IOB_N85_3;
	pin G14 = IOB_N103_2;
	pin G15 = GND;
	pin G16 = IOB_N118_2;
	pin G17 = IOB_N124_3;
	pin G18 = IOB_N169_2;
	pin G19 = IOB_N169_3;
	pin G20 = IOB_N175_2;
	pin G21 = IOB_N175_3;
	pin G22 = IOB_E117_2;
	pin G23 = GND;
	pin G24 = IOB_E84_3;
	pin G25 = IOB_E78_1;
	pin G26 = IOB_E84_0;
	pin H1 = IOB_W66_0;
	pin H2 = IOB_W69_0;
	pin H3 = IOB_W81_5;
	pin H4 = IOB_W81_4;
	pin H5 = IOB_W81_2;
	pin H6 = IOB_W108_2;
	pin H7 = VCC_JTAG;
	pin H8 = IOB_N7_3;
	pin H9 = GND;
	pin H10 = IOB_N61_2;
	pin H11 = IOB_N61_3;
	pin H12 = VCCIO0;
	pin H13 = VCCIO0;
	pin H14 = VCCIO1;
	pin H15 = VCCIO1;
	pin H16 = IOB_N121_2;
	pin H17 = IOB_N121_3;
	pin H18 = GND;
	pin H19 = VCCIO8;
	pin H20 = VCCIO8;
	pin H21 = INIT_B;
	pin H22 = IOB_E117_3;
	pin H23 = IOB_E87_3;
	pin H24 = IOB_E78_0;
	pin H25 = IOB_E81_1;
	pin H26 = IOB_E81_0;
	pin J1 = IOB_W66_1;
	pin J2 = GND;
	pin J3 = IOB_W78_3;
	pin J4 = IOB_W78_2;
	pin J5 = IOB_W81_3;
	pin J6 = IOB_W108_3;
	pin J7 = IOB_W87_3;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = VCCIO0;
	pin J11 = VCCAUX;
	pin J12 = GND;
	pin J13 = VCCIO0;
	pin J14 = VCCIO1;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = VCCIO1;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = PROG_B;
	pin J21 = IOB_E111_2;
	pin J22 = IOB_E111_3;
	pin J23 = IOB_E87_2;
	pin J24 = IOB_E75_1;
	pin J25 = GND;
	pin J26 = IOB_E69_0;
	pin K1 = IOB_W78_1;
	pin K2 = IOB_W78_0;
	pin K3 = IOB_W69_2;
	pin K4 = IOB_W75_2;
	pin K5 = IOB_W75_3;
	pin K6 = IOB_W84_3;
	pin K7 = IOB_W84_2;
	pin K8 = IOB_W87_2;
	pin K9 = VCCIO7;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCIO2;
	pin K19 = IOB_E66_0;
	pin K20 = IOB_E108_2;
	pin K21 = IOB_E108_3;
	pin K22 = IOB_E81_3;
	pin K23 = IOB_E81_2;
	pin K24 = IOB_E75_0;
	pin K25 = IOB_E72_1;
	pin K26 = IOB_E69_1;
	pin L1 = IOB_W63_1;
	pin L2 = IOB_W63_0;
	pin L3 = IOB_W69_3;
	pin L4 = GND;
	pin L5 = IOB_W72_2;
	pin L6 = IOB_W72_3;
	pin L7 = IOB_W81_7;
	pin L8 = IOB_W81_6;
	pin L9 = VCCAUX;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCAUX;
	pin L19 = IOB_E66_1;
	pin L20 = IOB_E78_2;
	pin L21 = IOB_E81_6;
	pin L22 = IOB_E81_7;
	pin L23 = GND;
	pin L24 = IOB_E72_0;
	pin L25 = IOB_E63_0;
	pin L26 = IOB_E63_1;
	pin M1 = IOB_W63_4;
	pin M2 = IOB_W63_7;
	pin M3 = IOB_W63_6;
	pin M4 = IOB_W63_2;
	pin M5 = IOB_W66_2;
	pin M6 = IOB_W66_3;
	pin M7 = GND;
	pin M8 = VCCIO7;
	pin M9 = GND;
	pin M10 = VCCPLL_W;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = VCCPLL_E;
	pin M18 = GND;
	pin M19 = VCCIO2;
	pin M20 = GND;
	pin M21 = IOB_E78_3;
	pin M22 = IOB_E72_2;
	pin M23 = IOB_E75_2;
	pin M24 = IOB_E75_3;
	pin M25 = IOB_E63_4;
	pin M26 = IOB_E63_5;
	pin N1 = IOB_W63_5;
	pin N2 = GND;
	pin N3 = IOB_W57_2;
	pin N4 = IOB_W63_3;
	pin N5 = IOB_W60_2;
	pin N6 = IOB_W60_3;
	pin N7 = VTT7;
	pin N8 = VCCIO7;
	pin N9 = VCCIO7;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCIO2;
	pin N19 = VCCIO2;
	pin N20 = VTT2;
	pin N21 = IOB_E72_3;
	pin N22 = IOB_E69_3;
	pin N23 = IOB_E69_2;
	pin N24 = IOB_E60_0;
	pin N25 = IOB_E60_1;
	pin N26 = IOB_E54_0;
	pin P1 = IOB_W60_0;
	pin P2 = IOB_W60_1;
	pin P3 = IOB_W57_3;
	pin P4 = IOB_W51_0;
	pin P5 = IOB_W54_2;
	pin P6 = IOB_W54_3;
	pin P7 = VTT6;
	pin P8 = VCCIO6;
	pin P9 = VCCIO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCIO3;
	pin P19 = VCCIO3;
	pin P20 = VTT3;
	pin P21 = IOB_E63_2;
	pin P22 = IOB_E63_3;
	pin P23 = IOB_E66_2;
	pin P24 = IOB_E57_0;
	pin P25 = GND;
	pin P26 = IOB_E54_1;
	pin R1 = IOB_W57_0;
	pin R2 = IOB_W57_1;
	pin R3 = IOB_W51_1;
	pin R4 = IOB_W48_3;
	pin R5 = IOB_W51_2;
	pin R6 = IOB_W51_3;
	pin R7 = GND;
	pin R8 = VCCIO6;
	pin R9 = GND;
	pin R10 = VCCPLL_W;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = VCCPLL_E;
	pin R18 = XRES;
	pin R19 = VCCIO3;
	pin R20 = GND;
	pin R21 = IOB_E63_7;
	pin R22 = IOB_E66_3;
	pin R23 = IOB_E57_2;
	pin R24 = IOB_E57_1;
	pin R25 = IOB_E51_0;
	pin R26 = IOB_E51_1;
	pin T1 = IOB_W48_0;
	pin T2 = IOB_W54_0;
	pin T3 = IOB_W48_2;
	pin T4 = GND;
	pin T5 = IOB_W42_2;
	pin T6 = IOB_W42_3;
	pin T7 = IOB_W45_2;
	pin T8 = IOB_W45_3;
	pin T9 = VCCAUX;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCAUX;
	pin T19 = GND;
	pin T20 = IOB_E54_2;
	pin T21 = IOB_E63_6;
	pin T22 = IOB_E57_3;
	pin T23 = GND;
	pin T24 = IOB_E48_1;
	pin T25 = IOB_E48_0;
	pin T26 = IOB_E45_0;
	pin U1 = IOB_W48_1;
	pin U2 = IOB_W45_1;
	pin U3 = IOB_W54_1;
	pin U4 = IOB_W45_6;
	pin U5 = IOB_W27_7;
	pin U6 = IOB_W27_6;
	pin U7 = IOB_W18_6;
	pin U8 = IOB_W18_7;
	pin U9 = VCCIO6;
	pin U10 = TEMP_SENSE;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCIO3;
	pin U19 = IOB_E60_3;
	pin U20 = IOB_E60_2;
	pin U21 = IOB_E54_3;
	pin U22 = IOB_E45_3;
	pin U23 = IOB_E45_2;
	pin U24 = IOB_E51_2;
	pin U25 = IOB_E45_4;
	pin U26 = IOB_E45_1;
	pin V1 = IOB_W45_0;
	pin V2 = GND;
	pin V3 = IOB_W39_0;
	pin V4 = IOB_W39_1;
	pin V5 = IOB_W45_7;
	pin V6 = IOB_W15_2;
	pin V7 = IOB_W15_3;
	pin V8 = TEMP_VSS;
	pin V9 = VCCAUX;
	pin V10 = IOB_S10_2;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCA;
	pin V14 = VCCA;
	pin V15 = GND;
	pin V16 = VCCAUX;
	pin V17 = IOB_E18_6;
	pin V18 = VCCAUX;
	pin V19 = GND;
	pin V20 = IOB_E45_6;
	pin V21 = IOB_E48_2;
	pin V22 = IOB_E48_3;
	pin V23 = IOB_E18_4;
	pin V24 = IOB_E51_3;
	pin V25 = GND;
	pin V26 = IOB_E45_5;
	pin W1 = IOB_W45_4;
	pin W2 = IOB_W45_5;
	pin W3 = IOB_W42_1;
	pin W4 = IOB_W27_4;
	pin W5 = IOB_W27_5;
	pin W6 = IOB_W12_3;
	pin W7 = IOB_W12_2;
	pin W8 = IOB_W0_2;
	pin W9 = IOB_W0_3;
	pin W10 = IOB_S10_3;
	pin W11 = GND;
	pin W12 = VCCA;
	pin W13 = VCCA;
	pin W14 = VCCA;
	pin W15 = VCCA;
	pin W16 = GND;
	pin W17 = IOB_S175_2;
	pin W18 = IOB_E18_7;
	pin W19 = IOB_E45_7;
	pin W20 = IOB_E12_3;
	pin W21 = IOB_E12_2;
	pin W22 = IOB_E15_3;
	pin W23 = IOB_E15_2;
	pin W24 = IOB_E18_5;
	pin W25 = IOB_E27_5;
	pin W26 = IOB_E27_4;
	pin Y1 = IOB_W18_4;
	pin Y2 = IOB_W18_5;
	pin Y3 = IOB_W42_0;
	pin Y4 = GND;
	pin Y5 = IOB_W9_2;
	pin Y6 = IOB_W3_2;
	pin Y7 = IOB_W3_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = GND;
	pin Y10 = GND;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = VCCA;
	pin Y14 = VCCA;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = IOB_E6_2;
	pin Y20 = IOB_E6_3;
	pin Y21 = IOB_S178_2;
	pin Y22 = IOB_E3_2;
	pin Y23 = GND;
	pin Y24 = IOB_E15_1;
	pin Y25 = IOB_E27_7;
	pin Y26 = IOB_E27_6;
	pin AA1 = IOB_W15_0;
	pin AA2 = IOB_W15_1;
	pin AA3 = IOB_W6_0;
	pin AA4 = IOB_W6_1;
	pin AA5 = IOB_W9_3;
	pin AA6 = GND;
	pin AA7 = IOB_S1_2;
	pin AA8 = GND;
	pin AA9 = GND;
	pin AA10 = SERDES_S55_CH3_VCCOB;
	pin AA11 = SERDES_S55_CH2_VCCIB;
	pin AA12 = SERDES_S55_CH1_VCCOB;
	pin AA13 = GND;
	pin AA14 = GND;
	pin AA15 = SERDES_S91_CH2_VCCIB;
	pin AA16 = SERDES_S91_CH1_VCCIB;
	pin AA17 = SERDES_S91_CH0_VCCOB;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = IOB_S178_3;
	pin AA21 = GND;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E9_3;
	pin AA24 = IOB_E9_2;
	pin AA25 = IOB_E15_0;
	pin AA26 = IOB_E12_0;
	pin AB1 = IOB_W12_0;
	pin AB2 = GND;
	pin AB3 = IOB_W3_0;
	pin AB4 = IOB_W3_1;
	pin AB5 = IOB_W6_2;
	pin AB6 = IOB_W6_3;
	pin AB7 = IOB_S1_3;
	pin AB8 = GND;
	pin AB9 = SERDES_S55_CH3_VCCIB;
	pin AB10 = SERDES_S55_CH2_VCCOB;
	pin AB11 = SERDES_S55_CH1_VCCIB;
	pin AB12 = SERDES_S55_CH0_VCCOB;
	pin AB13 = SERDES_S55_CH0_VCCIB;
	pin AB14 = SERDES_S91_CH3_VCCIB;
	pin AB15 = SERDES_S91_CH3_VCCOB;
	pin AB16 = SERDES_S91_CH2_VCCOB;
	pin AB17 = SERDES_S91_CH1_VCCOB;
	pin AB18 = SERDES_S91_CH0_VCCIB;
	pin AB19 = GND;
	pin AB20 = IOB_S172_2;
	pin AB21 = IOB_S172_3;
	pin AB22 = IOB_S178_1;
	pin AB23 = IOB_S178_0;
	pin AB24 = IOB_E3_0;
	pin AB25 = GND;
	pin AB26 = IOB_E12_1;
	pin AC1 = IOB_W12_1;
	pin AC2 = IOB_W9_0;
	pin AC3 = IOB_W9_1;
	pin AC4 = IOB_S4_1;
	pin AC5 = GND;
	pin AC6 = GND;
	pin AC7 = GND;
	pin AC8 = GND;
	pin AC9 = SERDES_S55_CLK_P;
	pin AC10 = SERDES_S55_CLK_N;
	pin AC11 = GND;
	pin AC12 = GND;
	pin AC13 = GND;
	pin AC14 = GND;
	pin AC15 = GND;
	pin AC16 = GND;
	pin AC17 = SERDES_S91_CLK_P;
	pin AC18 = SERDES_S91_CLK_N;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = IOB_S172_1;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E6_1;
	pin AC26 = IOB_E6_0;
	pin AD1 = IOB_W0_0;
	pin AD2 = IOB_W0_1;
	pin AD3 = IOB_S4_0;
	pin AD4 = IOB_S1_0;
	pin AD5 = GND;
	pin AD6 = SERDES_S55_CH3_IN_P;
	pin AD7 = SERDES_S55_CH3_IN_N;
	pin AD8 = SERDES_S55_CH2_IN_N;
	pin AD9 = SERDES_S55_CH2_IN_P;
	pin AD10 = SERDES_S55_CH1_IN_P;
	pin AD11 = SERDES_S55_CH1_IN_N;
	pin AD12 = SERDES_S55_CH0_IN_N;
	pin AD13 = SERDES_S55_CH0_IN_P;
	pin AD14 = SERDES_S91_CH3_IN_P;
	pin AD15 = SERDES_S91_CH3_IN_N;
	pin AD16 = SERDES_S91_CH2_IN_N;
	pin AD17 = SERDES_S91_CH2_IN_P;
	pin AD18 = SERDES_S91_CH1_IN_P;
	pin AD19 = SERDES_S91_CH1_IN_N;
	pin AD20 = SERDES_S91_CH0_IN_N;
	pin AD21 = SERDES_S91_CH0_IN_P;
	pin AD22 = GND;
	pin AD23 = IOB_S172_0;
	pin AD24 = IOB_E0_2;
	pin AD25 = IOB_E9_1;
	pin AD26 = IOB_E9_0;
	pin AE1 = GND;
	pin AE2 = IOB_S7_0;
	pin AE3 = IOB_S1_1;
	pin AE4 = IOB_S10_0;
	pin AE5 = GND;
	pin AE6 = GND;
	pin AE7 = GND;
	pin AE8 = GND;
	pin AE9 = GND;
	pin AE10 = GND;
	pin AE11 = GND;
	pin AE12 = GND;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = GND;
	pin AE16 = GND;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = IOB_S175_1;
	pin AE24 = IOB_E0_3;
	pin AE25 = IOB_E0_0;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S7_1;
	pin AF4 = IOB_S10_1;
	pin AF5 = GND;
	pin AF6 = SERDES_S55_CH3_OUT_P;
	pin AF7 = SERDES_S55_CH3_OUT_N;
	pin AF8 = SERDES_S55_CH2_OUT_N;
	pin AF9 = SERDES_S55_CH2_OUT_P;
	pin AF10 = SERDES_S55_CH1_OUT_P;
	pin AF11 = SERDES_S55_CH1_OUT_N;
	pin AF12 = SERDES_S55_CH0_OUT_N;
	pin AF13 = SERDES_S55_CH0_OUT_P;
	pin AF14 = SERDES_S91_CH3_OUT_P;
	pin AF15 = SERDES_S91_CH3_OUT_N;
	pin AF16 = SERDES_S91_CH2_OUT_N;
	pin AF17 = SERDES_S91_CH2_OUT_P;
	pin AF18 = SERDES_S91_CH1_OUT_P;
	pin AF19 = SERDES_S91_CH1_OUT_N;
	pin AF20 = SERDES_S91_CH0_OUT_N;
	pin AF21 = SERDES_S91_CH0_OUT_P;
	pin AF22 = GND;
	pin AF23 = IOB_S175_0;
	pin AF24 = IOB_E0_1;
	pin AF25 = GND;
}

// LFE3-150EA-FPBGA1156
bond BOND10 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N13_1;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N13_3;
	pin A8 = IOB_N16_2;
	pin A9 = IOB_N16_3;
	pin A10 = IOB_N37_0;
	pin A11 = IOB_N43_0;
	pin A12 = IOB_N49_0;
	pin A13 = IOB_N58_0;
	pin A14 = IOB_N73_0;
	pin A15 = IOB_N79_0;
	pin A16 = IOB_N85_0;
	pin A17 = IOB_N91_0;
	pin A18 = IOB_N94_0;
	pin A19 = IOB_N100_0;
	pin A20 = IOB_N106_0;
	pin A21 = IOB_N115_0;
	pin A22 = IOB_N121_0;
	pin A23 = IOB_N127_0;
	pin A24 = IOB_N133_0;
	pin A25 = IOB_N139_0;
	pin A26 = IOB_N163_2;
	pin A27 = IOB_N163_3;
	pin A28 = IOB_N163_1;
	pin A29 = IOB_N166_0;
	pin A30 = IOB_N166_1;
	pin A31 = IOB_N169_0;
	pin A32 = IOB_N175_0;
	pin A33 = IOB_N175_1;
	pin A34 = GND;
	pin B1 = IOB_N4_0;
	pin B2 = IOB_N4_1;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N10_0;
	pin B5 = GND;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N13_2;
	pin B8 = IOB_N19_0;
	pin B9 = GND;
	pin B10 = IOB_N37_1;
	pin B11 = IOB_N43_1;
	pin B12 = IOB_N49_1;
	pin B13 = IOB_N58_1;
	pin B14 = IOB_N73_1;
	pin B15 = IOB_N79_1;
	pin B16 = IOB_N85_1;
	pin B17 = IOB_N91_1;
	pin B18 = IOB_N94_1;
	pin B19 = IOB_N100_1;
	pin B20 = IOB_N106_1;
	pin B21 = IOB_N115_1;
	pin B22 = IOB_N121_1;
	pin B23 = IOB_N127_1;
	pin B24 = IOB_N133_1;
	pin B25 = IOB_N139_1;
	pin B26 = GND;
	pin B27 = IOB_N157_0;
	pin B28 = IOB_N163_0;
	pin B29 = NC;
	pin B30 = GND;
	pin B31 = IOB_N169_1;
	pin B32 = IOB_N178_0;
	pin B33 = M0;
	pin B34 = PROG_B;
	pin C1 = TDO;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N10_3;
	pin C6 = IOB_N7_3;
	pin C7 = NC;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N25_1;
	pin C10 = IOB_N58_3;
	pin C11 = IOB_N40_0;
	pin C12 = GND;
	pin C13 = IOB_N61_0;
	pin C14 = IOB_N67_0;
	pin C15 = GND;
	pin C16 = IOB_N82_0;
	pin C17 = IOB_N88_0;
	pin C18 = GND;
	pin C19 = IOB_N103_0;
	pin C20 = IOB_N112_0;
	pin C21 = GND;
	pin C22 = IOB_N124_0;
	pin C23 = IOB_N130_0;
	pin C24 = GND;
	pin C25 = IOB_N142_0;
	pin C26 = IOB_N154_2;
	pin C27 = IOB_N157_1;
	pin C28 = IOB_N139_2;
	pin C29 = IOB_N169_2;
	pin C30 = IOB_N169_3;
	pin C31 = IOB_N178_3;
	pin C32 = IOB_N178_1;
	pin C33 = INIT_B;
	pin C34 = CCLK;
	pin D1 = TCK;
	pin D2 = TMS;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N4_3;
	pin D5 = IOB_N7_2;
	pin D6 = IOB_N10_2;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N25_0;
	pin D10 = IOB_N58_2;
	pin D11 = IOB_N40_1;
	pin D12 = IOB_N52_0;
	pin D13 = IOB_N61_1;
	pin D14 = IOB_N67_1;
	pin D15 = IOB_N76_0;
	pin D16 = IOB_N82_1;
	pin D17 = IOB_N88_1;
	pin D18 = IOB_N97_0;
	pin D19 = IOB_N103_1;
	pin D20 = IOB_N112_1;
	pin D21 = IOB_N118_0;
	pin D22 = IOB_N124_1;
	pin D23 = IOB_N130_1;
	pin D24 = IOB_N136_0;
	pin D25 = IOB_N142_1;
	pin D26 = IOB_N154_3;
	pin D27 = IOB_N160_0;
	pin D28 = IOB_N139_3;
	pin D29 = IOB_N175_3;
	pin D30 = IOB_N175_2;
	pin D31 = IOB_N178_2;
	pin D32 = M2;
	pin D33 = IOB_E117_0;
	pin D34 = IOB_E117_1;
	pin E1 = TDI;
	pin E2 = GND;
	pin E3 = IOB_W114_3;
	pin E4 = IOB_N4_2;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = GND;
	pin E10 = IOB_N46_3;
	pin E11 = IOB_N46_0;
	pin E12 = IOB_N52_1;
	pin E13 = IOB_N55_0;
	pin E14 = NC;
	pin E15 = IOB_N76_1;
	pin E16 = IOB_N115_3;
	pin E17 = IOB_N79_2;
	pin E18 = IOB_N97_1;
	pin E19 = IOB_N91_2;
	pin E20 = IOB_N91_3;
	pin E21 = IOB_N118_1;
	pin E22 = IOB_N127_2;
	pin E23 = IOB_N127_3;
	pin E24 = IOB_N136_1;
	pin E25 = NC;
	pin E26 = GND;
	pin E27 = IOB_N160_1;
	pin E28 = NC;
	pin E29 = NC;
	pin E30 = GND;
	pin E31 = IOB_E114_2;
	pin E32 = IOB_E114_3;
	pin E33 = GND;
	pin E34 = IOB_E114_0;
	pin F1 = IOB_W114_1;
	pin F2 = IOB_W114_0;
	pin F3 = IOB_W114_2;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = NC;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = IOB_N46_2;
	pin F11 = GND;
	pin F12 = IOB_N46_1;
	pin F13 = IOB_N55_1;
	pin F14 = GND;
	pin F15 = NC;
	pin F16 = IOB_N115_2;
	pin F17 = GND;
	pin F18 = IOB_N79_3;
	pin F19 = IOB_N85_3;
	pin F20 = GND;
	pin F21 = IOB_N112_2;
	pin F22 = IOB_N112_3;
	pin F23 = GND;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = NC;
	pin F30 = M1;
	pin F31 = IOB_E117_3;
	pin F32 = IOB_E108_2;
	pin F33 = IOB_E108_3;
	pin F34 = IOB_E114_1;
	pin G1 = IOB_W111_1;
	pin G2 = IOB_W111_0;
	pin G3 = IOB_W111_2;
	pin G4 = IOB_W120_0;
	pin G5 = IOB_W120_1;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N40_2;
	pin G12 = IOB_N40_3;
	pin G13 = IOB_N55_2;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = IOB_N73_2;
	pin G17 = IOB_N73_3;
	pin G18 = IOB_N85_2;
	pin G19 = IOB_N97_2;
	pin G20 = IOB_N106_2;
	pin G21 = IOB_N106_3;
	pin G22 = NC;
	pin G23 = IOB_N133_2;
	pin G24 = NC;
	pin G25 = IOB_N142_3;
	pin G26 = IOB_N142_2;
	pin G27 = NC;
	pin G28 = NC;
	pin G29 = NC;
	pin G30 = IOB_E117_2;
	pin G31 = DONE;
	pin G32 = IOB_E111_3;
	pin G33 = IOB_E111_2;
	pin G34 = IOB_E111_0;
	pin H1 = IOB_W108_0;
	pin H2 = IOB_W108_3;
	pin H3 = IOB_W111_3;
	pin H4 = IOB_W117_1;
	pin H5 = IOB_W117_0;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = IOB_N25_2;
	pin H12 = IOB_N25_3;
	pin H13 = IOB_N49_3;
	pin H14 = IOB_N55_3;
	pin H15 = IOB_N61_3;
	pin H16 = IOB_N76_3;
	pin H17 = IOB_N88_3;
	pin H18 = IOB_N94_3;
	pin H19 = IOB_N97_3;
	pin H20 = IOB_N118_2;
	pin H21 = NC;
	pin H22 = IOB_N124_3;
	pin H23 = IOB_N133_3;
	pin H24 = NC;
	pin H25 = IOB_N166_3;
	pin H26 = IOB_N166_2;
	pin H27 = GND;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = NC;
	pin H31 = NC;
	pin H32 = NC;
	pin H33 = IOB_E111_1;
	pin H34 = IOB_E108_0;
	pin J1 = IOB_W108_1;
	pin J2 = GND;
	pin J3 = IOB_W108_2;
	pin J4 = NC;
	pin J5 = GND;
	pin J6 = IOB_W105_3;
	pin J7 = NC;
	pin J8 = NC;
	pin J9 = NC;
	pin J10 = NC;
	pin J11 = IOB_N19_3;
	pin J12 = IOB_N37_2;
	pin J13 = IOB_N43_3;
	pin J14 = IOB_N49_2;
	pin J15 = IOB_N61_2;
	pin J16 = IOB_N76_2;
	pin J17 = IOB_N88_2;
	pin J18 = IOB_N94_2;
	pin J19 = IOB_N103_2;
	pin J20 = IOB_N118_3;
	pin J21 = IOB_N124_2;
	pin J22 = IOB_N121_2;
	pin J23 = IOB_N121_3;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin J27 = NC;
	pin J28 = NC;
	pin J29 = NC;
	pin J30 = GND;
	pin J31 = NC;
	pin J32 = NC;
	pin J33 = GND;
	pin J34 = IOB_E108_1;
	pin K1 = IOB_W102_1;
	pin K2 = IOB_W102_0;
	pin K3 = IOB_W105_1;
	pin K4 = IOB_W105_0;
	pin K5 = IOB_W96_3;
	pin K6 = IOB_W96_2;
	pin K7 = IOB_W105_2;
	pin K8 = NC;
	pin K9 = NC;
	pin K10 = VCC_JTAG;
	pin K11 = IOB_N19_2;
	pin K12 = IOB_N37_3;
	pin K13 = IOB_N43_2;
	pin K14 = IOB_N52_2;
	pin K15 = IOB_N52_3;
	pin K16 = IOB_N82_2;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = IOB_N103_3;
	pin K20 = IOB_N100_2;
	pin K21 = IOB_N130_3;
	pin K22 = IOB_N130_2;
	pin K23 = IOB_N136_2;
	pin K24 = IOB_N136_3;
	pin K25 = NC;
	pin K26 = NC;
	pin K27 = NC;
	pin K28 = NC;
	pin K29 = IOB_E99_2;
	pin K30 = IOB_E99_3;
	pin K31 = IOB_E90_0;
	pin K32 = IOB_E90_1;
	pin K33 = IOB_E105_1;
	pin K34 = IOB_E105_0;
	pin L1 = IOB_W99_1;
	pin L2 = IOB_W99_0;
	pin L3 = GND;
	pin L4 = IOB_W96_1;
	pin L5 = IOB_W96_0;
	pin L6 = IOB_W90_3;
	pin L7 = IOB_W99_3;
	pin L8 = NC;
	pin L9 = IOB_W102_3;
	pin L10 = IOB_W102_2;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = VCCIO0;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = IOB_N82_3;
	pin L17 = VCCIO0;
	pin L18 = VCCIO1;
	pin L19 = IOB_N100_3;
	pin L20 = GND;
	pin L21 = GND;
	pin L22 = VCCIO1;
	pin L23 = GND;
	pin L24 = GND;
	pin L25 = NC;
	pin L26 = IOB_E105_2;
	pin L27 = NC;
	pin L28 = IOB_E96_2;
	pin L29 = GND;
	pin L30 = IOB_E90_3;
	pin L31 = IOB_E102_1;
	pin L32 = IOB_E102_0;
	pin L33 = IOB_E99_1;
	pin L34 = IOB_E99_0;
	pin M1 = IOB_W90_1;
	pin M2 = IOB_W90_0;
	pin M3 = IOB_W93_1;
	pin M4 = IOB_W93_0;
	pin M5 = IOB_W87_2;
	pin M6 = GND;
	pin M7 = IOB_W90_2;
	pin M8 = IOB_W99_2;
	pin M9 = IOB_W93_3;
	pin M10 = IOB_W84_2;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCIO0;
	pin M14 = VCCAUX;
	pin M15 = VCCAUX;
	pin M16 = GND;
	pin M17 = VCCIO0;
	pin M18 = VCCIO1;
	pin M19 = GND;
	pin M20 = VCCAUX;
	pin M21 = VCCAUX;
	pin M22 = VCCIO1;
	pin M23 = GND;
	pin M24 = GND;
	pin M25 = IOB_E105_3;
	pin M26 = IOB_E102_2;
	pin M27 = IOB_E102_3;
	pin M28 = IOB_E96_3;
	pin M29 = IOB_E90_2;
	pin M30 = IOB_E96_1;
	pin M31 = IOB_E96_0;
	pin M32 = GND;
	pin M33 = IOB_E93_1;
	pin M34 = IOB_E93_0;
	pin N1 = IOB_W84_1;
	pin N2 = IOB_W84_0;
	pin N3 = IOB_W87_1;
	pin N4 = IOB_W87_0;
	pin N5 = IOB_W87_3;
	pin N6 = IOB_W81_7;
	pin N7 = IOB_W81_6;
	pin N8 = IOB_W81_2;
	pin N9 = IOB_W93_2;
	pin N10 = IOB_W84_3;
	pin N11 = VCCIO7;
	pin N12 = VCCIO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCIO2;
	pin N24 = VCCIO2;
	pin N25 = VCCIO8;
	pin N26 = IOB_E87_2;
	pin N27 = IOB_E84_2;
	pin N28 = IOB_E84_3;
	pin N29 = IOB_E87_1;
	pin N30 = IOB_E87_0;
	pin N31 = IOB_E84_1;
	pin N32 = IOB_E84_0;
	pin N33 = IOB_E81_1;
	pin N34 = IOB_E81_0;
	pin P1 = IOB_W81_5;
	pin P2 = IOB_W81_4;
	pin P3 = GND;
	pin P4 = IOB_W81_1;
	pin P5 = IOB_W81_0;
	pin P6 = IOB_W75_3;
	pin P7 = IOB_W75_2;
	pin P8 = IOB_W81_3;
	pin P9 = IOB_W78_2;
	pin P10 = IOB_W78_3;
	pin P11 = GND;
	pin P12 = VCCAUX;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCAUX;
	pin P24 = GND;
	pin P25 = VCCIO8;
	pin P26 = IOB_E87_3;
	pin P27 = IOB_E81_3;
	pin P28 = IOB_E81_2;
	pin P29 = GND;
	pin P30 = IOB_E81_6;
	pin P31 = IOB_E81_5;
	pin P32 = IOB_E81_4;
	pin P33 = IOB_E78_1;
	pin P34 = IOB_E78_0;
	pin R1 = IOB_W75_1;
	pin R2 = IOB_W75_0;
	pin R3 = IOB_W72_1;
	pin R4 = IOB_W72_0;
	pin R5 = IOB_W78_1;
	pin R6 = GND;
	pin R7 = IOB_W78_0;
	pin R8 = IOB_W69_2;
	pin R9 = IOB_W72_2;
	pin R10 = IOB_W72_3;
	pin R11 = GND;
	pin R12 = VCCAUX;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCAUX;
	pin R24 = GND;
	pin R25 = IOB_E75_3;
	pin R26 = IOB_E75_2;
	pin R27 = IOB_E78_3;
	pin R28 = IOB_E78_2;
	pin R29 = IOB_E81_7;
	pin R30 = IOB_E75_1;
	pin R31 = IOB_E75_0;
	pin R32 = GND;
	pin R33 = IOB_E72_1;
	pin R34 = IOB_E72_0;
	pin T1 = IOB_W63_1;
	pin T2 = IOB_W63_0;
	pin T3 = IOB_W66_1;
	pin T4 = IOB_W66_0;
	pin T5 = IOB_W69_1;
	pin T6 = IOB_W69_0;
	pin T7 = IOB_W69_3;
	pin T8 = IOB_W66_3;
	pin T9 = IOB_W66_2;
	pin T10 = VTT7;
	pin T11 = VTT7;
	pin T12 = GND;
	pin T13 = VCCPLL_W;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCPLL_E;
	pin T23 = GND;
	pin T24 = VTT2;
	pin T25 = VTT2;
	pin T26 = IOB_E69_2;
	pin T27 = IOB_E69_3;
	pin T28 = IOB_E72_3;
	pin T29 = IOB_E72_2;
	pin T30 = IOB_E66_2;
	pin T31 = IOB_E69_1;
	pin T32 = IOB_E69_0;
	pin T33 = IOB_E66_1;
	pin T34 = IOB_E66_0;
	pin U1 = IOB_W60_1;
	pin U2 = IOB_W60_0;
	pin U3 = GND;
	pin U4 = IOB_W63_5;
	pin U5 = IOB_W63_4;
	pin U6 = IOB_W63_6;
	pin U7 = IOB_W63_7;
	pin U8 = IOB_W63_3;
	pin U9 = IOB_W63_2;
	pin U10 = GND;
	pin U11 = VCCIO7;
	pin U12 = VCCIO7;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCIO2;
	pin U24 = VCCIO2;
	pin U25 = GND;
	pin U26 = IOB_E63_2;
	pin U27 = IOB_E63_3;
	pin U28 = IOB_E60_2;
	pin U29 = GND;
	pin U30 = IOB_E66_3;
	pin U31 = IOB_E63_1;
	pin U32 = IOB_E63_0;
	pin U33 = IOB_E63_5;
	pin U34 = IOB_E63_4;
	pin V1 = IOB_W57_1;
	pin V2 = IOB_W57_0;
	pin V3 = IOB_W54_1;
	pin V4 = IOB_W54_0;
	pin V5 = IOB_W57_2;
	pin V6 = GND;
	pin V7 = IOB_W54_2;
	pin V8 = IOB_W60_3;
	pin V9 = IOB_W60_2;
	pin V10 = GND;
	pin V11 = VCCIO6;
	pin V12 = VCCIO6;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCIO3;
	pin V24 = VCCIO3;
	pin V25 = GND;
	pin V26 = IOB_E57_3;
	pin V27 = IOB_E57_2;
	pin V28 = IOB_E60_3;
	pin V29 = IOB_E54_2;
	pin V30 = IOB_E60_1;
	pin V31 = IOB_E60_0;
	pin V32 = GND;
	pin V33 = IOB_E63_7;
	pin V34 = IOB_E63_6;
	pin W1 = IOB_W51_1;
	pin W2 = IOB_W51_0;
	pin W3 = IOB_W48_1;
	pin W4 = IOB_W48_0;
	pin W5 = IOB_W57_3;
	pin W6 = IOB_W48_2;
	pin W7 = IOB_W54_3;
	pin W8 = IOB_W51_2;
	pin W9 = IOB_W51_3;
	pin W10 = VTT6;
	pin W11 = VTT6;
	pin W12 = GND;
	pin W13 = VCCPLL_W;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCPLL_E;
	pin W23 = XRES;
	pin W24 = VTT3;
	pin W25 = VTT3;
	pin W26 = IOB_E51_3;
	pin W27 = IOB_E51_2;
	pin W28 = IOB_E54_3;
	pin W29 = IOB_E51_1;
	pin W30 = IOB_E51_0;
	pin W31 = IOB_E54_1;
	pin W32 = IOB_E54_0;
	pin W33 = IOB_E57_1;
	pin W34 = IOB_E57_0;
	pin Y1 = IOB_W45_1;
	pin Y2 = IOB_W45_0;
	pin Y3 = GND;
	pin Y4 = IOB_W45_5;
	pin Y5 = IOB_W45_4;
	pin Y6 = IOB_W48_3;
	pin Y7 = IOB_W42_2;
	pin Y8 = IOB_W45_2;
	pin Y9 = IOB_W45_6;
	pin Y10 = IOB_W45_7;
	pin Y11 = GND;
	pin Y12 = VCCAUX;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCAUX;
	pin Y24 = GND;
	pin Y25 = IOB_E45_3;
	pin Y26 = IOB_E45_2;
	pin Y27 = IOB_E45_7;
	pin Y28 = IOB_E45_6;
	pin Y29 = GND;
	pin Y30 = IOB_E48_2;
	pin Y31 = IOB_E45_1;
	pin Y32 = IOB_E45_0;
	pin Y33 = IOB_E48_1;
	pin Y34 = IOB_E48_0;
	pin AA1 = IOB_W42_1;
	pin AA2 = IOB_W42_0;
	pin AA3 = IOB_W39_1;
	pin AA4 = IOB_W39_0;
	pin AA5 = IOB_W36_2;
	pin AA6 = GND;
	pin AA7 = IOB_W42_3;
	pin AA8 = IOB_W45_3;
	pin AA9 = IOB_W27_2;
	pin AA10 = IOB_W39_2;
	pin AA11 = GND;
	pin AA12 = VCCAUX;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCAUX;
	pin AA24 = GND;
	pin AA25 = IOB_E42_2;
	pin AA26 = IOB_E42_3;
	pin AA27 = IOB_E36_3;
	pin AA28 = IOB_E36_2;
	pin AA29 = IOB_E48_3;
	pin AA30 = IOB_E39_1;
	pin AA31 = IOB_E39_0;
	pin AA32 = GND;
	pin AA33 = IOB_E45_5;
	pin AA34 = IOB_E45_4;
	pin AB1 = IOB_W36_1;
	pin AB2 = IOB_W36_0;
	pin AB3 = IOB_W33_1;
	pin AB4 = IOB_W33_0;
	pin AB5 = IOB_W36_3;
	pin AB6 = IOB_W33_3;
	pin AB7 = IOB_W33_2;
	pin AB8 = IOB_W27_3;
	pin AB9 = IOB_W39_3;
	pin AB10 = IOB_W24_2;
	pin AB11 = VCCIO6;
	pin AB12 = VCCIO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCIO3;
	pin AB24 = VCCIO3;
	pin AB25 = IOB_E30_3;
	pin AB26 = IOB_E30_2;
	pin AB27 = IOB_E24_3;
	pin AB28 = IOB_E27_6;
	pin AB29 = IOB_E27_7;
	pin AB30 = IOB_E39_2;
	pin AB31 = IOB_E33_1;
	pin AB32 = IOB_E33_0;
	pin AB33 = IOB_E42_1;
	pin AB34 = IOB_E42_0;
	pin AC1 = IOB_W30_1;
	pin AC2 = IOB_W30_0;
	pin AC3 = GND;
	pin AC4 = IOB_W27_1;
	pin AC5 = IOB_W27_0;
	pin AC6 = IOB_W27_6;
	pin AC7 = IOB_W27_7;
	pin AC8 = IOB_W18_3;
	pin AC9 = IOB_W18_2;
	pin AC10 = IOB_W24_3;
	pin AC11 = GND;
	pin AC12 = GND;
	pin AC13 = VCCA;
	pin AC14 = VCCAUX;
	pin AC15 = VCCAUX;
	pin AC16 = GND;
	pin AC17 = VCCA;
	pin AC18 = VCCA;
	pin AC19 = GND;
	pin AC20 = VCCAUX;
	pin AC21 = VCCAUX;
	pin AC22 = VCCA;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = IOB_E21_2;
	pin AC26 = IOB_E21_3;
	pin AC27 = NC;
	pin AC28 = IOB_E24_2;
	pin AC29 = GND;
	pin AC30 = IOB_E39_3;
	pin AC31 = IOB_E27_5;
	pin AC32 = IOB_E27_4;
	pin AC33 = IOB_E36_1;
	pin AC34 = IOB_E36_0;
	pin AD1 = IOB_W27_5;
	pin AD2 = IOB_W27_4;
	pin AD3 = IOB_W24_1;
	pin AD4 = IOB_W24_0;
	pin AD5 = IOB_W30_2;
	pin AD6 = GND;
	pin AD7 = NC;
	pin AD8 = IOB_W15_3;
	pin AD9 = IOB_W15_2;
	pin AD10 = IOB_S1_3;
	pin AD11 = GND;
	pin AD12 = GND;
	pin AD13 = VCCA;
	pin AD14 = GND;
	pin AD15 = GND;
	pin AD16 = VCCA;
	pin AD17 = VCCA;
	pin AD18 = VCCA;
	pin AD19 = VCCA;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = VCCA;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = IOB_E18_3;
	pin AD26 = IOB_E18_2;
	pin AD27 = NC;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = IOB_E33_3;
	pin AD31 = IOB_E33_2;
	pin AD32 = GND;
	pin AD33 = IOB_E27_2;
	pin AD34 = IOB_E27_3;
	pin AE1 = IOB_W21_1;
	pin AE2 = IOB_W21_0;
	pin AE3 = IOB_W18_1;
	pin AE4 = IOB_W18_0;
	pin AE5 = IOB_W30_3;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = NC;
	pin AE9 = IOB_S1_2;
	pin AE10 = GND;
	pin AE11 = GND;
	pin AE12 = VCCA;
	pin AE13 = VCCA;
	pin AE14 = SERDES_S19_CH0_VCCOB;
	pin AE15 = SERDES_S19_CH0_VCCIB;
	pin AE16 = VCCA;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = VCCA;
	pin AE20 = SERDES_S127_CH3_VCCIB;
	pin AE21 = SERDES_S127_CH3_VCCOB;
	pin AE22 = VCCA;
	pin AE23 = VCCA;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = IOB_S178_3;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = IOB_E21_1;
	pin AE30 = IOB_E21_0;
	pin AE31 = IOB_E24_1;
	pin AE32 = IOB_E24_0;
	pin AE33 = IOB_E30_1;
	pin AE34 = IOB_E30_0;
	pin AF1 = NC;
	pin AF2 = GND;
	pin AF3 = NC;
	pin AF4 = NC;
	pin AF5 = GND;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = IOB_S4_2;
	pin AF10 = GND;
	pin AF11 = SERDES_S19_CH3_VCCIB;
	pin AF12 = SERDES_S19_CH2_VCCIB;
	pin AF13 = SERDES_S19_CH1_VCCIB;
	pin AF14 = SERDES_S55_CH3_VCCIB;
	pin AF15 = SERDES_S55_CH2_VCCIB;
	pin AF16 = SERDES_S55_CH1_VCCIB;
	pin AF17 = SERDES_S55_CH0_VCCIB;
	pin AF18 = SERDES_S91_CH3_VCCIB;
	pin AF19 = SERDES_S91_CH2_VCCIB;
	pin AF20 = SERDES_S91_CH1_VCCIB;
	pin AF21 = SERDES_S91_CH0_VCCIB;
	pin AF22 = SERDES_S127_CH2_VCCIB;
	pin AF23 = SERDES_S127_CH1_VCCIB;
	pin AF24 = SERDES_S127_CH0_VCCIB;
	pin AF25 = GND;
	pin AF26 = IOB_S178_2;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = GND;
	pin AF31 = IOB_E18_1;
	pin AF32 = IOB_E18_0;
	pin AF33 = GND;
	pin AF34 = IOB_E27_0;
	pin AG1 = NC;
	pin AG2 = NC;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = NC;
	pin AG6 = NC;
	pin AG7 = NC;
	pin AG8 = GND;
	pin AG9 = IOB_S4_3;
	pin AG10 = GND;
	pin AG11 = SERDES_S19_CH3_VCCOB;
	pin AG12 = SERDES_S19_CH2_VCCOB;
	pin AG13 = SERDES_S19_CH1_VCCOB;
	pin AG14 = SERDES_S55_CH3_VCCOB;
	pin AG15 = SERDES_S55_CH2_VCCOB;
	pin AG16 = SERDES_S55_CH1_VCCOB;
	pin AG17 = SERDES_S55_CH0_VCCOB;
	pin AG18 = SERDES_S91_CH3_VCCOB;
	pin AG19 = SERDES_S91_CH2_VCCOB;
	pin AG20 = SERDES_S91_CH1_VCCOB;
	pin AG21 = SERDES_S91_CH0_VCCOB;
	pin AG22 = SERDES_S127_CH2_VCCOB;
	pin AG23 = SERDES_S127_CH1_VCCOB;
	pin AG24 = SERDES_S127_CH0_VCCOB;
	pin AG25 = GND;
	pin AG26 = IOB_S169_3;
	pin AG27 = GND;
	pin AG28 = NC;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AG31 = NC;
	pin AG32 = NC;
	pin AG33 = NC;
	pin AG34 = IOB_E27_1;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = NC;
	pin AH6 = NC;
	pin AH7 = IOB_S1_0;
	pin AH8 = NC;
	pin AH9 = IOB_S10_2;
	pin AH10 = GND;
	pin AH11 = GND;
	pin AH12 = SERDES_S19_CLK_P;
	pin AH13 = SERDES_S19_CLK_N;
	pin AH14 = GND;
	pin AH15 = SERDES_S55_CLK_P;
	pin AH16 = SERDES_S55_CLK_N;
	pin AH17 = GND;
	pin AH18 = GND;
	pin AH19 = SERDES_S91_CLK_P;
	pin AH20 = SERDES_S91_CLK_N;
	pin AH21 = GND;
	pin AH22 = SERDES_S127_CLK_P;
	pin AH23 = SERDES_S127_CLK_N;
	pin AH24 = GND;
	pin AH25 = GND;
	pin AH26 = IOB_S169_2;
	pin AH27 = IOB_S175_2;
	pin AH28 = IOB_S175_3;
	pin AH29 = NC;
	pin AH30 = NC;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = IOB_E15_2;
	pin AH34 = NC;
	pin AJ1 = IOB_W21_2;
	pin AJ2 = IOB_W12_2;
	pin AJ3 = IOB_W12_3;
	pin AJ4 = IOB_W9_2;
	pin AJ5 = IOB_W6_2;
	pin AJ6 = IOB_W6_3;
	pin AJ7 = IOB_S1_1;
	pin AJ8 = IOB_S10_3;
	pin AJ9 = GND;
	pin AJ10 = GND;
	pin AJ11 = GND;
	pin AJ12 = GND;
	pin AJ13 = GND;
	pin AJ14 = GND;
	pin AJ15 = GND;
	pin AJ16 = GND;
	pin AJ17 = GND;
	pin AJ18 = GND;
	pin AJ19 = GND;
	pin AJ20 = GND;
	pin AJ21 = GND;
	pin AJ22 = GND;
	pin AJ23 = GND;
	pin AJ24 = GND;
	pin AJ25 = GND;
	pin AJ26 = GND;
	pin AJ27 = IOB_S172_3;
	pin AJ28 = IOB_S175_1;
	pin AJ29 = NC;
	pin AJ30 = NC;
	pin AJ31 = IOB_E9_2;
	pin AJ32 = NC;
	pin AJ33 = IOB_E15_3;
	pin AJ34 = IOB_E18_6;
	pin AK1 = IOB_W21_3;
	pin AK2 = GND;
	pin AK3 = IOB_W9_1;
	pin AK4 = IOB_W9_3;
	pin AK5 = GND;
	pin AK6 = IOB_S4_0;
	pin AK7 = IOB_S7_0;
	pin AK8 = IOB_S7_2;
	pin AK9 = GND;
	pin AK10 = SERDES_S19_CH3_IN_N;
	pin AK11 = SERDES_S19_CH2_IN_N;
	pin AK12 = SERDES_S19_CH1_IN_N;
	pin AK13 = SERDES_S19_CH0_IN_N;
	pin AK14 = SERDES_S55_CH3_IN_N;
	pin AK15 = SERDES_S55_CH2_IN_N;
	pin AK16 = SERDES_S55_CH1_IN_N;
	pin AK17 = SERDES_S55_CH0_IN_N;
	pin AK18 = SERDES_S91_CH3_IN_N;
	pin AK19 = SERDES_S91_CH2_IN_N;
	pin AK20 = SERDES_S91_CH1_IN_N;
	pin AK21 = SERDES_S91_CH0_IN_N;
	pin AK22 = SERDES_S127_CH3_IN_N;
	pin AK23 = SERDES_S127_CH2_IN_N;
	pin AK24 = SERDES_S127_CH1_IN_N;
	pin AK25 = SERDES_S127_CH0_IN_N;
	pin AK26 = GND;
	pin AK27 = IOB_S172_2;
	pin AK28 = IOB_S175_0;
	pin AK29 = IOB_S178_1;
	pin AK30 = GND;
	pin AK31 = IOB_E9_3;
	pin AK32 = IOB_E9_1;
	pin AK33 = GND;
	pin AK34 = IOB_E18_7;
	pin AL1 = IOB_W18_6;
	pin AL2 = IOB_W18_7;
	pin AL3 = IOB_W9_0;
	pin AL4 = IOB_W0_0;
	pin AL5 = IOB_W3_0;
	pin AL6 = IOB_S4_1;
	pin AL7 = IOB_S7_1;
	pin AL8 = IOB_S7_3;
	pin AL9 = GND;
	pin AL10 = SERDES_S19_CH3_IN_P;
	pin AL11 = SERDES_S19_CH2_IN_P;
	pin AL12 = SERDES_S19_CH1_IN_P;
	pin AL13 = SERDES_S19_CH0_IN_P;
	pin AL14 = SERDES_S55_CH3_IN_P;
	pin AL15 = SERDES_S55_CH2_IN_P;
	pin AL16 = SERDES_S55_CH1_IN_P;
	pin AL17 = SERDES_S55_CH0_IN_P;
	pin AL18 = SERDES_S91_CH3_IN_P;
	pin AL19 = SERDES_S91_CH2_IN_P;
	pin AL20 = SERDES_S91_CH1_IN_P;
	pin AL21 = SERDES_S91_CH0_IN_P;
	pin AL22 = SERDES_S127_CH3_IN_P;
	pin AL23 = SERDES_S127_CH2_IN_P;
	pin AL24 = SERDES_S127_CH1_IN_P;
	pin AL25 = SERDES_S127_CH0_IN_P;
	pin AL26 = GND;
	pin AL27 = IOB_S169_1;
	pin AL28 = IOB_S172_1;
	pin AL29 = IOB_S178_0;
	pin AL30 = IOB_E6_2;
	pin AL31 = IOB_E0_0;
	pin AL32 = IOB_E9_0;
	pin AL33 = IOB_E12_3;
	pin AL34 = IOB_E12_2;
	pin AM1 = IOB_W18_4;
	pin AM2 = IOB_W18_5;
	pin AM3 = IOB_W6_1;
	pin AM4 = IOB_W0_1;
	pin AM5 = IOB_W3_1;
	pin AM6 = IOB_W3_2;
	pin AM7 = IOB_S10_0;
	pin AM8 = IOB_S10_1;
	pin AM9 = GND;
	pin AM10 = GND;
	pin AM11 = GND;
	pin AM12 = GND;
	pin AM13 = GND;
	pin AM14 = GND;
	pin AM15 = GND;
	pin AM16 = GND;
	pin AM17 = GND;
	pin AM18 = GND;
	pin AM19 = GND;
	pin AM20 = GND;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = GND;
	pin AM24 = GND;
	pin AM25 = GND;
	pin AM26 = GND;
	pin AM27 = IOB_S169_0;
	pin AM28 = IOB_S172_0;
	pin AM29 = IOB_E0_2;
	pin AM30 = IOB_E6_3;
	pin AM31 = IOB_E0_1;
	pin AM32 = IOB_E6_1;
	pin AM33 = IOB_E18_5;
	pin AM34 = IOB_E18_4;
	pin AN1 = IOB_W15_0;
	pin AN2 = IOB_W15_1;
	pin AN3 = IOB_W6_0;
	pin AN4 = TEMP_SENSE;
	pin AN5 = GND;
	pin AN6 = IOB_W3_3;
	pin AN7 = IOB_S13_0;
	pin AN8 = IOB_S13_2;
	pin AN9 = GND;
	pin AN10 = SERDES_S19_CH3_OUT_N;
	pin AN11 = SERDES_S19_CH2_OUT_N;
	pin AN12 = SERDES_S19_CH1_OUT_N;
	pin AN13 = SERDES_S19_CH0_OUT_N;
	pin AN14 = SERDES_S55_CH3_OUT_N;
	pin AN15 = SERDES_S55_CH2_OUT_N;
	pin AN16 = SERDES_S55_CH1_OUT_N;
	pin AN17 = SERDES_S55_CH0_OUT_N;
	pin AN18 = SERDES_S91_CH3_OUT_N;
	pin AN19 = SERDES_S91_CH2_OUT_N;
	pin AN20 = SERDES_S91_CH1_OUT_N;
	pin AN21 = SERDES_S91_CH0_OUT_N;
	pin AN22 = SERDES_S127_CH3_OUT_N;
	pin AN23 = SERDES_S127_CH2_OUT_N;
	pin AN24 = SERDES_S127_CH1_OUT_N;
	pin AN25 = SERDES_S127_CH0_OUT_N;
	pin AN26 = GND;
	pin AN27 = IOB_S166_3;
	pin AN28 = IOB_S166_1;
	pin AN29 = IOB_E0_3;
	pin AN30 = GND;
	pin AN31 = IOB_E3_1;
	pin AN32 = IOB_E6_0;
	pin AN33 = IOB_E15_1;
	pin AN34 = IOB_E15_0;
	pin AP1 = GND;
	pin AP2 = IOB_W12_0;
	pin AP3 = IOB_W12_1;
	pin AP4 = TEMP_VSS;
	pin AP5 = IOB_W0_2;
	pin AP6 = IOB_W0_3;
	pin AP7 = IOB_S13_1;
	pin AP8 = IOB_S13_3;
	pin AP9 = GND;
	pin AP10 = SERDES_S19_CH3_OUT_P;
	pin AP11 = SERDES_S19_CH2_OUT_P;
	pin AP12 = SERDES_S19_CH1_OUT_P;
	pin AP13 = SERDES_S19_CH0_OUT_P;
	pin AP14 = SERDES_S55_CH3_OUT_P;
	pin AP15 = SERDES_S55_CH2_OUT_P;
	pin AP16 = SERDES_S55_CH1_OUT_P;
	pin AP17 = SERDES_S55_CH0_OUT_P;
	pin AP18 = SERDES_S91_CH3_OUT_P;
	pin AP19 = SERDES_S91_CH2_OUT_P;
	pin AP20 = SERDES_S91_CH1_OUT_P;
	pin AP21 = SERDES_S91_CH0_OUT_P;
	pin AP22 = SERDES_S127_CH3_OUT_P;
	pin AP23 = SERDES_S127_CH2_OUT_P;
	pin AP24 = SERDES_S127_CH1_OUT_P;
	pin AP25 = SERDES_S127_CH0_OUT_P;
	pin AP26 = GND;
	pin AP27 = IOB_S166_2;
	pin AP28 = IOB_S166_0;
	pin AP29 = IOB_E3_2;
	pin AP30 = IOB_E3_3;
	pin AP31 = IOB_E3_0;
	pin AP32 = IOB_E12_1;
	pin AP33 = IOB_E12_0;
	pin AP34 = GND;
}

device LAE3-17EA {
	chip CHIP0;
	bond CSBGA328 = BOND0;
	bond FTBGA256 = BOND1;
	bond FPBGA484 = BOND2;
	speed 6;
	speed 6L;
	combo CSBGA328 6;
	combo CSBGA328 6L;
	combo FTBGA256 6;
	combo FTBGA256 6L;
	combo FPBGA484 6;
	combo FPBGA484 6L;
}

device LFE3-17EA {
	chip CHIP0;
	bond CSBGA328 = BOND0;
	bond FTBGA256 = BOND1;
	bond FPBGA484 = BOND2;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo CSBGA328 6;
	combo CSBGA328 6L;
	combo CSBGA328 7;
	combo CSBGA328 7L;
	combo CSBGA328 8;
	combo CSBGA328 8L;
	combo CSBGA328 9;
	combo FTBGA256 6;
	combo FTBGA256 6L;
	combo FTBGA256 7;
	combo FTBGA256 7L;
	combo FTBGA256 8;
	combo FTBGA256 8L;
	combo FTBGA256 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
}

device LAE3-35EA {
	chip CHIP1;
	bond FTBGA256 = BOND3;
	bond FPBGA484 = BOND4;
	bond FPBGA672 = BOND5;
	speed 6;
	speed 6L;
	combo FTBGA256 6;
	combo FTBGA256 6L;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA672 6;
	combo FPBGA672 6L;
}

device LFE3-35EA {
	chip CHIP1;
	bond FTBGA256 = BOND3;
	bond FPBGA484 = BOND4;
	bond FPBGA672 = BOND5;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FTBGA256 6;
	combo FTBGA256 6L;
	combo FTBGA256 7;
	combo FTBGA256 7L;
	combo FTBGA256 8;
	combo FTBGA256 8L;
	combo FTBGA256 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
}

device LFE3-70E {
	chip CHIP2;
	bond FPBGA484 = BOND6;
	bond FPBGA672 = BOND7;
	bond FPBGA1156 = BOND8;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
	combo FPBGA1156 6;
	combo FPBGA1156 6L;
	combo FPBGA1156 7;
	combo FPBGA1156 7L;
	combo FPBGA1156 8;
	combo FPBGA1156 8L;
	combo FPBGA1156 9;
}

device LFE3-95E {
	chip CHIP2;
	bond FPBGA484 = BOND6;
	bond FPBGA672 = BOND7;
	bond FPBGA1156 = BOND8;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
	combo FPBGA1156 6;
	combo FPBGA1156 6L;
	combo FPBGA1156 7;
	combo FPBGA1156 7L;
	combo FPBGA1156 8;
	combo FPBGA1156 8L;
	combo FPBGA1156 9;
}

device LFE3-70EA {
	chip CHIP3;
	bond FPBGA484 = BOND6;
	bond FPBGA672 = BOND7;
	bond FPBGA1156 = BOND8;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
	combo FPBGA1156 6;
	combo FPBGA1156 6L;
	combo FPBGA1156 7;
	combo FPBGA1156 7L;
	combo FPBGA1156 8;
	combo FPBGA1156 8L;
	combo FPBGA1156 9;
}

device LFE3-95EA {
	chip CHIP3;
	bond FPBGA484 = BOND6;
	bond FPBGA672 = BOND7;
	bond FPBGA1156 = BOND8;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FPBGA484 6;
	combo FPBGA484 6L;
	combo FPBGA484 7;
	combo FPBGA484 7L;
	combo FPBGA484 8;
	combo FPBGA484 8L;
	combo FPBGA484 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
	combo FPBGA1156 6;
	combo FPBGA1156 6L;
	combo FPBGA1156 7;
	combo FPBGA1156 7L;
	combo FPBGA1156 8;
	combo FPBGA1156 8L;
	combo FPBGA1156 9;
}

device LFE3-150EA {
	chip CHIP4;
	bond FPBGA672 = BOND9;
	bond FPBGA1156 = BOND10;
	speed 6;
	speed 6L;
	speed 7;
	speed 7L;
	speed 8;
	speed 8L;
	speed 9;
	combo FPBGA672 6;
	combo FPBGA672 6L;
	combo FPBGA672 7;
	combo FPBGA672 7L;
	combo FPBGA672 8;
	combo FPBGA672 8L;
	combo FPBGA672 9;
	combo FPBGA1156 6;
	combo FPBGA1156 6L;
	combo FPBGA1156 7;
	combo FPBGA1156 7L;
	combo FPBGA1156 8;
	combo FPBGA1156 8L;
	combo FPBGA1156 9;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_H1: mux;
	wire X1_H4: mux;
	wire X1_V1: mux;
	wire X1_V4: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_W4_0: mux;
	wire X1_W4_1: branch E;
	wire X1_W5_0: mux;
	wire X1_W5_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_E4_0: mux;
	wire X1_E4_1: branch W;
	wire X1_E5_0: mux;
	wire X1_E5_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_S4_0: mux;
	wire X1_S4_1: branch N;
	wire X1_S5_0: mux;
	wire X1_S5_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X1_N4_0: mux;
	wire X1_N4_1: branch S;
	wire X1_N5_0: mux;
	wire X1_N5_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK1;
	wire PCLK2: regional PCLK2;
	wire PCLK3: regional PCLK3;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK1;
	wire PCLK6: regional PCLK2;
	wire PCLK7: regional PCLK3;
	wire SCLK0: regional SCLK0;
	wire SCLK1: regional SCLK1;
	wire SCLK2: regional SCLK2;
	wire SCLK3: regional SCLK3;
	wire SCLK4: regional SCLK0;
	wire SCLK5: regional SCLK1;
	wire SCLK6: regional SCLK2;
	wire SCLK7: regional SCLK3;
	wire HSDCLK0: branch SW;
	wire HSDCLK1: branch SW;
	wire HSDCLK2: branch SW;
	wire HSDCLK3: branch SW;
	wire HSDCLK4: branch SW;
	wire HSDCLK5: branch SW;
	wire HSDCLK6: branch SW;
	wire HSDCLK7: branch SW;
	wire VSDCLK0: regional VSDCLK;
	wire VSDCLK0_N: branch S;
	wire VSDCLK1: regional VSDCLK;
	wire VSDCLK1_N: branch S;
	wire VSDCLK2: regional VSDCLK;
	wire VSDCLK2_N: branch S;
	wire VSDCLK3: regional VSDCLK;
	wire VSDCLK3_N: branch S;
	wire VSDCLK4: regional VSDCLK;
	wire VSDCLK4_N: branch S;
	wire VSDCLK5: regional VSDCLK;
	wire VSDCLK5_N: branch S;
	wire VSDCLK6: regional VSDCLK;
	wire VSDCLK6_N: branch S;
	wire VSDCLK7: regional VSDCLK;
	wire VSDCLK7_N: branch S;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = TIE1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4;
				mux X0_E1 = TIE1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5;
				mux X0_S0 = TIE1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4;
				mux X0_S1 = TIE1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX0 | OUT_OFX1;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX2 | OUT_OFX3;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F0 | OUT_F6 | OUT_OFX6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F1 | OUT_F7 | OUT_OFX7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F0 | OUT_F6 | OUT_OFX6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F1 | OUT_F7 | OUT_OFX7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F4 | OUT_F6 | OUT_OFX6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_OFX7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F4 | OUT_F6 | OUT_OFX6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F4 | OUT_F7 | OUT_Q4;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F5 | OUT_F6 | OUT_Q5;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_F7 | OUT_Q4;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q5;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q0;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q1;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = TIE1 | HSDCLK0 | HSDCLK4 | IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = TIE1 | HSDCLK0 | HSDCLK4 | IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = TIE1 | HSDCLK3 | HSDCLK7;
				mux VSDCLK3 = TIE1 | HSDCLK3 | HSDCLK7;
				mux VSDCLK4 = TIE1 | HSDCLK2 | HSDCLK6;
				mux VSDCLK5 = TIE1 | HSDCLK2 | HSDCLK6;
				mux VSDCLK6 = TIE1 | HSDCLK1 | HSDCLK5;
				mux VSDCLK7 = TIE1 | HSDCLK1 | HSDCLK5;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = TIE1 | HSDCLK0 | HSDCLK4 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = TIE1 | HSDCLK0 | HSDCLK4 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = TIE1 | HSDCLK3 | HSDCLK7;
				mux VSDCLK3 = TIE1 | HSDCLK3 | HSDCLK7;
				mux VSDCLK4 = TIE1 | HSDCLK2 | HSDCLK6;
				mux VSDCLK5 = TIE1 | HSDCLK2 | HSDCLK6;
				mux VSDCLK6 = TIE1 | HSDCLK1 | HSDCLK5;
				mux VSDCLK7 = TIE1 | HSDCLK1 | HSDCLK5;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_EBR_IO {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_EBR_SCLK {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK0_N | IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK0_N = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK0 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK1_N | IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK1_N = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK1 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}

		tile_class INT_EBR_IO_SCLK {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_2 | X2_S6_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_2 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_2 | X2_S7_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_2 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N0_2 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_2 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | SCLK4 | SCLK5 | SCLK6 | SCLK7 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_H1 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_H4 = PCLK0 | PCLK1 | PCLK2 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V1 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_V4 = PCLK4 | PCLK5 | PCLK6 | PCLK7 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W0_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_W1_0 = X1_H1;
				permabuf X1_W4_0 = X1_H4;
				mux X1_W5_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_W1_6 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_E1_0 = X1_H1;
				permabuf X1_E4_0 = X1_H4;
				mux X1_E5_0 = X6_W2_6 | X6_W3_6 | X6_E2_6 | X6_E3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_S1_0 = X1_V1;
				permabuf X1_S4_0 = X1_V4;
				mux X1_S5_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_S1_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				permabuf X1_N1_0 = X1_V1;
				permabuf X1_N4_0 = X1_V4;
				mux X1_N5_0 = X6_S2_6 | X6_S3_6 | X6_N2_6 | X6_N3_6 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_W1_0 = TIE0 | X1_W1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_W2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_S4_1 | X1_N4_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_W3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_W4_0 = TIE1 | X1_W0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_W5_0 = TIE0 | X1_W1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_W6_0 = TIE1 | X1_W4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_W7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_S5_1 | X1_N5_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_E0_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_E1_0 = TIE0 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_E2_0 = TIE1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X1_N4_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_E3_0 = TIE0 | X1_W0_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_E4_0 = TIE1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X1_N5_0 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_E5_0 = TIE0 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_E6_0 = TIE1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X1_N4_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_E7_0 = TIE0 | X1_W5_0 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_S0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_S1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_S1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_S2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_S4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_S3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_S4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_S5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_S5_0 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_S6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_S4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_S7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X2_N0_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_0 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK0 | OUT_F0 | OUT_Q0;
				mux X2_N1_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S0_0 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK1 | OUT_F1 | OUT_Q1;
				mux X2_N2_0 = TIE1 | X1_W4_1 | X1_E0_0 | X1_E4_1 | X1_N4_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | SCLK2 | OUT_F2 | OUT_Q2;
				mux X2_N3_0 = TIE0 | X1_W0_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | SCLK3 | OUT_F3 | OUT_Q3;
				mux X2_N4_0 = TIE1 | X1_W0_1 | X1_E0_1 | X1_N0_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK4 | OUT_F4 | OUT_Q4;
				mux X2_N5_0 = TIE0 | X1_W1_1 | X1_E1_1 | X1_S5_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK5 | OUT_F5 | OUT_Q5;
				mux X2_N6_0 = TIE1 | X1_W4_1 | X1_E4_1 | X1_E5_0 | X1_N4_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | SCLK6 | OUT_F6 | OUT_Q6;
				mux X2_N7_0 = TIE0 | X1_W5_0 | X1_W5_1 | X1_E5_1 | X1_N5_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | SCLK7 | OUT_F7 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_W0_5 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_W0_6 | X6_W1_5 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_W1_6 | X6_W2_5 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_W2_6 | X6_W3_5 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_W0_1 | X1_E0_0 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X2_E0_2 | X2_E3_2 | X6_E0_5 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_W1_1 | X1_E1_1 | X1_E5_0 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_5 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_W4_1 | X1_E4_1 | X1_S4_1 | X1_N0_0 | X1_N4_1 | X2_W4_2 | X2_W7_2 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_5 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_0 | X1_N5_1 | X2_W5_2 | X2_W6_2 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_5 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_5 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_5 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_5 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_5 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_0 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S3_2 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_5 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_W5_0 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_S1_2 | X2_S2_2 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_5 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W4_1 | X1_E4_1 | X1_S0_0 | X1_S4_1 | X1_N4_1 | X2_S4_2 | X2_S7_2 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_5 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W5_1 | X1_E5_1 | X1_S5_0 | X1_S5_1 | X1_N5_1 | X2_S5_2 | X2_S6_2 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_5 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux HSDCLK0 = IMUX_C7 | OUT_F6 | OUT_F7;
				mux HSDCLK4 = IMUX_C6 | OUT_F6 | OUT_F7;
				mux VSDCLK0 = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK0_N | IMUX_A7 | OUT_F6 | OUT_F7;
				mux VSDCLK0_N = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK0 | IMUX_A6 | OUT_F6 | OUT_F7;
				mux VSDCLK1 = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK1_N | IMUX_B7 | OUT_F6 | OUT_F7;
				mux VSDCLK1_N = TIE1 | HSDCLK0 | HSDCLK4 | VSDCLK1 | IMUX_B6 | OUT_F6 | OUT_F7;
				mux VSDCLK2 = TIE1 | HSDCLK3 | HSDCLK7 | VSDCLK2_N;
				mux VSDCLK2_N = TIE1 | HSDCLK3 | HSDCLK7 | VSDCLK2;
				mux VSDCLK3 = TIE1 | HSDCLK3 | HSDCLK7 | VSDCLK3_N;
				mux VSDCLK3_N = TIE1 | HSDCLK3 | HSDCLK7 | VSDCLK3;
				mux VSDCLK4 = TIE1 | HSDCLK2 | HSDCLK6 | VSDCLK4_N;
				mux VSDCLK4_N = TIE1 | HSDCLK2 | HSDCLK6 | VSDCLK4;
				mux VSDCLK5 = TIE1 | HSDCLK2 | HSDCLK6 | VSDCLK5_N;
				mux VSDCLK5_N = TIE1 | HSDCLK2 | HSDCLK6 | VSDCLK5;
				mux VSDCLK6 = TIE1 | HSDCLK1 | HSDCLK5 | VSDCLK6_N;
				mux VSDCLK6_N = TIE1 | HSDCLK1 | HSDCLK5 | VSDCLK6;
				mux VSDCLK7 = TIE1 | HSDCLK1 | HSDCLK5 | VSDCLK7_N;
				mux VSDCLK7_N = TIE1 | HSDCLK1 | HSDCLK5 | VSDCLK7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E1_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_W5_1 | X1_E1_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_0 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N1_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W5_1 | X1_E0_0 | X1_E1_1 | X1_S0_1 | X1_N4_1 | X2_W1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S0_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W5_1 | X1_E1_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W0_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_0 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_1 | X1_E5_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S4_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_1 | X1_E5_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W4_0 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_0 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_W0_0 | X1_W1_1 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N4_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_W1_1 | X1_W5_0 | X1_E5_1 | X1_S4_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E4_0 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_0 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E0_0 | X1_E4_1 | X1_S0_1 | X1_N4_1 | X2_W3_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N2_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_E4_1 | X1_E5_0 | X1_S0_1 | X1_N4_1 | X2_W2_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_0 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N0_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_0 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q7;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_W0_1 | X1_E4_1 | X1_S5_1 | X1_N1_1 | X1_N5_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E2_0 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S3_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_W0_0 | X1_W4_1 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E7_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_W4_1 | X1_W5_0 | X1_E0_1 | X1_S4_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_0 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S7_0 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S0_0 | X1_S1_1 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W7_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_0 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W4_1 | X1_E0_1 | X1_S1_1 | X1_S5_0 | X1_N5_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_0 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | X2_N7_0 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E1 | X2_E4_1 | X2_E4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M7 = X0_W0 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_S4_1 | X2_S4_2;
				mux IMUX_CLK0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_CLK2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | SCLK0 | SCLK1 | SCLK2 | SCLK4 | SCLK5 | SCLK6 | SCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_LSR2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
				mux IMUX_CE2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK1 | SCLK2 | SCLK3 | SCLK7;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGA = CELL2.IMUX_B0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input OPOSB = CELL2.IMUX_C0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGA = CELL2.IMUX_D3;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input OPOSB = CELL2.IMUX_A4;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGA = CELL0.IMUX_B0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input OPOSB = CELL0.IMUX_C0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGA = CELL0.IMUX_D3;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input OPOSB = CELL0.IMUX_A4;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_A4                  IO3.OPOSB
			// wire CELL0.IMUX_A5                  IO3.ONEGB
			// wire CELL0.IMUX_B0                  IO2.ONEGA
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C0                  IO2.OPOSB
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D0                  IO2.ONEGB
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_D3                  IO3.ONEGA
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F0                   IO2.IPA
			// wire CELL0.OUT_F1                   IO2.INA
			// wire CELL0.OUT_F2                   IO2.IPB
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_F4                   IO3.IPA
			// wire CELL0.OUT_F5                   IO3.INA
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q2                   IO3.IPB
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_A4                  IO1.OPOSB
			// wire CELL2.IMUX_A5                  IO1.ONEGB
			// wire CELL2.IMUX_B0                  IO0.ONEGA
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C0                  IO0.OPOSB
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D0                  IO0.ONEGB
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_D3                  IO1.ONEGA
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.IPA
			// wire CELL2.OUT_F1                   IO0.INA
			// wire CELL2.OUT_F2                   IO0.IPB
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_F4                   IO1.IPA
			// wire CELL2.OUT_F5                   IO1.INA
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q2                   IO1.IPB
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class IO_DQS_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGA = CELL2.IMUX_B0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input OPOSB = CELL2.IMUX_C0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGA = CELL2.IMUX_D3;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input OPOSB = CELL2.IMUX_A4;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input OPOSB = CELL0.IMUX_C0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				input LSR = CELL0.IMUX_LSR1;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C0                  IO2.OPOSB
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D0                  IO2.ONEGB
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F0                   IO2.IPA
			// wire CELL0.OUT_F1                   IO2.INA
			// wire CELL0.OUT_F2                   IO2.IPB
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_A4                  IO1.OPOSB
			// wire CELL2.IMUX_A5                  IO1.ONEGB
			// wire CELL2.IMUX_B0                  IO0.ONEGA
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C0                  IO0.OPOSB
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D0                  IO0.ONEGB
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_D3                  IO1.ONEGA
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.IPA
			// wire CELL2.OUT_F1                   IO0.INA
			// wire CELL2.OUT_F2                   IO0.IPB
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_F4                   IO1.IPA
			// wire CELL2.OUT_F5                   IO1.INA
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q2                   IO1.IPB
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class IO_DQS_DUMMY_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGA = CELL2.IMUX_B0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input OPOSB = CELL2.IMUX_C0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGA = CELL2.IMUX_D3;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input OPOSB = CELL2.IMUX_A4;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGA = CELL0.IMUX_B0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input OPOSB = CELL0.IMUX_C0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGA = CELL0.IMUX_D3;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input OPOSB = CELL0.IMUX_A4;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_A4                  IO3.OPOSB
			// wire CELL0.IMUX_A5                  IO3.ONEGB
			// wire CELL0.IMUX_B0                  IO2.ONEGA
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C0                  IO2.OPOSB
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D0                  IO2.ONEGB
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_D3                  IO3.ONEGA
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F0                   IO2.IPA
			// wire CELL0.OUT_F1                   IO2.INA
			// wire CELL0.OUT_F2                   IO2.IPB
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_F4                   IO3.IPA
			// wire CELL0.OUT_F5                   IO3.INA
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q2                   IO3.IPB
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_A4                  IO1.OPOSB
			// wire CELL2.IMUX_A5                  IO1.ONEGB
			// wire CELL2.IMUX_B0                  IO0.ONEGA
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C0                  IO0.OPOSB
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D0                  IO0.ONEGB
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_D3                  IO1.ONEGA
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.IPA
			// wire CELL2.OUT_F1                   IO0.INA
			// wire CELL2.OUT_F2                   IO0.IPB
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_F4                   IO1.IPA
			// wire CELL2.OUT_F5                   IO1.INA
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q2                   IO1.IPB
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class IO_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGA = CELL2.IMUX_B0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input OPOSB = CELL2.IMUX_C0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGA = CELL2.IMUX_D3;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input OPOSB = CELL2.IMUX_A4;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGA = CELL0.IMUX_B0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input OPOSB = CELL0.IMUX_C0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGA = CELL0.IMUX_D3;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input OPOSB = CELL0.IMUX_A4;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_A4                  IO3.OPOSB
			// wire CELL0.IMUX_A5                  IO3.ONEGB
			// wire CELL0.IMUX_B0                  IO2.ONEGA
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C0                  IO2.OPOSB
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D0                  IO2.ONEGB
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_D3                  IO3.ONEGA
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F0                   IO2.IPA
			// wire CELL0.OUT_F1                   IO2.INA
			// wire CELL0.OUT_F2                   IO2.IPB
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_F4                   IO3.IPA
			// wire CELL0.OUT_F5                   IO3.INA
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q2                   IO3.IPB
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_A4                  IO1.OPOSB
			// wire CELL2.IMUX_A5                  IO1.ONEGB
			// wire CELL2.IMUX_B0                  IO0.ONEGA
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C0                  IO0.OPOSB
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D0                  IO0.ONEGB
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_D3                  IO1.ONEGA
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.IPA
			// wire CELL2.OUT_F1                   IO0.INA
			// wire CELL2.OUT_F2                   IO0.IPB
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_F4                   IO1.IPA
			// wire CELL2.OUT_F5                   IO1.INA
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q2                   IO1.IPB
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class IO_DQS_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGA = CELL2.IMUX_B0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input OPOSB = CELL2.IMUX_C0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGA = CELL2.IMUX_D3;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input OPOSB = CELL2.IMUX_A4;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input OPOSB = CELL0.IMUX_C0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				input LSR = CELL0.IMUX_LSR1;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C0                  IO2.OPOSB
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D0                  IO2.ONEGB
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F0                   IO2.IPA
			// wire CELL0.OUT_F1                   IO2.INA
			// wire CELL0.OUT_F2                   IO2.IPB
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_A4                  IO1.OPOSB
			// wire CELL2.IMUX_A5                  IO1.ONEGB
			// wire CELL2.IMUX_B0                  IO0.ONEGA
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C0                  IO0.OPOSB
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D0                  IO0.ONEGB
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_D3                  IO1.ONEGA
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F0                   IO0.IPA
			// wire CELL2.OUT_F1                   IO0.INA
			// wire CELL2.OUT_F2                   IO0.IPB
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_F4                   IO1.IPA
			// wire CELL2.OUT_F5                   IO1.INA
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q2                   IO1.IPB
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class XSIO_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				input LSR = CELL2.IMUX_LSR0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				input LSR = CELL2.IMUX_LSR1;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				input LSR = CELL0.IMUX_LSR0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				input LSR = CELL0.IMUX_LSR1;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO2.OPOSA
			// wire CELL0.IMUX_A1                  IO2.TS
			// wire CELL0.IMUX_A2                  IO2.DEL0
			// wire CELL0.IMUX_A3                  IO3.DEL1
			// wire CELL0.IMUX_B1                  IO2.DEL3
			// wire CELL0.IMUX_B2                  IO3.TS
			// wire CELL0.IMUX_B3                  IO3.DEL0
			// wire CELL0.IMUX_C1                  IO2.DEL2
			// wire CELL0.IMUX_C2                  IO3.DEL3
			// wire CELL0.IMUX_C3                  IO3.OPOSA
			// wire CELL0.IMUX_D1                  IO2.DEL1
			// wire CELL0.IMUX_D2                  IO3.DEL2
			// wire CELL0.IMUX_LSR0                IO2.LSR
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.OUT_F3                   IO2.INB
			// wire CELL0.OUT_Q0                   IO2.INDD
			// wire CELL0.OUT_Q1                   IO3.INDD
			// wire CELL0.OUT_Q3                   IO3.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL2.IMUX_A0                  IO0.OPOSA
			// wire CELL2.IMUX_A1                  IO0.TS
			// wire CELL2.IMUX_A2                  IO0.DEL0
			// wire CELL2.IMUX_A3                  IO1.DEL1
			// wire CELL2.IMUX_B1                  IO0.DEL3
			// wire CELL2.IMUX_B2                  IO1.TS
			// wire CELL2.IMUX_B3                  IO1.DEL0
			// wire CELL2.IMUX_C1                  IO0.DEL2
			// wire CELL2.IMUX_C2                  IO1.DEL3
			// wire CELL2.IMUX_C3                  IO1.OPOSA
			// wire CELL2.IMUX_D1                  IO0.DEL1
			// wire CELL2.IMUX_D2                  IO1.DEL2
			// wire CELL2.IMUX_CLK0                IO0.CLK
			// wire CELL2.IMUX_CLK1                IO1.CLK
			// wire CELL2.IMUX_LSR0                IO0.LSR
			// wire CELL2.IMUX_LSR1                IO1.LSR
			// wire CELL2.IMUX_CE0                 IO0.CE
			// wire CELL2.IMUX_CE1                 IO1.CE
			// wire CELL2.OUT_F3                   IO0.INB
			// wire CELL2.OUT_Q0                   IO0.INDD
			// wire CELL2.OUT_Q1                   IO1.INDD
			// wire CELL2.OUT_Q3                   IO1.INB
		}

		tile_class XSIO_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				input LSR = CELL0.IMUX_LSR0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				input LSR = CELL0.IMUX_LSR1;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				input LSR = CELL2.IMUX_LSR0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				input LSR = CELL2.IMUX_LSR1;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO0.OPOSA
			// wire CELL0.IMUX_A1                  IO0.TS
			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B2                  IO1.TS
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_C3                  IO1.OPOSA
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL2.IMUX_A0                  IO2.OPOSA
			// wire CELL2.IMUX_A1                  IO2.TS
			// wire CELL2.IMUX_A2                  IO2.DEL0
			// wire CELL2.IMUX_A3                  IO3.DEL1
			// wire CELL2.IMUX_B1                  IO2.DEL3
			// wire CELL2.IMUX_B2                  IO3.TS
			// wire CELL2.IMUX_B3                  IO3.DEL0
			// wire CELL2.IMUX_C1                  IO2.DEL2
			// wire CELL2.IMUX_C2                  IO3.DEL3
			// wire CELL2.IMUX_C3                  IO3.OPOSA
			// wire CELL2.IMUX_D1                  IO2.DEL1
			// wire CELL2.IMUX_D2                  IO3.DEL2
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_LSR1                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.IMUX_CE1                 IO3.CE
			// wire CELL2.OUT_F3                   IO2.INB
			// wire CELL2.OUT_Q0                   IO2.INDD
			// wire CELL2.OUT_Q1                   IO3.INDD
			// wire CELL2.OUT_Q3                   IO3.INB
		}

		tile_class SIO_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO0.OPOSA
			// wire CELL0.IMUX_A1                  IO0.TS
			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_A5                  IO1.ONEGB
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B2                  IO1.TS
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_C3                  IO1.OPOSA
			// wire CELL0.IMUX_D0                  IO0.ONEGB
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F0                   IO0.IPA
			// wire CELL0.OUT_F1                   IO0.INA
			// wire CELL0.OUT_F2                   IO0.IPB
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_F4                   IO1.IPA
			// wire CELL0.OUT_F5                   IO1.INA
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q2                   IO1.IPB
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL2.IMUX_A0                  IO2.OPOSA
			// wire CELL2.IMUX_A1                  IO2.TS
			// wire CELL2.IMUX_A2                  IO2.DEL0
			// wire CELL2.IMUX_A3                  IO3.DEL1
			// wire CELL2.IMUX_A5                  IO3.ONEGB
			// wire CELL2.IMUX_B1                  IO2.DEL3
			// wire CELL2.IMUX_B2                  IO3.TS
			// wire CELL2.IMUX_B3                  IO3.DEL0
			// wire CELL2.IMUX_C1                  IO2.DEL2
			// wire CELL2.IMUX_C2                  IO3.DEL3
			// wire CELL2.IMUX_C3                  IO3.OPOSA
			// wire CELL2.IMUX_D0                  IO2.ONEGB
			// wire CELL2.IMUX_D1                  IO2.DEL1
			// wire CELL2.IMUX_D2                  IO3.DEL2
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_LSR1                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.IMUX_CE1                 IO3.CE
			// wire CELL2.OUT_F0                   IO2.IPA
			// wire CELL2.OUT_F1                   IO2.INA
			// wire CELL2.OUT_F2                   IO2.IPB
			// wire CELL2.OUT_F3                   IO2.INB
			// wire CELL2.OUT_F4                   IO3.IPA
			// wire CELL2.OUT_F5                   IO3.INA
			// wire CELL2.OUT_Q0                   IO2.INDD
			// wire CELL2.OUT_Q1                   IO3.INDD
			// wire CELL2.OUT_Q2                   IO3.IPB
			// wire CELL2.OUT_Q3                   IO3.INB
		}

		tile_class SIO_A_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INA = CELL2.OUT_F5;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				output IPA = CELL2.OUT_F4;
				output IPB = CELL2.OUT_Q2;
				input LSR = CELL2.IMUX_LSR1;
				input ONEGB = CELL2.IMUX_A5;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO0.OPOSA
			// wire CELL0.IMUX_A1                  IO0.TS
			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_A5                  IO1.ONEGB
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B2                  IO1.TS
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_C3                  IO1.OPOSA
			// wire CELL0.IMUX_D0                  IO0.ONEGB
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F0                   IO0.IPA
			// wire CELL0.OUT_F1                   IO0.INA
			// wire CELL0.OUT_F2                   IO0.IPB
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_F4                   IO1.IPA
			// wire CELL0.OUT_F5                   IO1.INA
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q2                   IO1.IPB
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL2.IMUX_A0                  IO2.OPOSA
			// wire CELL2.IMUX_A1                  IO2.TS
			// wire CELL2.IMUX_A2                  IO2.DEL0
			// wire CELL2.IMUX_A3                  IO3.DEL1
			// wire CELL2.IMUX_A5                  IO3.ONEGB
			// wire CELL2.IMUX_B1                  IO2.DEL3
			// wire CELL2.IMUX_B2                  IO3.TS
			// wire CELL2.IMUX_B3                  IO3.DEL0
			// wire CELL2.IMUX_C1                  IO2.DEL2
			// wire CELL2.IMUX_C2                  IO3.DEL3
			// wire CELL2.IMUX_C3                  IO3.OPOSA
			// wire CELL2.IMUX_D0                  IO2.ONEGB
			// wire CELL2.IMUX_D1                  IO2.DEL1
			// wire CELL2.IMUX_D2                  IO3.DEL2
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_LSR1                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.IMUX_CE1                 IO3.CE
			// wire CELL2.OUT_F0                   IO2.IPA
			// wire CELL2.OUT_F1                   IO2.INA
			// wire CELL2.OUT_F2                   IO2.IPB
			// wire CELL2.OUT_F3                   IO2.INB
			// wire CELL2.OUT_F4                   IO3.IPA
			// wire CELL2.OUT_F5                   IO3.INA
			// wire CELL2.OUT_Q0                   IO2.INDD
			// wire CELL2.OUT_Q1                   IO3.INDD
			// wire CELL2.OUT_Q2                   IO3.IPB
			// wire CELL2.OUT_Q3                   IO3.INB
		}

		tile_class SIO_DQS_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
				input ONEGB = CELL0.IMUX_D0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
				input ONEGB = CELL0.IMUX_A5;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INA = CELL2.OUT_F1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				output IPA = CELL2.OUT_F0;
				output IPB = CELL2.OUT_F2;
				input LSR = CELL2.IMUX_LSR0;
				input ONEGB = CELL2.IMUX_D0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				input LSR = CELL2.IMUX_LSR1;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO0.OPOSA
			// wire CELL0.IMUX_A1                  IO0.TS
			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_A5                  IO1.ONEGB
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B2                  IO1.TS
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_C3                  IO1.OPOSA
			// wire CELL0.IMUX_D0                  IO0.ONEGB
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F0                   IO0.IPA
			// wire CELL0.OUT_F1                   IO0.INA
			// wire CELL0.OUT_F2                   IO0.IPB
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_F4                   IO1.IPA
			// wire CELL0.OUT_F5                   IO1.INA
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q2                   IO1.IPB
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL2.IMUX_A0                  IO2.OPOSA
			// wire CELL2.IMUX_A1                  IO2.TS
			// wire CELL2.IMUX_A2                  IO2.DEL0
			// wire CELL2.IMUX_A3                  IO3.DEL1
			// wire CELL2.IMUX_B1                  IO2.DEL3
			// wire CELL2.IMUX_B2                  IO3.TS
			// wire CELL2.IMUX_B3                  IO3.DEL0
			// wire CELL2.IMUX_C1                  IO2.DEL2
			// wire CELL2.IMUX_C2                  IO3.DEL3
			// wire CELL2.IMUX_C3                  IO3.OPOSA
			// wire CELL2.IMUX_D0                  IO2.ONEGB
			// wire CELL2.IMUX_D1                  IO2.DEL1
			// wire CELL2.IMUX_D2                  IO3.DEL2
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_LSR1                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.IMUX_CE1                 IO3.CE
			// wire CELL2.OUT_F0                   IO2.IPA
			// wire CELL2.OUT_F1                   IO2.INA
			// wire CELL2.OUT_F2                   IO2.IPB
			// wire CELL2.OUT_F3                   IO2.INB
			// wire CELL2.OUT_Q0                   IO2.INDD
			// wire CELL2.OUT_Q1                   IO3.INDD
			// wire CELL2.OUT_Q3                   IO3.INB
		}

		tile_class XSIO_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				input LSR = CELL0.IMUX_LSR0;
				input OPOSA = CELL0.IMUX_A0;
				input TS = CELL0.IMUX_A1;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				input LSR = CELL0.IMUX_LSR1;
				input OPOSA = CELL0.IMUX_C3;
				input TS = CELL0.IMUX_B2;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL2.IMUX_A2;
				input DEL1 = CELL2.IMUX_D1;
				input DEL2 = CELL2.IMUX_C1;
				input DEL3 = CELL2.IMUX_B1;
				output INB = CELL2.OUT_F3;
				output INDD = CELL2.OUT_Q0;
				input LSR = CELL2.IMUX_LSR0;
				input OPOSA = CELL2.IMUX_A0;
				input TS = CELL2.IMUX_A1;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL2.IMUX_B3;
				input DEL1 = CELL2.IMUX_A3;
				input DEL2 = CELL2.IMUX_D2;
				input DEL3 = CELL2.IMUX_C2;
				output INB = CELL2.OUT_Q3;
				output INDD = CELL2.OUT_Q1;
				input LSR = CELL2.IMUX_LSR1;
				input OPOSA = CELL2.IMUX_C3;
				input TS = CELL2.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  IO0.OPOSA
			// wire CELL0.IMUX_A1                  IO0.TS
			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B2                  IO1.TS
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_C3                  IO1.OPOSA
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL2.IMUX_A0                  IO2.OPOSA
			// wire CELL2.IMUX_A1                  IO2.TS
			// wire CELL2.IMUX_A2                  IO2.DEL0
			// wire CELL2.IMUX_A3                  IO3.DEL1
			// wire CELL2.IMUX_B1                  IO2.DEL3
			// wire CELL2.IMUX_B2                  IO3.TS
			// wire CELL2.IMUX_B3                  IO3.DEL0
			// wire CELL2.IMUX_C1                  IO2.DEL2
			// wire CELL2.IMUX_C2                  IO3.DEL3
			// wire CELL2.IMUX_C3                  IO3.OPOSA
			// wire CELL2.IMUX_D1                  IO2.DEL1
			// wire CELL2.IMUX_D2                  IO3.DEL2
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_LSR1                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.IMUX_CE1                 IO3.CE
			// wire CELL2.OUT_F3                   IO2.INB
			// wire CELL2.OUT_Q0                   IO2.INDD
			// wire CELL2.OUT_Q1                   IO3.INDD
			// wire CELL2.OUT_Q3                   IO3.INB
		}

		tile_class IO_PLL_W {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL1.IMUX_A2;
				input DEL1 = CELL1.IMUX_D1;
				input DEL2 = CELL1.IMUX_C1;
				input DEL3 = CELL1.IMUX_B1;
				output INA = CELL1.OUT_F1;
				output INB = CELL1.OUT_F3;
				output INDD = CELL1.OUT_Q0;
				output IPA = CELL1.OUT_F0;
				output IPB = CELL1.OUT_F2;
				input LSR = CELL1.IMUX_LSR0;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL1.IMUX_B3;
				input DEL1 = CELL1.IMUX_A3;
				input DEL2 = CELL1.IMUX_D2;
				input DEL3 = CELL1.IMUX_C2;
				output INA = CELL1.OUT_F5;
				output INB = CELL1.OUT_Q3;
				output INDD = CELL1.OUT_Q1;
				output IPA = CELL1.OUT_F4;
				output IPB = CELL1.OUT_Q2;
				input LSR = CELL1.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F0                   IO0.IPA
			// wire CELL0.OUT_F1                   IO0.INA
			// wire CELL0.OUT_F2                   IO0.IPB
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_F4                   IO1.IPA
			// wire CELL0.OUT_F5                   IO1.INA
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q2                   IO1.IPB
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_A2                  IO2.DEL0
			// wire CELL1.IMUX_A3                  IO3.DEL1
			// wire CELL1.IMUX_B1                  IO2.DEL3
			// wire CELL1.IMUX_B3                  IO3.DEL0
			// wire CELL1.IMUX_C1                  IO2.DEL2
			// wire CELL1.IMUX_C2                  IO3.DEL3
			// wire CELL1.IMUX_D1                  IO2.DEL1
			// wire CELL1.IMUX_D2                  IO3.DEL2
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_LSR0                IO2.LSR
			// wire CELL1.IMUX_LSR1                IO3.LSR
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL1.OUT_F0                   IO2.IPA
			// wire CELL1.OUT_F1                   IO2.INA
			// wire CELL1.OUT_F2                   IO2.IPB
			// wire CELL1.OUT_F3                   IO2.INB
			// wire CELL1.OUT_F4                   IO3.IPA
			// wire CELL1.OUT_F5                   IO3.INA
			// wire CELL1.OUT_Q0                   IO2.INDD
			// wire CELL1.OUT_Q1                   IO3.INDD
			// wire CELL1.OUT_Q2                   IO3.IPB
			// wire CELL1.OUT_Q3                   IO3.INB
		}

		tile_class IO_PLL_E {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				input DEL0 = CELL0.IMUX_A2;
				input DEL1 = CELL0.IMUX_D1;
				input DEL2 = CELL0.IMUX_C1;
				input DEL3 = CELL0.IMUX_B1;
				output INA = CELL0.OUT_F1;
				output INB = CELL0.OUT_F3;
				output INDD = CELL0.OUT_Q0;
				output IPA = CELL0.OUT_F0;
				output IPB = CELL0.OUT_F2;
				input LSR = CELL0.IMUX_LSR0;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK1;
				input DEL0 = CELL0.IMUX_B3;
				input DEL1 = CELL0.IMUX_A3;
				input DEL2 = CELL0.IMUX_D2;
				input DEL3 = CELL0.IMUX_C2;
				output INA = CELL0.OUT_F5;
				output INB = CELL0.OUT_Q3;
				output INDD = CELL0.OUT_Q1;
				output IPA = CELL0.OUT_F4;
				output IPB = CELL0.OUT_Q2;
				input LSR = CELL0.IMUX_LSR1;
			}

			bel IO2 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				input DEL0 = CELL1.IMUX_A2;
				input DEL1 = CELL1.IMUX_D1;
				input DEL2 = CELL1.IMUX_C1;
				input DEL3 = CELL1.IMUX_B1;
				output INA = CELL1.OUT_F1;
				output INB = CELL1.OUT_F3;
				output INDD = CELL1.OUT_Q0;
				output IPA = CELL1.OUT_F0;
				output IPB = CELL1.OUT_F2;
				input LSR = CELL1.IMUX_LSR0;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK1;
				input DEL0 = CELL1.IMUX_B3;
				input DEL1 = CELL1.IMUX_A3;
				input DEL2 = CELL1.IMUX_D2;
				input DEL3 = CELL1.IMUX_C2;
				output INA = CELL1.OUT_F5;
				output INB = CELL1.OUT_Q3;
				output INDD = CELL1.OUT_Q1;
				output IPA = CELL1.OUT_F4;
				output IPB = CELL1.OUT_Q2;
				input LSR = CELL1.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A2                  IO0.DEL0
			// wire CELL0.IMUX_A3                  IO1.DEL1
			// wire CELL0.IMUX_B1                  IO0.DEL3
			// wire CELL0.IMUX_B3                  IO1.DEL0
			// wire CELL0.IMUX_C1                  IO0.DEL2
			// wire CELL0.IMUX_C2                  IO1.DEL3
			// wire CELL0.IMUX_D1                  IO0.DEL1
			// wire CELL0.IMUX_D2                  IO1.DEL2
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_CLK1                IO1.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO1.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.OUT_F0                   IO0.IPA
			// wire CELL0.OUT_F1                   IO0.INA
			// wire CELL0.OUT_F2                   IO0.IPB
			// wire CELL0.OUT_F3                   IO0.INB
			// wire CELL0.OUT_F4                   IO1.IPA
			// wire CELL0.OUT_F5                   IO1.INA
			// wire CELL0.OUT_Q0                   IO0.INDD
			// wire CELL0.OUT_Q1                   IO1.INDD
			// wire CELL0.OUT_Q2                   IO1.IPB
			// wire CELL0.OUT_Q3                   IO1.INB
			// wire CELL1.IMUX_A2                  IO2.DEL0
			// wire CELL1.IMUX_A3                  IO3.DEL1
			// wire CELL1.IMUX_B1                  IO2.DEL3
			// wire CELL1.IMUX_B3                  IO3.DEL0
			// wire CELL1.IMUX_C1                  IO2.DEL2
			// wire CELL1.IMUX_C2                  IO3.DEL3
			// wire CELL1.IMUX_D1                  IO2.DEL1
			// wire CELL1.IMUX_D2                  IO3.DEL2
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO3.CLK
			// wire CELL1.IMUX_LSR0                IO2.LSR
			// wire CELL1.IMUX_LSR1                IO3.LSR
			// wire CELL1.IMUX_CE0                 IO2.CE
			// wire CELL1.IMUX_CE1                 IO3.CE
			// wire CELL1.OUT_F0                   IO2.IPA
			// wire CELL1.OUT_F1                   IO2.INA
			// wire CELL1.OUT_F2                   IO2.IPB
			// wire CELL1.OUT_F3                   IO2.INB
			// wire CELL1.OUT_F4                   IO3.IPA
			// wire CELL1.OUT_F5                   IO3.INA
			// wire CELL1.OUT_Q0                   IO2.INDD
			// wire CELL1.OUT_Q1                   IO3.INDD
			// wire CELL1.OUT_Q2                   IO3.IPB
			// wire CELL1.OUT_Q3                   IO3.INB
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class FPLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_A4;
				input ADA1 = CELL0.IMUX_A5;
				input ADA10 = CELL0.IMUX_C4;
				input ADA11 = CELL0.IMUX_D5;
				input ADA12 = CELL0.IMUX_B5;
				input ADA13 = CELL0.IMUX_D4;
				input ADA2 = CELL0.IMUX_C5;
				input ADA3 = CELL0.IMUX_D3;
				input ADA4 = CELL0.IMUX_C2;
				input ADA5 = CELL1.IMUX_B1;
				input ADA6 = CELL1.IMUX_D5;
				input ADA7 = CELL0.IMUX_C3;
				input ADA8 = CELL1.IMUX_C5;
				input ADA9 = CELL0.IMUX_B4;
				input ADB0 = CELL0.IMUX_B0;
				input ADB1 = CELL0.IMUX_D0;
				input ADB10 = CELL1.IMUX_D0;
				input ADB11 = CELL1.IMUX_B0;
				input ADB12 = CELL0.IMUX_A3;
				input ADB13 = CELL0.IMUX_B3;
				input ADB2 = CELL0.IMUX_C0;
				input ADB3 = CELL1.IMUX_D2;
				input ADB3W = CELL0.IMUX_A0;
				input ADB4 = CELL2.IMUX_B0;
				input ADB5 = CELL1.IMUX_A1;
				input ADB6 = CELL1.IMUX_D1;
				input ADB7 = CELL1.IMUX_A0;
				input ADB8 = CELL1.IMUX_C1;
				input ADB9 = CELL1.IMUX_C0;
				input BHENABLE = CELL1.IMUX_C4;
				input BLENABLE = CELL1.IMUX_D3;
				input CEA = CELL1.IMUX_CE1;
				input CEB = CELL2.IMUX_CE1;
				input CLKA = CELL1.IMUX_CLK0;
				input CLKB = CELL0.IMUX_CLK0;
				input CSA0 = CELL1.IMUX_LSR0;
				input CSA1 = CELL1.IMUX_LSR1;
				input CSA2 = CELL1.IMUX_LSR2;
				input CSB0 = CELL2.IMUX_LSR0;
				input CSB1 = CELL2.IMUX_LSR1;
				input CSB2 = CELL2.IMUX_LSR2;
				input DIA0 = CELL2.IMUX_D0;
				input DIA1 = CELL1.IMUX_B5;
				input DIA10 = CELL2.IMUX_A2;
				input DIA11 = CELL2.IMUX_D3;
				input DIA12 = CELL2.IMUX_A4;
				input DIA13 = CELL2.IMUX_B4;
				input DIA14 = CELL2.IMUX_B5;
				input DIA15 = CELL2.IMUX_A5;
				input DIA16 = CELL0.IMUX_C5;
				input DIA17 = CELL0.IMUX_D3;
				input DIA2 = CELL1.IMUX_A5;
				input DIA3 = CELL2.IMUX_A3;
				input DIA4 = CELL2.IMUX_D2;
				input DIA5 = CELL2.IMUX_B1;
				input DIA6 = CELL2.IMUX_A1;
				input DIA7 = CELL2.IMUX_A0;
				input DIA8 = CELL2.IMUX_C1;
				input DIA9 = CELL2.IMUX_C2;
				input DIB0 = CELL2.IMUX_D1;
				input DIB1 = CELL1.IMUX_B4;
				input DIB10 = CELL2.IMUX_C3;
				input DIB11 = CELL2.IMUX_B3;
				input DIB12 = CELL2.IMUX_D4;
				input DIB13 = CELL2.IMUX_C4;
				input DIB14 = CELL2.IMUX_C5;
				input DIB15 = CELL2.IMUX_D5;
				input DIB16 = CELL0.IMUX_C0;
				input DIB17 = CELL1.IMUX_D2;
				input DIB2 = CELL1.IMUX_D4;
				input DIB3 = CELL1.IMUX_A4;
				input DIB4 = CELL1.IMUX_B3;
				input DIB5 = CELL1.IMUX_A3;
				input DIB6 = CELL1.IMUX_C3;
				input DIB7 = CELL1.IMUX_A2;
				input DIB8 = CELL1.IMUX_B2;
				input DIB9 = CELL2.IMUX_B2;
				output DOA0 = CELL0.OUT_Q3;
				output DOA1 = CELL0.OUT_Q4;
				output DOA10 = CELL1.OUT_Q4;
				output DOA11 = CELL1.OUT_F5;
				output DOA12 = CELL2.OUT_Q0;
				output DOA13 = CELL2.OUT_F1;
				output DOA14 = CELL2.OUT_F2;
				output DOA15 = CELL2.OUT_Q3;
				output DOA16 = CELL2.OUT_Q4;
				output DOA17 = CELL2.OUT_Q5;
				output DOA2 = CELL0.OUT_Q5;
				output DOA3 = CELL0.OUT_Q1;
				output DOA4 = CELL0.OUT_F2;
				output DOA5 = CELL0.OUT_Q2;
				output DOA6 = CELL1.OUT_F0;
				output DOA7 = CELL1.OUT_F1;
				output DOA8 = CELL1.OUT_F2;
				output DOA9 = CELL1.OUT_Q3;
				output DOB0 = CELL0.OUT_F3;
				output DOB1 = CELL0.OUT_F4;
				output DOB10 = CELL1.OUT_F4;
				output DOB11 = CELL1.OUT_Q5;
				output DOB12 = CELL2.OUT_F0;
				output DOB13 = CELL2.OUT_Q1;
				output DOB14 = CELL2.OUT_Q2;
				output DOB15 = CELL2.OUT_F3;
				output DOB16 = CELL2.OUT_F4;
				output DOB17 = CELL2.OUT_F5;
				output DOB2 = CELL0.OUT_F5;
				output DOB3 = CELL0.OUT_Q0;
				output DOB4 = CELL0.OUT_F0;
				output DOB5 = CELL0.OUT_F1;
				output DOB6 = CELL1.OUT_Q0;
				output DOB7 = CELL1.OUT_Q1;
				output DOB8 = CELL1.OUT_Q2;
				output DOB9 = CELL1.OUT_F3;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input OCLKA = CELL0.IMUX_CLK1;
				input OCLKB = CELL1.IMUX_CLK1;
				input RSTA = CELL0.IMUX_LSR2;
				input RSTB = CELL0.IMUX_LSR0;
				input WEA = CELL2.IMUX_CE0;
				input WEB = CELL0.IMUX_CE1;
			}

			// wire CELL0.IMUX_A0                  EBR0.ADB3W
			// wire CELL0.IMUX_A3                  EBR0.ADB12
			// wire CELL0.IMUX_A4                  EBR0.ADA0
			// wire CELL0.IMUX_A5                  EBR0.ADA1
			// wire CELL0.IMUX_B0                  EBR0.ADB0
			// wire CELL0.IMUX_B3                  EBR0.ADB13
			// wire CELL0.IMUX_B4                  EBR0.ADA9
			// wire CELL0.IMUX_B5                  EBR0.ADA12
			// wire CELL0.IMUX_C0                  EBR0.ADB2 EBR0.DIB16
			// wire CELL0.IMUX_C2                  EBR0.ADA4
			// wire CELL0.IMUX_C3                  EBR0.ADA7
			// wire CELL0.IMUX_C4                  EBR0.ADA10
			// wire CELL0.IMUX_C5                  EBR0.ADA2 EBR0.DIA16
			// wire CELL0.IMUX_D0                  EBR0.ADB1
			// wire CELL0.IMUX_D3                  EBR0.ADA3 EBR0.DIA17
			// wire CELL0.IMUX_D4                  EBR0.ADA13
			// wire CELL0.IMUX_D5                  EBR0.ADA11
			// wire CELL0.IMUX_CLK0                EBR0.CLKB
			// wire CELL0.IMUX_CLK1                EBR0.OCLKA
			// wire CELL0.IMUX_LSR0                EBR0.RSTB
			// wire CELL0.IMUX_LSR2                EBR0.RSTA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.IMUX_CE1                 EBR0.WEB
			// wire CELL0.OUT_F0                   EBR0.DOB4
			// wire CELL0.OUT_F1                   EBR0.DOB5
			// wire CELL0.OUT_F2                   EBR0.DOA4
			// wire CELL0.OUT_F3                   EBR0.DOB0
			// wire CELL0.OUT_F4                   EBR0.DOB1
			// wire CELL0.OUT_F5                   EBR0.DOB2
			// wire CELL0.OUT_Q0                   EBR0.DOB3
			// wire CELL0.OUT_Q1                   EBR0.DOA3
			// wire CELL0.OUT_Q2                   EBR0.DOA5
			// wire CELL0.OUT_Q3                   EBR0.DOA0
			// wire CELL0.OUT_Q4                   EBR0.DOA1
			// wire CELL0.OUT_Q5                   EBR0.DOA2
			// wire CELL1.IMUX_A0                  EBR0.ADB7
			// wire CELL1.IMUX_A1                  EBR0.ADB5
			// wire CELL1.IMUX_A2                  EBR0.DIB7
			// wire CELL1.IMUX_A3                  EBR0.DIB5
			// wire CELL1.IMUX_A4                  EBR0.DIB3
			// wire CELL1.IMUX_A5                  EBR0.DIA2
			// wire CELL1.IMUX_B0                  EBR0.ADB11
			// wire CELL1.IMUX_B1                  EBR0.ADA5
			// wire CELL1.IMUX_B2                  EBR0.DIB8
			// wire CELL1.IMUX_B3                  EBR0.DIB4
			// wire CELL1.IMUX_B4                  EBR0.DIB1
			// wire CELL1.IMUX_B5                  EBR0.DIA1
			// wire CELL1.IMUX_C0                  EBR0.ADB9
			// wire CELL1.IMUX_C1                  EBR0.ADB8
			// wire CELL1.IMUX_C3                  EBR0.DIB6
			// wire CELL1.IMUX_C4                  EBR0.BHENABLE
			// wire CELL1.IMUX_C5                  EBR0.ADA8
			// wire CELL1.IMUX_D0                  EBR0.ADB10
			// wire CELL1.IMUX_D1                  EBR0.ADB6
			// wire CELL1.IMUX_D2                  EBR0.ADB3 EBR0.DIB17
			// wire CELL1.IMUX_D3                  EBR0.BLENABLE
			// wire CELL1.IMUX_D4                  EBR0.DIB2
			// wire CELL1.IMUX_D5                  EBR0.ADA6
			// wire CELL1.IMUX_CLK0                EBR0.CLKA
			// wire CELL1.IMUX_CLK1                EBR0.OCLKB
			// wire CELL1.IMUX_LSR0                EBR0.CSA0
			// wire CELL1.IMUX_LSR1                EBR0.CSA1
			// wire CELL1.IMUX_LSR2                EBR0.CSA2
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEA
			// wire CELL1.OUT_F0                   EBR0.DOA6
			// wire CELL1.OUT_F1                   EBR0.DOA7
			// wire CELL1.OUT_F2                   EBR0.DOA8
			// wire CELL1.OUT_F3                   EBR0.DOB9
			// wire CELL1.OUT_F4                   EBR0.DOB10
			// wire CELL1.OUT_F5                   EBR0.DOA11
			// wire CELL1.OUT_Q0                   EBR0.DOB6
			// wire CELL1.OUT_Q1                   EBR0.DOB7
			// wire CELL1.OUT_Q2                   EBR0.DOB8
			// wire CELL1.OUT_Q3                   EBR0.DOA9
			// wire CELL1.OUT_Q4                   EBR0.DOA10
			// wire CELL1.OUT_Q5                   EBR0.DOB11
			// wire CELL2.IMUX_A0                  EBR0.DIA7
			// wire CELL2.IMUX_A1                  EBR0.DIA6
			// wire CELL2.IMUX_A2                  EBR0.DIA10
			// wire CELL2.IMUX_A3                  EBR0.DIA3
			// wire CELL2.IMUX_A4                  EBR0.DIA12
			// wire CELL2.IMUX_A5                  EBR0.DIA15
			// wire CELL2.IMUX_B0                  EBR0.ADB4
			// wire CELL2.IMUX_B1                  EBR0.DIA5
			// wire CELL2.IMUX_B2                  EBR0.DIB9
			// wire CELL2.IMUX_B3                  EBR0.DIB11
			// wire CELL2.IMUX_B4                  EBR0.DIA13
			// wire CELL2.IMUX_B5                  EBR0.DIA14
			// wire CELL2.IMUX_C1                  EBR0.DIA8
			// wire CELL2.IMUX_C2                  EBR0.DIA9
			// wire CELL2.IMUX_C3                  EBR0.DIB10
			// wire CELL2.IMUX_C4                  EBR0.DIB13
			// wire CELL2.IMUX_C5                  EBR0.DIB14
			// wire CELL2.IMUX_D0                  EBR0.DIA0
			// wire CELL2.IMUX_D1                  EBR0.DIB0
			// wire CELL2.IMUX_D2                  EBR0.DIA4
			// wire CELL2.IMUX_D3                  EBR0.DIA11
			// wire CELL2.IMUX_D4                  EBR0.DIB12
			// wire CELL2.IMUX_D5                  EBR0.DIB15
			// wire CELL2.IMUX_LSR0                EBR0.CSB0
			// wire CELL2.IMUX_LSR1                EBR0.CSB1
			// wire CELL2.IMUX_LSR2                EBR0.CSB2
			// wire CELL2.IMUX_CE0                 EBR0.WEA
			// wire CELL2.IMUX_CE1                 EBR0.CEB
			// wire CELL2.OUT_F0                   EBR0.DOB12
			// wire CELL2.OUT_F1                   EBR0.DOA13
			// wire CELL2.OUT_F2                   EBR0.DOA14
			// wire CELL2.OUT_F3                   EBR0.DOB15
			// wire CELL2.OUT_F4                   EBR0.DOB16
			// wire CELL2.OUT_F5                   EBR0.DOB17
			// wire CELL2.OUT_Q0                   EBR0.DOA12
			// wire CELL2.OUT_Q1                   EBR0.DOB13
			// wire CELL2.OUT_Q2                   EBR0.DOB14
			// wire CELL2.OUT_Q3                   EBR0.DOA15
			// wire CELL2.OUT_Q4                   EBR0.DOA16
			// wire CELL2.OUT_Q5                   EBR0.DOA17
		}

		tile_class DSP {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel DSP0 {
				input A0_0 = CELL0.IMUX_A0;
				input A0_1 = CELL3.IMUX_A0;
				input A10_0 = CELL1.IMUX_A2;
				input A10_1 = CELL4.IMUX_A1;
				input A11_0 = CELL1.IMUX_B2;
				input A11_1 = CELL4.IMUX_B1;
				input A12_0 = CELL2.IMUX_B0;
				input A12_1 = CELL5.IMUX_C0;
				input A13_0 = CELL2.IMUX_C0;
				input A13_1 = CELL5.IMUX_D0;
				input A14_0 = CELL2.IMUX_D0;
				input A14_1 = CELL5.IMUX_A1;
				input A15_0 = CELL2.IMUX_A1;
				input A15_1 = CELL5.IMUX_B1;
				input A16_0 = CELL2.IMUX_B1;
				input A16_1 = CELL5.IMUX_C1;
				input A17_0 = CELL2.IMUX_C1;
				input A17_1 = CELL5.IMUX_D1;
				input A1_0 = CELL0.IMUX_B0;
				input A1_1 = CELL3.IMUX_B0;
				input A2_0 = CELL0.IMUX_A1;
				input A2_1 = CELL3.IMUX_C0;
				input A3_0 = CELL0.IMUX_B1;
				input A3_1 = CELL3.IMUX_D0;
				input A4_0 = CELL0.IMUX_A2;
				input A4_1 = CELL3.IMUX_A1;
				input A5_0 = CELL0.IMUX_B2;
				input A5_1 = CELL3.IMUX_B1;
				input A6_0 = CELL1.IMUX_A0;
				input A6_1 = CELL4.IMUX_A0;
				input A7_0 = CELL1.IMUX_B0;
				input A7_1 = CELL4.IMUX_B0;
				input A8_0 = CELL1.IMUX_A1;
				input A8_1 = CELL4.IMUX_C0;
				input A9_0 = CELL1.IMUX_B1;
				input A9_1 = CELL4.IMUX_D0;
				input B0_0 = CELL0.IMUX_A4;
				input B0_1 = CELL3.IMUX_C1;
				input B10_0 = CELL1.IMUX_A5;
				input B10_1 = CELL4.IMUX_C2;
				input B11_0 = CELL1.IMUX_B5;
				input B11_1 = CELL4.IMUX_D2;
				input B12_0 = CELL2.IMUX_D1;
				input B12_1 = CELL5.IMUX_A2;
				input B13_0 = CELL2.IMUX_A2;
				input B13_1 = CELL5.IMUX_B2;
				input B14_0 = CELL2.IMUX_B2;
				input B14_1 = CELL5.IMUX_C2;
				input B15_0 = CELL2.IMUX_C2;
				input B15_1 = CELL5.IMUX_D2;
				input B16_0 = CELL2.IMUX_D2;
				input B16_1 = CELL5.IMUX_A3;
				input B17_0 = CELL2.IMUX_A3;
				input B17_1 = CELL5.IMUX_B3;
				input B1_0 = CELL0.IMUX_B4;
				input B1_1 = CELL3.IMUX_D1;
				input B2_0 = CELL0.IMUX_A5;
				input B2_1 = CELL3.IMUX_A2;
				input B3_0 = CELL0.IMUX_B5;
				input B3_1 = CELL3.IMUX_B2;
				input B4_0 = CELL0.IMUX_A6;
				input B4_1 = CELL3.IMUX_C2;
				input B5_0 = CELL0.IMUX_B6;
				input B5_1 = CELL3.IMUX_D2;
				input B6_0 = CELL1.IMUX_C0;
				input B6_1 = CELL4.IMUX_C1;
				input B7_0 = CELL1.IMUX_D0;
				input B7_1 = CELL4.IMUX_D1;
				input B8_0 = CELL1.IMUX_A4;
				input B8_1 = CELL4.IMUX_A2;
				input B9_0 = CELL1.IMUX_B4;
				input B9_1 = CELL4.IMUX_B2;
				input C0 = CELL0.IMUX_C0;
				input C1 = CELL0.IMUX_D0;
				input C10 = CELL0.IMUX_C4;
				input C11 = CELL0.IMUX_D4;
				input C12 = CELL0.IMUX_C5;
				input C13 = CELL0.IMUX_D5;
				input C14 = CELL0.IMUX_C6;
				input C15 = CELL0.IMUX_A7;
				input C16 = CELL1.IMUX_C1;
				input C17 = CELL1.IMUX_D1;
				input C18 = CELL1.IMUX_C2;
				input C19 = CELL1.IMUX_D2;
				input C2 = CELL0.IMUX_C1;
				input C20 = CELL1.IMUX_A3;
				input C21 = CELL1.IMUX_B3;
				input C22 = CELL1.IMUX_C3;
				input C23 = CELL1.IMUX_D3;
				input C24 = CELL1.IMUX_C4;
				input C25 = CELL1.IMUX_D4;
				input C26 = CELL1.IMUX_C5;
				input C27 = CELL1.IMUX_D5;
				input C28 = CELL1.IMUX_A6;
				input C29 = CELL1.IMUX_B6;
				input C3 = CELL0.IMUX_D1;
				input C30 = CELL1.IMUX_C6;
				input C31 = CELL1.IMUX_A7;
				input C32 = CELL2.IMUX_A0;
				input C33 = CELL2.IMUX_B3;
				input C34 = CELL2.IMUX_C3;
				input C35 = CELL2.IMUX_D3;
				input C36 = CELL2.IMUX_A4;
				input C37 = CELL2.IMUX_B4;
				input C38 = CELL2.IMUX_C4;
				input C39 = CELL2.IMUX_D4;
				input C4 = CELL0.IMUX_C2;
				input C40 = CELL2.IMUX_A5;
				input C41 = CELL2.IMUX_B5;
				input C42 = CELL2.IMUX_C5;
				input C43 = CELL2.IMUX_D5;
				input C44 = CELL2.IMUX_A6;
				input C45 = CELL2.IMUX_B6;
				input C46 = CELL2.IMUX_C6;
				input C47 = CELL2.IMUX_A7;
				input C48 = CELL3.IMUX_A5;
				input C49 = CELL3.IMUX_A7;
				input C5 = CELL0.IMUX_D2;
				input C50 = CELL4.IMUX_C3;
				input C51 = CELL4.IMUX_D3;
				input C52 = CELL5.IMUX_A0;
				input C53 = CELL5.IMUX_B0;
				input C6 = CELL0.IMUX_A3;
				input C7 = CELL0.IMUX_B3;
				input C8 = CELL0.IMUX_C3;
				input C9 = CELL0.IMUX_D3;
				input CE0 = CELL1.IMUX_CE0;
				input CE1 = CELL3.IMUX_CE0;
				input CE2 = CELL5.IMUX_CE0;
				input CE3 = CELL7.IMUX_CE0;
				input CLK0 = CELL1.IMUX_CLK0;
				input CLK1 = CELL1.IMUX_CLK1;
				input CLK2 = CELL2.IMUX_CLK0;
				input CLK3 = CELL2.IMUX_CLK1;
				output EQOM = CELL3.OUT_Q4;
				output EQPAT = CELL3.OUT_F4;
				output EQPATB = CELL3.OUT_Q3;
				output EQZ = CELL4.OUT_Q1;
				output EQZM = CELL4.OUT_F1;
				input OP0 = CELL5.IMUX_CLK1;
				input OP1 = CELL4.IMUX_LSR2;
				input OP10 = CELL0.IMUX_LSR1;
				input OP2 = CELL4.IMUX_LSR1;
				input OP3 = CELL3.IMUX_LSR2;
				input OP4 = CELL3.IMUX_LSR1;
				input OP5 = CELL2.IMUX_LSR2;
				input OP6 = CELL2.IMUX_LSR1;
				input OP7 = CELL1.IMUX_LSR2;
				input OP8 = CELL1.IMUX_LSR1;
				input OP9 = CELL0.IMUX_LSR2;
				output OVER = CELL3.OUT_F3;
				output OVERUNDER = CELL3.OUT_F2;
				output R0 = CELL0.OUT_F0;
				output R1 = CELL0.OUT_Q0;
				output R10 = CELL1.OUT_F2;
				output R11 = CELL1.OUT_Q3;
				output R12 = CELL2.OUT_F0;
				output R13 = CELL2.OUT_Q0;
				output R14 = CELL2.OUT_F1;
				output R15 = CELL2.OUT_Q1;
				output R16 = CELL2.OUT_F2;
				output R17 = CELL2.OUT_Q2;
				output R18 = CELL0.OUT_F3;
				output R19 = CELL0.OUT_Q4;
				output R2 = CELL0.OUT_F1;
				output R20 = CELL0.OUT_F4;
				output R21 = CELL0.OUT_Q5;
				output R22 = CELL0.OUT_F5;
				output R23 = CELL0.OUT_Q6;
				output R24 = CELL1.OUT_F3;
				output R25 = CELL1.OUT_Q4;
				output R26 = CELL1.OUT_F4;
				output R27 = CELL1.OUT_Q5;
				output R28 = CELL1.OUT_F5;
				output R29 = CELL1.OUT_Q6;
				output R3 = CELL0.OUT_Q2;
				output R30 = CELL2.OUT_F3;
				output R31 = CELL2.OUT_Q3;
				output R32 = CELL2.OUT_F4;
				output R33 = CELL2.OUT_Q4;
				output R34 = CELL2.OUT_F5;
				output R35 = CELL2.OUT_Q5;
				output R36 = CELL0.OUT_F6;
				output R37 = CELL0.OUT_Q1;
				output R38 = CELL0.OUT_F7;
				output R39 = CELL0.OUT_Q7;
				output R4 = CELL0.OUT_F2;
				output R40 = CELL1.OUT_F6;
				output R41 = CELL1.OUT_Q1;
				output R42 = CELL1.OUT_F7;
				output R43 = CELL1.OUT_Q7;
				output R44 = CELL2.OUT_F6;
				output R45 = CELL2.OUT_Q6;
				output R46 = CELL2.OUT_F7;
				output R47 = CELL2.OUT_Q7;
				output R48 = CELL3.OUT_F0;
				output R49 = CELL3.OUT_Q0;
				output R5 = CELL0.OUT_Q3;
				output R50 = CELL3.OUT_F1;
				output R51 = CELL3.OUT_Q1;
				output R52 = CELL4.OUT_F0;
				output R53 = CELL4.OUT_Q0;
				output R54 = CELL3.OUT_F2;
				output R55 = CELL3.OUT_Q2;
				output R56 = CELL3.OUT_F3;
				output R57 = CELL3.OUT_Q3;
				output R58 = CELL3.OUT_F4;
				output R59 = CELL3.OUT_Q4;
				output R6 = CELL1.OUT_F0;
				output R60 = CELL4.OUT_F1;
				output R61 = CELL4.OUT_Q1;
				output R62 = CELL4.OUT_F2;
				output R63 = CELL4.OUT_Q2;
				output R64 = CELL4.OUT_F3;
				output R65 = CELL4.OUT_Q3;
				output R66 = CELL5.OUT_F0;
				output R67 = CELL5.OUT_Q0;
				output R68 = CELL5.OUT_F1;
				output R69 = CELL5.OUT_Q1;
				output R7 = CELL1.OUT_Q0;
				output R70 = CELL5.OUT_F2;
				output R71 = CELL5.OUT_Q2;
				output R8 = CELL1.OUT_F1;
				output R9 = CELL1.OUT_Q2;
				input RST0 = CELL0.IMUX_LSR0;
				input RST1 = CELL2.IMUX_LSR0;
				input RST2 = CELL4.IMUX_LSR0;
				input RST3 = CELL6.IMUX_LSR0;
				input SIGNEDA_0 = CELL0.IMUX_CE0;
				input SIGNEDA_1 = CELL2.IMUX_CE0;
				input SIGNEDB_0 = CELL0.IMUX_CE1;
				input SIGNEDB_1 = CELL2.IMUX_CE1;
				input SOURCEA_0 = CELL1.IMUX_CE1;
				input SOURCEA_1 = CELL3.IMUX_CE1;
				input SOURCEB_0 = CELL1.IMUX_LSR0;
				input SOURCEB_1 = CELL3.IMUX_LSR0;
				output UNDER = CELL3.OUT_Q2;
			}

			bel DSP1 {
				input A0_0 = CELL3.IMUX_B5;
				input A0_1 = CELL6.IMUX_A4;
				input A10_0 = CELL4.IMUX_A5;
				input A10_1 = CELL7.IMUX_D5;
				input A11_0 = CELL4.IMUX_B5;
				input A11_1 = CELL7.IMUX_A6;
				input A12_0 = CELL5.IMUX_C5;
				input A12_1 = CELL8.IMUX_C1;
				input A13_0 = CELL5.IMUX_D5;
				input A13_1 = CELL8.IMUX_D1;
				input A14_0 = CELL5.IMUX_A6;
				input A14_1 = CELL8.IMUX_A2;
				input A15_0 = CELL5.IMUX_B6;
				input A15_1 = CELL8.IMUX_B2;
				input A16_0 = CELL5.IMUX_C6;
				input A16_1 = CELL8.IMUX_C2;
				input A17_0 = CELL5.IMUX_A7;
				input A17_1 = CELL8.IMUX_D2;
				input A1_0 = CELL3.IMUX_C5;
				input A1_1 = CELL6.IMUX_B4;
				input A2_0 = CELL3.IMUX_D5;
				input A2_1 = CELL6.IMUX_C4;
				input A3_0 = CELL3.IMUX_A6;
				input A3_1 = CELL6.IMUX_D4;
				input A4_0 = CELL3.IMUX_B6;
				input A4_1 = CELL6.IMUX_A5;
				input A5_0 = CELL3.IMUX_C6;
				input A5_1 = CELL6.IMUX_B5;
				input A6_0 = CELL4.IMUX_A3;
				input A6_1 = CELL7.IMUX_C1;
				input A7_0 = CELL4.IMUX_B3;
				input A7_1 = CELL7.IMUX_D1;
				input A8_0 = CELL4.IMUX_A4;
				input A8_1 = CELL7.IMUX_A2;
				input A9_0 = CELL4.IMUX_B4;
				input A9_1 = CELL7.IMUX_C5;
				input B0_0 = CELL6.IMUX_A0;
				input B0_1 = CELL6.IMUX_C5;
				input B10_0 = CELL7.IMUX_A1;
				input B10_1 = CELL7.IMUX_C6;
				input B11_0 = CELL7.IMUX_B1;
				input B11_1 = CELL7.IMUX_A7;
				input B12_0 = CELL8.IMUX_A0;
				input B12_1 = CELL8.IMUX_C4;
				input B13_0 = CELL8.IMUX_B0;
				input B13_1 = CELL8.IMUX_D4;
				input B14_0 = CELL8.IMUX_C0;
				input B14_1 = CELL8.IMUX_C5;
				input B15_0 = CELL8.IMUX_D0;
				input B15_1 = CELL8.IMUX_D5;
				input B16_0 = CELL8.IMUX_A1;
				input B16_1 = CELL8.IMUX_C6;
				input B17_0 = CELL8.IMUX_B1;
				input B17_1 = CELL8.IMUX_A7;
				input B1_0 = CELL6.IMUX_B0;
				input B1_1 = CELL6.IMUX_D5;
				input B2_0 = CELL6.IMUX_C0;
				input B2_1 = CELL6.IMUX_A6;
				input B3_0 = CELL6.IMUX_D0;
				input B3_1 = CELL6.IMUX_B6;
				input B4_0 = CELL6.IMUX_A1;
				input B4_1 = CELL6.IMUX_C6;
				input B5_0 = CELL6.IMUX_B1;
				input B5_1 = CELL6.IMUX_A7;
				input B6_0 = CELL7.IMUX_A0;
				input B6_1 = CELL7.IMUX_D4;
				input B7_0 = CELL7.IMUX_B0;
				input B7_1 = CELL7.IMUX_A5;
				input B8_0 = CELL7.IMUX_C0;
				input B8_1 = CELL7.IMUX_B5;
				input B9_0 = CELL7.IMUX_D0;
				input B9_1 = CELL7.IMUX_B6;
				input C0 = CELL3.IMUX_A3;
				input C1 = CELL3.IMUX_B3;
				input C10 = CELL4.IMUX_C5;
				input C11 = CELL4.IMUX_D5;
				input C12 = CELL4.IMUX_A6;
				input C13 = CELL4.IMUX_B6;
				input C14 = CELL4.IMUX_C6;
				input C15 = CELL4.IMUX_A7;
				input C16 = CELL5.IMUX_C3;
				input C17 = CELL5.IMUX_D3;
				input C18 = CELL5.IMUX_A4;
				input C19 = CELL5.IMUX_B4;
				input C2 = CELL3.IMUX_C3;
				input C20 = CELL5.IMUX_C4;
				input C21 = CELL5.IMUX_D4;
				input C22 = CELL5.IMUX_A5;
				input C23 = CELL5.IMUX_B5;
				input C24 = CELL6.IMUX_C1;
				input C25 = CELL6.IMUX_D1;
				input C26 = CELL6.IMUX_A2;
				input C27 = CELL6.IMUX_B2;
				input C28 = CELL6.IMUX_C2;
				input C29 = CELL6.IMUX_D2;
				input C3 = CELL3.IMUX_D3;
				input C30 = CELL6.IMUX_A3;
				input C31 = CELL6.IMUX_B3;
				input C32 = CELL6.IMUX_C3;
				input C33 = CELL6.IMUX_D3;
				input C34 = CELL7.IMUX_B2;
				input C35 = CELL7.IMUX_C2;
				input C36 = CELL7.IMUX_D2;
				input C37 = CELL7.IMUX_A3;
				input C38 = CELL7.IMUX_B3;
				input C39 = CELL7.IMUX_C3;
				input C4 = CELL3.IMUX_A4;
				input C40 = CELL7.IMUX_D3;
				input C41 = CELL7.IMUX_A4;
				input C42 = CELL7.IMUX_B4;
				input C43 = CELL7.IMUX_C4;
				input C44 = CELL8.IMUX_A3;
				input C45 = CELL8.IMUX_B3;
				input C46 = CELL8.IMUX_C3;
				input C47 = CELL8.IMUX_D3;
				input C48 = CELL8.IMUX_A4;
				input C49 = CELL8.IMUX_B4;
				input C5 = CELL3.IMUX_B4;
				input C50 = CELL8.IMUX_A5;
				input C51 = CELL8.IMUX_B5;
				input C52 = CELL8.IMUX_A6;
				input C53 = CELL8.IMUX_B6;
				input C6 = CELL3.IMUX_C4;
				input C7 = CELL3.IMUX_D4;
				input C8 = CELL4.IMUX_C4;
				input C9 = CELL4.IMUX_D4;
				input CE0 = CELL1.IMUX_CE0;
				input CE1 = CELL3.IMUX_CE0;
				input CE2 = CELL5.IMUX_CE0;
				input CE3 = CELL7.IMUX_CE0;
				input CLK0 = CELL6.IMUX_CLK0;
				input CLK1 = CELL6.IMUX_CLK1;
				input CLK2 = CELL7.IMUX_CLK0;
				input CLK3 = CELL7.IMUX_CLK1;
				output EQOM = CELL6.OUT_Q7;
				output EQPAT = CELL6.OUT_F7;
				output EQPATB = CELL6.OUT_Q6;
				output EQZ = CELL7.OUT_Q5;
				output EQZM = CELL7.OUT_F5;
				input OP0 = CELL8.IMUX_LSR2;
				input OP1 = CELL8.IMUX_LSR1;
				input OP10 = CELL5.IMUX_LSR1;
				input OP2 = CELL8.IMUX_LSR0;
				input OP3 = CELL8.IMUX_CE1;
				input OP4 = CELL8.IMUX_CE0;
				input OP5 = CELL7.IMUX_LSR2;
				input OP6 = CELL7.IMUX_LSR1;
				input OP7 = CELL6.IMUX_LSR2;
				input OP8 = CELL6.IMUX_LSR1;
				input OP9 = CELL5.IMUX_LSR2;
				output OVER = CELL6.OUT_F6;
				output OVERUNDER = CELL6.OUT_F5;
				output R0 = CELL3.OUT_F5;
				output R1 = CELL3.OUT_Q5;
				output R10 = CELL4.OUT_F6;
				output R11 = CELL4.OUT_Q6;
				output R12 = CELL5.OUT_F3;
				output R13 = CELL5.OUT_Q3;
				output R14 = CELL5.OUT_F4;
				output R15 = CELL5.OUT_Q4;
				output R16 = CELL5.OUT_F5;
				output R17 = CELL5.OUT_Q5;
				output R18 = CELL4.OUT_F7;
				output R19 = CELL4.OUT_Q7;
				output R2 = CELL3.OUT_F6;
				output R20 = CELL5.OUT_F6;
				output R21 = CELL5.OUT_Q6;
				output R22 = CELL5.OUT_F7;
				output R23 = CELL5.OUT_Q7;
				output R24 = CELL6.OUT_F0;
				output R25 = CELL6.OUT_Q0;
				output R26 = CELL6.OUT_F1;
				output R27 = CELL6.OUT_Q1;
				output R28 = CELL7.OUT_F0;
				output R29 = CELL7.OUT_Q0;
				output R3 = CELL3.OUT_Q6;
				output R30 = CELL7.OUT_F1;
				output R31 = CELL7.OUT_Q1;
				output R32 = CELL8.OUT_F0;
				output R33 = CELL8.OUT_Q0;
				output R34 = CELL8.OUT_F1;
				output R35 = CELL8.OUT_Q1;
				output R36 = CELL6.OUT_F2;
				output R37 = CELL6.OUT_Q2;
				output R38 = CELL6.OUT_F3;
				output R39 = CELL6.OUT_Q3;
				output R4 = CELL3.OUT_F7;
				output R40 = CELL6.OUT_F4;
				output R41 = CELL6.OUT_Q4;
				output R42 = CELL7.OUT_F2;
				output R43 = CELL7.OUT_Q2;
				output R44 = CELL7.OUT_F3;
				output R45 = CELL7.OUT_Q3;
				output R46 = CELL7.OUT_F4;
				output R47 = CELL7.OUT_Q4;
				output R48 = CELL8.OUT_F2;
				output R49 = CELL8.OUT_Q2;
				output R5 = CELL3.OUT_Q7;
				output R50 = CELL8.OUT_F3;
				output R51 = CELL8.OUT_Q3;
				output R52 = CELL8.OUT_F4;
				output R53 = CELL8.OUT_Q4;
				output R54 = CELL6.OUT_F5;
				output R55 = CELL6.OUT_Q5;
				output R56 = CELL6.OUT_F6;
				output R57 = CELL6.OUT_Q6;
				output R58 = CELL6.OUT_F7;
				output R59 = CELL6.OUT_Q7;
				output R6 = CELL4.OUT_F4;
				output R60 = CELL7.OUT_F5;
				output R61 = CELL7.OUT_Q5;
				output R62 = CELL7.OUT_F6;
				output R63 = CELL7.OUT_Q6;
				output R64 = CELL7.OUT_F7;
				output R65 = CELL7.OUT_Q7;
				output R66 = CELL8.OUT_F5;
				output R67 = CELL8.OUT_Q5;
				output R68 = CELL8.OUT_F6;
				output R69 = CELL8.OUT_Q6;
				output R7 = CELL4.OUT_Q4;
				output R70 = CELL8.OUT_F7;
				output R71 = CELL8.OUT_Q7;
				output R8 = CELL4.OUT_F5;
				output R9 = CELL4.OUT_Q5;
				input RST0 = CELL0.IMUX_LSR0;
				input RST1 = CELL2.IMUX_LSR0;
				input RST2 = CELL4.IMUX_LSR0;
				input RST3 = CELL6.IMUX_LSR0;
				input SIGNEDA_0 = CELL4.IMUX_CE0;
				input SIGNEDA_1 = CELL6.IMUX_CE0;
				input SIGNEDB_0 = CELL4.IMUX_CE1;
				input SIGNEDB_1 = CELL6.IMUX_CE1;
				input SOURCEA_0 = CELL5.IMUX_CE1;
				input SOURCEA_1 = CELL7.IMUX_CE1;
				input SOURCEB_0 = CELL5.IMUX_LSR0;
				input SOURCEB_1 = CELL7.IMUX_LSR0;
				output UNDER = CELL6.OUT_Q5;
			}

			// wire CELL0.IMUX_A0                  DSP0.A0_0
			// wire CELL0.IMUX_A1                  DSP0.A2_0
			// wire CELL0.IMUX_A2                  DSP0.A4_0
			// wire CELL0.IMUX_A3                  DSP0.C6
			// wire CELL0.IMUX_A4                  DSP0.B0_0
			// wire CELL0.IMUX_A5                  DSP0.B2_0
			// wire CELL0.IMUX_A6                  DSP0.B4_0
			// wire CELL0.IMUX_A7                  DSP0.C15
			// wire CELL0.IMUX_B0                  DSP0.A1_0
			// wire CELL0.IMUX_B1                  DSP0.A3_0
			// wire CELL0.IMUX_B2                  DSP0.A5_0
			// wire CELL0.IMUX_B3                  DSP0.C7
			// wire CELL0.IMUX_B4                  DSP0.B1_0
			// wire CELL0.IMUX_B5                  DSP0.B3_0
			// wire CELL0.IMUX_B6                  DSP0.B5_0
			// wire CELL0.IMUX_C0                  DSP0.C0
			// wire CELL0.IMUX_C1                  DSP0.C2
			// wire CELL0.IMUX_C2                  DSP0.C4
			// wire CELL0.IMUX_C3                  DSP0.C8
			// wire CELL0.IMUX_C4                  DSP0.C10
			// wire CELL0.IMUX_C5                  DSP0.C12
			// wire CELL0.IMUX_C6                  DSP0.C14
			// wire CELL0.IMUX_D0                  DSP0.C1
			// wire CELL0.IMUX_D1                  DSP0.C3
			// wire CELL0.IMUX_D2                  DSP0.C5
			// wire CELL0.IMUX_D3                  DSP0.C9
			// wire CELL0.IMUX_D4                  DSP0.C11
			// wire CELL0.IMUX_D5                  DSP0.C13
			// wire CELL0.IMUX_LSR0                DSP0.RST0 DSP1.RST0
			// wire CELL0.IMUX_LSR1                DSP0.OP10
			// wire CELL0.IMUX_LSR2                DSP0.OP9
			// wire CELL0.IMUX_CE0                 DSP0.SIGNEDA_0
			// wire CELL0.IMUX_CE1                 DSP0.SIGNEDB_0
			// wire CELL0.OUT_F0                   DSP0.R0
			// wire CELL0.OUT_F1                   DSP0.R2
			// wire CELL0.OUT_F2                   DSP0.R4
			// wire CELL0.OUT_F3                   DSP0.R18
			// wire CELL0.OUT_F4                   DSP0.R20
			// wire CELL0.OUT_F5                   DSP0.R22
			// wire CELL0.OUT_F6                   DSP0.R36
			// wire CELL0.OUT_F7                   DSP0.R38
			// wire CELL0.OUT_Q0                   DSP0.R1
			// wire CELL0.OUT_Q1                   DSP0.R37
			// wire CELL0.OUT_Q2                   DSP0.R3
			// wire CELL0.OUT_Q3                   DSP0.R5
			// wire CELL0.OUT_Q4                   DSP0.R19
			// wire CELL0.OUT_Q5                   DSP0.R21
			// wire CELL0.OUT_Q6                   DSP0.R23
			// wire CELL0.OUT_Q7                   DSP0.R39
			// wire CELL1.IMUX_A0                  DSP0.A6_0
			// wire CELL1.IMUX_A1                  DSP0.A8_0
			// wire CELL1.IMUX_A2                  DSP0.A10_0
			// wire CELL1.IMUX_A3                  DSP0.C20
			// wire CELL1.IMUX_A4                  DSP0.B8_0
			// wire CELL1.IMUX_A5                  DSP0.B10_0
			// wire CELL1.IMUX_A6                  DSP0.C28
			// wire CELL1.IMUX_A7                  DSP0.C31
			// wire CELL1.IMUX_B0                  DSP0.A7_0
			// wire CELL1.IMUX_B1                  DSP0.A9_0
			// wire CELL1.IMUX_B2                  DSP0.A11_0
			// wire CELL1.IMUX_B3                  DSP0.C21
			// wire CELL1.IMUX_B4                  DSP0.B9_0
			// wire CELL1.IMUX_B5                  DSP0.B11_0
			// wire CELL1.IMUX_B6                  DSP0.C29
			// wire CELL1.IMUX_C0                  DSP0.B6_0
			// wire CELL1.IMUX_C1                  DSP0.C16
			// wire CELL1.IMUX_C2                  DSP0.C18
			// wire CELL1.IMUX_C3                  DSP0.C22
			// wire CELL1.IMUX_C4                  DSP0.C24
			// wire CELL1.IMUX_C5                  DSP0.C26
			// wire CELL1.IMUX_C6                  DSP0.C30
			// wire CELL1.IMUX_D0                  DSP0.B7_0
			// wire CELL1.IMUX_D1                  DSP0.C17
			// wire CELL1.IMUX_D2                  DSP0.C19
			// wire CELL1.IMUX_D3                  DSP0.C23
			// wire CELL1.IMUX_D4                  DSP0.C25
			// wire CELL1.IMUX_D5                  DSP0.C27
			// wire CELL1.IMUX_CLK0                DSP0.CLK0
			// wire CELL1.IMUX_CLK1                DSP0.CLK1
			// wire CELL1.IMUX_LSR0                DSP0.SOURCEB_0
			// wire CELL1.IMUX_LSR1                DSP0.OP8
			// wire CELL1.IMUX_LSR2                DSP0.OP7
			// wire CELL1.IMUX_CE0                 DSP0.CE0 DSP1.CE0
			// wire CELL1.IMUX_CE1                 DSP0.SOURCEA_0
			// wire CELL1.OUT_F0                   DSP0.R6
			// wire CELL1.OUT_F1                   DSP0.R8
			// wire CELL1.OUT_F2                   DSP0.R10
			// wire CELL1.OUT_F3                   DSP0.R24
			// wire CELL1.OUT_F4                   DSP0.R26
			// wire CELL1.OUT_F5                   DSP0.R28
			// wire CELL1.OUT_F6                   DSP0.R40
			// wire CELL1.OUT_F7                   DSP0.R42
			// wire CELL1.OUT_Q0                   DSP0.R7
			// wire CELL1.OUT_Q1                   DSP0.R41
			// wire CELL1.OUT_Q2                   DSP0.R9
			// wire CELL1.OUT_Q3                   DSP0.R11
			// wire CELL1.OUT_Q4                   DSP0.R25
			// wire CELL1.OUT_Q5                   DSP0.R27
			// wire CELL1.OUT_Q6                   DSP0.R29
			// wire CELL1.OUT_Q7                   DSP0.R43
			// wire CELL2.IMUX_A0                  DSP0.C32
			// wire CELL2.IMUX_A1                  DSP0.A15_0
			// wire CELL2.IMUX_A2                  DSP0.B13_0
			// wire CELL2.IMUX_A3                  DSP0.B17_0
			// wire CELL2.IMUX_A4                  DSP0.C36
			// wire CELL2.IMUX_A5                  DSP0.C40
			// wire CELL2.IMUX_A6                  DSP0.C44
			// wire CELL2.IMUX_A7                  DSP0.C47
			// wire CELL2.IMUX_B0                  DSP0.A12_0
			// wire CELL2.IMUX_B1                  DSP0.A16_0
			// wire CELL2.IMUX_B2                  DSP0.B14_0
			// wire CELL2.IMUX_B3                  DSP0.C33
			// wire CELL2.IMUX_B4                  DSP0.C37
			// wire CELL2.IMUX_B5                  DSP0.C41
			// wire CELL2.IMUX_B6                  DSP0.C45
			// wire CELL2.IMUX_C0                  DSP0.A13_0
			// wire CELL2.IMUX_C1                  DSP0.A17_0
			// wire CELL2.IMUX_C2                  DSP0.B15_0
			// wire CELL2.IMUX_C3                  DSP0.C34
			// wire CELL2.IMUX_C4                  DSP0.C38
			// wire CELL2.IMUX_C5                  DSP0.C42
			// wire CELL2.IMUX_C6                  DSP0.C46
			// wire CELL2.IMUX_D0                  DSP0.A14_0
			// wire CELL2.IMUX_D1                  DSP0.B12_0
			// wire CELL2.IMUX_D2                  DSP0.B16_0
			// wire CELL2.IMUX_D3                  DSP0.C35
			// wire CELL2.IMUX_D4                  DSP0.C39
			// wire CELL2.IMUX_D5                  DSP0.C43
			// wire CELL2.IMUX_CLK0                DSP0.CLK2
			// wire CELL2.IMUX_CLK1                DSP0.CLK3
			// wire CELL2.IMUX_LSR0                DSP0.RST1 DSP1.RST1
			// wire CELL2.IMUX_LSR1                DSP0.OP6
			// wire CELL2.IMUX_LSR2                DSP0.OP5
			// wire CELL2.IMUX_CE0                 DSP0.SIGNEDA_1
			// wire CELL2.IMUX_CE1                 DSP0.SIGNEDB_1
			// wire CELL2.OUT_F0                   DSP0.R12
			// wire CELL2.OUT_F1                   DSP0.R14
			// wire CELL2.OUT_F2                   DSP0.R16
			// wire CELL2.OUT_F3                   DSP0.R30
			// wire CELL2.OUT_F4                   DSP0.R32
			// wire CELL2.OUT_F5                   DSP0.R34
			// wire CELL2.OUT_F6                   DSP0.R44
			// wire CELL2.OUT_F7                   DSP0.R46
			// wire CELL2.OUT_Q0                   DSP0.R13
			// wire CELL2.OUT_Q1                   DSP0.R15
			// wire CELL2.OUT_Q2                   DSP0.R17
			// wire CELL2.OUT_Q3                   DSP0.R31
			// wire CELL2.OUT_Q4                   DSP0.R33
			// wire CELL2.OUT_Q5                   DSP0.R35
			// wire CELL2.OUT_Q6                   DSP0.R45
			// wire CELL2.OUT_Q7                   DSP0.R47
			// wire CELL3.IMUX_A0                  DSP0.A0_1
			// wire CELL3.IMUX_A1                  DSP0.A4_1
			// wire CELL3.IMUX_A2                  DSP0.B2_1
			// wire CELL3.IMUX_A3                  DSP1.C0
			// wire CELL3.IMUX_A4                  DSP1.C4
			// wire CELL3.IMUX_A5                  DSP0.C48
			// wire CELL3.IMUX_A6                  DSP1.A3_0
			// wire CELL3.IMUX_A7                  DSP0.C49
			// wire CELL3.IMUX_B0                  DSP0.A1_1
			// wire CELL3.IMUX_B1                  DSP0.A5_1
			// wire CELL3.IMUX_B2                  DSP0.B3_1
			// wire CELL3.IMUX_B3                  DSP1.C1
			// wire CELL3.IMUX_B4                  DSP1.C5
			// wire CELL3.IMUX_B5                  DSP1.A0_0
			// wire CELL3.IMUX_B6                  DSP1.A4_0
			// wire CELL3.IMUX_C0                  DSP0.A2_1
			// wire CELL3.IMUX_C1                  DSP0.B0_1
			// wire CELL3.IMUX_C2                  DSP0.B4_1
			// wire CELL3.IMUX_C3                  DSP1.C2
			// wire CELL3.IMUX_C4                  DSP1.C6
			// wire CELL3.IMUX_C5                  DSP1.A1_0
			// wire CELL3.IMUX_C6                  DSP1.A5_0
			// wire CELL3.IMUX_D0                  DSP0.A3_1
			// wire CELL3.IMUX_D1                  DSP0.B1_1
			// wire CELL3.IMUX_D2                  DSP0.B5_1
			// wire CELL3.IMUX_D3                  DSP1.C3
			// wire CELL3.IMUX_D4                  DSP1.C7
			// wire CELL3.IMUX_D5                  DSP1.A2_0
			// wire CELL3.IMUX_LSR0                DSP0.SOURCEB_1
			// wire CELL3.IMUX_LSR1                DSP0.OP4
			// wire CELL3.IMUX_LSR2                DSP0.OP3
			// wire CELL3.IMUX_CE0                 DSP0.CE1 DSP1.CE1
			// wire CELL3.IMUX_CE1                 DSP0.SOURCEA_1
			// wire CELL3.OUT_F0                   DSP0.R48
			// wire CELL3.OUT_F1                   DSP0.R50
			// wire CELL3.OUT_F2                   DSP0.OVERUNDER DSP0.R54
			// wire CELL3.OUT_F3                   DSP0.OVER DSP0.R56
			// wire CELL3.OUT_F4                   DSP0.EQPAT DSP0.R58
			// wire CELL3.OUT_F5                   DSP1.R0
			// wire CELL3.OUT_F6                   DSP1.R2
			// wire CELL3.OUT_F7                   DSP1.R4
			// wire CELL3.OUT_Q0                   DSP0.R49
			// wire CELL3.OUT_Q1                   DSP0.R51
			// wire CELL3.OUT_Q2                   DSP0.R55 DSP0.UNDER
			// wire CELL3.OUT_Q3                   DSP0.EQPATB DSP0.R57
			// wire CELL3.OUT_Q4                   DSP0.EQOM DSP0.R59
			// wire CELL3.OUT_Q5                   DSP1.R1
			// wire CELL3.OUT_Q6                   DSP1.R3
			// wire CELL3.OUT_Q7                   DSP1.R5
			// wire CELL4.IMUX_A0                  DSP0.A6_1
			// wire CELL4.IMUX_A1                  DSP0.A10_1
			// wire CELL4.IMUX_A2                  DSP0.B8_1
			// wire CELL4.IMUX_A3                  DSP1.A6_0
			// wire CELL4.IMUX_A4                  DSP1.A8_0
			// wire CELL4.IMUX_A5                  DSP1.A10_0
			// wire CELL4.IMUX_A6                  DSP1.C12
			// wire CELL4.IMUX_A7                  DSP1.C15
			// wire CELL4.IMUX_B0                  DSP0.A7_1
			// wire CELL4.IMUX_B1                  DSP0.A11_1
			// wire CELL4.IMUX_B2                  DSP0.B9_1
			// wire CELL4.IMUX_B3                  DSP1.A7_0
			// wire CELL4.IMUX_B4                  DSP1.A9_0
			// wire CELL4.IMUX_B5                  DSP1.A11_0
			// wire CELL4.IMUX_B6                  DSP1.C13
			// wire CELL4.IMUX_C0                  DSP0.A8_1
			// wire CELL4.IMUX_C1                  DSP0.B6_1
			// wire CELL4.IMUX_C2                  DSP0.B10_1
			// wire CELL4.IMUX_C3                  DSP0.C50
			// wire CELL4.IMUX_C4                  DSP1.C8
			// wire CELL4.IMUX_C5                  DSP1.C10
			// wire CELL4.IMUX_C6                  DSP1.C14
			// wire CELL4.IMUX_D0                  DSP0.A9_1
			// wire CELL4.IMUX_D1                  DSP0.B7_1
			// wire CELL4.IMUX_D2                  DSP0.B11_1
			// wire CELL4.IMUX_D3                  DSP0.C51
			// wire CELL4.IMUX_D4                  DSP1.C9
			// wire CELL4.IMUX_D5                  DSP1.C11
			// wire CELL4.IMUX_LSR0                DSP0.RST2 DSP1.RST2
			// wire CELL4.IMUX_LSR1                DSP0.OP2
			// wire CELL4.IMUX_LSR2                DSP0.OP1
			// wire CELL4.IMUX_CE0                 DSP1.SIGNEDA_0
			// wire CELL4.IMUX_CE1                 DSP1.SIGNEDB_0
			// wire CELL4.OUT_F0                   DSP0.R52
			// wire CELL4.OUT_F1                   DSP0.EQZM DSP0.R60
			// wire CELL4.OUT_F2                   DSP0.R62
			// wire CELL4.OUT_F3                   DSP0.R64
			// wire CELL4.OUT_F4                   DSP1.R6
			// wire CELL4.OUT_F5                   DSP1.R8
			// wire CELL4.OUT_F6                   DSP1.R10
			// wire CELL4.OUT_F7                   DSP1.R18
			// wire CELL4.OUT_Q0                   DSP0.R53
			// wire CELL4.OUT_Q1                   DSP0.EQZ DSP0.R61
			// wire CELL4.OUT_Q2                   DSP0.R63
			// wire CELL4.OUT_Q3                   DSP0.R65
			// wire CELL4.OUT_Q4                   DSP1.R7
			// wire CELL4.OUT_Q5                   DSP1.R9
			// wire CELL4.OUT_Q6                   DSP1.R11
			// wire CELL4.OUT_Q7                   DSP1.R19
			// wire CELL5.IMUX_A0                  DSP0.C52
			// wire CELL5.IMUX_A1                  DSP0.A14_1
			// wire CELL5.IMUX_A2                  DSP0.B12_1
			// wire CELL5.IMUX_A3                  DSP0.B16_1
			// wire CELL5.IMUX_A4                  DSP1.C18
			// wire CELL5.IMUX_A5                  DSP1.C22
			// wire CELL5.IMUX_A6                  DSP1.A14_0
			// wire CELL5.IMUX_A7                  DSP1.A17_0
			// wire CELL5.IMUX_B0                  DSP0.C53
			// wire CELL5.IMUX_B1                  DSP0.A15_1
			// wire CELL5.IMUX_B2                  DSP0.B13_1
			// wire CELL5.IMUX_B3                  DSP0.B17_1
			// wire CELL5.IMUX_B4                  DSP1.C19
			// wire CELL5.IMUX_B5                  DSP1.C23
			// wire CELL5.IMUX_B6                  DSP1.A15_0
			// wire CELL5.IMUX_C0                  DSP0.A12_1
			// wire CELL5.IMUX_C1                  DSP0.A16_1
			// wire CELL5.IMUX_C2                  DSP0.B14_1
			// wire CELL5.IMUX_C3                  DSP1.C16
			// wire CELL5.IMUX_C4                  DSP1.C20
			// wire CELL5.IMUX_C5                  DSP1.A12_0
			// wire CELL5.IMUX_C6                  DSP1.A16_0
			// wire CELL5.IMUX_D0                  DSP0.A13_1
			// wire CELL5.IMUX_D1                  DSP0.A17_1
			// wire CELL5.IMUX_D2                  DSP0.B15_1
			// wire CELL5.IMUX_D3                  DSP1.C17
			// wire CELL5.IMUX_D4                  DSP1.C21
			// wire CELL5.IMUX_D5                  DSP1.A13_0
			// wire CELL5.IMUX_CLK1                DSP0.OP0
			// wire CELL5.IMUX_LSR0                DSP1.SOURCEB_0
			// wire CELL5.IMUX_LSR1                DSP1.OP10
			// wire CELL5.IMUX_LSR2                DSP1.OP9
			// wire CELL5.IMUX_CE0                 DSP0.CE2 DSP1.CE2
			// wire CELL5.IMUX_CE1                 DSP1.SOURCEA_0
			// wire CELL5.OUT_F0                   DSP0.R66
			// wire CELL5.OUT_F1                   DSP0.R68
			// wire CELL5.OUT_F2                   DSP0.R70
			// wire CELL5.OUT_F3                   DSP1.R12
			// wire CELL5.OUT_F4                   DSP1.R14
			// wire CELL5.OUT_F5                   DSP1.R16
			// wire CELL5.OUT_F6                   DSP1.R20
			// wire CELL5.OUT_F7                   DSP1.R22
			// wire CELL5.OUT_Q0                   DSP0.R67
			// wire CELL5.OUT_Q1                   DSP0.R69
			// wire CELL5.OUT_Q2                   DSP0.R71
			// wire CELL5.OUT_Q3                   DSP1.R13
			// wire CELL5.OUT_Q4                   DSP1.R15
			// wire CELL5.OUT_Q5                   DSP1.R17
			// wire CELL5.OUT_Q6                   DSP1.R21
			// wire CELL5.OUT_Q7                   DSP1.R23
			// wire CELL6.IMUX_A0                  DSP1.B0_0
			// wire CELL6.IMUX_A1                  DSP1.B4_0
			// wire CELL6.IMUX_A2                  DSP1.C26
			// wire CELL6.IMUX_A3                  DSP1.C30
			// wire CELL6.IMUX_A4                  DSP1.A0_1
			// wire CELL6.IMUX_A5                  DSP1.A4_1
			// wire CELL6.IMUX_A6                  DSP1.B2_1
			// wire CELL6.IMUX_A7                  DSP1.B5_1
			// wire CELL6.IMUX_B0                  DSP1.B1_0
			// wire CELL6.IMUX_B1                  DSP1.B5_0
			// wire CELL6.IMUX_B2                  DSP1.C27
			// wire CELL6.IMUX_B3                  DSP1.C31
			// wire CELL6.IMUX_B4                  DSP1.A1_1
			// wire CELL6.IMUX_B5                  DSP1.A5_1
			// wire CELL6.IMUX_B6                  DSP1.B3_1
			// wire CELL6.IMUX_C0                  DSP1.B2_0
			// wire CELL6.IMUX_C1                  DSP1.C24
			// wire CELL6.IMUX_C2                  DSP1.C28
			// wire CELL6.IMUX_C3                  DSP1.C32
			// wire CELL6.IMUX_C4                  DSP1.A2_1
			// wire CELL6.IMUX_C5                  DSP1.B0_1
			// wire CELL6.IMUX_C6                  DSP1.B4_1
			// wire CELL6.IMUX_D0                  DSP1.B3_0
			// wire CELL6.IMUX_D1                  DSP1.C25
			// wire CELL6.IMUX_D2                  DSP1.C29
			// wire CELL6.IMUX_D3                  DSP1.C33
			// wire CELL6.IMUX_D4                  DSP1.A3_1
			// wire CELL6.IMUX_D5                  DSP1.B1_1
			// wire CELL6.IMUX_CLK0                DSP1.CLK0
			// wire CELL6.IMUX_CLK1                DSP1.CLK1
			// wire CELL6.IMUX_LSR0                DSP0.RST3 DSP1.RST3
			// wire CELL6.IMUX_LSR1                DSP1.OP8
			// wire CELL6.IMUX_LSR2                DSP1.OP7
			// wire CELL6.IMUX_CE0                 DSP1.SIGNEDA_1
			// wire CELL6.IMUX_CE1                 DSP1.SIGNEDB_1
			// wire CELL6.OUT_F0                   DSP1.R24
			// wire CELL6.OUT_F1                   DSP1.R26
			// wire CELL6.OUT_F2                   DSP1.R36
			// wire CELL6.OUT_F3                   DSP1.R38
			// wire CELL6.OUT_F4                   DSP1.R40
			// wire CELL6.OUT_F5                   DSP1.OVERUNDER DSP1.R54
			// wire CELL6.OUT_F6                   DSP1.OVER DSP1.R56
			// wire CELL6.OUT_F7                   DSP1.EQPAT DSP1.R58
			// wire CELL6.OUT_Q0                   DSP1.R25
			// wire CELL6.OUT_Q1                   DSP1.R27
			// wire CELL6.OUT_Q2                   DSP1.R37
			// wire CELL6.OUT_Q3                   DSP1.R39
			// wire CELL6.OUT_Q4                   DSP1.R41
			// wire CELL6.OUT_Q5                   DSP1.R55 DSP1.UNDER
			// wire CELL6.OUT_Q6                   DSP1.EQPATB DSP1.R57
			// wire CELL6.OUT_Q7                   DSP1.EQOM DSP1.R59
			// wire CELL7.IMUX_A0                  DSP1.B6_0
			// wire CELL7.IMUX_A1                  DSP1.B10_0
			// wire CELL7.IMUX_A2                  DSP1.A8_1
			// wire CELL7.IMUX_A3                  DSP1.C37
			// wire CELL7.IMUX_A4                  DSP1.C41
			// wire CELL7.IMUX_A5                  DSP1.B7_1
			// wire CELL7.IMUX_A6                  DSP1.A11_1
			// wire CELL7.IMUX_A7                  DSP1.B11_1
			// wire CELL7.IMUX_B0                  DSP1.B7_0
			// wire CELL7.IMUX_B1                  DSP1.B11_0
			// wire CELL7.IMUX_B2                  DSP1.C34
			// wire CELL7.IMUX_B3                  DSP1.C38
			// wire CELL7.IMUX_B4                  DSP1.C42
			// wire CELL7.IMUX_B5                  DSP1.B8_1
			// wire CELL7.IMUX_B6                  DSP1.B9_1
			// wire CELL7.IMUX_C0                  DSP1.B8_0
			// wire CELL7.IMUX_C1                  DSP1.A6_1
			// wire CELL7.IMUX_C2                  DSP1.C35
			// wire CELL7.IMUX_C3                  DSP1.C39
			// wire CELL7.IMUX_C4                  DSP1.C43
			// wire CELL7.IMUX_C5                  DSP1.A9_1
			// wire CELL7.IMUX_C6                  DSP1.B10_1
			// wire CELL7.IMUX_D0                  DSP1.B9_0
			// wire CELL7.IMUX_D1                  DSP1.A7_1
			// wire CELL7.IMUX_D2                  DSP1.C36
			// wire CELL7.IMUX_D3                  DSP1.C40
			// wire CELL7.IMUX_D4                  DSP1.B6_1
			// wire CELL7.IMUX_D5                  DSP1.A10_1
			// wire CELL7.IMUX_CLK0                DSP1.CLK2
			// wire CELL7.IMUX_CLK1                DSP1.CLK3
			// wire CELL7.IMUX_LSR0                DSP1.SOURCEB_1
			// wire CELL7.IMUX_LSR1                DSP1.OP6
			// wire CELL7.IMUX_LSR2                DSP1.OP5
			// wire CELL7.IMUX_CE0                 DSP0.CE3 DSP1.CE3
			// wire CELL7.IMUX_CE1                 DSP1.SOURCEA_1
			// wire CELL7.OUT_F0                   DSP1.R28
			// wire CELL7.OUT_F1                   DSP1.R30
			// wire CELL7.OUT_F2                   DSP1.R42
			// wire CELL7.OUT_F3                   DSP1.R44
			// wire CELL7.OUT_F4                   DSP1.R46
			// wire CELL7.OUT_F5                   DSP1.EQZM DSP1.R60
			// wire CELL7.OUT_F6                   DSP1.R62
			// wire CELL7.OUT_F7                   DSP1.R64
			// wire CELL7.OUT_Q0                   DSP1.R29
			// wire CELL7.OUT_Q1                   DSP1.R31
			// wire CELL7.OUT_Q2                   DSP1.R43
			// wire CELL7.OUT_Q3                   DSP1.R45
			// wire CELL7.OUT_Q4                   DSP1.R47
			// wire CELL7.OUT_Q5                   DSP1.EQZ DSP1.R61
			// wire CELL7.OUT_Q6                   DSP1.R63
			// wire CELL7.OUT_Q7                   DSP1.R65
			// wire CELL8.IMUX_A0                  DSP1.B12_0
			// wire CELL8.IMUX_A1                  DSP1.B16_0
			// wire CELL8.IMUX_A2                  DSP1.A14_1
			// wire CELL8.IMUX_A3                  DSP1.C44
			// wire CELL8.IMUX_A4                  DSP1.C48
			// wire CELL8.IMUX_A5                  DSP1.C50
			// wire CELL8.IMUX_A6                  DSP1.C52
			// wire CELL8.IMUX_A7                  DSP1.B17_1
			// wire CELL8.IMUX_B0                  DSP1.B13_0
			// wire CELL8.IMUX_B1                  DSP1.B17_0
			// wire CELL8.IMUX_B2                  DSP1.A15_1
			// wire CELL8.IMUX_B3                  DSP1.C45
			// wire CELL8.IMUX_B4                  DSP1.C49
			// wire CELL8.IMUX_B5                  DSP1.C51
			// wire CELL8.IMUX_B6                  DSP1.C53
			// wire CELL8.IMUX_C0                  DSP1.B14_0
			// wire CELL8.IMUX_C1                  DSP1.A12_1
			// wire CELL8.IMUX_C2                  DSP1.A16_1
			// wire CELL8.IMUX_C3                  DSP1.C46
			// wire CELL8.IMUX_C4                  DSP1.B12_1
			// wire CELL8.IMUX_C5                  DSP1.B14_1
			// wire CELL8.IMUX_C6                  DSP1.B16_1
			// wire CELL8.IMUX_D0                  DSP1.B15_0
			// wire CELL8.IMUX_D1                  DSP1.A13_1
			// wire CELL8.IMUX_D2                  DSP1.A17_1
			// wire CELL8.IMUX_D3                  DSP1.C47
			// wire CELL8.IMUX_D4                  DSP1.B13_1
			// wire CELL8.IMUX_D5                  DSP1.B15_1
			// wire CELL8.IMUX_LSR0                DSP1.OP2
			// wire CELL8.IMUX_LSR1                DSP1.OP1
			// wire CELL8.IMUX_LSR2                DSP1.OP0
			// wire CELL8.IMUX_CE0                 DSP1.OP4
			// wire CELL8.IMUX_CE1                 DSP1.OP3
			// wire CELL8.OUT_F0                   DSP1.R32
			// wire CELL8.OUT_F1                   DSP1.R34
			// wire CELL8.OUT_F2                   DSP1.R48
			// wire CELL8.OUT_F3                   DSP1.R50
			// wire CELL8.OUT_F4                   DSP1.R52
			// wire CELL8.OUT_F5                   DSP1.R66
			// wire CELL8.OUT_F6                   DSP1.R68
			// wire CELL8.OUT_F7                   DSP1.R70
			// wire CELL8.OUT_Q0                   DSP1.R33
			// wire CELL8.OUT_Q1                   DSP1.R35
			// wire CELL8.OUT_Q2                   DSP1.R49
			// wire CELL8.OUT_Q3                   DSP1.R51
			// wire CELL8.OUT_Q4                   DSP1.R53
			// wire CELL8.OUT_Q5                   DSP1.R67
			// wire CELL8.OUT_Q6                   DSP1.R69
			// wire CELL8.OUT_Q7                   DSP1.R71
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;

			bel START {
				input STARTCLK = CELL12.IMUX_CLK1;
			}

			bel OSC {
				output CFGCLK = CELL3.OUT_Q1;
			}

			bel JTAG {
				output JCE1 = CELL3.OUT_F0;
				output JCE2 = CELL3.OUT_F1;
				output JRSTN = CELL3.OUT_F2;
				output JRTI1 = CELL3.OUT_F6;
				output JRTI2 = CELL3.OUT_F7;
				output JSHIFT = CELL3.OUT_F3;
				output JTCK = CELL3.OUT_F5;
				output JTDI = CELL3.OUT_Q0;
				input JTDO1 = CELL3.IMUX_A0;
				input JTDO2 = CELL3.IMUX_B0;
				output JUPDATE = CELL3.OUT_F4;
			}

			bel GSR {
				input CLK = CELL13.IMUX_CLK0;
				input GSR = CELL3.IMUX_C0;
			}

			bel SED {
				output AUTODONE = CELL4.OUT_Q5;
				output SEDCLKOUT = CELL12.OUT_Q4;
				output SEDDONE = CELL4.OUT_Q3;
				input SEDENABLE = CELL12.IMUX_CLK0;
				output SEDERR = CELL4.OUT_Q1;
				input SEDFRCERR = CELL4.IMUX_CLK0;
				output SEDINPROG = CELL4.OUT_Q2;
				input SEDMODE = CELL4.IMUX_CLK1;
				input SEDSTART = CELL3.IMUX_CLK1;
			}

			bel AMBOOT {
				input A0 = CELL4.IMUX_A0;
				input A1 = CELL4.IMUX_B0;
				input A2 = CELL4.IMUX_C0;
				input A3 = CELL4.IMUX_D0;
				input A4 = CELL4.IMUX_A1;
				input A5 = CELL4.IMUX_B1;
				input A6 = CELL4.IMUX_C1;
				input A7 = CELL4.IMUX_D1;
				input AUTOREBOOTI = CELL4.IMUX_CE1;
				input CSI = CELL4.IMUX_CE0;
				output CSO = CELL4.OUT_Q0;
				output O0 = CELL4.OUT_F0;
				output O1 = CELL4.OUT_F1;
				output O2 = CELL4.OUT_F2;
				output O3 = CELL4.OUT_F3;
				output O4 = CELL4.OUT_F4;
				output O5 = CELL4.OUT_F5;
				output O6 = CELL4.OUT_F6;
				output O7 = CELL4.OUT_F7;
			}

			bel PERREG {
				input D0 = CELL5.IMUX_A0;
				input D1 = CELL5.IMUX_B0;
				input D10 = CELL5.IMUX_C2;
				input D11 = CELL5.IMUX_D2;
				input D12 = CELL5.IMUX_A3;
				input D13 = CELL5.IMUX_B3;
				input D14 = CELL5.IMUX_C3;
				input D15 = CELL5.IMUX_D3;
				input D2 = CELL5.IMUX_C0;
				input D3 = CELL5.IMUX_D0;
				input D4 = CELL5.IMUX_A1;
				input D5 = CELL5.IMUX_B1;
				input D6 = CELL5.IMUX_C1;
				input D7 = CELL5.IMUX_D1;
				input D8 = CELL5.IMUX_A2;
				input D9 = CELL5.IMUX_B2;
				output Q0 = CELL5.OUT_F0;
				output Q1 = CELL5.OUT_F1;
				output Q10 = CELL5.OUT_Q2;
				output Q11 = CELL5.OUT_Q3;
				output Q12 = CELL5.OUT_Q4;
				output Q13 = CELL5.OUT_Q5;
				output Q14 = CELL5.OUT_Q6;
				output Q15 = CELL5.OUT_Q7;
				output Q2 = CELL5.OUT_F2;
				output Q3 = CELL5.OUT_F3;
				output Q4 = CELL5.OUT_F4;
				output Q5 = CELL5.OUT_F5;
				output Q6 = CELL5.OUT_F6;
				output Q7 = CELL5.OUT_F7;
				output Q8 = CELL5.OUT_Q0;
				output Q9 = CELL5.OUT_Q1;
			}

			// wire CELL3.IMUX_A0                  JTAG.JTDO1
			// wire CELL3.IMUX_B0                  JTAG.JTDO2
			// wire CELL3.IMUX_C0                  GSR.GSR
			// wire CELL3.IMUX_CLK1                SED.SEDSTART
			// wire CELL3.OUT_F0                   JTAG.JCE1
			// wire CELL3.OUT_F1                   JTAG.JCE2
			// wire CELL3.OUT_F2                   JTAG.JRSTN
			// wire CELL3.OUT_F3                   JTAG.JSHIFT
			// wire CELL3.OUT_F4                   JTAG.JUPDATE
			// wire CELL3.OUT_F5                   JTAG.JTCK
			// wire CELL3.OUT_F6                   JTAG.JRTI1
			// wire CELL3.OUT_F7                   JTAG.JRTI2
			// wire CELL3.OUT_Q0                   JTAG.JTDI
			// wire CELL3.OUT_Q1                   OSC.CFGCLK
			// wire CELL4.IMUX_A0                  AMBOOT.A0
			// wire CELL4.IMUX_A1                  AMBOOT.A4
			// wire CELL4.IMUX_B0                  AMBOOT.A1
			// wire CELL4.IMUX_B1                  AMBOOT.A5
			// wire CELL4.IMUX_C0                  AMBOOT.A2
			// wire CELL4.IMUX_C1                  AMBOOT.A6
			// wire CELL4.IMUX_D0                  AMBOOT.A3
			// wire CELL4.IMUX_D1                  AMBOOT.A7
			// wire CELL4.IMUX_CLK0                SED.SEDFRCERR
			// wire CELL4.IMUX_CLK1                SED.SEDMODE
			// wire CELL4.IMUX_CE0                 AMBOOT.CSI
			// wire CELL4.IMUX_CE1                 AMBOOT.AUTOREBOOTI
			// wire CELL4.OUT_F0                   AMBOOT.O0
			// wire CELL4.OUT_F1                   AMBOOT.O1
			// wire CELL4.OUT_F2                   AMBOOT.O2
			// wire CELL4.OUT_F3                   AMBOOT.O3
			// wire CELL4.OUT_F4                   AMBOOT.O4
			// wire CELL4.OUT_F5                   AMBOOT.O5
			// wire CELL4.OUT_F6                   AMBOOT.O6
			// wire CELL4.OUT_F7                   AMBOOT.O7
			// wire CELL4.OUT_Q0                   AMBOOT.CSO
			// wire CELL4.OUT_Q1                   SED.SEDERR
			// wire CELL4.OUT_Q2                   SED.SEDINPROG
			// wire CELL4.OUT_Q3                   SED.SEDDONE
			// wire CELL4.OUT_Q5                   SED.AUTODONE
			// wire CELL5.IMUX_A0                  PERREG.D0
			// wire CELL5.IMUX_A1                  PERREG.D4
			// wire CELL5.IMUX_A2                  PERREG.D8
			// wire CELL5.IMUX_A3                  PERREG.D12
			// wire CELL5.IMUX_B0                  PERREG.D1
			// wire CELL5.IMUX_B1                  PERREG.D5
			// wire CELL5.IMUX_B2                  PERREG.D9
			// wire CELL5.IMUX_B3                  PERREG.D13
			// wire CELL5.IMUX_C0                  PERREG.D2
			// wire CELL5.IMUX_C1                  PERREG.D6
			// wire CELL5.IMUX_C2                  PERREG.D10
			// wire CELL5.IMUX_C3                  PERREG.D14
			// wire CELL5.IMUX_D0                  PERREG.D3
			// wire CELL5.IMUX_D1                  PERREG.D7
			// wire CELL5.IMUX_D2                  PERREG.D11
			// wire CELL5.IMUX_D3                  PERREG.D15
			// wire CELL5.OUT_F0                   PERREG.Q0
			// wire CELL5.OUT_F1                   PERREG.Q1
			// wire CELL5.OUT_F2                   PERREG.Q2
			// wire CELL5.OUT_F3                   PERREG.Q3
			// wire CELL5.OUT_F4                   PERREG.Q4
			// wire CELL5.OUT_F5                   PERREG.Q5
			// wire CELL5.OUT_F6                   PERREG.Q6
			// wire CELL5.OUT_F7                   PERREG.Q7
			// wire CELL5.OUT_Q0                   PERREG.Q8
			// wire CELL5.OUT_Q1                   PERREG.Q9
			// wire CELL5.OUT_Q2                   PERREG.Q10
			// wire CELL5.OUT_Q3                   PERREG.Q11
			// wire CELL5.OUT_Q4                   PERREG.Q12
			// wire CELL5.OUT_Q5                   PERREG.Q13
			// wire CELL5.OUT_Q6                   PERREG.Q14
			// wire CELL5.OUT_Q7                   PERREG.Q15
			// wire CELL12.IMUX_CLK0               SED.SEDENABLE
			// wire CELL12.IMUX_CLK1               START.STARTCLK
			// wire CELL12.OUT_Q4                  SED.SEDCLKOUT
			// wire CELL13.IMUX_CLK0               GSR.CLK
		}

		tile_class TEST_SW {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel TESTIN {
				input CE = CELL2.IMUX_CE2;
				input CLK = CELL2.IMUX_CLK2;
				output OUT0 = CELL2.OUT_F0;
				output OUT1 = CELL2.OUT_F1;
				output OUT10 = CELL2.OUT_Q2;
				output OUT11 = CELL2.OUT_Q3;
				output OUT12 = CELL2.OUT_Q4;
				output OUT13 = CELL2.OUT_Q5;
				output OUT14 = CELL2.OUT_Q6;
				output OUT15 = CELL2.OUT_Q7;
				output OUT2 = CELL2.OUT_F2;
				output OUT3 = CELL2.OUT_F3;
				output OUT4 = CELL2.OUT_F4;
				output OUT5 = CELL2.OUT_F5;
				output OUT6 = CELL2.OUT_F6;
				output OUT7 = CELL2.OUT_F7;
				output OUT8 = CELL2.OUT_Q0;
				output OUT9 = CELL2.OUT_Q1;
				input SCANIN = CELL1.IMUX_C5;
				output SCANOUT = CELL1.OUT_F6;
			}

			bel TESTOUT {
				input CE = CELL2.IMUX_CE2;
				input CLK = CELL2.IMUX_CLK2;
				input LOADIN0 = CELL2.IMUX_A0;
				input LOADIN1 = CELL2.IMUX_B0;
				input LOADIN10 = CELL2.IMUX_C2;
				input LOADIN11 = CELL2.IMUX_D2;
				input LOADIN12 = CELL2.IMUX_A3;
				input LOADIN13 = CELL2.IMUX_B3;
				input LOADIN14 = CELL2.IMUX_C3;
				input LOADIN15 = CELL2.IMUX_D3;
				input LOADIN16 = CELL2.IMUX_A4;
				input LOADIN17 = CELL2.IMUX_B4;
				input LOADIN18 = CELL2.IMUX_C4;
				input LOADIN19 = CELL2.IMUX_D4;
				input LOADIN2 = CELL2.IMUX_C0;
				input LOADIN20 = CELL2.IMUX_A5;
				input LOADIN21 = CELL2.IMUX_B5;
				input LOADIN22 = CELL2.IMUX_C5;
				input LOADIN23 = CELL2.IMUX_D5;
				input LOADIN24 = CELL2.IMUX_A6;
				input LOADIN25 = CELL2.IMUX_B6;
				input LOADIN26 = CELL2.IMUX_C6;
				input LOADIN27 = CELL2.IMUX_D6;
				input LOADIN28 = CELL2.IMUX_A7;
				input LOADIN29 = CELL2.IMUX_B7;
				input LOADIN3 = CELL2.IMUX_D0;
				input LOADIN30 = CELL2.IMUX_C7;
				input LOADIN31 = CELL2.IMUX_D7;
				input LOADIN4 = CELL2.IMUX_A1;
				input LOADIN5 = CELL2.IMUX_B1;
				input LOADIN6 = CELL2.IMUX_C1;
				input LOADIN7 = CELL2.IMUX_D1;
				input LOADIN8 = CELL2.IMUX_A2;
				input LOADIN9 = CELL2.IMUX_B2;
				output SCANOUT = CELL1.OUT_F7;
			}

			// wire CELL1.IMUX_C5                  TESTIN.SCANIN
			// wire CELL1.OUT_F6                   TESTIN.SCANOUT
			// wire CELL1.OUT_F7                   TESTOUT.SCANOUT
			// wire CELL2.IMUX_A0                  TESTOUT.LOADIN0
			// wire CELL2.IMUX_A1                  TESTOUT.LOADIN4
			// wire CELL2.IMUX_A2                  TESTOUT.LOADIN8
			// wire CELL2.IMUX_A3                  TESTOUT.LOADIN12
			// wire CELL2.IMUX_A4                  TESTOUT.LOADIN16
			// wire CELL2.IMUX_A5                  TESTOUT.LOADIN20
			// wire CELL2.IMUX_A6                  TESTOUT.LOADIN24
			// wire CELL2.IMUX_A7                  TESTOUT.LOADIN28
			// wire CELL2.IMUX_B0                  TESTOUT.LOADIN1
			// wire CELL2.IMUX_B1                  TESTOUT.LOADIN5
			// wire CELL2.IMUX_B2                  TESTOUT.LOADIN9
			// wire CELL2.IMUX_B3                  TESTOUT.LOADIN13
			// wire CELL2.IMUX_B4                  TESTOUT.LOADIN17
			// wire CELL2.IMUX_B5                  TESTOUT.LOADIN21
			// wire CELL2.IMUX_B6                  TESTOUT.LOADIN25
			// wire CELL2.IMUX_B7                  TESTOUT.LOADIN29
			// wire CELL2.IMUX_C0                  TESTOUT.LOADIN2
			// wire CELL2.IMUX_C1                  TESTOUT.LOADIN6
			// wire CELL2.IMUX_C2                  TESTOUT.LOADIN10
			// wire CELL2.IMUX_C3                  TESTOUT.LOADIN14
			// wire CELL2.IMUX_C4                  TESTOUT.LOADIN18
			// wire CELL2.IMUX_C5                  TESTOUT.LOADIN22
			// wire CELL2.IMUX_C6                  TESTOUT.LOADIN26
			// wire CELL2.IMUX_C7                  TESTOUT.LOADIN30
			// wire CELL2.IMUX_D0                  TESTOUT.LOADIN3
			// wire CELL2.IMUX_D1                  TESTOUT.LOADIN7
			// wire CELL2.IMUX_D2                  TESTOUT.LOADIN11
			// wire CELL2.IMUX_D3                  TESTOUT.LOADIN15
			// wire CELL2.IMUX_D4                  TESTOUT.LOADIN19
			// wire CELL2.IMUX_D5                  TESTOUT.LOADIN23
			// wire CELL2.IMUX_D6                  TESTOUT.LOADIN27
			// wire CELL2.IMUX_D7                  TESTOUT.LOADIN31
			// wire CELL2.IMUX_CLK2                TESTIN.CLK TESTOUT.CLK
			// wire CELL2.IMUX_CE2                 TESTIN.CE TESTOUT.CE
			// wire CELL2.OUT_F0                   TESTIN.OUT0
			// wire CELL2.OUT_F1                   TESTIN.OUT1
			// wire CELL2.OUT_F2                   TESTIN.OUT2
			// wire CELL2.OUT_F3                   TESTIN.OUT3
			// wire CELL2.OUT_F4                   TESTIN.OUT4
			// wire CELL2.OUT_F5                   TESTIN.OUT5
			// wire CELL2.OUT_F6                   TESTIN.OUT6
			// wire CELL2.OUT_F7                   TESTIN.OUT7
			// wire CELL2.OUT_Q0                   TESTIN.OUT8
			// wire CELL2.OUT_Q1                   TESTIN.OUT9
			// wire CELL2.OUT_Q2                   TESTIN.OUT10
			// wire CELL2.OUT_Q3                   TESTIN.OUT11
			// wire CELL2.OUT_Q4                   TESTIN.OUT12
			// wire CELL2.OUT_Q5                   TESTIN.OUT13
			// wire CELL2.OUT_Q6                   TESTIN.OUT14
			// wire CELL2.OUT_Q7                   TESTIN.OUT15
		}

		tile_class TEST_SE {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel TESTIN {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK2;
				output OUT0 = CELL0.OUT_F0;
				output OUT1 = CELL0.OUT_F1;
				output OUT10 = CELL0.OUT_Q2;
				output OUT11 = CELL0.OUT_Q3;
				output OUT12 = CELL0.OUT_Q4;
				output OUT13 = CELL0.OUT_Q5;
				output OUT14 = CELL0.OUT_Q6;
				output OUT15 = CELL0.OUT_Q7;
				output OUT2 = CELL0.OUT_F2;
				output OUT3 = CELL0.OUT_F3;
				output OUT4 = CELL0.OUT_F4;
				output OUT5 = CELL0.OUT_F5;
				output OUT6 = CELL0.OUT_F6;
				output OUT7 = CELL0.OUT_F7;
				output OUT8 = CELL0.OUT_Q0;
				output OUT9 = CELL0.OUT_Q1;
				input SCANIN = CELL1.IMUX_C5;
				output SCANOUT = CELL1.OUT_F6;
			}

			bel TESTOUT {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK2;
				input LOADIN0 = CELL0.IMUX_A0;
				input LOADIN1 = CELL0.IMUX_B0;
				input LOADIN10 = CELL0.IMUX_C2;
				input LOADIN11 = CELL0.IMUX_D2;
				input LOADIN12 = CELL0.IMUX_A3;
				input LOADIN13 = CELL0.IMUX_B3;
				input LOADIN14 = CELL0.IMUX_C3;
				input LOADIN15 = CELL0.IMUX_D3;
				input LOADIN16 = CELL0.IMUX_A4;
				input LOADIN17 = CELL0.IMUX_B4;
				input LOADIN18 = CELL0.IMUX_C4;
				input LOADIN19 = CELL0.IMUX_D4;
				input LOADIN2 = CELL0.IMUX_C0;
				input LOADIN20 = CELL0.IMUX_A5;
				input LOADIN21 = CELL0.IMUX_B5;
				input LOADIN22 = CELL0.IMUX_C5;
				input LOADIN23 = CELL0.IMUX_D5;
				input LOADIN24 = CELL0.IMUX_A6;
				input LOADIN25 = CELL0.IMUX_B6;
				input LOADIN26 = CELL0.IMUX_C6;
				input LOADIN27 = CELL0.IMUX_D6;
				input LOADIN28 = CELL0.IMUX_A7;
				input LOADIN29 = CELL0.IMUX_B7;
				input LOADIN3 = CELL0.IMUX_D0;
				input LOADIN30 = CELL0.IMUX_C7;
				input LOADIN31 = CELL0.IMUX_D7;
				input LOADIN4 = CELL0.IMUX_A1;
				input LOADIN5 = CELL0.IMUX_B1;
				input LOADIN6 = CELL0.IMUX_C1;
				input LOADIN7 = CELL0.IMUX_D1;
				input LOADIN8 = CELL0.IMUX_A2;
				input LOADIN9 = CELL0.IMUX_B2;
				output SCANOUT = CELL1.OUT_F7;
			}

			bel DTS {
				input DTSI0 = CELL2.IMUX_CLK0;
				input DTSI1 = CELL2.IMUX_CLK1;
				input DTSI2 = CELL2.IMUX_CE0;
				input DTSI3 = CELL2.IMUX_CE1;
				output DTSO = CELL2.OUT_Q4;
			}

			// wire CELL0.IMUX_A0                  TESTOUT.LOADIN0
			// wire CELL0.IMUX_A1                  TESTOUT.LOADIN4
			// wire CELL0.IMUX_A2                  TESTOUT.LOADIN8
			// wire CELL0.IMUX_A3                  TESTOUT.LOADIN12
			// wire CELL0.IMUX_A4                  TESTOUT.LOADIN16
			// wire CELL0.IMUX_A5                  TESTOUT.LOADIN20
			// wire CELL0.IMUX_A6                  TESTOUT.LOADIN24
			// wire CELL0.IMUX_A7                  TESTOUT.LOADIN28
			// wire CELL0.IMUX_B0                  TESTOUT.LOADIN1
			// wire CELL0.IMUX_B1                  TESTOUT.LOADIN5
			// wire CELL0.IMUX_B2                  TESTOUT.LOADIN9
			// wire CELL0.IMUX_B3                  TESTOUT.LOADIN13
			// wire CELL0.IMUX_B4                  TESTOUT.LOADIN17
			// wire CELL0.IMUX_B5                  TESTOUT.LOADIN21
			// wire CELL0.IMUX_B6                  TESTOUT.LOADIN25
			// wire CELL0.IMUX_B7                  TESTOUT.LOADIN29
			// wire CELL0.IMUX_C0                  TESTOUT.LOADIN2
			// wire CELL0.IMUX_C1                  TESTOUT.LOADIN6
			// wire CELL0.IMUX_C2                  TESTOUT.LOADIN10
			// wire CELL0.IMUX_C3                  TESTOUT.LOADIN14
			// wire CELL0.IMUX_C4                  TESTOUT.LOADIN18
			// wire CELL0.IMUX_C5                  TESTOUT.LOADIN22
			// wire CELL0.IMUX_C6                  TESTOUT.LOADIN26
			// wire CELL0.IMUX_C7                  TESTOUT.LOADIN30
			// wire CELL0.IMUX_D0                  TESTOUT.LOADIN3
			// wire CELL0.IMUX_D1                  TESTOUT.LOADIN7
			// wire CELL0.IMUX_D2                  TESTOUT.LOADIN11
			// wire CELL0.IMUX_D3                  TESTOUT.LOADIN15
			// wire CELL0.IMUX_D4                  TESTOUT.LOADIN19
			// wire CELL0.IMUX_D5                  TESTOUT.LOADIN23
			// wire CELL0.IMUX_D6                  TESTOUT.LOADIN27
			// wire CELL0.IMUX_D7                  TESTOUT.LOADIN31
			// wire CELL0.IMUX_CLK2                TESTIN.CLK TESTOUT.CLK
			// wire CELL0.IMUX_CE2                 TESTIN.CE TESTOUT.CE
			// wire CELL0.OUT_F0                   TESTIN.OUT0
			// wire CELL0.OUT_F1                   TESTIN.OUT1
			// wire CELL0.OUT_F2                   TESTIN.OUT2
			// wire CELL0.OUT_F3                   TESTIN.OUT3
			// wire CELL0.OUT_F4                   TESTIN.OUT4
			// wire CELL0.OUT_F5                   TESTIN.OUT5
			// wire CELL0.OUT_F6                   TESTIN.OUT6
			// wire CELL0.OUT_F7                   TESTIN.OUT7
			// wire CELL0.OUT_Q0                   TESTIN.OUT8
			// wire CELL0.OUT_Q1                   TESTIN.OUT9
			// wire CELL0.OUT_Q2                   TESTIN.OUT10
			// wire CELL0.OUT_Q3                   TESTIN.OUT11
			// wire CELL0.OUT_Q4                   TESTIN.OUT12
			// wire CELL0.OUT_Q5                   TESTIN.OUT13
			// wire CELL0.OUT_Q6                   TESTIN.OUT14
			// wire CELL0.OUT_Q7                   TESTIN.OUT15
			// wire CELL1.IMUX_C5                  TESTIN.SCANIN
			// wire CELL1.OUT_F6                   TESTIN.SCANOUT
			// wire CELL1.OUT_F7                   TESTOUT.SCANOUT
			// wire CELL2.IMUX_CLK0                DTS.DTSI0
			// wire CELL2.IMUX_CLK1                DTS.DTSI1
			// wire CELL2.IMUX_CE0                 DTS.DTSI2
			// wire CELL2.IMUX_CE1                 DTS.DTSI3
			// wire CELL2.OUT_Q4                   DTS.DTSO
		}

		tile_class TEST_NW {
			cell CELL0;
			cell CELL1;

			bel TESTIN {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK2;
				output OUT0 = CELL0.OUT_F0;
				output OUT1 = CELL0.OUT_F1;
				output OUT10 = CELL0.OUT_Q2;
				output OUT11 = CELL0.OUT_Q3;
				output OUT12 = CELL0.OUT_Q4;
				output OUT13 = CELL0.OUT_Q5;
				output OUT14 = CELL0.OUT_Q6;
				output OUT15 = CELL0.OUT_Q7;
				output OUT2 = CELL0.OUT_F2;
				output OUT3 = CELL0.OUT_F3;
				output OUT4 = CELL0.OUT_F4;
				output OUT5 = CELL0.OUT_F5;
				output OUT6 = CELL0.OUT_F6;
				output OUT7 = CELL0.OUT_F7;
				output OUT8 = CELL0.OUT_Q0;
				output OUT9 = CELL0.OUT_Q1;
				input SCANIN = CELL1.IMUX_C5;
				output SCANOUT = CELL1.OUT_F6;
			}

			bel TESTOUT {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK2;
				input LOADIN0 = CELL0.IMUX_A0;
				input LOADIN1 = CELL0.IMUX_B0;
				input LOADIN10 = CELL0.IMUX_C2;
				input LOADIN11 = CELL0.IMUX_D2;
				input LOADIN12 = CELL0.IMUX_A3;
				input LOADIN13 = CELL0.IMUX_B3;
				input LOADIN14 = CELL0.IMUX_C3;
				input LOADIN15 = CELL0.IMUX_D3;
				input LOADIN16 = CELL0.IMUX_A4;
				input LOADIN17 = CELL0.IMUX_B4;
				input LOADIN18 = CELL0.IMUX_C4;
				input LOADIN19 = CELL0.IMUX_D4;
				input LOADIN2 = CELL0.IMUX_C0;
				input LOADIN20 = CELL0.IMUX_A5;
				input LOADIN21 = CELL0.IMUX_B5;
				input LOADIN22 = CELL0.IMUX_C5;
				input LOADIN23 = CELL0.IMUX_D5;
				input LOADIN24 = CELL0.IMUX_A6;
				input LOADIN25 = CELL0.IMUX_B6;
				input LOADIN26 = CELL0.IMUX_C6;
				input LOADIN27 = CELL0.IMUX_D6;
				input LOADIN28 = CELL0.IMUX_A7;
				input LOADIN29 = CELL0.IMUX_B7;
				input LOADIN3 = CELL0.IMUX_D0;
				input LOADIN30 = CELL0.IMUX_C7;
				input LOADIN31 = CELL0.IMUX_D7;
				input LOADIN4 = CELL0.IMUX_A1;
				input LOADIN5 = CELL0.IMUX_B1;
				input LOADIN6 = CELL0.IMUX_C1;
				input LOADIN7 = CELL0.IMUX_D1;
				input LOADIN8 = CELL0.IMUX_A2;
				input LOADIN9 = CELL0.IMUX_B2;
				output SCANOUT = CELL1.OUT_F7;
			}

			// wire CELL0.IMUX_A0                  TESTOUT.LOADIN0
			// wire CELL0.IMUX_A1                  TESTOUT.LOADIN4
			// wire CELL0.IMUX_A2                  TESTOUT.LOADIN8
			// wire CELL0.IMUX_A3                  TESTOUT.LOADIN12
			// wire CELL0.IMUX_A4                  TESTOUT.LOADIN16
			// wire CELL0.IMUX_A5                  TESTOUT.LOADIN20
			// wire CELL0.IMUX_A6                  TESTOUT.LOADIN24
			// wire CELL0.IMUX_A7                  TESTOUT.LOADIN28
			// wire CELL0.IMUX_B0                  TESTOUT.LOADIN1
			// wire CELL0.IMUX_B1                  TESTOUT.LOADIN5
			// wire CELL0.IMUX_B2                  TESTOUT.LOADIN9
			// wire CELL0.IMUX_B3                  TESTOUT.LOADIN13
			// wire CELL0.IMUX_B4                  TESTOUT.LOADIN17
			// wire CELL0.IMUX_B5                  TESTOUT.LOADIN21
			// wire CELL0.IMUX_B6                  TESTOUT.LOADIN25
			// wire CELL0.IMUX_B7                  TESTOUT.LOADIN29
			// wire CELL0.IMUX_C0                  TESTOUT.LOADIN2
			// wire CELL0.IMUX_C1                  TESTOUT.LOADIN6
			// wire CELL0.IMUX_C2                  TESTOUT.LOADIN10
			// wire CELL0.IMUX_C3                  TESTOUT.LOADIN14
			// wire CELL0.IMUX_C4                  TESTOUT.LOADIN18
			// wire CELL0.IMUX_C5                  TESTOUT.LOADIN22
			// wire CELL0.IMUX_C6                  TESTOUT.LOADIN26
			// wire CELL0.IMUX_C7                  TESTOUT.LOADIN30
			// wire CELL0.IMUX_D0                  TESTOUT.LOADIN3
			// wire CELL0.IMUX_D1                  TESTOUT.LOADIN7
			// wire CELL0.IMUX_D2                  TESTOUT.LOADIN11
			// wire CELL0.IMUX_D3                  TESTOUT.LOADIN15
			// wire CELL0.IMUX_D4                  TESTOUT.LOADIN19
			// wire CELL0.IMUX_D5                  TESTOUT.LOADIN23
			// wire CELL0.IMUX_D6                  TESTOUT.LOADIN27
			// wire CELL0.IMUX_D7                  TESTOUT.LOADIN31
			// wire CELL0.IMUX_CLK2                TESTIN.CLK TESTOUT.CLK
			// wire CELL0.IMUX_CE2                 TESTIN.CE TESTOUT.CE
			// wire CELL0.OUT_F0                   TESTIN.OUT0
			// wire CELL0.OUT_F1                   TESTIN.OUT1
			// wire CELL0.OUT_F2                   TESTIN.OUT2
			// wire CELL0.OUT_F3                   TESTIN.OUT3
			// wire CELL0.OUT_F4                   TESTIN.OUT4
			// wire CELL0.OUT_F5                   TESTIN.OUT5
			// wire CELL0.OUT_F6                   TESTIN.OUT6
			// wire CELL0.OUT_F7                   TESTIN.OUT7
			// wire CELL0.OUT_Q0                   TESTIN.OUT8
			// wire CELL0.OUT_Q1                   TESTIN.OUT9
			// wire CELL0.OUT_Q2                   TESTIN.OUT10
			// wire CELL0.OUT_Q3                   TESTIN.OUT11
			// wire CELL0.OUT_Q4                   TESTIN.OUT12
			// wire CELL0.OUT_Q5                   TESTIN.OUT13
			// wire CELL0.OUT_Q6                   TESTIN.OUT14
			// wire CELL0.OUT_Q7                   TESTIN.OUT15
			// wire CELL1.IMUX_C5                  TESTIN.SCANIN
			// wire CELL1.OUT_F6                   TESTIN.SCANOUT
			// wire CELL1.OUT_F7                   TESTOUT.SCANOUT
		}

		tile_class TEST_NE {
			cell CELL0;
			cell CELL1;

			bel TESTIN {
				input CE = CELL1.IMUX_CE2;
				input CLK = CELL1.IMUX_CLK2;
				output OUT0 = CELL1.OUT_F0;
				output OUT1 = CELL1.OUT_F1;
				output OUT10 = CELL1.OUT_Q2;
				output OUT11 = CELL1.OUT_Q3;
				output OUT12 = CELL1.OUT_Q4;
				output OUT13 = CELL1.OUT_Q5;
				output OUT14 = CELL1.OUT_Q6;
				output OUT15 = CELL1.OUT_Q7;
				output OUT2 = CELL1.OUT_F2;
				output OUT3 = CELL1.OUT_F3;
				output OUT4 = CELL1.OUT_F4;
				output OUT5 = CELL1.OUT_F5;
				output OUT6 = CELL1.OUT_F6;
				output OUT7 = CELL1.OUT_F7;
				output OUT8 = CELL1.OUT_Q0;
				output OUT9 = CELL1.OUT_Q1;
				input SCANIN = CELL0.IMUX_C5;
				output SCANOUT = CELL0.OUT_F6;
			}

			bel TESTOUT {
				input CE = CELL1.IMUX_CE2;
				input CLK = CELL1.IMUX_CLK2;
				input LOADIN0 = CELL1.IMUX_A0;
				input LOADIN1 = CELL1.IMUX_B0;
				input LOADIN10 = CELL1.IMUX_C2;
				input LOADIN11 = CELL1.IMUX_D2;
				input LOADIN12 = CELL1.IMUX_A3;
				input LOADIN13 = CELL1.IMUX_B3;
				input LOADIN14 = CELL1.IMUX_C3;
				input LOADIN15 = CELL1.IMUX_D3;
				input LOADIN16 = CELL1.IMUX_A4;
				input LOADIN17 = CELL1.IMUX_B4;
				input LOADIN18 = CELL1.IMUX_C4;
				input LOADIN19 = CELL1.IMUX_D4;
				input LOADIN2 = CELL1.IMUX_C0;
				input LOADIN20 = CELL1.IMUX_A5;
				input LOADIN21 = CELL1.IMUX_B5;
				input LOADIN22 = CELL1.IMUX_C5;
				input LOADIN23 = CELL1.IMUX_D5;
				input LOADIN24 = CELL1.IMUX_A6;
				input LOADIN25 = CELL1.IMUX_B6;
				input LOADIN26 = CELL1.IMUX_C6;
				input LOADIN27 = CELL1.IMUX_D6;
				input LOADIN28 = CELL1.IMUX_A7;
				input LOADIN29 = CELL1.IMUX_B7;
				input LOADIN3 = CELL1.IMUX_D0;
				input LOADIN30 = CELL1.IMUX_C7;
				input LOADIN31 = CELL1.IMUX_D7;
				input LOADIN4 = CELL1.IMUX_A1;
				input LOADIN5 = CELL1.IMUX_B1;
				input LOADIN6 = CELL1.IMUX_C1;
				input LOADIN7 = CELL1.IMUX_D1;
				input LOADIN8 = CELL1.IMUX_A2;
				input LOADIN9 = CELL1.IMUX_B2;
				output SCANOUT = CELL0.OUT_F7;
			}

			// wire CELL0.IMUX_C5                  TESTIN.SCANIN
			// wire CELL0.OUT_F6                   TESTIN.SCANOUT
			// wire CELL0.OUT_F7                   TESTOUT.SCANOUT
			// wire CELL1.IMUX_A0                  TESTOUT.LOADIN0
			// wire CELL1.IMUX_A1                  TESTOUT.LOADIN4
			// wire CELL1.IMUX_A2                  TESTOUT.LOADIN8
			// wire CELL1.IMUX_A3                  TESTOUT.LOADIN12
			// wire CELL1.IMUX_A4                  TESTOUT.LOADIN16
			// wire CELL1.IMUX_A5                  TESTOUT.LOADIN20
			// wire CELL1.IMUX_A6                  TESTOUT.LOADIN24
			// wire CELL1.IMUX_A7                  TESTOUT.LOADIN28
			// wire CELL1.IMUX_B0                  TESTOUT.LOADIN1
			// wire CELL1.IMUX_B1                  TESTOUT.LOADIN5
			// wire CELL1.IMUX_B2                  TESTOUT.LOADIN9
			// wire CELL1.IMUX_B3                  TESTOUT.LOADIN13
			// wire CELL1.IMUX_B4                  TESTOUT.LOADIN17
			// wire CELL1.IMUX_B5                  TESTOUT.LOADIN21
			// wire CELL1.IMUX_B6                  TESTOUT.LOADIN25
			// wire CELL1.IMUX_B7                  TESTOUT.LOADIN29
			// wire CELL1.IMUX_C0                  TESTOUT.LOADIN2
			// wire CELL1.IMUX_C1                  TESTOUT.LOADIN6
			// wire CELL1.IMUX_C2                  TESTOUT.LOADIN10
			// wire CELL1.IMUX_C3                  TESTOUT.LOADIN14
			// wire CELL1.IMUX_C4                  TESTOUT.LOADIN18
			// wire CELL1.IMUX_C5                  TESTOUT.LOADIN22
			// wire CELL1.IMUX_C6                  TESTOUT.LOADIN26
			// wire CELL1.IMUX_C7                  TESTOUT.LOADIN30
			// wire CELL1.IMUX_D0                  TESTOUT.LOADIN3
			// wire CELL1.IMUX_D1                  TESTOUT.LOADIN7
			// wire CELL1.IMUX_D2                  TESTOUT.LOADIN11
			// wire CELL1.IMUX_D3                  TESTOUT.LOADIN15
			// wire CELL1.IMUX_D4                  TESTOUT.LOADIN19
			// wire CELL1.IMUX_D5                  TESTOUT.LOADIN23
			// wire CELL1.IMUX_D6                  TESTOUT.LOADIN27
			// wire CELL1.IMUX_D7                  TESTOUT.LOADIN31
			// wire CELL1.IMUX_CLK2                TESTIN.CLK TESTOUT.CLK
			// wire CELL1.IMUX_CE2                 TESTIN.CE TESTOUT.CE
			// wire CELL1.OUT_F0                   TESTIN.OUT0
			// wire CELL1.OUT_F1                   TESTIN.OUT1
			// wire CELL1.OUT_F2                   TESTIN.OUT2
			// wire CELL1.OUT_F3                   TESTIN.OUT3
			// wire CELL1.OUT_F4                   TESTIN.OUT4
			// wire CELL1.OUT_F5                   TESTIN.OUT5
			// wire CELL1.OUT_F6                   TESTIN.OUT6
			// wire CELL1.OUT_F7                   TESTIN.OUT7
			// wire CELL1.OUT_Q0                   TESTIN.OUT8
			// wire CELL1.OUT_Q1                   TESTIN.OUT9
			// wire CELL1.OUT_Q2                   TESTIN.OUT10
			// wire CELL1.OUT_Q3                   TESTIN.OUT11
			// wire CELL1.OUT_Q4                   TESTIN.OUT12
			// wire CELL1.OUT_Q5                   TESTIN.OUT13
			// wire CELL1.OUT_Q6                   TESTIN.OUT14
			// wire CELL1.OUT_Q7                   TESTIN.OUT15
		}

		tile_class DQS_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel DQS0 {
				output DATAVALID = CELL1.OUT_F2;
				input DCA0 = CELL1.IMUX_A2;
				input DCA1 = CELL1.IMUX_B2;
				input DCA2 = CELL1.IMUX_C2;
				input DCA3 = CELL1.IMUX_D2;
				input DCA4 = CELL1.IMUX_A3;
				input DCA5 = CELL1.IMUX_B3;
				input DCA6 = CELL1.IMUX_C3;
				output DDRCLKPOL = CELL1.OUT_F0;
				output DDRLAT = CELL4.OUT_Q1;
				output DQSW = CELL4.OUT_Q2;
				input DYNDELAY0 = CELL1.IMUX_D4;
				input DYNDELAY1 = CELL1.IMUX_A4;
				input DYNDELAY2 = CELL1.IMUX_B4;
				input DYNDELAY3 = CELL1.IMUX_C4;
				input DYNDELAY4 = CELL1.IMUX_B5;
				input DYNDELAY5 = CELL1.IMUX_A5;
				input DYNDELAY6 = CELL1.IMUX_C5;
				input DYNDELAY7 = CELL1.IMUX_D5;
				output ECLKDQSR = CELL4.OUT_Q0;
				output PRMBDET = CELL1.OUT_F1;
				input READ = CELL1.IMUX_B1;
				input RST = CELL1.IMUX_LSR0;
				input SCLK = CELL1.IMUX_CLK0;
			}

			// wire CELL1.IMUX_A2                  DQS0.DCA0
			// wire CELL1.IMUX_A3                  DQS0.DCA4
			// wire CELL1.IMUX_A4                  DQS0.DYNDELAY1
			// wire CELL1.IMUX_A5                  DQS0.DYNDELAY5
			// wire CELL1.IMUX_B1                  DQS0.READ
			// wire CELL1.IMUX_B2                  DQS0.DCA1
			// wire CELL1.IMUX_B3                  DQS0.DCA5
			// wire CELL1.IMUX_B4                  DQS0.DYNDELAY2
			// wire CELL1.IMUX_B5                  DQS0.DYNDELAY4
			// wire CELL1.IMUX_C2                  DQS0.DCA2
			// wire CELL1.IMUX_C3                  DQS0.DCA6
			// wire CELL1.IMUX_C4                  DQS0.DYNDELAY3
			// wire CELL1.IMUX_C5                  DQS0.DYNDELAY6
			// wire CELL1.IMUX_D2                  DQS0.DCA3
			// wire CELL1.IMUX_D4                  DQS0.DYNDELAY0
			// wire CELL1.IMUX_D5                  DQS0.DYNDELAY7
			// wire CELL1.IMUX_CLK0                DQS0.SCLK
			// wire CELL1.IMUX_LSR0                DQS0.RST
			// wire CELL1.OUT_F0                   DQS0.DDRCLKPOL
			// wire CELL1.OUT_F1                   DQS0.PRMBDET
			// wire CELL1.OUT_F2                   DQS0.DATAVALID
			// wire CELL4.OUT_Q0                   DQS0.ECLKDQSR
			// wire CELL4.OUT_Q1                   DQS0.DDRLAT
			// wire CELL4.OUT_Q2                   DQS0.DQSW
		}

		tile_class DQS_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel DQS0 {
				output DATAVALID = CELL1.OUT_F2;
				input DCA0 = CELL1.IMUX_A2;
				input DCA1 = CELL1.IMUX_B2;
				input DCA2 = CELL1.IMUX_C2;
				input DCA3 = CELL1.IMUX_D2;
				input DCA4 = CELL1.IMUX_A3;
				input DCA5 = CELL1.IMUX_B3;
				input DCA6 = CELL1.IMUX_C3;
				output DDRCLKPOL = CELL1.OUT_F0;
				output DDRLAT = CELL1.OUT_Q1;
				output DQSW = CELL1.OUT_Q2;
				input DYNDELAY0 = CELL1.IMUX_A0;
				input DYNDELAY1 = CELL1.IMUX_B0;
				input DYNDELAY2 = CELL1.IMUX_C0;
				input DYNDELAY3 = CELL1.IMUX_D0;
				input DYNDELAY4 = CELL1.IMUX_A1;
				input DYNDELAY5 = CELL1.IMUX_B1;
				input DYNDELAY6 = CELL1.IMUX_C1;
				input DYNDELAY7 = CELL1.IMUX_D1;
				output ECLKDQSR = CELL1.OUT_Q0;
				output PRMBDET = CELL1.OUT_F1;
				input READ = CELL1.IMUX_D3;
				input RST = CELL1.IMUX_LSR0;
				input SCLK = CELL1.IMUX_CLK0;
			}

			// wire CELL1.IMUX_A0                  DQS0.DYNDELAY0
			// wire CELL1.IMUX_A1                  DQS0.DYNDELAY4
			// wire CELL1.IMUX_A2                  DQS0.DCA0
			// wire CELL1.IMUX_A3                  DQS0.DCA4
			// wire CELL1.IMUX_B0                  DQS0.DYNDELAY1
			// wire CELL1.IMUX_B1                  DQS0.DYNDELAY5
			// wire CELL1.IMUX_B2                  DQS0.DCA1
			// wire CELL1.IMUX_B3                  DQS0.DCA5
			// wire CELL1.IMUX_C0                  DQS0.DYNDELAY2
			// wire CELL1.IMUX_C1                  DQS0.DYNDELAY6
			// wire CELL1.IMUX_C2                  DQS0.DCA2
			// wire CELL1.IMUX_C3                  DQS0.DCA6
			// wire CELL1.IMUX_D0                  DQS0.DYNDELAY3
			// wire CELL1.IMUX_D1                  DQS0.DYNDELAY7
			// wire CELL1.IMUX_D2                  DQS0.DCA3
			// wire CELL1.IMUX_D3                  DQS0.READ
			// wire CELL1.IMUX_CLK0                DQS0.SCLK
			// wire CELL1.IMUX_LSR0                DQS0.RST
			// wire CELL1.OUT_F0                   DQS0.DDRCLKPOL
			// wire CELL1.OUT_F1                   DQS0.PRMBDET
			// wire CELL1.OUT_F2                   DQS0.DATAVALID
			// wire CELL1.OUT_Q0                   DQS0.ECLKDQSR
			// wire CELL1.OUT_Q1                   DQS0.DDRLAT
			// wire CELL1.OUT_Q2                   DQS0.DQSW
		}

		tile_class DQS_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel DQS0 {
				output DATAVALID = CELL1.OUT_F2;
				input DCA0 = CELL1.IMUX_A2;
				input DCA1 = CELL1.IMUX_B2;
				input DCA2 = CELL1.IMUX_C2;
				input DCA3 = CELL1.IMUX_D2;
				input DCA4 = CELL1.IMUX_A3;
				input DCA5 = CELL1.IMUX_B3;
				input DCA6 = CELL1.IMUX_C3;
				output DDRCLKPOL = CELL1.OUT_F0;
				output DDRLAT = CELL1.OUT_Q1;
				output DQSW = CELL1.OUT_Q2;
				input DYNDELAY0 = CELL1.IMUX_A0;
				input DYNDELAY1 = CELL1.IMUX_B0;
				input DYNDELAY2 = CELL1.IMUX_C0;
				input DYNDELAY3 = CELL1.IMUX_D0;
				input DYNDELAY4 = CELL1.IMUX_A1;
				input DYNDELAY5 = CELL1.IMUX_B1;
				input DYNDELAY6 = CELL1.IMUX_C1;
				input DYNDELAY7 = CELL1.IMUX_D1;
				output ECLKDQSR = CELL1.OUT_Q0;
				output PRMBDET = CELL1.OUT_F1;
				input READ = CELL1.IMUX_D3;
				input RST = CELL1.IMUX_LSR0;
				input SCLK = CELL1.IMUX_CLK0;
			}

			// wire CELL1.IMUX_A0                  DQS0.DYNDELAY0
			// wire CELL1.IMUX_A1                  DQS0.DYNDELAY4
			// wire CELL1.IMUX_A2                  DQS0.DCA0
			// wire CELL1.IMUX_A3                  DQS0.DCA4
			// wire CELL1.IMUX_B0                  DQS0.DYNDELAY1
			// wire CELL1.IMUX_B1                  DQS0.DYNDELAY5
			// wire CELL1.IMUX_B2                  DQS0.DCA1
			// wire CELL1.IMUX_B3                  DQS0.DCA5
			// wire CELL1.IMUX_C0                  DQS0.DYNDELAY2
			// wire CELL1.IMUX_C1                  DQS0.DYNDELAY6
			// wire CELL1.IMUX_C2                  DQS0.DCA2
			// wire CELL1.IMUX_C3                  DQS0.DCA6
			// wire CELL1.IMUX_D0                  DQS0.DYNDELAY3
			// wire CELL1.IMUX_D1                  DQS0.DYNDELAY7
			// wire CELL1.IMUX_D2                  DQS0.DCA3
			// wire CELL1.IMUX_D3                  DQS0.READ
			// wire CELL1.IMUX_CLK0                DQS0.SCLK
			// wire CELL1.IMUX_LSR0                DQS0.RST
			// wire CELL1.OUT_F0                   DQS0.DDRCLKPOL
			// wire CELL1.OUT_F1                   DQS0.PRMBDET
			// wire CELL1.OUT_F2                   DQS0.DATAVALID
			// wire CELL1.OUT_Q0                   DQS0.ECLKDQSR
			// wire CELL1.OUT_Q1                   DQS0.DDRLAT
			// wire CELL1.OUT_Q2                   DQS0.DQSW
		}

		tile_class DQS_A_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel DQS0 {
				output DATAVALID = CELL1.OUT_F2;
				input DCA0 = CELL1.IMUX_A2;
				input DCA1 = CELL1.IMUX_B2;
				input DCA2 = CELL1.IMUX_C2;
				input DCA3 = CELL1.IMUX_D2;
				input DCA4 = CELL1.IMUX_A3;
				input DCA5 = CELL1.IMUX_B3;
				input DCA6 = CELL1.IMUX_C3;
				output DDRCLKPOL = CELL1.OUT_F0;
				output DQSW = CELL1.OUT_Q2;
				input DYNDELAY0 = CELL1.IMUX_A0;
				input DYNDELAY1 = CELL1.IMUX_B0;
				input DYNDELAY2 = CELL1.IMUX_C0;
				input DYNDELAY3 = CELL1.IMUX_D0;
				input DYNDELAY4 = CELL1.IMUX_A1;
				input DYNDELAY5 = CELL1.IMUX_B1;
				input DYNDELAY6 = CELL1.IMUX_C1;
				input DYNDELAY7 = CELL1.IMUX_D1;
				output ECLKDQSR = CELL1.OUT_Q0;
				output PRMBDET = CELL1.OUT_F1;
				input READ = CELL1.IMUX_D3;
				input RST = CELL1.IMUX_LSR0;
				input SCLK = CELL1.IMUX_CLK0;
			}

			bel DQSTEST {
				output DQSCNT0 = CELL1.OUT_Q1;
				output DQSCNT1 = CELL1.OUT_Q4;
				output ECLKCNT = CELL1.OUT_Q3;
			}

			// wire CELL1.IMUX_A0                  DQS0.DYNDELAY0
			// wire CELL1.IMUX_A1                  DQS0.DYNDELAY4
			// wire CELL1.IMUX_A2                  DQS0.DCA0
			// wire CELL1.IMUX_A3                  DQS0.DCA4
			// wire CELL1.IMUX_B0                  DQS0.DYNDELAY1
			// wire CELL1.IMUX_B1                  DQS0.DYNDELAY5
			// wire CELL1.IMUX_B2                  DQS0.DCA1
			// wire CELL1.IMUX_B3                  DQS0.DCA5
			// wire CELL1.IMUX_C0                  DQS0.DYNDELAY2
			// wire CELL1.IMUX_C1                  DQS0.DYNDELAY6
			// wire CELL1.IMUX_C2                  DQS0.DCA2
			// wire CELL1.IMUX_C3                  DQS0.DCA6
			// wire CELL1.IMUX_D0                  DQS0.DYNDELAY3
			// wire CELL1.IMUX_D1                  DQS0.DYNDELAY7
			// wire CELL1.IMUX_D2                  DQS0.DCA3
			// wire CELL1.IMUX_D3                  DQS0.READ
			// wire CELL1.IMUX_CLK0                DQS0.SCLK
			// wire CELL1.IMUX_LSR0                DQS0.RST
			// wire CELL1.OUT_F0                   DQS0.DDRCLKPOL
			// wire CELL1.OUT_F1                   DQS0.PRMBDET
			// wire CELL1.OUT_F2                   DQS0.DATAVALID
			// wire CELL1.OUT_Q0                   DQS0.ECLKDQSR
			// wire CELL1.OUT_Q1                   DQSTEST.DQSCNT0
			// wire CELL1.OUT_Q2                   DQS0.DQSW
			// wire CELL1.OUT_Q3                   DQSTEST.ECLKCNT
			// wire CELL1.OUT_Q4                   DQSTEST.DQSCNT1
		}

		tile_class DQS_A_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel DQS0 {
				output DATAVALID = CELL1.OUT_F2;
				input DCA0 = CELL1.IMUX_A2;
				input DCA1 = CELL1.IMUX_B2;
				input DCA2 = CELL1.IMUX_C2;
				input DCA3 = CELL1.IMUX_D2;
				input DCA4 = CELL1.IMUX_A3;
				input DCA5 = CELL1.IMUX_B3;
				input DCA6 = CELL1.IMUX_C3;
				output DDRCLKPOL = CELL1.OUT_F0;
				output DQSW = CELL1.OUT_Q2;
				input DYNDELAY0 = CELL1.IMUX_A0;
				input DYNDELAY1 = CELL1.IMUX_B0;
				input DYNDELAY2 = CELL1.IMUX_C0;
				input DYNDELAY3 = CELL1.IMUX_D0;
				input DYNDELAY4 = CELL1.IMUX_A1;
				input DYNDELAY5 = CELL1.IMUX_B1;
				input DYNDELAY6 = CELL1.IMUX_C1;
				input DYNDELAY7 = CELL1.IMUX_D1;
				output ECLKDQSR = CELL1.OUT_Q0;
				output PRMBDET = CELL1.OUT_F1;
				input READ = CELL1.IMUX_D3;
				input RST = CELL1.IMUX_LSR0;
				input SCLK = CELL1.IMUX_CLK0;
			}

			bel DQSTEST {
				output DQSCNT0 = CELL1.OUT_Q1;
				output DQSCNT1 = CELL1.OUT_Q4;
				output ECLKCNT = CELL1.OUT_Q3;
			}

			// wire CELL1.IMUX_A0                  DQS0.DYNDELAY0
			// wire CELL1.IMUX_A1                  DQS0.DYNDELAY4
			// wire CELL1.IMUX_A2                  DQS0.DCA0
			// wire CELL1.IMUX_A3                  DQS0.DCA4
			// wire CELL1.IMUX_B0                  DQS0.DYNDELAY1
			// wire CELL1.IMUX_B1                  DQS0.DYNDELAY5
			// wire CELL1.IMUX_B2                  DQS0.DCA1
			// wire CELL1.IMUX_B3                  DQS0.DCA5
			// wire CELL1.IMUX_C0                  DQS0.DYNDELAY2
			// wire CELL1.IMUX_C1                  DQS0.DYNDELAY6
			// wire CELL1.IMUX_C2                  DQS0.DCA2
			// wire CELL1.IMUX_C3                  DQS0.DCA6
			// wire CELL1.IMUX_D0                  DQS0.DYNDELAY3
			// wire CELL1.IMUX_D1                  DQS0.DYNDELAY7
			// wire CELL1.IMUX_D2                  DQS0.DCA3
			// wire CELL1.IMUX_D3                  DQS0.READ
			// wire CELL1.IMUX_CLK0                DQS0.SCLK
			// wire CELL1.IMUX_LSR0                DQS0.RST
			// wire CELL1.OUT_F0                   DQS0.DDRCLKPOL
			// wire CELL1.OUT_F1                   DQS0.PRMBDET
			// wire CELL1.OUT_F2                   DQS0.DATAVALID
			// wire CELL1.OUT_Q0                   DQS0.ECLKDQSR
			// wire CELL1.OUT_Q1                   DQSTEST.DQSCNT0
			// wire CELL1.OUT_Q2                   DQS0.DQSW
			// wire CELL1.OUT_Q3                   DQSTEST.ECLKCNT
			// wire CELL1.OUT_Q4                   DQSTEST.DQSCNT1
		}

		tile_class SERDES {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;
			cell CELL30;
			cell CELL31;
			cell CELL32;
			cell CELL33;
			cell CELL34;
			cell CELL35;

			bel SERDES {
				input CIN0 = CELL18.IMUX_C5;
				input CIN1 = CELL18.IMUX_B5;
				input CIN10 = CELL18.IMUX_A3;
				input CIN11 = CELL18.IMUX_D2;
				input CIN2 = CELL18.IMUX_A5;
				input CIN3 = CELL18.IMUX_D4;
				input CIN4 = CELL18.IMUX_C4;
				input CIN5 = CELL18.IMUX_B4;
				input CIN6 = CELL18.IMUX_A4;
				input CIN7 = CELL18.IMUX_D3;
				input CIN8 = CELL18.IMUX_C3;
				input CIN9 = CELL18.IMUX_B3;
				output COUT0 = CELL20.OUT_F2;
				output COUT1 = CELL20.OUT_F1;
				output COUT10 = CELL19.OUT_Q0;
				output COUT11 = CELL19.OUT_F5;
				output COUT12 = CELL19.OUT_F4;
				output COUT13 = CELL19.OUT_F3;
				output COUT14 = CELL19.OUT_F2;
				output COUT15 = CELL19.OUT_F1;
				output COUT16 = CELL19.OUT_F0;
				output COUT17 = CELL18.OUT_Q7;
				output COUT18 = CELL18.OUT_Q6;
				output COUT19 = CELL18.OUT_Q5;
				output COUT2 = CELL20.OUT_F0;
				output COUT3 = CELL19.OUT_Q7;
				output COUT4 = CELL19.OUT_Q6;
				output COUT5 = CELL19.OUT_Q5;
				output COUT6 = CELL19.OUT_Q4;
				output COUT7 = CELL19.OUT_Q3;
				output COUT8 = CELL19.OUT_Q2;
				output COUT9 = CELL19.OUT_Q1;
				input CYAWSTN = CELL18.IMUX_D1;
				input FFC_CK_CORE_RX_0 = CELL30.IMUX_CLK1;
				input FFC_CK_CORE_RX_1 = CELL26.IMUX_CLK0;
				input FFC_CK_CORE_RX_2 = CELL9.IMUX_CLK1;
				input FFC_CK_CORE_RX_3 = CELL5.IMUX_CLK0;
				input FFC_CK_CORE_TX = CELL16.IMUX_CLK0;
				input FFC_DIV11_MODE_RX_0 = CELL33.IMUX_C4;
				input FFC_DIV11_MODE_RX_1 = CELL23.IMUX_D0;
				input FFC_DIV11_MODE_RX_2 = CELL12.IMUX_C4;
				input FFC_DIV11_MODE_RX_3 = CELL2.IMUX_B1;
				input FFC_DIV11_MODE_TX_0 = CELL33.IMUX_B4;
				input FFC_DIV11_MODE_TX_1 = CELL23.IMUX_A1;
				input FFC_DIV11_MODE_TX_2 = CELL12.IMUX_B4;
				input FFC_DIV11_MODE_TX_3 = CELL2.IMUX_C1;
				input FFC_EI_EN_0 = CELL34.IMUX_D1;
				input FFC_EI_EN_1 = CELL22.IMUX_B1;
				input FFC_EI_EN_2 = CELL13.IMUX_B4;
				input FFC_EI_EN_3 = CELL1.IMUX_A4;
				input FFC_ENABLE_CGALIGN_0 = CELL33.IMUX_B5;
				input FFC_ENABLE_CGALIGN_1 = CELL23.IMUX_A0;
				input FFC_ENABLE_CGALIGN_2 = CELL12.IMUX_B5;
				input FFC_ENABLE_CGALIGN_3 = CELL2.IMUX_C0;
				input FFC_FB_LOOPBACK_0 = CELL34.IMUX_B1;
				input FFC_FB_LOOPBACK_1 = CELL22.IMUX_B2;
				input FFC_FB_LOOPBACK_2 = CELL13.IMUX_B3;
				input FFC_FB_LOOPBACK_3 = CELL1.IMUX_C4;
				input FFC_LANE_RX_RST_0 = CELL34.IMUX_LSR1;
				input FFC_LANE_RX_RST_1 = CELL22.IMUX_LSR0;
				input FFC_LANE_RX_RST_2 = CELL13.IMUX_LSR0;
				input FFC_LANE_RX_RST_3 = CELL1.IMUX_LSR0;
				input FFC_LANE_TX_RST_0 = CELL30.IMUX_LSR2;
				input FFC_LANE_TX_RST_1 = CELL26.IMUX_LSR1;
				input FFC_LANE_TX_RST_2 = CELL9.IMUX_LSR0;
				input FFC_LANE_TX_RST_3 = CELL5.IMUX_LSR0;
				input FFC_LDR_CORE2TX_EN_0 = CELL31.IMUX_D4;
				input FFC_LDR_CORE2TX_EN_1 = CELL25.IMUX_D4;
				input FFC_LDR_CORE2TX_EN_2 = CELL10.IMUX_C4;
				input FFC_LDR_CORE2TX_EN_3 = CELL4.IMUX_C4;
				input FFC_MACRO_RST = CELL18.IMUX_LSR0;
				input FFC_PCIE_CT_0 = CELL34.IMUX_D0;
				input FFC_PCIE_CT_1 = CELL22.IMUX_B3;
				input FFC_PCIE_CT_2 = CELL13.IMUX_B2;
				input FFC_PCIE_CT_3 = CELL1.IMUX_A5;
				input FFC_PCI_DET_EN_0 = CELL34.IMUX_D4;
				input FFC_PCI_DET_EN_1 = CELL21.IMUX_B1;
				input FFC_PCI_DET_EN_2 = CELL14.IMUX_B4;
				input FFC_PCI_DET_EN_3 = CELL1.IMUX_A1;
				input FFC_PFIFO_CLR_0 = CELL34.IMUX_B0;
				input FFC_PFIFO_CLR_1 = CELL22.IMUX_B4;
				input FFC_PFIFO_CLR_2 = CELL13.IMUX_B1;
				input FFC_PFIFO_CLR_3 = CELL1.IMUX_C5;
				input FFC_QUAD_RST = CELL18.IMUX_LSR1;
				input FFC_RATE_MODE_RX_0 = CELL33.IMUX_A5;
				input FFC_RATE_MODE_RX_1 = CELL23.IMUX_B0;
				input FFC_RATE_MODE_RX_2 = CELL12.IMUX_A5;
				input FFC_RATE_MODE_RX_3 = CELL2.IMUX_D0;
				input FFC_RATE_MODE_TX_0 = CELL33.IMUX_D4;
				input FFC_RATE_MODE_TX_1 = CELL23.IMUX_C0;
				input FFC_RATE_MODE_TX_2 = CELL12.IMUX_D4;
				input FFC_RATE_MODE_TX_3 = CELL2.IMUX_A1;
				input FFC_RRST_0 = CELL20.IMUX_LSR2;
				input FFC_RRST_1 = CELL19.IMUX_LSR2;
				input FFC_RRST_2 = CELL16.IMUX_LSR1;
				input FFC_RRST_3 = CELL15.IMUX_LSR0;
				input FFC_RXPWDNB_0 = CELL34.IMUX_B5;
				input FFC_RXPWDNB_1 = CELL21.IMUX_B0;
				input FFC_RXPWDNB_2 = CELL14.IMUX_B5;
				input FFC_RXPWDNB_3 = CELL1.IMUX_C0;
				input FFC_SB_INV_RX_0 = CELL34.IMUX_B4;
				input FFC_SB_INV_RX_1 = CELL21.IMUX_B2;
				input FFC_SB_INV_RX_2 = CELL14.IMUX_B3;
				input FFC_SB_INV_RX_3 = CELL1.IMUX_C1;
				input FFC_SB_PFIFO_LP_0 = CELL34.IMUX_D3;
				input FFC_SB_PFIFO_LP_1 = CELL21.IMUX_B3;
				input FFC_SB_PFIFO_LP_2 = CELL14.IMUX_B2;
				input FFC_SB_PFIFO_LP_3 = CELL1.IMUX_A2;
				input FFC_SIGNAL_DETECT_0 = CELL34.IMUX_B3;
				input FFC_SIGNAL_DETECT_1 = CELL21.IMUX_B4;
				input FFC_SIGNAL_DETECT_2 = CELL14.IMUX_B1;
				input FFC_SIGNAL_DETECT_3 = CELL1.IMUX_C2;
				input FFC_SYNC_TOGGLE = CELL18.IMUX_A2;
				input FFC_TRST = CELL18.IMUX_LSR2;
				input FFC_TXPWDNB_0 = CELL30.IMUX_B3;
				input FFC_TXPWDNB_1 = CELL26.IMUX_B0;
				input FFC_TXPWDNB_2 = CELL9.IMUX_A3;
				input FFC_TXPWDNB_3 = CELL5.IMUX_B0;
				output FFS_BIST_RPT_0 = CELL18.OUT_Q4;
				output FFS_BIST_RPT_1 = CELL18.OUT_Q3;
				output FFS_BIST_RPT_10 = CELL18.OUT_F0;
				output FFS_BIST_RPT_11 = CELL17.OUT_Q7;
				output FFS_BIST_RPT_12 = CELL17.OUT_Q6;
				output FFS_BIST_RPT_13 = CELL17.OUT_Q5;
				output FFS_BIST_RPT_14 = CELL17.OUT_Q4;
				output FFS_BIST_RPT_15 = CELL17.OUT_Q3;
				output FFS_BIST_RPT_2 = CELL18.OUT_Q2;
				output FFS_BIST_RPT_3 = CELL18.OUT_Q1;
				output FFS_BIST_RPT_4 = CELL18.OUT_Q0;
				output FFS_BIST_RPT_5 = CELL18.OUT_F5;
				output FFS_BIST_RPT_6 = CELL18.OUT_F4;
				output FFS_BIST_RPT_7 = CELL18.OUT_F3;
				output FFS_BIST_RPT_8 = CELL18.OUT_F2;
				output FFS_BIST_RPT_9 = CELL18.OUT_F1;
				output FFS_CC_OVERRUN_0 = CELL31.OUT_F3;
				output FFS_CC_OVERRUN_1 = CELL25.OUT_Q1;
				output FFS_CC_OVERRUN_2 = CELL10.OUT_Q2;
				output FFS_CC_OVERRUN_3 = CELL4.OUT_Q1;
				output FFS_CC_UNDERRUN_0 = CELL30.OUT_F3;
				output FFS_CC_UNDERRUN_1 = CELL26.OUT_F4;
				output FFS_CC_UNDERRUN_2 = CELL9.OUT_F2;
				output FFS_CC_UNDERRUN_3 = CELL5.OUT_F4;
				output FFS_CDR_TRAIN_DONE_0 = CELL31.OUT_F0;
				output FFS_CDR_TRAIN_DONE_1 = CELL25.OUT_Q7;
				output FFS_CDR_TRAIN_DONE_2 = CELL10.OUT_F0;
				output FFS_CDR_TRAIN_DONE_3 = CELL4.OUT_Q7;
				output FFS_LS_SYNC_STATUS_0 = CELL31.OUT_F2;
				output FFS_LS_SYNC_STATUS_1 = CELL25.OUT_Q3;
				output FFS_LS_SYNC_STATUS_2 = CELL10.OUT_F4;
				output FFS_LS_SYNC_STATUS_3 = CELL4.OUT_Q3;
				output FFS_PCIE_CON_0 = CELL28.OUT_Q3;
				output FFS_PCIE_CON_1 = CELL28.OUT_F0;
				output FFS_PCIE_CON_2 = CELL7.OUT_Q7;
				output FFS_PCIE_CON_3 = CELL7.OUT_F0;
				output FFS_PCIE_DONE_0 = CELL28.OUT_Q2;
				output FFS_PCIE_DONE_1 = CELL28.OUT_F1;
				output FFS_PCIE_DONE_2 = CELL7.OUT_Q5;
				output FFS_PCIE_DONE_3 = CELL7.OUT_F2;
				output FFS_PLOL = CELL20.OUT_F3;
				output FFS_RLOL_0 = CELL32.OUT_F4;
				output FFS_RLOL_1 = CELL24.OUT_F4;
				output FFS_RLOL_2 = CELL11.OUT_Q1;
				output FFS_RLOL_3 = CELL3.OUT_Q2;
				output FFS_RLOS_HI_0 = CELL32.OUT_Q3;
				output FFS_RLOS_HI_1 = CELL24.OUT_F0;
				output FFS_RLOS_HI_2 = CELL11.OUT_Q5;
				output FFS_RLOS_HI_3 = CELL3.OUT_F1;
				output FFS_RLOS_LO_0 = CELL32.OUT_Q1;
				output FFS_RLOS_LO_1 = CELL24.OUT_F2;
				output FFS_RLOS_LO_2 = CELL11.OUT_Q3;
				output FFS_RLOS_LO_3 = CELL3.OUT_F3;
				output FFS_RXFBFIFO_ERROR_0 = CELL28.OUT_Q0;
				output FFS_RXFBFIFO_ERROR_1 = CELL28.OUT_F3;
				output FFS_RXFBFIFO_ERROR_2 = CELL7.OUT_Q1;
				output FFS_RXFBFIFO_ERROR_3 = CELL7.OUT_Q0;
				output FFS_SKP_ADDED_0 = CELL29.OUT_F2;
				output FFS_SKP_ADDED_1 = CELL27.OUT_F4;
				output FFS_SKP_ADDED_2 = CELL8.OUT_F4;
				output FFS_SKP_ADDED_3 = CELL6.OUT_Q1;
				output FFS_SKP_DELETED_0 = CELL29.OUT_F0;
				output FFS_SKP_DELETED_1 = CELL27.OUT_Q1;
				output FFS_SKP_DELETED_2 = CELL8.OUT_F1;
				output FFS_SKP_DELETED_3 = CELL6.OUT_Q5;
				output FFS_TXFBFIFO_ERROR_0 = CELL28.OUT_Q1;
				output FFS_TXFBFIFO_ERROR_1 = CELL28.OUT_F2;
				output FFS_TXFBFIFO_ERROR_2 = CELL7.OUT_Q3;
				output FFS_TXFBFIFO_ERROR_3 = CELL7.OUT_F4;
				input FF_EBRD_CLK_0 = CELL34.IMUX_CLK1;
				input FF_EBRD_CLK_1 = CELL21.IMUX_CLK0;
				input FF_EBRD_CLK_2 = CELL14.IMUX_CLK0;
				input FF_EBRD_CLK_3 = CELL1.IMUX_CLK1;
				input FF_RXI_CLK_0 = CELL33.IMUX_CLK0;
				input FF_RXI_CLK_1 = CELL22.IMUX_CLK0;
				input FF_RXI_CLK_2 = CELL13.IMUX_CLK0;
				input FF_RXI_CLK_3 = CELL2.IMUX_CLK0;
				output FF_RX_D_0_0 = CELL31.OUT_Q0;
				output FF_RX_D_0_1 = CELL31.OUT_Q1;
				output FF_RX_D_0_10 = CELL34.OUT_F0;
				output FF_RX_D_0_11 = CELL34.OUT_F1;
				output FF_RX_D_0_12 = CELL34.OUT_F2;
				output FF_RX_D_0_13 = CELL34.OUT_F3;
				output FF_RX_D_0_14 = CELL34.OUT_F4;
				output FF_RX_D_0_15 = CELL34.OUT_F5;
				output FF_RX_D_0_16 = CELL34.OUT_Q0;
				output FF_RX_D_0_17 = CELL34.OUT_Q1;
				output FF_RX_D_0_18 = CELL34.OUT_Q2;
				output FF_RX_D_0_19 = CELL34.OUT_Q3;
				output FF_RX_D_0_2 = CELL31.OUT_Q3;
				output FF_RX_D_0_20 = CELL34.OUT_Q4;
				output FF_RX_D_0_21 = CELL34.OUT_Q5;
				output FF_RX_D_0_22 = CELL34.OUT_Q6;
				output FF_RX_D_0_23 = CELL34.OUT_Q7;
				output FF_RX_D_0_3 = CELL31.OUT_Q4;
				output FF_RX_D_0_4 = CELL31.OUT_Q6;
				output FF_RX_D_0_5 = CELL31.OUT_Q7;
				output FF_RX_D_0_6 = CELL32.OUT_F0;
				output FF_RX_D_0_7 = CELL32.OUT_F2;
				output FF_RX_D_0_8 = CELL33.OUT_Q4;
				output FF_RX_D_0_9 = CELL33.OUT_Q6;
				output FF_RX_D_1_0 = CELL25.OUT_F3;
				output FF_RX_D_1_1 = CELL25.OUT_F2;
				output FF_RX_D_1_10 = CELL22.OUT_Q4;
				output FF_RX_D_1_11 = CELL22.OUT_Q2;
				output FF_RX_D_1_12 = CELL22.OUT_Q0;
				output FF_RX_D_1_13 = CELL22.OUT_F4;
				output FF_RX_D_1_14 = CELL22.OUT_F2;
				output FF_RX_D_1_15 = CELL22.OUT_F0;
				output FF_RX_D_1_16 = CELL21.OUT_Q7;
				output FF_RX_D_1_17 = CELL21.OUT_Q5;
				output FF_RX_D_1_18 = CELL21.OUT_Q3;
				output FF_RX_D_1_19 = CELL21.OUT_Q1;
				output FF_RX_D_1_2 = CELL25.OUT_F1;
				output FF_RX_D_1_20 = CELL21.OUT_Q0;
				output FF_RX_D_1_21 = CELL21.OUT_F4;
				output FF_RX_D_1_22 = CELL21.OUT_F2;
				output FF_RX_D_1_23 = CELL21.OUT_F0;
				output FF_RX_D_1_3 = CELL25.OUT_F0;
				output FF_RX_D_1_4 = CELL24.OUT_Q7;
				output FF_RX_D_1_5 = CELL24.OUT_Q5;
				output FF_RX_D_1_6 = CELL24.OUT_Q3;
				output FF_RX_D_1_7 = CELL24.OUT_Q1;
				output FF_RX_D_1_8 = CELL22.OUT_Q7;
				output FF_RX_D_1_9 = CELL22.OUT_Q6;
				output FF_RX_D_2_0 = CELL10.OUT_Q4;
				output FF_RX_D_2_1 = CELL10.OUT_Q5;
				output FF_RX_D_2_10 = CELL13.OUT_F4;
				output FF_RX_D_2_11 = CELL13.OUT_Q0;
				output FF_RX_D_2_12 = CELL13.OUT_Q2;
				output FF_RX_D_2_13 = CELL13.OUT_Q4;
				output FF_RX_D_2_14 = CELL13.OUT_Q6;
				output FF_RX_D_2_15 = CELL13.OUT_Q7;
				output FF_RX_D_2_16 = CELL14.OUT_F0;
				output FF_RX_D_2_17 = CELL14.OUT_F2;
				output FF_RX_D_2_18 = CELL14.OUT_F4;
				output FF_RX_D_2_19 = CELL14.OUT_Q0;
				output FF_RX_D_2_2 = CELL10.OUT_Q6;
				output FF_RX_D_2_20 = CELL14.OUT_Q2;
				output FF_RX_D_2_21 = CELL14.OUT_Q4;
				output FF_RX_D_2_22 = CELL14.OUT_Q6;
				output FF_RX_D_2_23 = CELL14.OUT_Q7;
				output FF_RX_D_2_3 = CELL10.OUT_Q7;
				output FF_RX_D_2_4 = CELL11.OUT_F0;
				output FF_RX_D_2_5 = CELL11.OUT_F1;
				output FF_RX_D_2_6 = CELL11.OUT_F2;
				output FF_RX_D_2_7 = CELL11.OUT_F3;
				output FF_RX_D_2_8 = CELL13.OUT_F0;
				output FF_RX_D_2_9 = CELL13.OUT_F2;
				output FF_RX_D_3_0 = CELL4.OUT_F5;
				output FF_RX_D_3_1 = CELL4.OUT_F4;
				output FF_RX_D_3_10 = CELL1.OUT_Q7;
				output FF_RX_D_3_11 = CELL1.OUT_Q6;
				output FF_RX_D_3_12 = CELL1.OUT_Q5;
				output FF_RX_D_3_13 = CELL1.OUT_Q4;
				output FF_RX_D_3_14 = CELL1.OUT_Q3;
				output FF_RX_D_3_15 = CELL1.OUT_Q2;
				output FF_RX_D_3_16 = CELL1.OUT_Q1;
				output FF_RX_D_3_17 = CELL1.OUT_Q0;
				output FF_RX_D_3_18 = CELL1.OUT_F5;
				output FF_RX_D_3_19 = CELL1.OUT_F4;
				output FF_RX_D_3_2 = CELL4.OUT_F3;
				output FF_RX_D_3_20 = CELL1.OUT_F3;
				output FF_RX_D_3_21 = CELL1.OUT_F2;
				output FF_RX_D_3_22 = CELL1.OUT_F1;
				output FF_RX_D_3_23 = CELL1.OUT_F0;
				output FF_RX_D_3_3 = CELL4.OUT_F2;
				output FF_RX_D_3_4 = CELL4.OUT_F1;
				output FF_RX_D_3_5 = CELL4.OUT_F0;
				output FF_RX_D_3_6 = CELL3.OUT_Q7;
				output FF_RX_D_3_7 = CELL3.OUT_Q5;
				output FF_RX_D_3_8 = CELL2.OUT_F2;
				output FF_RX_D_3_9 = CELL2.OUT_F0;
				output FF_RX_F_CLK_0 = CELL33.OUT_F7;
				output FF_RX_F_CLK_1 = CELL23.OUT_F6;
				output FF_RX_F_CLK_2 = CELL12.OUT_F7;
				output FF_RX_F_CLK_3 = CELL2.OUT_F6;
				output FF_RX_H_CLK_0 = CELL33.OUT_F6;
				output FF_RX_H_CLK_1 = CELL23.OUT_F7;
				output FF_RX_H_CLK_2 = CELL12.OUT_F6;
				output FF_RX_H_CLK_3 = CELL2.OUT_F7;
				input FF_TXI_CLK_0 = CELL30.IMUX_CLK0;
				input FF_TXI_CLK_1 = CELL26.IMUX_CLK1;
				input FF_TXI_CLK_2 = CELL9.IMUX_CLK0;
				input FF_TXI_CLK_3 = CELL5.IMUX_CLK1;
				input FF_TX_D_0_0 = CELL31.IMUX_D0;
				input FF_TX_D_0_1 = CELL31.IMUX_B1;
				input FF_TX_D_0_10 = CELL32.IMUX_B1;
				input FF_TX_D_0_11 = CELL32.IMUX_D1;
				input FF_TX_D_0_12 = CELL32.IMUX_B2;
				input FF_TX_D_0_13 = CELL32.IMUX_D2;
				input FF_TX_D_0_14 = CELL32.IMUX_B3;
				input FF_TX_D_0_15 = CELL32.IMUX_D3;
				input FF_TX_D_0_16 = CELL33.IMUX_B0;
				input FF_TX_D_0_17 = CELL33.IMUX_D0;
				input FF_TX_D_0_18 = CELL33.IMUX_B1;
				input FF_TX_D_0_19 = CELL33.IMUX_D1;
				input FF_TX_D_0_2 = CELL31.IMUX_D1;
				input FF_TX_D_0_20 = CELL33.IMUX_B2;
				input FF_TX_D_0_21 = CELL33.IMUX_D2;
				input FF_TX_D_0_22 = CELL33.IMUX_B3;
				input FF_TX_D_0_23 = CELL33.IMUX_D3;
				input FF_TX_D_0_3 = CELL31.IMUX_B2;
				input FF_TX_D_0_4 = CELL31.IMUX_D2;
				input FF_TX_D_0_5 = CELL31.IMUX_B3;
				input FF_TX_D_0_6 = CELL31.IMUX_D3;
				input FF_TX_D_0_7 = CELL31.IMUX_B4;
				input FF_TX_D_0_8 = CELL32.IMUX_B0;
				input FF_TX_D_0_9 = CELL32.IMUX_D0;
				input FF_TX_D_1_0 = CELL25.IMUX_D3;
				input FF_TX_D_1_1 = CELL25.IMUX_B3;
				input FF_TX_D_1_10 = CELL24.IMUX_D2;
				input FF_TX_D_1_11 = CELL24.IMUX_B2;
				input FF_TX_D_1_12 = CELL24.IMUX_D1;
				input FF_TX_D_1_13 = CELL24.IMUX_B1;
				input FF_TX_D_1_14 = CELL24.IMUX_D0;
				input FF_TX_D_1_15 = CELL24.IMUX_B0;
				input FF_TX_D_1_16 = CELL23.IMUX_B5;
				input FF_TX_D_1_17 = CELL23.IMUX_D4;
				input FF_TX_D_1_18 = CELL23.IMUX_B4;
				input FF_TX_D_1_19 = CELL23.IMUX_D3;
				input FF_TX_D_1_2 = CELL25.IMUX_D2;
				input FF_TX_D_1_20 = CELL23.IMUX_B3;
				input FF_TX_D_1_21 = CELL23.IMUX_D2;
				input FF_TX_D_1_22 = CELL23.IMUX_B2;
				input FF_TX_D_1_23 = CELL23.IMUX_D1;
				input FF_TX_D_1_3 = CELL25.IMUX_B2;
				input FF_TX_D_1_4 = CELL25.IMUX_D1;
				input FF_TX_D_1_5 = CELL25.IMUX_B1;
				input FF_TX_D_1_6 = CELL25.IMUX_D0;
				input FF_TX_D_1_7 = CELL25.IMUX_B0;
				input FF_TX_D_1_8 = CELL24.IMUX_D3;
				input FF_TX_D_1_9 = CELL24.IMUX_B3;
				input FF_TX_D_2_0 = CELL10.IMUX_C0;
				input FF_TX_D_2_1 = CELL10.IMUX_A1;
				input FF_TX_D_2_10 = CELL11.IMUX_A1;
				input FF_TX_D_2_11 = CELL11.IMUX_C1;
				input FF_TX_D_2_12 = CELL11.IMUX_A2;
				input FF_TX_D_2_13 = CELL11.IMUX_C2;
				input FF_TX_D_2_14 = CELL11.IMUX_A3;
				input FF_TX_D_2_15 = CELL11.IMUX_C3;
				input FF_TX_D_2_16 = CELL12.IMUX_B0;
				input FF_TX_D_2_17 = CELL12.IMUX_D0;
				input FF_TX_D_2_18 = CELL12.IMUX_B1;
				input FF_TX_D_2_19 = CELL12.IMUX_D1;
				input FF_TX_D_2_2 = CELL10.IMUX_C1;
				input FF_TX_D_2_20 = CELL12.IMUX_B2;
				input FF_TX_D_2_21 = CELL12.IMUX_D2;
				input FF_TX_D_2_22 = CELL12.IMUX_B3;
				input FF_TX_D_2_23 = CELL12.IMUX_D3;
				input FF_TX_D_2_3 = CELL10.IMUX_A2;
				input FF_TX_D_2_4 = CELL10.IMUX_C2;
				input FF_TX_D_2_5 = CELL10.IMUX_A3;
				input FF_TX_D_2_6 = CELL10.IMUX_C3;
				input FF_TX_D_2_7 = CELL10.IMUX_A4;
				input FF_TX_D_2_8 = CELL11.IMUX_A0;
				input FF_TX_D_2_9 = CELL11.IMUX_C0;
				input FF_TX_D_3_0 = CELL4.IMUX_C3;
				input FF_TX_D_3_1 = CELL4.IMUX_A3;
				input FF_TX_D_3_10 = CELL3.IMUX_C2;
				input FF_TX_D_3_11 = CELL3.IMUX_A2;
				input FF_TX_D_3_12 = CELL3.IMUX_C1;
				input FF_TX_D_3_13 = CELL3.IMUX_A1;
				input FF_TX_D_3_14 = CELL3.IMUX_C0;
				input FF_TX_D_3_15 = CELL3.IMUX_A0;
				input FF_TX_D_3_16 = CELL2.IMUX_C5;
				input FF_TX_D_3_17 = CELL2.IMUX_A5;
				input FF_TX_D_3_18 = CELL2.IMUX_C4;
				input FF_TX_D_3_19 = CELL2.IMUX_A4;
				input FF_TX_D_3_2 = CELL4.IMUX_C2;
				input FF_TX_D_3_20 = CELL2.IMUX_C3;
				input FF_TX_D_3_21 = CELL2.IMUX_A3;
				input FF_TX_D_3_22 = CELL2.IMUX_C2;
				input FF_TX_D_3_23 = CELL2.IMUX_A2;
				input FF_TX_D_3_3 = CELL4.IMUX_A2;
				input FF_TX_D_3_4 = CELL4.IMUX_C1;
				input FF_TX_D_3_5 = CELL4.IMUX_A1;
				input FF_TX_D_3_6 = CELL4.IMUX_C0;
				input FF_TX_D_3_7 = CELL4.IMUX_A0;
				input FF_TX_D_3_8 = CELL3.IMUX_C3;
				input FF_TX_D_3_9 = CELL3.IMUX_A3;
				output FF_TX_F_CLK_0 = CELL31.OUT_F7;
				output FF_TX_F_CLK_1 = CELL25.OUT_F6;
				output FF_TX_F_CLK_2 = CELL10.OUT_F7;
				output FF_TX_F_CLK_3 = CELL4.OUT_F6;
				output FF_TX_H_CLK_0 = CELL31.OUT_F6;
				output FF_TX_H_CLK_1 = CELL25.OUT_F7;
				output FF_TX_H_CLK_2 = CELL10.OUT_F6;
				output FF_TX_H_CLK_3 = CELL4.OUT_F7;
				input LDR_CORE2TX_0 = CELL31.IMUX_B0;
				input LDR_CORE2TX_1 = CELL25.IMUX_B4;
				input LDR_CORE2TX_2 = CELL10.IMUX_A0;
				input LDR_CORE2TX_3 = CELL4.IMUX_A4;
				output LDR_RX2CORE_0 = CELL31.OUT_F1;
				output LDR_RX2CORE_1 = CELL25.OUT_Q5;
				output LDR_RX2CORE_2 = CELL10.OUT_F2;
				output LDR_RX2CORE_3 = CELL4.OUT_Q5;
				output PCIE_PHYSTATUS_0 = CELL29.OUT_Q1;
				output PCIE_PHYSTATUS_1 = CELL27.OUT_F2;
				output PCIE_PHYSTATUS_2 = CELL8.OUT_Q2;
				output PCIE_PHYSTATUS_3 = CELL6.OUT_F3;
				input PCIE_POWERDOWN_0_0 = CELL29.IMUX_B3;
				input PCIE_POWERDOWN_0_1 = CELL29.IMUX_B4;
				input PCIE_POWERDOWN_1_0 = CELL27.IMUX_B1;
				input PCIE_POWERDOWN_1_1 = CELL27.IMUX_B0;
				input PCIE_POWERDOWN_2_0 = CELL8.IMUX_A3;
				input PCIE_POWERDOWN_2_1 = CELL8.IMUX_A4;
				input PCIE_POWERDOWN_3_0 = CELL6.IMUX_A1;
				input PCIE_POWERDOWN_3_1 = CELL6.IMUX_B0;
				input PCIE_RXPOLARITY_0 = CELL29.IMUX_B2;
				input PCIE_RXPOLARITY_1 = CELL27.IMUX_B2;
				input PCIE_RXPOLARITY_2 = CELL8.IMUX_A2;
				input PCIE_RXPOLARITY_3 = CELL6.IMUX_D1;
				output PCIE_RXVALID_0 = CELL29.OUT_Q3;
				output PCIE_RXVALID_1 = CELL27.OUT_F0;
				output PCIE_RXVALID_2 = CELL8.OUT_Q5;
				output PCIE_RXVALID_3 = CELL6.OUT_F0;
				input PCIE_TXCOMPLIANCE_0 = CELL29.IMUX_B1;
				input PCIE_TXCOMPLIANCE_1 = CELL27.IMUX_B3;
				input PCIE_TXCOMPLIANCE_2 = CELL8.IMUX_A1;
				input PCIE_TXCOMPLIANCE_3 = CELL6.IMUX_C2;
				input PCIE_TXDETRX_PR2TLB_0 = CELL29.IMUX_B0;
				input PCIE_TXDETRX_PR2TLB_1 = CELL27.IMUX_B4;
				input PCIE_TXDETRX_PR2TLB_2 = CELL8.IMUX_A0;
				input PCIE_TXDETRX_PR2TLB_3 = CELL6.IMUX_B3;
				output REFCK2CORE = CELL20.OUT_F6;
				input SCIADDR0 = CELL17.IMUX_C2;
				input SCIADDR1 = CELL17.IMUX_A2;
				input SCIADDR2 = CELL17.IMUX_C1;
				input SCIADDR3 = CELL17.IMUX_A1;
				input SCIADDR4 = CELL17.IMUX_C0;
				input SCIADDR5 = CELL17.IMUX_A0;
				input SCIENAUX = CELL18.IMUX_B2;
				input SCIENCH0 = CELL20.IMUX_B1;
				input SCIENCH1 = CELL19.IMUX_B1;
				input SCIENCH2 = CELL16.IMUX_B2;
				input SCIENCH3 = CELL15.IMUX_B1;
				output SCIINT = CELL17.OUT_F0;
				input SCIRD = CELL17.IMUX_A3;
				output SCIRDATA0 = CELL17.OUT_Q2;
				output SCIRDATA1 = CELL17.OUT_Q1;
				output SCIRDATA2 = CELL17.OUT_Q0;
				output SCIRDATA3 = CELL17.OUT_F5;
				output SCIRDATA4 = CELL17.OUT_F4;
				output SCIRDATA5 = CELL17.OUT_F3;
				output SCIRDATA6 = CELL17.OUT_F2;
				output SCIRDATA7 = CELL17.OUT_F1;
				input SCISELAUX = CELL18.IMUX_C2;
				input SCISELCH0 = CELL20.IMUX_B0;
				input SCISELCH1 = CELL19.IMUX_B0;
				input SCISELCH2 = CELL16.IMUX_B3;
				input SCISELCH3 = CELL15.IMUX_B2;
				input SCIWDATA0 = CELL18.IMUX_C0;
				input SCIWDATA1 = CELL18.IMUX_B0;
				input SCIWDATA2 = CELL18.IMUX_A0;
				input SCIWDATA3 = CELL17.IMUX_C5;
				input SCIWDATA4 = CELL17.IMUX_A5;
				input SCIWDATA5 = CELL17.IMUX_C4;
				input SCIWDATA6 = CELL17.IMUX_A4;
				input SCIWDATA7 = CELL17.IMUX_C3;
				input SCIWSTN = CELL18.IMUX_D0;
			}

			// wire CELL1.IMUX_A1                  SERDES.FFC_PCI_DET_EN_3
			// wire CELL1.IMUX_A2                  SERDES.FFC_SB_PFIFO_LP_3
			// wire CELL1.IMUX_A4                  SERDES.FFC_EI_EN_3
			// wire CELL1.IMUX_A5                  SERDES.FFC_PCIE_CT_3
			// wire CELL1.IMUX_C0                  SERDES.FFC_RXPWDNB_3
			// wire CELL1.IMUX_C1                  SERDES.FFC_SB_INV_RX_3
			// wire CELL1.IMUX_C2                  SERDES.FFC_SIGNAL_DETECT_3
			// wire CELL1.IMUX_C4                  SERDES.FFC_FB_LOOPBACK_3
			// wire CELL1.IMUX_C5                  SERDES.FFC_PFIFO_CLR_3
			// wire CELL1.IMUX_CLK1                SERDES.FF_EBRD_CLK_3
			// wire CELL1.IMUX_LSR0                SERDES.FFC_LANE_RX_RST_3
			// wire CELL1.OUT_F0                   SERDES.FF_RX_D_3_23
			// wire CELL1.OUT_F1                   SERDES.FF_RX_D_3_22
			// wire CELL1.OUT_F2                   SERDES.FF_RX_D_3_21
			// wire CELL1.OUT_F3                   SERDES.FF_RX_D_3_20
			// wire CELL1.OUT_F4                   SERDES.FF_RX_D_3_19
			// wire CELL1.OUT_F5                   SERDES.FF_RX_D_3_18
			// wire CELL1.OUT_Q0                   SERDES.FF_RX_D_3_17
			// wire CELL1.OUT_Q1                   SERDES.FF_RX_D_3_16
			// wire CELL1.OUT_Q2                   SERDES.FF_RX_D_3_15
			// wire CELL1.OUT_Q3                   SERDES.FF_RX_D_3_14
			// wire CELL1.OUT_Q4                   SERDES.FF_RX_D_3_13
			// wire CELL1.OUT_Q5                   SERDES.FF_RX_D_3_12
			// wire CELL1.OUT_Q6                   SERDES.FF_RX_D_3_11
			// wire CELL1.OUT_Q7                   SERDES.FF_RX_D_3_10
			// wire CELL2.IMUX_A1                  SERDES.FFC_RATE_MODE_TX_3
			// wire CELL2.IMUX_A2                  SERDES.FF_TX_D_3_23
			// wire CELL2.IMUX_A3                  SERDES.FF_TX_D_3_21
			// wire CELL2.IMUX_A4                  SERDES.FF_TX_D_3_19
			// wire CELL2.IMUX_A5                  SERDES.FF_TX_D_3_17
			// wire CELL2.IMUX_B1                  SERDES.FFC_DIV11_MODE_RX_3
			// wire CELL2.IMUX_C0                  SERDES.FFC_ENABLE_CGALIGN_3
			// wire CELL2.IMUX_C1                  SERDES.FFC_DIV11_MODE_TX_3
			// wire CELL2.IMUX_C2                  SERDES.FF_TX_D_3_22
			// wire CELL2.IMUX_C3                  SERDES.FF_TX_D_3_20
			// wire CELL2.IMUX_C4                  SERDES.FF_TX_D_3_18
			// wire CELL2.IMUX_C5                  SERDES.FF_TX_D_3_16
			// wire CELL2.IMUX_D0                  SERDES.FFC_RATE_MODE_RX_3
			// wire CELL2.IMUX_CLK0                SERDES.FF_RXI_CLK_3
			// wire CELL2.OUT_F0                   SERDES.FF_RX_D_3_9
			// wire CELL2.OUT_F2                   SERDES.FF_RX_D_3_8
			// wire CELL2.OUT_F6                   SERDES.FF_RX_F_CLK_3
			// wire CELL2.OUT_F7                   SERDES.FF_RX_H_CLK_3
			// wire CELL3.IMUX_A0                  SERDES.FF_TX_D_3_15
			// wire CELL3.IMUX_A1                  SERDES.FF_TX_D_3_13
			// wire CELL3.IMUX_A2                  SERDES.FF_TX_D_3_11
			// wire CELL3.IMUX_A3                  SERDES.FF_TX_D_3_9
			// wire CELL3.IMUX_C0                  SERDES.FF_TX_D_3_14
			// wire CELL3.IMUX_C1                  SERDES.FF_TX_D_3_12
			// wire CELL3.IMUX_C2                  SERDES.FF_TX_D_3_10
			// wire CELL3.IMUX_C3                  SERDES.FF_TX_D_3_8
			// wire CELL3.OUT_F1                   SERDES.FFS_RLOS_HI_3
			// wire CELL3.OUT_F3                   SERDES.FFS_RLOS_LO_3
			// wire CELL3.OUT_Q2                   SERDES.FFS_RLOL_3
			// wire CELL3.OUT_Q5                   SERDES.FF_RX_D_3_7
			// wire CELL3.OUT_Q7                   SERDES.FF_RX_D_3_6
			// wire CELL4.IMUX_A0                  SERDES.FF_TX_D_3_7
			// wire CELL4.IMUX_A1                  SERDES.FF_TX_D_3_5
			// wire CELL4.IMUX_A2                  SERDES.FF_TX_D_3_3
			// wire CELL4.IMUX_A3                  SERDES.FF_TX_D_3_1
			// wire CELL4.IMUX_A4                  SERDES.LDR_CORE2TX_3
			// wire CELL4.IMUX_C0                  SERDES.FF_TX_D_3_6
			// wire CELL4.IMUX_C1                  SERDES.FF_TX_D_3_4
			// wire CELL4.IMUX_C2                  SERDES.FF_TX_D_3_2
			// wire CELL4.IMUX_C3                  SERDES.FF_TX_D_3_0
			// wire CELL4.IMUX_C4                  SERDES.FFC_LDR_CORE2TX_EN_3
			// wire CELL4.OUT_F0                   SERDES.FF_RX_D_3_5
			// wire CELL4.OUT_F1                   SERDES.FF_RX_D_3_4
			// wire CELL4.OUT_F2                   SERDES.FF_RX_D_3_3
			// wire CELL4.OUT_F3                   SERDES.FF_RX_D_3_2
			// wire CELL4.OUT_F4                   SERDES.FF_RX_D_3_1
			// wire CELL4.OUT_F5                   SERDES.FF_RX_D_3_0
			// wire CELL4.OUT_F6                   SERDES.FF_TX_F_CLK_3
			// wire CELL4.OUT_F7                   SERDES.FF_TX_H_CLK_3
			// wire CELL4.OUT_Q1                   SERDES.FFS_CC_OVERRUN_3
			// wire CELL4.OUT_Q3                   SERDES.FFS_LS_SYNC_STATUS_3
			// wire CELL4.OUT_Q5                   SERDES.LDR_RX2CORE_3
			// wire CELL4.OUT_Q7                   SERDES.FFS_CDR_TRAIN_DONE_3
			// wire CELL5.IMUX_B0                  SERDES.FFC_TXPWDNB_3
			// wire CELL5.IMUX_CLK0                SERDES.FFC_CK_CORE_RX_3
			// wire CELL5.IMUX_CLK1                SERDES.FF_TXI_CLK_3
			// wire CELL5.IMUX_LSR0                SERDES.FFC_LANE_TX_RST_3
			// wire CELL5.OUT_F4                   SERDES.FFS_CC_UNDERRUN_3
			// wire CELL6.IMUX_A1                  SERDES.PCIE_POWERDOWN_3_0
			// wire CELL6.IMUX_B0                  SERDES.PCIE_POWERDOWN_3_1
			// wire CELL6.IMUX_B3                  SERDES.PCIE_TXDETRX_PR2TLB_3
			// wire CELL6.IMUX_C2                  SERDES.PCIE_TXCOMPLIANCE_3
			// wire CELL6.IMUX_D1                  SERDES.PCIE_RXPOLARITY_3
			// wire CELL6.OUT_F0                   SERDES.PCIE_RXVALID_3
			// wire CELL6.OUT_F3                   SERDES.PCIE_PHYSTATUS_3
			// wire CELL6.OUT_Q1                   SERDES.FFS_SKP_ADDED_3
			// wire CELL6.OUT_Q5                   SERDES.FFS_SKP_DELETED_3
			// wire CELL7.OUT_F0                   SERDES.FFS_PCIE_CON_3
			// wire CELL7.OUT_F2                   SERDES.FFS_PCIE_DONE_3
			// wire CELL7.OUT_F4                   SERDES.FFS_TXFBFIFO_ERROR_3
			// wire CELL7.OUT_Q0                   SERDES.FFS_RXFBFIFO_ERROR_3
			// wire CELL7.OUT_Q1                   SERDES.FFS_RXFBFIFO_ERROR_2
			// wire CELL7.OUT_Q3                   SERDES.FFS_TXFBFIFO_ERROR_2
			// wire CELL7.OUT_Q5                   SERDES.FFS_PCIE_DONE_2
			// wire CELL7.OUT_Q7                   SERDES.FFS_PCIE_CON_2
			// wire CELL8.IMUX_A0                  SERDES.PCIE_TXDETRX_PR2TLB_2
			// wire CELL8.IMUX_A1                  SERDES.PCIE_TXCOMPLIANCE_2
			// wire CELL8.IMUX_A2                  SERDES.PCIE_RXPOLARITY_2
			// wire CELL8.IMUX_A3                  SERDES.PCIE_POWERDOWN_2_0
			// wire CELL8.IMUX_A4                  SERDES.PCIE_POWERDOWN_2_1
			// wire CELL8.OUT_F1                   SERDES.FFS_SKP_DELETED_2
			// wire CELL8.OUT_F4                   SERDES.FFS_SKP_ADDED_2
			// wire CELL8.OUT_Q2                   SERDES.PCIE_PHYSTATUS_2
			// wire CELL8.OUT_Q5                   SERDES.PCIE_RXVALID_2
			// wire CELL9.IMUX_A3                  SERDES.FFC_TXPWDNB_2
			// wire CELL9.IMUX_CLK0                SERDES.FF_TXI_CLK_2
			// wire CELL9.IMUX_CLK1                SERDES.FFC_CK_CORE_RX_2
			// wire CELL9.IMUX_LSR0                SERDES.FFC_LANE_TX_RST_2
			// wire CELL9.OUT_F2                   SERDES.FFS_CC_UNDERRUN_2
			// wire CELL10.IMUX_A0                 SERDES.LDR_CORE2TX_2
			// wire CELL10.IMUX_A1                 SERDES.FF_TX_D_2_1
			// wire CELL10.IMUX_A2                 SERDES.FF_TX_D_2_3
			// wire CELL10.IMUX_A3                 SERDES.FF_TX_D_2_5
			// wire CELL10.IMUX_A4                 SERDES.FF_TX_D_2_7
			// wire CELL10.IMUX_C0                 SERDES.FF_TX_D_2_0
			// wire CELL10.IMUX_C1                 SERDES.FF_TX_D_2_2
			// wire CELL10.IMUX_C2                 SERDES.FF_TX_D_2_4
			// wire CELL10.IMUX_C3                 SERDES.FF_TX_D_2_6
			// wire CELL10.IMUX_C4                 SERDES.FFC_LDR_CORE2TX_EN_2
			// wire CELL10.OUT_F0                  SERDES.FFS_CDR_TRAIN_DONE_2
			// wire CELL10.OUT_F2                  SERDES.LDR_RX2CORE_2
			// wire CELL10.OUT_F4                  SERDES.FFS_LS_SYNC_STATUS_2
			// wire CELL10.OUT_F6                  SERDES.FF_TX_H_CLK_2
			// wire CELL10.OUT_F7                  SERDES.FF_TX_F_CLK_2
			// wire CELL10.OUT_Q2                  SERDES.FFS_CC_OVERRUN_2
			// wire CELL10.OUT_Q4                  SERDES.FF_RX_D_2_0
			// wire CELL10.OUT_Q5                  SERDES.FF_RX_D_2_1
			// wire CELL10.OUT_Q6                  SERDES.FF_RX_D_2_2
			// wire CELL10.OUT_Q7                  SERDES.FF_RX_D_2_3
			// wire CELL11.IMUX_A0                 SERDES.FF_TX_D_2_8
			// wire CELL11.IMUX_A1                 SERDES.FF_TX_D_2_10
			// wire CELL11.IMUX_A2                 SERDES.FF_TX_D_2_12
			// wire CELL11.IMUX_A3                 SERDES.FF_TX_D_2_14
			// wire CELL11.IMUX_C0                 SERDES.FF_TX_D_2_9
			// wire CELL11.IMUX_C1                 SERDES.FF_TX_D_2_11
			// wire CELL11.IMUX_C2                 SERDES.FF_TX_D_2_13
			// wire CELL11.IMUX_C3                 SERDES.FF_TX_D_2_15
			// wire CELL11.OUT_F0                  SERDES.FF_RX_D_2_4
			// wire CELL11.OUT_F1                  SERDES.FF_RX_D_2_5
			// wire CELL11.OUT_F2                  SERDES.FF_RX_D_2_6
			// wire CELL11.OUT_F3                  SERDES.FF_RX_D_2_7
			// wire CELL11.OUT_Q1                  SERDES.FFS_RLOL_2
			// wire CELL11.OUT_Q3                  SERDES.FFS_RLOS_LO_2
			// wire CELL11.OUT_Q5                  SERDES.FFS_RLOS_HI_2
			// wire CELL12.IMUX_A5                 SERDES.FFC_RATE_MODE_RX_2
			// wire CELL12.IMUX_B0                 SERDES.FF_TX_D_2_16
			// wire CELL12.IMUX_B1                 SERDES.FF_TX_D_2_18
			// wire CELL12.IMUX_B2                 SERDES.FF_TX_D_2_20
			// wire CELL12.IMUX_B3                 SERDES.FF_TX_D_2_22
			// wire CELL12.IMUX_B4                 SERDES.FFC_DIV11_MODE_TX_2
			// wire CELL12.IMUX_B5                 SERDES.FFC_ENABLE_CGALIGN_2
			// wire CELL12.IMUX_C4                 SERDES.FFC_DIV11_MODE_RX_2
			// wire CELL12.IMUX_D0                 SERDES.FF_TX_D_2_17
			// wire CELL12.IMUX_D1                 SERDES.FF_TX_D_2_19
			// wire CELL12.IMUX_D2                 SERDES.FF_TX_D_2_21
			// wire CELL12.IMUX_D3                 SERDES.FF_TX_D_2_23
			// wire CELL12.IMUX_D4                 SERDES.FFC_RATE_MODE_TX_2
			// wire CELL12.OUT_F6                  SERDES.FF_RX_H_CLK_2
			// wire CELL12.OUT_F7                  SERDES.FF_RX_F_CLK_2
			// wire CELL13.IMUX_B1                 SERDES.FFC_PFIFO_CLR_2
			// wire CELL13.IMUX_B2                 SERDES.FFC_PCIE_CT_2
			// wire CELL13.IMUX_B3                 SERDES.FFC_FB_LOOPBACK_2
			// wire CELL13.IMUX_B4                 SERDES.FFC_EI_EN_2
			// wire CELL13.IMUX_CLK0               SERDES.FF_RXI_CLK_2
			// wire CELL13.IMUX_LSR0               SERDES.FFC_LANE_RX_RST_2
			// wire CELL13.OUT_F0                  SERDES.FF_RX_D_2_8
			// wire CELL13.OUT_F2                  SERDES.FF_RX_D_2_9
			// wire CELL13.OUT_F4                  SERDES.FF_RX_D_2_10
			// wire CELL13.OUT_Q0                  SERDES.FF_RX_D_2_11
			// wire CELL13.OUT_Q2                  SERDES.FF_RX_D_2_12
			// wire CELL13.OUT_Q4                  SERDES.FF_RX_D_2_13
			// wire CELL13.OUT_Q6                  SERDES.FF_RX_D_2_14
			// wire CELL13.OUT_Q7                  SERDES.FF_RX_D_2_15
			// wire CELL14.IMUX_B1                 SERDES.FFC_SIGNAL_DETECT_2
			// wire CELL14.IMUX_B2                 SERDES.FFC_SB_PFIFO_LP_2
			// wire CELL14.IMUX_B3                 SERDES.FFC_SB_INV_RX_2
			// wire CELL14.IMUX_B4                 SERDES.FFC_PCI_DET_EN_2
			// wire CELL14.IMUX_B5                 SERDES.FFC_RXPWDNB_2
			// wire CELL14.IMUX_CLK0               SERDES.FF_EBRD_CLK_2
			// wire CELL14.OUT_F0                  SERDES.FF_RX_D_2_16
			// wire CELL14.OUT_F2                  SERDES.FF_RX_D_2_17
			// wire CELL14.OUT_F4                  SERDES.FF_RX_D_2_18
			// wire CELL14.OUT_Q0                  SERDES.FF_RX_D_2_19
			// wire CELL14.OUT_Q2                  SERDES.FF_RX_D_2_20
			// wire CELL14.OUT_Q4                  SERDES.FF_RX_D_2_21
			// wire CELL14.OUT_Q6                  SERDES.FF_RX_D_2_22
			// wire CELL14.OUT_Q7                  SERDES.FF_RX_D_2_23
			// wire CELL15.IMUX_B1                 SERDES.SCIENCH3
			// wire CELL15.IMUX_B2                 SERDES.SCISELCH3
			// wire CELL15.IMUX_LSR0               SERDES.FFC_RRST_3
			// wire CELL16.IMUX_B2                 SERDES.SCIENCH2
			// wire CELL16.IMUX_B3                 SERDES.SCISELCH2
			// wire CELL16.IMUX_CLK0               SERDES.FFC_CK_CORE_TX
			// wire CELL16.IMUX_LSR1               SERDES.FFC_RRST_2
			// wire CELL17.IMUX_A0                 SERDES.SCIADDR5
			// wire CELL17.IMUX_A1                 SERDES.SCIADDR3
			// wire CELL17.IMUX_A2                 SERDES.SCIADDR1
			// wire CELL17.IMUX_A3                 SERDES.SCIRD
			// wire CELL17.IMUX_A4                 SERDES.SCIWDATA6
			// wire CELL17.IMUX_A5                 SERDES.SCIWDATA4
			// wire CELL17.IMUX_C0                 SERDES.SCIADDR4
			// wire CELL17.IMUX_C1                 SERDES.SCIADDR2
			// wire CELL17.IMUX_C2                 SERDES.SCIADDR0
			// wire CELL17.IMUX_C3                 SERDES.SCIWDATA7
			// wire CELL17.IMUX_C4                 SERDES.SCIWDATA5
			// wire CELL17.IMUX_C5                 SERDES.SCIWDATA3
			// wire CELL17.OUT_F0                  SERDES.SCIINT
			// wire CELL17.OUT_F1                  SERDES.SCIRDATA7
			// wire CELL17.OUT_F2                  SERDES.SCIRDATA6
			// wire CELL17.OUT_F3                  SERDES.SCIRDATA5
			// wire CELL17.OUT_F4                  SERDES.SCIRDATA4
			// wire CELL17.OUT_F5                  SERDES.SCIRDATA3
			// wire CELL17.OUT_Q0                  SERDES.SCIRDATA2
			// wire CELL17.OUT_Q1                  SERDES.SCIRDATA1
			// wire CELL17.OUT_Q2                  SERDES.SCIRDATA0
			// wire CELL17.OUT_Q3                  SERDES.FFS_BIST_RPT_15
			// wire CELL17.OUT_Q4                  SERDES.FFS_BIST_RPT_14
			// wire CELL17.OUT_Q5                  SERDES.FFS_BIST_RPT_13
			// wire CELL17.OUT_Q6                  SERDES.FFS_BIST_RPT_12
			// wire CELL17.OUT_Q7                  SERDES.FFS_BIST_RPT_11
			// wire CELL18.IMUX_A0                 SERDES.SCIWDATA2
			// wire CELL18.IMUX_A2                 SERDES.FFC_SYNC_TOGGLE
			// wire CELL18.IMUX_A3                 SERDES.CIN10
			// wire CELL18.IMUX_A4                 SERDES.CIN6
			// wire CELL18.IMUX_A5                 SERDES.CIN2
			// wire CELL18.IMUX_B0                 SERDES.SCIWDATA1
			// wire CELL18.IMUX_B2                 SERDES.SCIENAUX
			// wire CELL18.IMUX_B3                 SERDES.CIN9
			// wire CELL18.IMUX_B4                 SERDES.CIN5
			// wire CELL18.IMUX_B5                 SERDES.CIN1
			// wire CELL18.IMUX_C0                 SERDES.SCIWDATA0
			// wire CELL18.IMUX_C2                 SERDES.SCISELAUX
			// wire CELL18.IMUX_C3                 SERDES.CIN8
			// wire CELL18.IMUX_C4                 SERDES.CIN4
			// wire CELL18.IMUX_C5                 SERDES.CIN0
			// wire CELL18.IMUX_D0                 SERDES.SCIWSTN
			// wire CELL18.IMUX_D1                 SERDES.CYAWSTN
			// wire CELL18.IMUX_D2                 SERDES.CIN11
			// wire CELL18.IMUX_D3                 SERDES.CIN7
			// wire CELL18.IMUX_D4                 SERDES.CIN3
			// wire CELL18.IMUX_LSR0               SERDES.FFC_MACRO_RST
			// wire CELL18.IMUX_LSR1               SERDES.FFC_QUAD_RST
			// wire CELL18.IMUX_LSR2               SERDES.FFC_TRST
			// wire CELL18.OUT_F0                  SERDES.FFS_BIST_RPT_10
			// wire CELL18.OUT_F1                  SERDES.FFS_BIST_RPT_9
			// wire CELL18.OUT_F2                  SERDES.FFS_BIST_RPT_8
			// wire CELL18.OUT_F3                  SERDES.FFS_BIST_RPT_7
			// wire CELL18.OUT_F4                  SERDES.FFS_BIST_RPT_6
			// wire CELL18.OUT_F5                  SERDES.FFS_BIST_RPT_5
			// wire CELL18.OUT_Q0                  SERDES.FFS_BIST_RPT_4
			// wire CELL18.OUT_Q1                  SERDES.FFS_BIST_RPT_3
			// wire CELL18.OUT_Q2                  SERDES.FFS_BIST_RPT_2
			// wire CELL18.OUT_Q3                  SERDES.FFS_BIST_RPT_1
			// wire CELL18.OUT_Q4                  SERDES.FFS_BIST_RPT_0
			// wire CELL18.OUT_Q5                  SERDES.COUT19
			// wire CELL18.OUT_Q6                  SERDES.COUT18
			// wire CELL18.OUT_Q7                  SERDES.COUT17
			// wire CELL19.IMUX_B0                 SERDES.SCISELCH1
			// wire CELL19.IMUX_B1                 SERDES.SCIENCH1
			// wire CELL19.IMUX_LSR2               SERDES.FFC_RRST_1
			// wire CELL19.OUT_F0                  SERDES.COUT16
			// wire CELL19.OUT_F1                  SERDES.COUT15
			// wire CELL19.OUT_F2                  SERDES.COUT14
			// wire CELL19.OUT_F3                  SERDES.COUT13
			// wire CELL19.OUT_F4                  SERDES.COUT12
			// wire CELL19.OUT_F5                  SERDES.COUT11
			// wire CELL19.OUT_Q0                  SERDES.COUT10
			// wire CELL19.OUT_Q1                  SERDES.COUT9
			// wire CELL19.OUT_Q2                  SERDES.COUT8
			// wire CELL19.OUT_Q3                  SERDES.COUT7
			// wire CELL19.OUT_Q4                  SERDES.COUT6
			// wire CELL19.OUT_Q5                  SERDES.COUT5
			// wire CELL19.OUT_Q6                  SERDES.COUT4
			// wire CELL19.OUT_Q7                  SERDES.COUT3
			// wire CELL20.IMUX_B0                 SERDES.SCISELCH0
			// wire CELL20.IMUX_B1                 SERDES.SCIENCH0
			// wire CELL20.IMUX_LSR2               SERDES.FFC_RRST_0
			// wire CELL20.OUT_F0                  SERDES.COUT2
			// wire CELL20.OUT_F1                  SERDES.COUT1
			// wire CELL20.OUT_F2                  SERDES.COUT0
			// wire CELL20.OUT_F3                  SERDES.FFS_PLOL
			// wire CELL20.OUT_F6                  SERDES.REFCK2CORE
			// wire CELL21.IMUX_B0                 SERDES.FFC_RXPWDNB_1
			// wire CELL21.IMUX_B1                 SERDES.FFC_PCI_DET_EN_1
			// wire CELL21.IMUX_B2                 SERDES.FFC_SB_INV_RX_1
			// wire CELL21.IMUX_B3                 SERDES.FFC_SB_PFIFO_LP_1
			// wire CELL21.IMUX_B4                 SERDES.FFC_SIGNAL_DETECT_1
			// wire CELL21.IMUX_CLK0               SERDES.FF_EBRD_CLK_1
			// wire CELL21.OUT_F0                  SERDES.FF_RX_D_1_23
			// wire CELL21.OUT_F2                  SERDES.FF_RX_D_1_22
			// wire CELL21.OUT_F4                  SERDES.FF_RX_D_1_21
			// wire CELL21.OUT_Q0                  SERDES.FF_RX_D_1_20
			// wire CELL21.OUT_Q1                  SERDES.FF_RX_D_1_19
			// wire CELL21.OUT_Q3                  SERDES.FF_RX_D_1_18
			// wire CELL21.OUT_Q5                  SERDES.FF_RX_D_1_17
			// wire CELL21.OUT_Q7                  SERDES.FF_RX_D_1_16
			// wire CELL22.IMUX_B1                 SERDES.FFC_EI_EN_1
			// wire CELL22.IMUX_B2                 SERDES.FFC_FB_LOOPBACK_1
			// wire CELL22.IMUX_B3                 SERDES.FFC_PCIE_CT_1
			// wire CELL22.IMUX_B4                 SERDES.FFC_PFIFO_CLR_1
			// wire CELL22.IMUX_CLK0               SERDES.FF_RXI_CLK_1
			// wire CELL22.IMUX_LSR0               SERDES.FFC_LANE_RX_RST_1
			// wire CELL22.OUT_F0                  SERDES.FF_RX_D_1_15
			// wire CELL22.OUT_F2                  SERDES.FF_RX_D_1_14
			// wire CELL22.OUT_F4                  SERDES.FF_RX_D_1_13
			// wire CELL22.OUT_Q0                  SERDES.FF_RX_D_1_12
			// wire CELL22.OUT_Q2                  SERDES.FF_RX_D_1_11
			// wire CELL22.OUT_Q4                  SERDES.FF_RX_D_1_10
			// wire CELL22.OUT_Q6                  SERDES.FF_RX_D_1_9
			// wire CELL22.OUT_Q7                  SERDES.FF_RX_D_1_8
			// wire CELL23.IMUX_A0                 SERDES.FFC_ENABLE_CGALIGN_1
			// wire CELL23.IMUX_A1                 SERDES.FFC_DIV11_MODE_TX_1
			// wire CELL23.IMUX_B0                 SERDES.FFC_RATE_MODE_RX_1
			// wire CELL23.IMUX_B2                 SERDES.FF_TX_D_1_22
			// wire CELL23.IMUX_B3                 SERDES.FF_TX_D_1_20
			// wire CELL23.IMUX_B4                 SERDES.FF_TX_D_1_18
			// wire CELL23.IMUX_B5                 SERDES.FF_TX_D_1_16
			// wire CELL23.IMUX_C0                 SERDES.FFC_RATE_MODE_TX_1
			// wire CELL23.IMUX_D0                 SERDES.FFC_DIV11_MODE_RX_1
			// wire CELL23.IMUX_D1                 SERDES.FF_TX_D_1_23
			// wire CELL23.IMUX_D2                 SERDES.FF_TX_D_1_21
			// wire CELL23.IMUX_D3                 SERDES.FF_TX_D_1_19
			// wire CELL23.IMUX_D4                 SERDES.FF_TX_D_1_17
			// wire CELL23.OUT_F6                  SERDES.FF_RX_F_CLK_1
			// wire CELL23.OUT_F7                  SERDES.FF_RX_H_CLK_1
			// wire CELL24.IMUX_B0                 SERDES.FF_TX_D_1_15
			// wire CELL24.IMUX_B1                 SERDES.FF_TX_D_1_13
			// wire CELL24.IMUX_B2                 SERDES.FF_TX_D_1_11
			// wire CELL24.IMUX_B3                 SERDES.FF_TX_D_1_9
			// wire CELL24.IMUX_D0                 SERDES.FF_TX_D_1_14
			// wire CELL24.IMUX_D1                 SERDES.FF_TX_D_1_12
			// wire CELL24.IMUX_D2                 SERDES.FF_TX_D_1_10
			// wire CELL24.IMUX_D3                 SERDES.FF_TX_D_1_8
			// wire CELL24.OUT_F0                  SERDES.FFS_RLOS_HI_1
			// wire CELL24.OUT_F2                  SERDES.FFS_RLOS_LO_1
			// wire CELL24.OUT_F4                  SERDES.FFS_RLOL_1
			// wire CELL24.OUT_Q1                  SERDES.FF_RX_D_1_7
			// wire CELL24.OUT_Q3                  SERDES.FF_RX_D_1_6
			// wire CELL24.OUT_Q5                  SERDES.FF_RX_D_1_5
			// wire CELL24.OUT_Q7                  SERDES.FF_RX_D_1_4
			// wire CELL25.IMUX_B0                 SERDES.FF_TX_D_1_7
			// wire CELL25.IMUX_B1                 SERDES.FF_TX_D_1_5
			// wire CELL25.IMUX_B2                 SERDES.FF_TX_D_1_3
			// wire CELL25.IMUX_B3                 SERDES.FF_TX_D_1_1
			// wire CELL25.IMUX_B4                 SERDES.LDR_CORE2TX_1
			// wire CELL25.IMUX_D0                 SERDES.FF_TX_D_1_6
			// wire CELL25.IMUX_D1                 SERDES.FF_TX_D_1_4
			// wire CELL25.IMUX_D2                 SERDES.FF_TX_D_1_2
			// wire CELL25.IMUX_D3                 SERDES.FF_TX_D_1_0
			// wire CELL25.IMUX_D4                 SERDES.FFC_LDR_CORE2TX_EN_1
			// wire CELL25.OUT_F0                  SERDES.FF_RX_D_1_3
			// wire CELL25.OUT_F1                  SERDES.FF_RX_D_1_2
			// wire CELL25.OUT_F2                  SERDES.FF_RX_D_1_1
			// wire CELL25.OUT_F3                  SERDES.FF_RX_D_1_0
			// wire CELL25.OUT_F6                  SERDES.FF_TX_F_CLK_1
			// wire CELL25.OUT_F7                  SERDES.FF_TX_H_CLK_1
			// wire CELL25.OUT_Q1                  SERDES.FFS_CC_OVERRUN_1
			// wire CELL25.OUT_Q3                  SERDES.FFS_LS_SYNC_STATUS_1
			// wire CELL25.OUT_Q5                  SERDES.LDR_RX2CORE_1
			// wire CELL25.OUT_Q7                  SERDES.FFS_CDR_TRAIN_DONE_1
			// wire CELL26.IMUX_B0                 SERDES.FFC_TXPWDNB_1
			// wire CELL26.IMUX_CLK0               SERDES.FFC_CK_CORE_RX_1
			// wire CELL26.IMUX_CLK1               SERDES.FF_TXI_CLK_1
			// wire CELL26.IMUX_LSR1               SERDES.FFC_LANE_TX_RST_1
			// wire CELL26.OUT_F4                  SERDES.FFS_CC_UNDERRUN_1
			// wire CELL27.IMUX_B0                 SERDES.PCIE_POWERDOWN_1_1
			// wire CELL27.IMUX_B1                 SERDES.PCIE_POWERDOWN_1_0
			// wire CELL27.IMUX_B2                 SERDES.PCIE_RXPOLARITY_1
			// wire CELL27.IMUX_B3                 SERDES.PCIE_TXCOMPLIANCE_1
			// wire CELL27.IMUX_B4                 SERDES.PCIE_TXDETRX_PR2TLB_1
			// wire CELL27.OUT_F0                  SERDES.PCIE_RXVALID_1
			// wire CELL27.OUT_F2                  SERDES.PCIE_PHYSTATUS_1
			// wire CELL27.OUT_F4                  SERDES.FFS_SKP_ADDED_1
			// wire CELL27.OUT_Q1                  SERDES.FFS_SKP_DELETED_1
			// wire CELL28.OUT_F0                  SERDES.FFS_PCIE_CON_1
			// wire CELL28.OUT_F1                  SERDES.FFS_PCIE_DONE_1
			// wire CELL28.OUT_F2                  SERDES.FFS_TXFBFIFO_ERROR_1
			// wire CELL28.OUT_F3                  SERDES.FFS_RXFBFIFO_ERROR_1
			// wire CELL28.OUT_Q0                  SERDES.FFS_RXFBFIFO_ERROR_0
			// wire CELL28.OUT_Q1                  SERDES.FFS_TXFBFIFO_ERROR_0
			// wire CELL28.OUT_Q2                  SERDES.FFS_PCIE_DONE_0
			// wire CELL28.OUT_Q3                  SERDES.FFS_PCIE_CON_0
			// wire CELL29.IMUX_B0                 SERDES.PCIE_TXDETRX_PR2TLB_0
			// wire CELL29.IMUX_B1                 SERDES.PCIE_TXCOMPLIANCE_0
			// wire CELL29.IMUX_B2                 SERDES.PCIE_RXPOLARITY_0
			// wire CELL29.IMUX_B3                 SERDES.PCIE_POWERDOWN_0_0
			// wire CELL29.IMUX_B4                 SERDES.PCIE_POWERDOWN_0_1
			// wire CELL29.OUT_F0                  SERDES.FFS_SKP_DELETED_0
			// wire CELL29.OUT_F2                  SERDES.FFS_SKP_ADDED_0
			// wire CELL29.OUT_Q1                  SERDES.PCIE_PHYSTATUS_0
			// wire CELL29.OUT_Q3                  SERDES.PCIE_RXVALID_0
			// wire CELL30.IMUX_B3                 SERDES.FFC_TXPWDNB_0
			// wire CELL30.IMUX_CLK0               SERDES.FF_TXI_CLK_0
			// wire CELL30.IMUX_CLK1               SERDES.FFC_CK_CORE_RX_0
			// wire CELL30.IMUX_LSR2               SERDES.FFC_LANE_TX_RST_0
			// wire CELL30.OUT_F3                  SERDES.FFS_CC_UNDERRUN_0
			// wire CELL31.IMUX_B0                 SERDES.LDR_CORE2TX_0
			// wire CELL31.IMUX_B1                 SERDES.FF_TX_D_0_1
			// wire CELL31.IMUX_B2                 SERDES.FF_TX_D_0_3
			// wire CELL31.IMUX_B3                 SERDES.FF_TX_D_0_5
			// wire CELL31.IMUX_B4                 SERDES.FF_TX_D_0_7
			// wire CELL31.IMUX_D0                 SERDES.FF_TX_D_0_0
			// wire CELL31.IMUX_D1                 SERDES.FF_TX_D_0_2
			// wire CELL31.IMUX_D2                 SERDES.FF_TX_D_0_4
			// wire CELL31.IMUX_D3                 SERDES.FF_TX_D_0_6
			// wire CELL31.IMUX_D4                 SERDES.FFC_LDR_CORE2TX_EN_0
			// wire CELL31.OUT_F0                  SERDES.FFS_CDR_TRAIN_DONE_0
			// wire CELL31.OUT_F1                  SERDES.LDR_RX2CORE_0
			// wire CELL31.OUT_F2                  SERDES.FFS_LS_SYNC_STATUS_0
			// wire CELL31.OUT_F3                  SERDES.FFS_CC_OVERRUN_0
			// wire CELL31.OUT_F6                  SERDES.FF_TX_H_CLK_0
			// wire CELL31.OUT_F7                  SERDES.FF_TX_F_CLK_0
			// wire CELL31.OUT_Q0                  SERDES.FF_RX_D_0_0
			// wire CELL31.OUT_Q1                  SERDES.FF_RX_D_0_1
			// wire CELL31.OUT_Q3                  SERDES.FF_RX_D_0_2
			// wire CELL31.OUT_Q4                  SERDES.FF_RX_D_0_3
			// wire CELL31.OUT_Q6                  SERDES.FF_RX_D_0_4
			// wire CELL31.OUT_Q7                  SERDES.FF_RX_D_0_5
			// wire CELL32.IMUX_B0                 SERDES.FF_TX_D_0_8
			// wire CELL32.IMUX_B1                 SERDES.FF_TX_D_0_10
			// wire CELL32.IMUX_B2                 SERDES.FF_TX_D_0_12
			// wire CELL32.IMUX_B3                 SERDES.FF_TX_D_0_14
			// wire CELL32.IMUX_D0                 SERDES.FF_TX_D_0_9
			// wire CELL32.IMUX_D1                 SERDES.FF_TX_D_0_11
			// wire CELL32.IMUX_D2                 SERDES.FF_TX_D_0_13
			// wire CELL32.IMUX_D3                 SERDES.FF_TX_D_0_15
			// wire CELL32.OUT_F0                  SERDES.FF_RX_D_0_6
			// wire CELL32.OUT_F2                  SERDES.FF_RX_D_0_7
			// wire CELL32.OUT_F4                  SERDES.FFS_RLOL_0
			// wire CELL32.OUT_Q1                  SERDES.FFS_RLOS_LO_0
			// wire CELL32.OUT_Q3                  SERDES.FFS_RLOS_HI_0
			// wire CELL33.IMUX_A5                 SERDES.FFC_RATE_MODE_RX_0
			// wire CELL33.IMUX_B0                 SERDES.FF_TX_D_0_16
			// wire CELL33.IMUX_B1                 SERDES.FF_TX_D_0_18
			// wire CELL33.IMUX_B2                 SERDES.FF_TX_D_0_20
			// wire CELL33.IMUX_B3                 SERDES.FF_TX_D_0_22
			// wire CELL33.IMUX_B4                 SERDES.FFC_DIV11_MODE_TX_0
			// wire CELL33.IMUX_B5                 SERDES.FFC_ENABLE_CGALIGN_0
			// wire CELL33.IMUX_C4                 SERDES.FFC_DIV11_MODE_RX_0
			// wire CELL33.IMUX_D0                 SERDES.FF_TX_D_0_17
			// wire CELL33.IMUX_D1                 SERDES.FF_TX_D_0_19
			// wire CELL33.IMUX_D2                 SERDES.FF_TX_D_0_21
			// wire CELL33.IMUX_D3                 SERDES.FF_TX_D_0_23
			// wire CELL33.IMUX_D4                 SERDES.FFC_RATE_MODE_TX_0
			// wire CELL33.IMUX_CLK0               SERDES.FF_RXI_CLK_0
			// wire CELL33.OUT_F6                  SERDES.FF_RX_H_CLK_0
			// wire CELL33.OUT_F7                  SERDES.FF_RX_F_CLK_0
			// wire CELL33.OUT_Q4                  SERDES.FF_RX_D_0_8
			// wire CELL33.OUT_Q6                  SERDES.FF_RX_D_0_9
			// wire CELL34.IMUX_B0                 SERDES.FFC_PFIFO_CLR_0
			// wire CELL34.IMUX_B1                 SERDES.FFC_FB_LOOPBACK_0
			// wire CELL34.IMUX_B3                 SERDES.FFC_SIGNAL_DETECT_0
			// wire CELL34.IMUX_B4                 SERDES.FFC_SB_INV_RX_0
			// wire CELL34.IMUX_B5                 SERDES.FFC_RXPWDNB_0
			// wire CELL34.IMUX_D0                 SERDES.FFC_PCIE_CT_0
			// wire CELL34.IMUX_D1                 SERDES.FFC_EI_EN_0
			// wire CELL34.IMUX_D3                 SERDES.FFC_SB_PFIFO_LP_0
			// wire CELL34.IMUX_D4                 SERDES.FFC_PCI_DET_EN_0
			// wire CELL34.IMUX_CLK1               SERDES.FF_EBRD_CLK_0
			// wire CELL34.IMUX_LSR1               SERDES.FFC_LANE_RX_RST_0
			// wire CELL34.OUT_F0                  SERDES.FF_RX_D_0_10
			// wire CELL34.OUT_F1                  SERDES.FF_RX_D_0_11
			// wire CELL34.OUT_F2                  SERDES.FF_RX_D_0_12
			// wire CELL34.OUT_F3                  SERDES.FF_RX_D_0_13
			// wire CELL34.OUT_F4                  SERDES.FF_RX_D_0_14
			// wire CELL34.OUT_F5                  SERDES.FF_RX_D_0_15
			// wire CELL34.OUT_Q0                  SERDES.FF_RX_D_0_16
			// wire CELL34.OUT_Q1                  SERDES.FF_RX_D_0_17
			// wire CELL34.OUT_Q2                  SERDES.FF_RX_D_0_18
			// wire CELL34.OUT_Q3                  SERDES.FF_RX_D_0_19
			// wire CELL34.OUT_Q4                  SERDES.FF_RX_D_0_20
			// wire CELL34.OUT_Q5                  SERDES.FF_RX_D_0_21
			// wire CELL34.OUT_Q6                  SERDES.FF_RX_D_0_22
			// wire CELL34.OUT_Q7                  SERDES.FF_RX_D_0_23
		}

		tile_class PLL_DLL_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;

			bel DQSDLL {
				input CLK = CELL2.IMUX_CLK0;
				output LOCK = CELL2.OUT_F0;
				input RST = CELL2.IMUX_CE1;
				input UDDCNTLN = CELL2.IMUX_CE0;
			}

			bel DQSDLLTEST {
				output SDOUT0 = CELL16.OUT_F2;
				output SDOUT1 = CELL16.OUT_Q2;
				output SDOUT2 = CELL16.OUT_F4;
				output SDOUT3 = CELL16.OUT_F5;
				output SDOUT4 = CELL16.OUT_Q3;
				output SDOUT5 = CELL16.OUT_Q1;
				output SDOUT6 = CELL16.OUT_F3;
			}

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			bel DLL0 {
				input ALUHOLD = CELL14.IMUX_C1;
				input CIB_DCPS_0 = CELL12.IMUX_C4;
				input CIB_DCPS_1 = CELL12.IMUX_D4;
				input CIB_DCPS_2 = CELL12.IMUX_A5;
				input CIB_DCPS_3 = CELL12.IMUX_B5;
				input CIB_DCPS_4 = CELL12.IMUX_C5;
				input CIB_DCPS_5 = CELL12.IMUX_D5;
				input CLKFB3 = CELL14.IMUX_CLK1;
				input CLKI1 = CELL14.IMUX_CLK0;
				input CLKI2 = CELL14.IMUX_B2;
				output CLKOP = CELL14.OUT_F1;
				output CLKOS = CELL14.OUT_F2;
				output DCNTL0 = CELL12.OUT_F0;
				output DCNTL1 = CELL12.OUT_F1;
				output DCNTL2 = CELL12.OUT_F2;
				output DCNTL3 = CELL12.OUT_F3;
				output DCNTL4 = CELL12.OUT_F4;
				output DCNTL5 = CELL12.OUT_F5;
				output DIFF = CELL14.OUT_F3;
				input GRAYI0 = CELL14.IMUX_A0;
				input GRAYI1 = CELL14.IMUX_B0;
				input GRAYI2 = CELL14.IMUX_C0;
				input GRAYI3 = CELL14.IMUX_D0;
				input GRAYI4 = CELL14.IMUX_A1;
				input GRAYI5 = CELL14.IMUX_B1;
				output GRAYO0 = CELL14.OUT_Q0;
				output GRAYO1 = CELL14.OUT_Q1;
				output GRAYO2 = CELL14.OUT_Q2;
				output GRAYO3 = CELL14.OUT_Q3;
				output GRAYO4 = CELL14.OUT_Q4;
				output GRAYO5 = CELL14.OUT_Q5;
				input INCI = CELL14.IMUX_D1;
				output INCO = CELL14.OUT_F5;
				output LOCK = CELL14.OUT_F4;
				input RSTN = CELL14.IMUX_CE0;
				input UDDCNTL = CELL14.IMUX_A2;
			}

			bel DLLDEL0 {
				output BYPASS = CELL13.OUT_F4;
				output CLKO = CELL13.OUT_F5;
			}

			bel CLKDIV0 {
				output CDIV1 = CELL13.OUT_F0;
				output CDIV2 = CELL13.OUT_F1;
				output CDIV4 = CELL13.OUT_F2;
				output CDIV8 = CELL13.OUT_F3;
				input RELEASE = CELL13.IMUX_CE0;
				input RST = CELL13.IMUX_CE1;
			}

			bel ECLK_ALT_ROOT {
				input ECLK0_IN = CELL14.IMUX_CLK0;
				input ECLK1_IN = CELL14.IMUX_CLK1;
			}

			// wire CELL2.IMUX_CLK0                DQSDLL.CLK
			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL2.IMUX_CE0                 DQSDLL.UDDCNTLN
			// wire CELL2.IMUX_CE1                 DQSDLL.RST
			// wire CELL2.OUT_F0                   DQSDLL.LOCK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_A5                 DLL0.CIB_DCPS_2
			// wire CELL12.IMUX_B5                 DLL0.CIB_DCPS_3
			// wire CELL12.IMUX_C4                 DLL0.CIB_DCPS_0
			// wire CELL12.IMUX_C5                 DLL0.CIB_DCPS_4
			// wire CELL12.IMUX_D4                 DLL0.CIB_DCPS_1
			// wire CELL12.IMUX_D5                 DLL0.CIB_DCPS_5
			// wire CELL12.OUT_F0                  DLL0.DCNTL0
			// wire CELL12.OUT_F1                  DLL0.DCNTL1
			// wire CELL12.OUT_F2                  DLL0.DCNTL2
			// wire CELL12.OUT_F3                  DLL0.DCNTL3
			// wire CELL12.OUT_F4                  DLL0.DCNTL4
			// wire CELL12.OUT_F5                  DLL0.DCNTL5
			// wire CELL13.IMUX_CE0                CLKDIV0.RELEASE
			// wire CELL13.IMUX_CE1                CLKDIV0.RST
			// wire CELL13.OUT_F0                  CLKDIV0.CDIV1
			// wire CELL13.OUT_F1                  CLKDIV0.CDIV2
			// wire CELL13.OUT_F2                  CLKDIV0.CDIV4
			// wire CELL13.OUT_F3                  CLKDIV0.CDIV8
			// wire CELL13.OUT_F4                  DLLDEL0.BYPASS
			// wire CELL13.OUT_F5                  DLLDEL0.CLKO
			// wire CELL14.IMUX_A0                 DLL0.GRAYI0
			// wire CELL14.IMUX_A1                 DLL0.GRAYI4
			// wire CELL14.IMUX_A2                 DLL0.UDDCNTL
			// wire CELL14.IMUX_B0                 DLL0.GRAYI1
			// wire CELL14.IMUX_B1                 DLL0.GRAYI5
			// wire CELL14.IMUX_B2                 DLL0.CLKI2
			// wire CELL14.IMUX_C0                 DLL0.GRAYI2
			// wire CELL14.IMUX_C1                 DLL0.ALUHOLD
			// wire CELL14.IMUX_D0                 DLL0.GRAYI3
			// wire CELL14.IMUX_D1                 DLL0.INCI
			// wire CELL14.IMUX_CLK0               DLL0.CLKI1 ECLK_ALT_ROOT.ECLK0_IN
			// wire CELL14.IMUX_CLK1               DLL0.CLKFB3 ECLK_ALT_ROOT.ECLK1_IN
			// wire CELL14.IMUX_CE0                DLL0.RSTN
			// wire CELL14.OUT_F1                  DLL0.CLKOP
			// wire CELL14.OUT_F2                  DLL0.CLKOS
			// wire CELL14.OUT_F3                  DLL0.DIFF
			// wire CELL14.OUT_F4                  DLL0.LOCK
			// wire CELL14.OUT_F5                  DLL0.INCO
			// wire CELL14.OUT_Q0                  DLL0.GRAYO0
			// wire CELL14.OUT_Q1                  DLL0.GRAYO1
			// wire CELL14.OUT_Q2                  DLL0.GRAYO2
			// wire CELL14.OUT_Q3                  DLL0.GRAYO3
			// wire CELL14.OUT_Q4                  DLL0.GRAYO4
			// wire CELL14.OUT_Q5                  DLL0.GRAYO5
			// wire CELL16.OUT_F2                  DQSDLLTEST.SDOUT0
			// wire CELL16.OUT_F3                  DQSDLLTEST.SDOUT6
			// wire CELL16.OUT_F4                  DQSDLLTEST.SDOUT2
			// wire CELL16.OUT_F5                  DQSDLLTEST.SDOUT3
			// wire CELL16.OUT_Q1                  DQSDLLTEST.SDOUT5
			// wire CELL16.OUT_Q2                  DQSDLLTEST.SDOUT1
			// wire CELL16.OUT_Q3                  DQSDLLTEST.SDOUT4
		}

		tile_class PLL_DLL_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;

			bel DQSDLL {
				input CLK = CELL2.IMUX_CLK0;
				output LOCK = CELL2.OUT_F0;
				input RST = CELL2.IMUX_CE1;
				input UDDCNTLN = CELL2.IMUX_CE0;
			}

			bel DQSDLLTEST {
				output SDOUT0 = CELL16.OUT_F2;
				output SDOUT1 = CELL16.OUT_Q2;
				output SDOUT2 = CELL16.OUT_F4;
				output SDOUT3 = CELL16.OUT_F5;
				output SDOUT4 = CELL16.OUT_Q3;
				output SDOUT5 = CELL16.OUT_Q1;
				output SDOUT6 = CELL16.OUT_F3;
			}

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			bel DLL0 {
				input ALUHOLD = CELL14.IMUX_C1;
				input CIB_DCPS_0 = CELL12.IMUX_C4;
				input CIB_DCPS_1 = CELL12.IMUX_D4;
				input CIB_DCPS_2 = CELL12.IMUX_A5;
				input CIB_DCPS_3 = CELL12.IMUX_B5;
				input CIB_DCPS_4 = CELL12.IMUX_C5;
				input CIB_DCPS_5 = CELL12.IMUX_D5;
				input CLKFB3 = CELL14.IMUX_CLK1;
				input CLKI1 = CELL14.IMUX_CLK0;
				input CLKI2 = CELL14.IMUX_B2;
				output CLKOP = CELL14.OUT_F1;
				output CLKOS = CELL14.OUT_F2;
				output DCNTL0 = CELL12.OUT_F0;
				output DCNTL1 = CELL12.OUT_F1;
				output DCNTL2 = CELL12.OUT_F2;
				output DCNTL3 = CELL12.OUT_F3;
				output DCNTL4 = CELL12.OUT_F4;
				output DCNTL5 = CELL12.OUT_F5;
				output DIFF = CELL14.OUT_F3;
				input GRAYI0 = CELL14.IMUX_A0;
				input GRAYI1 = CELL14.IMUX_B0;
				input GRAYI2 = CELL14.IMUX_C0;
				input GRAYI3 = CELL14.IMUX_D0;
				input GRAYI4 = CELL14.IMUX_A1;
				input GRAYI5 = CELL14.IMUX_B1;
				output GRAYO0 = CELL14.OUT_Q0;
				output GRAYO1 = CELL14.OUT_Q1;
				output GRAYO2 = CELL14.OUT_Q2;
				output GRAYO3 = CELL14.OUT_Q3;
				output GRAYO4 = CELL14.OUT_Q4;
				output GRAYO5 = CELL14.OUT_Q5;
				input INCI = CELL14.IMUX_D1;
				output INCO = CELL14.OUT_F5;
				output LOCK = CELL14.OUT_F4;
				input RSTN = CELL14.IMUX_CE0;
				input UDDCNTL = CELL14.IMUX_A2;
			}

			bel DLLDEL0 {
				output BYPASS = CELL13.OUT_F4;
				output CLKO = CELL13.OUT_F5;
			}

			bel CLKDIV0 {
				output CDIV1 = CELL13.OUT_F0;
				output CDIV2 = CELL13.OUT_F1;
				output CDIV4 = CELL13.OUT_F2;
				output CDIV8 = CELL13.OUT_F3;
				input RELEASE = CELL13.IMUX_CE0;
				input RST = CELL13.IMUX_CE1;
			}

			bel ECLK_ALT_ROOT {
				input ECLK0_IN = CELL14.IMUX_CLK0;
				input ECLK1_IN = CELL14.IMUX_CLK1;
			}

			// wire CELL2.IMUX_CLK0                DQSDLL.CLK
			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL2.IMUX_CE0                 DQSDLL.UDDCNTLN
			// wire CELL2.IMUX_CE1                 DQSDLL.RST
			// wire CELL2.OUT_F0                   DQSDLL.LOCK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_A5                 DLL0.CIB_DCPS_2
			// wire CELL12.IMUX_B5                 DLL0.CIB_DCPS_3
			// wire CELL12.IMUX_C4                 DLL0.CIB_DCPS_0
			// wire CELL12.IMUX_C5                 DLL0.CIB_DCPS_4
			// wire CELL12.IMUX_D4                 DLL0.CIB_DCPS_1
			// wire CELL12.IMUX_D5                 DLL0.CIB_DCPS_5
			// wire CELL12.OUT_F0                  DLL0.DCNTL0
			// wire CELL12.OUT_F1                  DLL0.DCNTL1
			// wire CELL12.OUT_F2                  DLL0.DCNTL2
			// wire CELL12.OUT_F3                  DLL0.DCNTL3
			// wire CELL12.OUT_F4                  DLL0.DCNTL4
			// wire CELL12.OUT_F5                  DLL0.DCNTL5
			// wire CELL13.IMUX_CE0                CLKDIV0.RELEASE
			// wire CELL13.IMUX_CE1                CLKDIV0.RST
			// wire CELL13.OUT_F0                  CLKDIV0.CDIV1
			// wire CELL13.OUT_F1                  CLKDIV0.CDIV2
			// wire CELL13.OUT_F2                  CLKDIV0.CDIV4
			// wire CELL13.OUT_F3                  CLKDIV0.CDIV8
			// wire CELL13.OUT_F4                  DLLDEL0.BYPASS
			// wire CELL13.OUT_F5                  DLLDEL0.CLKO
			// wire CELL14.IMUX_A0                 DLL0.GRAYI0
			// wire CELL14.IMUX_A1                 DLL0.GRAYI4
			// wire CELL14.IMUX_A2                 DLL0.UDDCNTL
			// wire CELL14.IMUX_B0                 DLL0.GRAYI1
			// wire CELL14.IMUX_B1                 DLL0.GRAYI5
			// wire CELL14.IMUX_B2                 DLL0.CLKI2
			// wire CELL14.IMUX_C0                 DLL0.GRAYI2
			// wire CELL14.IMUX_C1                 DLL0.ALUHOLD
			// wire CELL14.IMUX_D0                 DLL0.GRAYI3
			// wire CELL14.IMUX_D1                 DLL0.INCI
			// wire CELL14.IMUX_CLK0               DLL0.CLKI1 ECLK_ALT_ROOT.ECLK0_IN
			// wire CELL14.IMUX_CLK1               DLL0.CLKFB3 ECLK_ALT_ROOT.ECLK1_IN
			// wire CELL14.IMUX_CE0                DLL0.RSTN
			// wire CELL14.OUT_F1                  DLL0.CLKOP
			// wire CELL14.OUT_F2                  DLL0.CLKOS
			// wire CELL14.OUT_F3                  DLL0.DIFF
			// wire CELL14.OUT_F4                  DLL0.LOCK
			// wire CELL14.OUT_F5                  DLL0.INCO
			// wire CELL14.OUT_Q0                  DLL0.GRAYO0
			// wire CELL14.OUT_Q1                  DLL0.GRAYO1
			// wire CELL14.OUT_Q2                  DLL0.GRAYO2
			// wire CELL14.OUT_Q3                  DLL0.GRAYO3
			// wire CELL14.OUT_Q4                  DLL0.GRAYO4
			// wire CELL14.OUT_Q5                  DLL0.GRAYO5
			// wire CELL16.OUT_F2                  DQSDLLTEST.SDOUT0
			// wire CELL16.OUT_F3                  DQSDLLTEST.SDOUT6
			// wire CELL16.OUT_F4                  DQSDLLTEST.SDOUT2
			// wire CELL16.OUT_F5                  DQSDLLTEST.SDOUT3
			// wire CELL16.OUT_Q1                  DQSDLLTEST.SDOUT5
			// wire CELL16.OUT_Q2                  DQSDLLTEST.SDOUT1
			// wire CELL16.OUT_Q3                  DQSDLLTEST.SDOUT4
		}

		tile_class PLL_DLL_A_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;

			bel DQSDLL {
				input CLK = CELL2.IMUX_CLK0;
				output LOCK = CELL2.OUT_F0;
				input RST = CELL2.IMUX_CE1;
				input UDDCNTLN = CELL2.IMUX_CE0;
			}

			bel DQSDLLTEST {
				output SDOUT0 = CELL16.OUT_F2;
				output SDOUT1 = CELL16.OUT_Q2;
				output SDOUT2 = CELL16.OUT_F4;
				output SDOUT3 = CELL16.OUT_F5;
				output SDOUT4 = CELL16.OUT_Q3;
				output SDOUT5 = CELL16.OUT_Q1;
				output SDOUT6 = CELL16.OUT_F3;
			}

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKFB6 = CELL15.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				input CLKI5 = CELL15.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			bel DLL0 {
				input ALUHOLD = CELL14.IMUX_C1;
				input CIB_DCPS_0 = CELL12.IMUX_C4;
				input CIB_DCPS_1 = CELL12.IMUX_D4;
				input CIB_DCPS_2 = CELL12.IMUX_A5;
				input CIB_DCPS_3 = CELL12.IMUX_B5;
				input CIB_DCPS_4 = CELL12.IMUX_C5;
				input CIB_DCPS_5 = CELL12.IMUX_D5;
				input CLKFB3 = CELL14.IMUX_CLK1;
				input CLKFB5 = CELL17.IMUX_CLK1;
				input CLKI1 = CELL14.IMUX_CLK0;
				input CLKI2 = CELL14.IMUX_B2;
				input CLKI5 = CELL17.IMUX_CLK0;
				output CLKOP = CELL14.OUT_F1;
				output CLKOS = CELL14.OUT_F2;
				output DCNTL0 = CELL12.OUT_F0;
				output DCNTL1 = CELL12.OUT_F1;
				output DCNTL2 = CELL12.OUT_F2;
				output DCNTL3 = CELL12.OUT_F3;
				output DCNTL4 = CELL12.OUT_F4;
				output DCNTL5 = CELL12.OUT_F5;
				output DIFF = CELL14.OUT_F3;
				input GRAYI0 = CELL14.IMUX_A0;
				input GRAYI1 = CELL14.IMUX_B0;
				input GRAYI2 = CELL14.IMUX_C0;
				input GRAYI3 = CELL14.IMUX_D0;
				input GRAYI4 = CELL14.IMUX_A1;
				input GRAYI5 = CELL14.IMUX_B1;
				output GRAYO0 = CELL14.OUT_Q0;
				output GRAYO1 = CELL14.OUT_Q1;
				output GRAYO2 = CELL14.OUT_Q2;
				output GRAYO3 = CELL14.OUT_Q3;
				output GRAYO4 = CELL14.OUT_Q4;
				output GRAYO5 = CELL14.OUT_Q5;
				input INCI = CELL14.IMUX_D1;
				output INCO = CELL14.OUT_F5;
				output LOCK = CELL14.OUT_F4;
				input RSTN = CELL14.IMUX_CE0;
				input UDDCNTL = CELL14.IMUX_A2;
			}

			bel DLLDEL0 {
				output BYPASS = CELL13.OUT_F4;
				output CLKO = CELL13.OUT_F5;
			}

			bel CLKDIV0 {
				output CDIV1 = CELL13.OUT_F0;
				output CDIV2 = CELL13.OUT_F1;
				output CDIV4 = CELL13.OUT_F2;
				output CDIV8 = CELL13.OUT_F3;
				input RELEASE = CELL13.IMUX_CE0;
				input RST = CELL13.IMUX_CE1;
			}

			bel ECLK_ALT_ROOT {
				input ECLK0_IN = CELL14.IMUX_CLK0;
				input ECLK1_IN = CELL14.IMUX_CLK1;
			}

			// wire CELL2.IMUX_CLK0                DQSDLL.CLK
			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL2.IMUX_CE0                 DQSDLL.UDDCNTLN
			// wire CELL2.IMUX_CE1                 DQSDLL.RST
			// wire CELL2.OUT_F0                   DQSDLL.LOCK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_A5                 DLL0.CIB_DCPS_2
			// wire CELL12.IMUX_B5                 DLL0.CIB_DCPS_3
			// wire CELL12.IMUX_C4                 DLL0.CIB_DCPS_0
			// wire CELL12.IMUX_C5                 DLL0.CIB_DCPS_4
			// wire CELL12.IMUX_D4                 DLL0.CIB_DCPS_1
			// wire CELL12.IMUX_D5                 DLL0.CIB_DCPS_5
			// wire CELL12.OUT_F0                  DLL0.DCNTL0
			// wire CELL12.OUT_F1                  DLL0.DCNTL1
			// wire CELL12.OUT_F2                  DLL0.DCNTL2
			// wire CELL12.OUT_F3                  DLL0.DCNTL3
			// wire CELL12.OUT_F4                  DLL0.DCNTL4
			// wire CELL12.OUT_F5                  DLL0.DCNTL5
			// wire CELL13.IMUX_CE0                CLKDIV0.RELEASE
			// wire CELL13.IMUX_CE1                CLKDIV0.RST
			// wire CELL13.OUT_F0                  CLKDIV0.CDIV1
			// wire CELL13.OUT_F1                  CLKDIV0.CDIV2
			// wire CELL13.OUT_F2                  CLKDIV0.CDIV4
			// wire CELL13.OUT_F3                  CLKDIV0.CDIV8
			// wire CELL13.OUT_F4                  DLLDEL0.BYPASS
			// wire CELL13.OUT_F5                  DLLDEL0.CLKO
			// wire CELL14.IMUX_A0                 DLL0.GRAYI0
			// wire CELL14.IMUX_A1                 DLL0.GRAYI4
			// wire CELL14.IMUX_A2                 DLL0.UDDCNTL
			// wire CELL14.IMUX_B0                 DLL0.GRAYI1
			// wire CELL14.IMUX_B1                 DLL0.GRAYI5
			// wire CELL14.IMUX_B2                 DLL0.CLKI2
			// wire CELL14.IMUX_C0                 DLL0.GRAYI2
			// wire CELL14.IMUX_C1                 DLL0.ALUHOLD
			// wire CELL14.IMUX_D0                 DLL0.GRAYI3
			// wire CELL14.IMUX_D1                 DLL0.INCI
			// wire CELL14.IMUX_CLK0               DLL0.CLKI1 ECLK_ALT_ROOT.ECLK0_IN
			// wire CELL14.IMUX_CLK1               DLL0.CLKFB3 ECLK_ALT_ROOT.ECLK1_IN
			// wire CELL14.IMUX_CE0                DLL0.RSTN
			// wire CELL14.OUT_F1                  DLL0.CLKOP
			// wire CELL14.OUT_F2                  DLL0.CLKOS
			// wire CELL14.OUT_F3                  DLL0.DIFF
			// wire CELL14.OUT_F4                  DLL0.LOCK
			// wire CELL14.OUT_F5                  DLL0.INCO
			// wire CELL14.OUT_Q0                  DLL0.GRAYO0
			// wire CELL14.OUT_Q1                  DLL0.GRAYO1
			// wire CELL14.OUT_Q2                  DLL0.GRAYO2
			// wire CELL14.OUT_Q3                  DLL0.GRAYO3
			// wire CELL14.OUT_Q4                  DLL0.GRAYO4
			// wire CELL14.OUT_Q5                  DLL0.GRAYO5
			// wire CELL15.IMUX_CLK0               PLL0.CLKI5
			// wire CELL15.IMUX_CLK1               PLL0.CLKFB6
			// wire CELL16.OUT_F2                  DQSDLLTEST.SDOUT0
			// wire CELL16.OUT_F3                  DQSDLLTEST.SDOUT6
			// wire CELL16.OUT_F4                  DQSDLLTEST.SDOUT2
			// wire CELL16.OUT_F5                  DQSDLLTEST.SDOUT3
			// wire CELL16.OUT_Q1                  DQSDLLTEST.SDOUT5
			// wire CELL16.OUT_Q2                  DQSDLLTEST.SDOUT1
			// wire CELL16.OUT_Q3                  DQSDLLTEST.SDOUT4
			// wire CELL17.IMUX_CLK0               DLL0.CLKI5
			// wire CELL17.IMUX_CLK1               DLL0.CLKFB5
		}

		tile_class PLL_DLL_A_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;

			bel DQSDLL {
				input CLK = CELL2.IMUX_CLK0;
				output LOCK = CELL2.OUT_F0;
				input RST = CELL2.IMUX_CE1;
				input UDDCNTLN = CELL2.IMUX_CE0;
			}

			bel DQSDLLTEST {
				output SDOUT0 = CELL16.OUT_F2;
				output SDOUT1 = CELL16.OUT_Q2;
				output SDOUT2 = CELL16.OUT_F4;
				output SDOUT3 = CELL16.OUT_F5;
				output SDOUT4 = CELL16.OUT_Q3;
				output SDOUT5 = CELL16.OUT_Q1;
				output SDOUT6 = CELL16.OUT_F3;
			}

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKFB6 = CELL15.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				input CLKI5 = CELL15.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			bel DLL0 {
				input ALUHOLD = CELL14.IMUX_C1;
				input CIB_DCPS_0 = CELL12.IMUX_C4;
				input CIB_DCPS_1 = CELL12.IMUX_D4;
				input CIB_DCPS_2 = CELL12.IMUX_A5;
				input CIB_DCPS_3 = CELL12.IMUX_B5;
				input CIB_DCPS_4 = CELL12.IMUX_C5;
				input CIB_DCPS_5 = CELL12.IMUX_D5;
				input CLKFB3 = CELL14.IMUX_CLK1;
				input CLKFB5 = CELL17.IMUX_CLK1;
				input CLKI1 = CELL14.IMUX_CLK0;
				input CLKI2 = CELL14.IMUX_B2;
				input CLKI5 = CELL17.IMUX_CLK0;
				output CLKOP = CELL14.OUT_F1;
				output CLKOS = CELL14.OUT_F2;
				output DCNTL0 = CELL12.OUT_F0;
				output DCNTL1 = CELL12.OUT_F1;
				output DCNTL2 = CELL12.OUT_F2;
				output DCNTL3 = CELL12.OUT_F3;
				output DCNTL4 = CELL12.OUT_F4;
				output DCNTL5 = CELL12.OUT_F5;
				output DIFF = CELL14.OUT_F3;
				input GRAYI0 = CELL14.IMUX_A0;
				input GRAYI1 = CELL14.IMUX_B0;
				input GRAYI2 = CELL14.IMUX_C0;
				input GRAYI3 = CELL14.IMUX_D0;
				input GRAYI4 = CELL14.IMUX_A1;
				input GRAYI5 = CELL14.IMUX_B1;
				output GRAYO0 = CELL14.OUT_Q0;
				output GRAYO1 = CELL14.OUT_Q1;
				output GRAYO2 = CELL14.OUT_Q2;
				output GRAYO3 = CELL14.OUT_Q3;
				output GRAYO4 = CELL14.OUT_Q4;
				output GRAYO5 = CELL14.OUT_Q5;
				input INCI = CELL14.IMUX_D1;
				output INCO = CELL14.OUT_F5;
				output LOCK = CELL14.OUT_F4;
				input RSTN = CELL14.IMUX_CE0;
				input UDDCNTL = CELL14.IMUX_A2;
			}

			bel DLLDEL0 {
				output BYPASS = CELL13.OUT_F4;
				output CLKO = CELL13.OUT_F5;
			}

			bel CLKDIV0 {
				output CDIV1 = CELL13.OUT_F0;
				output CDIV2 = CELL13.OUT_F1;
				output CDIV4 = CELL13.OUT_F2;
				output CDIV8 = CELL13.OUT_F3;
				input RELEASE = CELL13.IMUX_CE0;
				input RST = CELL13.IMUX_CE1;
			}

			bel ECLK_ALT_ROOT {
				input ECLK0_IN = CELL14.IMUX_CLK0;
				input ECLK1_IN = CELL14.IMUX_CLK1;
			}

			// wire CELL2.IMUX_CLK0                DQSDLL.CLK
			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL2.IMUX_CE0                 DQSDLL.UDDCNTLN
			// wire CELL2.IMUX_CE1                 DQSDLL.RST
			// wire CELL2.OUT_F0                   DQSDLL.LOCK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_A5                 DLL0.CIB_DCPS_2
			// wire CELL12.IMUX_B5                 DLL0.CIB_DCPS_3
			// wire CELL12.IMUX_C4                 DLL0.CIB_DCPS_0
			// wire CELL12.IMUX_C5                 DLL0.CIB_DCPS_4
			// wire CELL12.IMUX_D4                 DLL0.CIB_DCPS_1
			// wire CELL12.IMUX_D5                 DLL0.CIB_DCPS_5
			// wire CELL12.OUT_F0                  DLL0.DCNTL0
			// wire CELL12.OUT_F1                  DLL0.DCNTL1
			// wire CELL12.OUT_F2                  DLL0.DCNTL2
			// wire CELL12.OUT_F3                  DLL0.DCNTL3
			// wire CELL12.OUT_F4                  DLL0.DCNTL4
			// wire CELL12.OUT_F5                  DLL0.DCNTL5
			// wire CELL13.IMUX_CE0                CLKDIV0.RELEASE
			// wire CELL13.IMUX_CE1                CLKDIV0.RST
			// wire CELL13.OUT_F0                  CLKDIV0.CDIV1
			// wire CELL13.OUT_F1                  CLKDIV0.CDIV2
			// wire CELL13.OUT_F2                  CLKDIV0.CDIV4
			// wire CELL13.OUT_F3                  CLKDIV0.CDIV8
			// wire CELL13.OUT_F4                  DLLDEL0.BYPASS
			// wire CELL13.OUT_F5                  DLLDEL0.CLKO
			// wire CELL14.IMUX_A0                 DLL0.GRAYI0
			// wire CELL14.IMUX_A1                 DLL0.GRAYI4
			// wire CELL14.IMUX_A2                 DLL0.UDDCNTL
			// wire CELL14.IMUX_B0                 DLL0.GRAYI1
			// wire CELL14.IMUX_B1                 DLL0.GRAYI5
			// wire CELL14.IMUX_B2                 DLL0.CLKI2
			// wire CELL14.IMUX_C0                 DLL0.GRAYI2
			// wire CELL14.IMUX_C1                 DLL0.ALUHOLD
			// wire CELL14.IMUX_D0                 DLL0.GRAYI3
			// wire CELL14.IMUX_D1                 DLL0.INCI
			// wire CELL14.IMUX_CLK0               DLL0.CLKI1 ECLK_ALT_ROOT.ECLK0_IN
			// wire CELL14.IMUX_CLK1               DLL0.CLKFB3 ECLK_ALT_ROOT.ECLK1_IN
			// wire CELL14.IMUX_CE0                DLL0.RSTN
			// wire CELL14.OUT_F1                  DLL0.CLKOP
			// wire CELL14.OUT_F2                  DLL0.CLKOS
			// wire CELL14.OUT_F3                  DLL0.DIFF
			// wire CELL14.OUT_F4                  DLL0.LOCK
			// wire CELL14.OUT_F5                  DLL0.INCO
			// wire CELL14.OUT_Q0                  DLL0.GRAYO0
			// wire CELL14.OUT_Q1                  DLL0.GRAYO1
			// wire CELL14.OUT_Q2                  DLL0.GRAYO2
			// wire CELL14.OUT_Q3                  DLL0.GRAYO3
			// wire CELL14.OUT_Q4                  DLL0.GRAYO4
			// wire CELL14.OUT_Q5                  DLL0.GRAYO5
			// wire CELL15.IMUX_CLK0               PLL0.CLKI5
			// wire CELL15.IMUX_CLK1               PLL0.CLKFB6
			// wire CELL16.OUT_F2                  DQSDLLTEST.SDOUT0
			// wire CELL16.OUT_F3                  DQSDLLTEST.SDOUT6
			// wire CELL16.OUT_F4                  DQSDLLTEST.SDOUT2
			// wire CELL16.OUT_F5                  DQSDLLTEST.SDOUT3
			// wire CELL16.OUT_Q1                  DQSDLLTEST.SDOUT5
			// wire CELL16.OUT_Q2                  DQSDLLTEST.SDOUT1
			// wire CELL16.OUT_Q3                  DQSDLLTEST.SDOUT4
			// wire CELL17.IMUX_CLK0               DLL0.CLKI5
			// wire CELL17.IMUX_CLK1               DLL0.CLKFB5
		}

		tile_class PLL_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
		}

		tile_class PLL_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
		}

		tile_class PLL_A_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKFB6 = CELL12.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				input CLKI5 = CELL12.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_CLK0               PLL0.CLKI5
			// wire CELL12.IMUX_CLK1               PLL0.CLKFB6
		}

		tile_class PLL_A_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel PLL0 {
				input CLKFB0 = CELL3.IMUX_CLK1;
				input CLKFB6 = CELL12.IMUX_CLK1;
				input CLKI1 = CELL3.IMUX_B2;
				input CLKI2 = CELL3.IMUX_CLK0;
				input CLKI5 = CELL12.IMUX_CLK0;
				output CLKOK = CELL3.OUT_F2;
				output CLKOK2 = CELL3.OUT_F1;
				output CLKOP = CELL3.OUT_F4;
				output CLKOS = CELL3.OUT_F3;
				input CNTRST = CELL3.IMUX_CE0;
				input DFPAI0 = CELL3.IMUX_A0;
				input DFPAI1 = CELL3.IMUX_C0;
				input DFPAI2 = CELL3.IMUX_A1;
				input DFPAI3 = CELL3.IMUX_C1;
				output DFPAO0 = CELL3.OUT_Q0;
				output DFPAO1 = CELL3.OUT_Q2;
				output DFPAO2 = CELL3.OUT_Q4;
				output DFPAO3 = CELL3.OUT_Q6;
				output DNLOCK = CELL3.OUT_F6;
				input DRPAI0 = CELL3.IMUX_B0;
				input DRPAI1 = CELL3.IMUX_D0;
				input DRPAI2 = CELL3.IMUX_B1;
				input DRPAI3 = CELL3.IMUX_D1;
				output DRPAO0 = CELL3.OUT_Q1;
				output DRPAO1 = CELL3.OUT_Q3;
				output DRPAO2 = CELL3.OUT_Q5;
				output DRPAO3 = CELL3.OUT_Q7;
				input FDA0 = CELL3.IMUX_B3;
				input FDA1 = CELL3.IMUX_C3;
				input FDA2 = CELL3.IMUX_D3;
				input FDA3 = CELL3.IMUX_A4;
				output LOCK = CELL3.OUT_F7;
				input PWD = CELL3.IMUX_D2;
				input RESETK = CELL2.IMUX_CLK1;
				input RESETM = CELL3.IMUX_CE1;
				input TCLKI = CELL3.IMUX_A3;
				output TESTOUT = CELL3.OUT_F0;
				output UPLOCK = CELL3.OUT_F5;
				input WRDEL = CELL3.IMUX_C2;
			}

			// wire CELL2.IMUX_CLK1                PLL0.RESETK
			// wire CELL3.IMUX_A0                  PLL0.DFPAI0
			// wire CELL3.IMUX_A1                  PLL0.DFPAI2
			// wire CELL3.IMUX_A3                  PLL0.TCLKI
			// wire CELL3.IMUX_A4                  PLL0.FDA3
			// wire CELL3.IMUX_B0                  PLL0.DRPAI0
			// wire CELL3.IMUX_B1                  PLL0.DRPAI2
			// wire CELL3.IMUX_B2                  PLL0.CLKI1
			// wire CELL3.IMUX_B3                  PLL0.FDA0
			// wire CELL3.IMUX_C0                  PLL0.DFPAI1
			// wire CELL3.IMUX_C1                  PLL0.DFPAI3
			// wire CELL3.IMUX_C2                  PLL0.WRDEL
			// wire CELL3.IMUX_C3                  PLL0.FDA1
			// wire CELL3.IMUX_D0                  PLL0.DRPAI1
			// wire CELL3.IMUX_D1                  PLL0.DRPAI3
			// wire CELL3.IMUX_D2                  PLL0.PWD
			// wire CELL3.IMUX_D3                  PLL0.FDA2
			// wire CELL3.IMUX_CLK0                PLL0.CLKI2
			// wire CELL3.IMUX_CLK1                PLL0.CLKFB0
			// wire CELL3.IMUX_CE0                 PLL0.CNTRST
			// wire CELL3.IMUX_CE1                 PLL0.RESETM
			// wire CELL3.OUT_F0                   PLL0.TESTOUT
			// wire CELL3.OUT_F1                   PLL0.CLKOK2
			// wire CELL3.OUT_F2                   PLL0.CLKOK
			// wire CELL3.OUT_F3                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOP
			// wire CELL3.OUT_F5                   PLL0.UPLOCK
			// wire CELL3.OUT_F6                   PLL0.DNLOCK
			// wire CELL3.OUT_F7                   PLL0.LOCK
			// wire CELL3.OUT_Q0                   PLL0.DFPAO0
			// wire CELL3.OUT_Q1                   PLL0.DRPAO0
			// wire CELL3.OUT_Q2                   PLL0.DFPAO1
			// wire CELL3.OUT_Q3                   PLL0.DRPAO1
			// wire CELL3.OUT_Q4                   PLL0.DFPAO2
			// wire CELL3.OUT_Q5                   PLL0.DRPAO2
			// wire CELL3.OUT_Q6                   PLL0.DFPAO3
			// wire CELL3.OUT_Q7                   PLL0.DRPAO3
			// wire CELL12.IMUX_CLK0               PLL0.CLKI5
			// wire CELL12.IMUX_CLK1               PLL0.CLKFB6
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;

			bel DCC_SW0 {
				input CE = CELL11.IMUX_A2;
			}

			bel DCC_SW1 {
				input CE = CELL11.IMUX_B2;
			}

			bel DCC_SW2 {
				input CE = CELL11.IMUX_C2;
			}

			bel DCC_SW3 {
				input CE = CELL12.IMUX_A2;
			}

			bel DCC_SW4 {
				input CE = CELL12.IMUX_B2;
			}

			bel DCC_SW5 {
				input CE = CELL12.IMUX_C2;
			}

			bel DCC_SE0 {
				input CE = CELL11.IMUX_A3;
			}

			bel DCC_SE1 {
				input CE = CELL11.IMUX_B3;
			}

			bel DCC_SE2 {
				input CE = CELL11.IMUX_C3;
			}

			bel DCC_SE3 {
				input CE = CELL12.IMUX_A3;
			}

			bel DCC_SE4 {
				input CE = CELL12.IMUX_B3;
			}

			bel DCC_SE5 {
				input CE = CELL12.IMUX_C3;
			}

			bel DCC_NW0 {
				input CE = CELL11.IMUX_A0;
			}

			bel DCC_NW1 {
				input CE = CELL11.IMUX_B0;
			}

			bel DCC_NW2 {
				input CE = CELL11.IMUX_C0;
			}

			bel DCC_NW3 {
				input CE = CELL12.IMUX_A0;
			}

			bel DCC_NW4 {
				input CE = CELL12.IMUX_B0;
			}

			bel DCC_NW5 {
				input CE = CELL12.IMUX_C0;
			}

			bel DCC_NE0 {
				input CE = CELL11.IMUX_A1;
			}

			bel DCC_NE1 {
				input CE = CELL11.IMUX_B1;
			}

			bel DCC_NE2 {
				input CE = CELL11.IMUX_C1;
			}

			bel DCC_NE3 {
				input CE = CELL12.IMUX_A1;
			}

			bel DCC_NE4 {
				input CE = CELL12.IMUX_B1;
			}

			bel DCC_NE5 {
				input CE = CELL12.IMUX_C1;
			}

			bel DCS_SW0 {
				input SEL = CELL12.IMUX_D2;
			}

			bel DCS_SW1 {
				input SEL = CELL11.IMUX_D2;
			}

			bel DCS_SE0 {
				input SEL = CELL12.IMUX_D0;
			}

			bel DCS_SE1 {
				input SEL = CELL11.IMUX_D0;
			}

			bel DCS_NW0 {
				input SEL = CELL12.IMUX_D3;
			}

			bel DCS_NW1 {
				input SEL = CELL11.IMUX_D3;
			}

			bel DCS_NE0 {
				input SEL = CELL12.IMUX_D1;
			}

			bel DCS_NE1 {
				input SEL = CELL11.IMUX_D1;
			}

			bel CLK_ROOT {
				input PCLK_IN_E0 = CELL2.IMUX_D5;
				input PCLK_IN_E1 = CELL3.IMUX_D5;
				input PCLK_IN_E2 = CELL4.IMUX_D5;
				input PCLK_IN_E3 = CELL5.IMUX_D5;
				input PCLK_IN_M0 = CELL10.IMUX_CLK0;
				input PCLK_IN_M1 = CELL10.IMUX_CLK1;
				input PCLK_IN_M2 = CELL11.IMUX_CLK0;
				input PCLK_IN_M3 = CELL11.IMUX_CLK1;
				input PCLK_IN_M4 = CELL12.IMUX_CLK0;
				input PCLK_IN_M5 = CELL12.IMUX_CLK1;
				input PCLK_IN_M6 = CELL13.IMUX_CLK0;
				input PCLK_IN_M7 = CELL13.IMUX_CLK1;
				input PCLK_IN_N0 = CELL8.IMUX_D5;
				input PCLK_IN_N1 = CELL9.IMUX_D5;
				input PCLK_IN_S0 = CELL6.IMUX_D5;
				input PCLK_IN_S1 = CELL7.IMUX_D5;
				input PCLK_IN_W0 = CELL0.IMUX_D5;
				input PCLK_IN_W1 = CELL1.IMUX_D5;
				input SCLK_IN_E0 = CELL18.IMUX_D5;
				input SCLK_IN_E1 = CELL19.IMUX_D5;
				input SCLK_IN_E2 = CELL20.IMUX_D5;
				input SCLK_IN_E3 = CELL21.IMUX_D5;
				input SCLK_IN_N0 = CELL26.IMUX_D5;
				input SCLK_IN_N1 = CELL27.IMUX_D5;
				input SCLK_IN_N2 = CELL28.IMUX_D5;
				input SCLK_IN_N3 = CELL29.IMUX_D5;
				input SCLK_IN_S0 = CELL22.IMUX_D5;
				input SCLK_IN_S1 = CELL23.IMUX_D5;
				input SCLK_IN_S2 = CELL24.IMUX_D5;
				input SCLK_IN_S3 = CELL25.IMUX_D5;
				input SCLK_IN_W0 = CELL14.IMUX_D5;
				input SCLK_IN_W1 = CELL15.IMUX_D5;
				input SCLK_IN_W2 = CELL16.IMUX_D5;
				input SCLK_IN_W3 = CELL17.IMUX_D5;
			}

			// wire CELL0.IMUX_D5                  CLK_ROOT.PCLK_IN_W0
			// wire CELL1.IMUX_D5                  CLK_ROOT.PCLK_IN_W1
			// wire CELL2.IMUX_D5                  CLK_ROOT.PCLK_IN_E0
			// wire CELL3.IMUX_D5                  CLK_ROOT.PCLK_IN_E1
			// wire CELL4.IMUX_D5                  CLK_ROOT.PCLK_IN_E2
			// wire CELL5.IMUX_D5                  CLK_ROOT.PCLK_IN_E3
			// wire CELL6.IMUX_D5                  CLK_ROOT.PCLK_IN_S0
			// wire CELL7.IMUX_D5                  CLK_ROOT.PCLK_IN_S1
			// wire CELL8.IMUX_D5                  CLK_ROOT.PCLK_IN_N0
			// wire CELL9.IMUX_D5                  CLK_ROOT.PCLK_IN_N1
			// wire CELL10.IMUX_CLK0               CLK_ROOT.PCLK_IN_M0
			// wire CELL10.IMUX_CLK1               CLK_ROOT.PCLK_IN_M1
			// wire CELL11.IMUX_A0                 DCC_NW0.CE
			// wire CELL11.IMUX_A1                 DCC_NE0.CE
			// wire CELL11.IMUX_A2                 DCC_SW0.CE
			// wire CELL11.IMUX_A3                 DCC_SE0.CE
			// wire CELL11.IMUX_B0                 DCC_NW1.CE
			// wire CELL11.IMUX_B1                 DCC_NE1.CE
			// wire CELL11.IMUX_B2                 DCC_SW1.CE
			// wire CELL11.IMUX_B3                 DCC_SE1.CE
			// wire CELL11.IMUX_C0                 DCC_NW2.CE
			// wire CELL11.IMUX_C1                 DCC_NE2.CE
			// wire CELL11.IMUX_C2                 DCC_SW2.CE
			// wire CELL11.IMUX_C3                 DCC_SE2.CE
			// wire CELL11.IMUX_D0                 DCS_SE1.SEL
			// wire CELL11.IMUX_D1                 DCS_NE1.SEL
			// wire CELL11.IMUX_D2                 DCS_SW1.SEL
			// wire CELL11.IMUX_D3                 DCS_NW1.SEL
			// wire CELL11.IMUX_CLK0               CLK_ROOT.PCLK_IN_M2
			// wire CELL11.IMUX_CLK1               CLK_ROOT.PCLK_IN_M3
			// wire CELL12.IMUX_A0                 DCC_NW3.CE
			// wire CELL12.IMUX_A1                 DCC_NE3.CE
			// wire CELL12.IMUX_A2                 DCC_SW3.CE
			// wire CELL12.IMUX_A3                 DCC_SE3.CE
			// wire CELL12.IMUX_B0                 DCC_NW4.CE
			// wire CELL12.IMUX_B1                 DCC_NE4.CE
			// wire CELL12.IMUX_B2                 DCC_SW4.CE
			// wire CELL12.IMUX_B3                 DCC_SE4.CE
			// wire CELL12.IMUX_C0                 DCC_NW5.CE
			// wire CELL12.IMUX_C1                 DCC_NE5.CE
			// wire CELL12.IMUX_C2                 DCC_SW5.CE
			// wire CELL12.IMUX_C3                 DCC_SE5.CE
			// wire CELL12.IMUX_D0                 DCS_SE0.SEL
			// wire CELL12.IMUX_D1                 DCS_NE0.SEL
			// wire CELL12.IMUX_D2                 DCS_SW0.SEL
			// wire CELL12.IMUX_D3                 DCS_NW0.SEL
			// wire CELL12.IMUX_CLK0               CLK_ROOT.PCLK_IN_M4
			// wire CELL12.IMUX_CLK1               CLK_ROOT.PCLK_IN_M5
			// wire CELL13.IMUX_CLK0               CLK_ROOT.PCLK_IN_M6
			// wire CELL13.IMUX_CLK1               CLK_ROOT.PCLK_IN_M7
			// wire CELL14.IMUX_D5                 CLK_ROOT.SCLK_IN_W0
			// wire CELL15.IMUX_D5                 CLK_ROOT.SCLK_IN_W1
			// wire CELL16.IMUX_D5                 CLK_ROOT.SCLK_IN_W2
			// wire CELL17.IMUX_D5                 CLK_ROOT.SCLK_IN_W3
			// wire CELL18.IMUX_D5                 CLK_ROOT.SCLK_IN_E0
			// wire CELL19.IMUX_D5                 CLK_ROOT.SCLK_IN_E1
			// wire CELL20.IMUX_D5                 CLK_ROOT.SCLK_IN_E2
			// wire CELL21.IMUX_D5                 CLK_ROOT.SCLK_IN_E3
			// wire CELL22.IMUX_D5                 CLK_ROOT.SCLK_IN_S0
			// wire CELL23.IMUX_D5                 CLK_ROOT.SCLK_IN_S1
			// wire CELL24.IMUX_D5                 CLK_ROOT.SCLK_IN_S2
			// wire CELL25.IMUX_D5                 CLK_ROOT.SCLK_IN_S3
			// wire CELL26.IMUX_D5                 CLK_ROOT.SCLK_IN_N0
			// wire CELL27.IMUX_D5                 CLK_ROOT.SCLK_IN_N1
			// wire CELL28.IMUX_D5                 CLK_ROOT.SCLK_IN_N2
			// wire CELL29.IMUX_D5                 CLK_ROOT.SCLK_IN_N3
		}

		tile_class ECLK_ROOT_W {
			cell CELL0;

			bel ECLKSYNC0 {
				input ECLKI = IMUX_B4;
				input STOP = IMUX_B5;
			}

			bel ECLKSYNC1 {
				input ECLKI = IMUX_C4;
				input STOP = IMUX_C5;
			}

			// wire IMUX_B4                        ECLKSYNC0.ECLKI
			// wire IMUX_B5                        ECLKSYNC0.STOP
			// wire IMUX_C4                        ECLKSYNC1.ECLKI
			// wire IMUX_C5                        ECLKSYNC1.STOP
		}

		tile_class ECLK_ROOT_E {
			cell CELL0;

			bel ECLKSYNC0 {
				input ECLKI = IMUX_B4;
				input STOP = IMUX_B5;
			}

			bel ECLKSYNC1 {
				input ECLKI = IMUX_C4;
				input STOP = IMUX_C5;
			}

			// wire IMUX_B4                        ECLKSYNC0.ECLKI
			// wire IMUX_B5                        ECLKSYNC0.STOP
			// wire IMUX_C4                        ECLKSYNC1.ECLKI
			// wire IMUX_C5                        ECLKSYNC1.STOP
		}

		tile_class ECLK_ROOT_N {
			cell CELL0;

			bel ECLKSYNC0 {
				input ECLKI = IMUX_B4;
				input STOP = IMUX_B5;
			}

			bel ECLKSYNC1 {
				input ECLKI = IMUX_C4;
				input STOP = IMUX_C5;
			}

			// wire IMUX_B4                        ECLKSYNC0.ECLKI
			// wire IMUX_B5                        ECLKSYNC0.STOP
			// wire IMUX_C4                        ECLKSYNC1.ECLKI
			// wire IMUX_C5                        ECLKSYNC1.STOP
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;

		tile_class SCLK0_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
			}
		}

		tile_class SCLK0_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
				permabuf SCLK3 = VSDCLK6;
				permabuf SCLK7 = VSDCLK7;
				permabuf SCLK2 = VSDCLK4;
				permabuf SCLK6 = VSDCLK5;
			}
		}

		tile_class SCLK0_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK0 = VSDCLK0;
				permabuf SCLK4 = VSDCLK1;
				permabuf SCLK1 = VSDCLK2;
				permabuf SCLK5 = VSDCLK3;
			}
		}

		tile_class SCLK1_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
			}
		}

		tile_class SCLK1_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK1 = VSDCLK0;
				permabuf SCLK5 = VSDCLK1;
				permabuf SCLK0 = VSDCLK6;
				permabuf SCLK4 = VSDCLK7;
				permabuf SCLK3 = VSDCLK4;
				permabuf SCLK7 = VSDCLK5;
			}
		}

		tile_class SCLK2_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
			}
		}

		tile_class SCLK2_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK2 = VSDCLK0;
				permabuf SCLK6 = VSDCLK1;
				permabuf SCLK3 = VSDCLK2;
				permabuf SCLK7 = VSDCLK3;
			}
		}

		tile_class SCLK3_SOURCE {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
			}
		}

		tile_class SCLK3_SOURCE_W {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
				permabuf SCLK2 = VSDCLK6;
				permabuf SCLK6 = VSDCLK7;
				permabuf SCLK1 = VSDCLK4;
				permabuf SCLK5 = VSDCLK5;
			}
		}

		tile_class SCLK3_SOURCE_E {
			cell CELL0;

			switchbox SCLK_SOURCE {
				permabuf SCLK3 = VSDCLK0;
				permabuf SCLK7 = VSDCLK1;
				permabuf SCLK0 = VSDCLK2;
				permabuf SCLK4 = VSDCLK3;
			}
		}
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;

		tile_class PCLK0_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK0_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N2 = CELL0.PCLK2;
				output OUT_N3 = CELL0.PCLK3;
				output OUT_N6 = CELL0.PCLK6;
				output OUT_N7 = CELL0.PCLK7;
				output OUT_S2 = CELL1.PCLK2;
				output OUT_S3 = CELL1.PCLK3;
				output OUT_S6 = CELL1.PCLK6;
				output OUT_S7 = CELL1.PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK2                    PCLK_SOURCE_W.OUT_N2
			// wire CELL0.PCLK3                    PCLK_SOURCE_W.OUT_N3
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK6                    PCLK_SOURCE_W.OUT_N6
			// wire CELL0.PCLK7                    PCLK_SOURCE_W.OUT_N7
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK2                    PCLK_SOURCE_W.OUT_S2
			// wire CELL1.PCLK3                    PCLK_SOURCE_W.OUT_S3
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK6                    PCLK_SOURCE_W.OUT_S6
			// wire CELL1.PCLK7                    PCLK_SOURCE_W.OUT_S7
		}

		tile_class PCLK0_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N1 = CELL0.PCLK1;
				output OUT_N5 = CELL0.PCLK5;
				output OUT_S1 = CELL1.PCLK1;
				output OUT_S5 = CELL1.PCLK5;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK0;
				output OUT_S = CELL1.PCLK0;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK4;
				output OUT_S = CELL1.PCLK4;
			}

			// wire CELL0.PCLK0                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK1                    PCLK_SOURCE_E.OUT_N1
			// wire CELL0.PCLK4                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK5                    PCLK_SOURCE_E.OUT_N5
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK1                    PCLK_SOURCE_E.OUT_S1
			// wire CELL1.PCLK4                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK5                    PCLK_SOURCE_E.OUT_S5
		}

		tile_class PCLK1_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK1;
				output OUT_S = CELL1.PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK5;
				output OUT_S = CELL1.PCLK5;
			}

			// wire CELL0.PCLK1                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK5                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK1                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK5                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK1_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N0 = CELL0.PCLK0;
				output OUT_N3 = CELL0.PCLK3;
				output OUT_N4 = CELL0.PCLK4;
				output OUT_N7 = CELL0.PCLK7;
				output OUT_S0 = CELL1.PCLK0;
				output OUT_S3 = CELL1.PCLK3;
				output OUT_S4 = CELL1.PCLK4;
				output OUT_S7 = CELL1.PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK1;
				output OUT_S = CELL1.PCLK1;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK5;
				output OUT_S = CELL1.PCLK5;
			}

			// wire CELL0.PCLK0                    PCLK_SOURCE_W.OUT_N0
			// wire CELL0.PCLK1                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK3                    PCLK_SOURCE_W.OUT_N3
			// wire CELL0.PCLK4                    PCLK_SOURCE_W.OUT_N4
			// wire CELL0.PCLK5                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK7                    PCLK_SOURCE_W.OUT_N7
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_SOURCE_W.OUT_S0
			// wire CELL1.PCLK1                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK3                    PCLK_SOURCE_W.OUT_S3
			// wire CELL1.PCLK4                    PCLK_SOURCE_W.OUT_S4
			// wire CELL1.PCLK5                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK7                    PCLK_SOURCE_W.OUT_S7
		}

		tile_class PCLK2_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK2;
				output OUT_S = CELL1.PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK6;
				output OUT_S = CELL1.PCLK6;
			}

			// wire CELL0.PCLK2                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK6                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK2                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK6                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK2_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N3 = CELL0.PCLK3;
				output OUT_N7 = CELL0.PCLK7;
				output OUT_S3 = CELL1.PCLK3;
				output OUT_S7 = CELL1.PCLK7;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK2;
				output OUT_S = CELL1.PCLK2;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK6;
				output OUT_S = CELL1.PCLK6;
			}

			// wire CELL0.PCLK2                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK3                    PCLK_SOURCE_E.OUT_N3
			// wire CELL0.PCLK6                    PCLK_DCC1.OUT_N
			// wire CELL0.PCLK7                    PCLK_SOURCE_E.OUT_N7
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK2                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK3                    PCLK_SOURCE_E.OUT_S3
			// wire CELL1.PCLK6                    PCLK_DCC1.OUT_S
			// wire CELL1.PCLK7                    PCLK_SOURCE_E.OUT_S7
		}

		tile_class PCLK3_SOURCE {
			cell CELL0;
			cell CELL1;

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK3_SOURCE_W {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_W {
				output OUT_N1 = CELL0.PCLK1;
				output OUT_N2 = CELL0.PCLK2;
				output OUT_N5 = CELL0.PCLK5;
				output OUT_N6 = CELL0.PCLK6;
				output OUT_S1 = CELL1.PCLK1;
				output OUT_S2 = CELL1.PCLK2;
				output OUT_S5 = CELL1.PCLK5;
				output OUT_S6 = CELL1.PCLK6;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK1                    PCLK_SOURCE_W.OUT_N1
			// wire CELL0.PCLK2                    PCLK_SOURCE_W.OUT_N2
			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK5                    PCLK_SOURCE_W.OUT_N5
			// wire CELL0.PCLK6                    PCLK_SOURCE_W.OUT_N6
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK1                    PCLK_SOURCE_W.OUT_S1
			// wire CELL1.PCLK2                    PCLK_SOURCE_W.OUT_S2
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK5                    PCLK_SOURCE_W.OUT_S5
			// wire CELL1.PCLK6                    PCLK_SOURCE_W.OUT_S6
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}

		tile_class PCLK3_SOURCE_E {
			cell CELL0;
			cell CELL1;

			bel PCLK_SOURCE_E {
				output OUT_N0 = CELL0.PCLK0;
				output OUT_N4 = CELL0.PCLK4;
				output OUT_S0 = CELL1.PCLK0;
				output OUT_S4 = CELL1.PCLK4;
			}

			bel PCLK_DCC0 {
				input CE = CELL0.IMUX_D6;
				output OUT_N = CELL0.PCLK3;
				output OUT_S = CELL1.PCLK3;
			}

			bel PCLK_DCC1 {
				input CE = CELL0.IMUX_D7;
				output OUT_N = CELL0.PCLK7;
				output OUT_S = CELL1.PCLK7;
			}

			// wire CELL0.PCLK0                    PCLK_SOURCE_E.OUT_N0
			// wire CELL0.PCLK3                    PCLK_DCC0.OUT_N
			// wire CELL0.PCLK4                    PCLK_SOURCE_E.OUT_N4
			// wire CELL0.PCLK7                    PCLK_DCC1.OUT_N
			// wire CELL0.IMUX_D6                  PCLK_DCC0.CE
			// wire CELL0.IMUX_D7                  PCLK_DCC1.CE
			// wire CELL1.PCLK0                    PCLK_SOURCE_E.OUT_S0
			// wire CELL1.PCLK3                    PCLK_DCC0.OUT_S
			// wire CELL1.PCLK4                    PCLK_SOURCE_E.OUT_S4
			// wire CELL1.PCLK7                    PCLK_DCC1.OUT_S
		}
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;

		tile_class ECLK_TAP {
			cell CELL0;

			bel ECLK_TAP {
				output ECLK0 = OUT_F6;
				output ECLK1 = OUT_F7;
			}

			// wire OUT_F6                         ECLK_TAP.ECLK0
			// wire OUT_F7                         ECLK_TAP.ECLK1
		}
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;

		tile_class HSDCLK_SPLITTER {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			switchbox HSDCLK_SPLITTER {
				progbuf CELL0.HSDCLK0 = CELL4.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK0 = CELL0.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK0 = CELL5.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK0 = CELL1.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK0 = CELL6.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK0 = CELL2.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK0 = CELL7.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK0 = CELL3.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL0.HSDCLK4 = CELL4.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK4 = CELL0.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK4 = CELL5.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK4 = CELL1.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK4 = CELL6.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK4 = CELL2.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK4 = CELL7.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK4 = CELL3.HSDCLK4 @XXX57005[57005][57005];
			}
		}

		tile_class HSDCLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel HSDCLK_ROOT {
				output OUT_E0 = CELL4.HSDCLK0;
				output OUT_E1 = CELL5.HSDCLK0;
				output OUT_E2 = CELL6.HSDCLK0;
				output OUT_E3 = CELL7.HSDCLK0;
				output OUT_E4 = CELL4.HSDCLK4;
				output OUT_E5 = CELL5.HSDCLK4;
				output OUT_E6 = CELL6.HSDCLK4;
				output OUT_E7 = CELL7.HSDCLK4;
				output OUT_W0 = CELL0.HSDCLK0;
				output OUT_W1 = CELL1.HSDCLK0;
				output OUT_W2 = CELL2.HSDCLK0;
				output OUT_W3 = CELL3.HSDCLK0;
				output OUT_W4 = CELL0.HSDCLK4;
				output OUT_W5 = CELL1.HSDCLK4;
				output OUT_W6 = CELL2.HSDCLK4;
				output OUT_W7 = CELL3.HSDCLK4;
			}

			switchbox HSDCLK_SPLITTER {
				progbuf CELL0.HSDCLK0 = CELL4.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK0 = CELL0.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK0 = CELL5.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK0 = CELL1.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK0 = CELL6.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK0 = CELL2.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK0 = CELL7.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK0 = CELL3.HSDCLK0 @XXX57005[57005][57005];
				progbuf CELL0.HSDCLK4 = CELL4.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL4.HSDCLK4 = CELL0.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL1.HSDCLK4 = CELL5.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL5.HSDCLK4 = CELL1.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL2.HSDCLK4 = CELL6.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL6.HSDCLK4 = CELL2.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL3.HSDCLK4 = CELL7.HSDCLK4 @XXX57005[57005][57005];
				progbuf CELL7.HSDCLK4 = CELL3.HSDCLK4 @XXX57005[57005][57005];
			}

			// wire CELL0.HSDCLK0                  HSDCLK_ROOT.OUT_W0
			// wire CELL0.HSDCLK4                  HSDCLK_ROOT.OUT_W4
			// wire CELL1.HSDCLK0                  HSDCLK_ROOT.OUT_W1
			// wire CELL1.HSDCLK4                  HSDCLK_ROOT.OUT_W5
			// wire CELL2.HSDCLK0                  HSDCLK_ROOT.OUT_W2
			// wire CELL2.HSDCLK4                  HSDCLK_ROOT.OUT_W6
			// wire CELL3.HSDCLK0                  HSDCLK_ROOT.OUT_W3
			// wire CELL3.HSDCLK4                  HSDCLK_ROOT.OUT_W7
			// wire CELL4.HSDCLK0                  HSDCLK_ROOT.OUT_E0
			// wire CELL4.HSDCLK4                  HSDCLK_ROOT.OUT_E4
			// wire CELL5.HSDCLK0                  HSDCLK_ROOT.OUT_E1
			// wire CELL5.HSDCLK4                  HSDCLK_ROOT.OUT_E5
			// wire CELL6.HSDCLK0                  HSDCLK_ROOT.OUT_E2
			// wire CELL6.HSDCLK4                  HSDCLK_ROOT.OUT_E6
			// wire CELL7.HSDCLK0                  HSDCLK_ROOT.OUT_E3
			// wire CELL7.HSDCLK4                  HSDCLK_ROOT.OUT_E7
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X1_E4_1 = X1_E4_0;
			pass X1_E5_1 = X1_E5_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
		}

		connector_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X1_W4_1 = X1_W4_0;
			pass X1_W5_1 = X1_W5_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
		}

		connector_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X1_N4_1 = X1_N4_0;
			pass X1_N5_1 = X1_N5_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
			pass VSDCLK0_N = VSDCLK0;
			pass VSDCLK1_N = VSDCLK1;
			pass VSDCLK2_N = VSDCLK2;
			pass VSDCLK3_N = VSDCLK3;
			pass VSDCLK4_N = VSDCLK4;
			pass VSDCLK5_N = VSDCLK5;
			pass VSDCLK6_N = VSDCLK6;
			pass VSDCLK7_N = VSDCLK7;
		}

		connector_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X1_S4_1 = X1_S4_0;
			pass X1_S5_1 = X1_S5_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
			pass HSDCLK0 = HSDCLK3;
			pass HSDCLK1 = HSDCLK0;
			pass HSDCLK2 = HSDCLK1;
			pass HSDCLK3 = HSDCLK2;
			pass HSDCLK4 = HSDCLK7;
			pass HSDCLK5 = HSDCLK4;
			pass HSDCLK6 = HSDCLK5;
			pass HSDCLK7 = HSDCLK6;
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

