{COMPONENT C:\USERS\HPZ420\DOCUMENTS\GITHUB\LAND-BOARDS\LB-BOARDS\RETROCPUS\LB-RETRO-SET\LB-Z80-01\LOGIC\LB-Z80-01_PLD.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sat Sep 17 17:11:22 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPUA13 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPUA14 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPUA15 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P MREQ' {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P IORQ' {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P M1' {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPURD' {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CPUWR' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P ROMCS' {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P IOCS' {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P WAIT' {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P RAMCS' {Pt "I/O"}{Lq 0}{Ploc 310 20}}
   {P MEMRD' {Pt "I/O"}{Lq 0}{Ploc 310 40}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 205 270}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 290 30}
   {Pnl 290 50}

   {Sd A 1 2 3 4 5 6 7 8 9 13 14 18 15 16}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 260 280 0}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 120 160 100 160}
   {C 125 160 5}
   {L 120 140 100 140}
   {C 125 140 5}
   {L 120 120 100 120}
   {C 125 120 5}
   {L 120 100 100 100}
   {C 125 100 5}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 120 60 100 60}
   {C 125 60 5}
   {L 120 40 100 40}
   {C 125 40 5}
   {L 120 20 100 20}
   {C 125 20 5}
   {C 285 20 5}
   {L 290 20 310 20}
   {C 285 40 5}
   {L 290 40 310 40}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK" 140 240}
   {T "CPUA13" 140 220}
   {T "CPUA14" 140 200}
   {T "CPUA15" 140 180}
   {T "MREQ'" 140 160}
   {T "IORQ'" 140 140}
   {T "M1'" 140 120}
   {T "CPURD'" 140 100}
   {T "CPUWR'" 140 80}
   {T "ROMCS'" 140 60}
   {T "IOCS'" 140 40}
   {T "WAIT'" 140 20}
   [Tj "RC"]
   {T "RAMCS'" 270 20}
   {T "MEMRD'" 270 40}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8S" 205 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\HPZ420\DOCUMENTS\GITHUB\LAND-BOARDS\LB-BOARDS\RETROCPUS\LB-RETRO-SET\LB-Z80-01\LOGIC\LB-Z80-01_PLD 205 260}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK
   }
   {N CPUA13
   }
   {N CPUA14
   }
   {N CPUA15
   }
   {N MREQ'
   }
   {N IORQ'
   }
   {N M1'
   }
   {N CPURD'
   }
   {N CPUWR'
   }
   {N ROMCS'
   }
   {N IOCS'
   }
   {N WAIT'
   }
   {N RAMCS'
   }
   {N MEMRD'
   }
  }

  {SUBCOMP
  }
 }
}
