$date
	Mon Sep  1 14:27:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_bit_comparator_tb $end
$var wire 4 ! i [3:0] $end
$var wire 1 " a_lt_b $end
$var wire 1 # a_gt_b $end
$var wire 1 $ a_eq_b $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$scope module comp $end
$var wire 4 ' a [3:0] $end
$var wire 1 $ a_eq_b $end
$var wire 1 # a_gt_b $end
$var wire 1 " a_lt_b $end
$var wire 4 ( b [3:0] $end
$var wire 1 ) c1 $end
$var wire 1 * c2 $end
$var wire 1 + c3 $end
$var wire 1 , c4 $end
$var wire 4 - i [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 -
0,
0+
0*
0)
b100 (
b100 '
b100 &
b100 %
1$
0#
0"
b1111 !
$end
#10
0$
1#
1,
b1110 !
b1110 -
b101 %
b101 '
#20
1"
0#
0,
b101 &
b101 (
b100 %
b100 '
#30
