
QO100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000747c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000758  0800758c  0800758c  0001758c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ce4  08007ce4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007ce4  08007ce4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007ce4  08007ce4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ce8  08007ce8  00017ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  20000070  08007d5c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08007d5c  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d6a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ac  00000000  00000000  00033e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  000371b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a0  00000000  00000000  000386a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a50  00000000  00000000  00039a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ecf  00000000  00000000  00053490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000973f5  00000000  00000000  0006c35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103754  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d3c  00000000  00000000  001037a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08007574 	.word	0x08007574

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08007574 	.word	0x08007574

08000150 <LCD_Delay_us>:
#define LCD_1LINE               0x00
#define LCD_5x10DOTS            0x04
#define LCD_5x8DOTS             0x00
//############################################################################################
void  LCD_Delay_us(uint16_t  us)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
 8000156:	4603      	mov	r3, r0
 8000158:	80fb      	strh	r3, [r7, #6]
  uint32_t  Div = (SysTick->LOAD+1)/1000;
 800015a:	4b19      	ldr	r3, [pc, #100]	; (80001c0 <LCD_Delay_us+0x70>)
 800015c:	685b      	ldr	r3, [r3, #4]
 800015e:	3301      	adds	r3, #1
 8000160:	4a18      	ldr	r2, [pc, #96]	; (80001c4 <LCD_Delay_us+0x74>)
 8000162:	fba2 2303 	umull	r2, r3, r2, r3
 8000166:	099b      	lsrs	r3, r3, #6
 8000168:	60fb      	str	r3, [r7, #12]
  uint32_t  StartMicros = HAL_GetTick()*1000 + (1000- SysTick->VAL/Div);
 800016a:	f002 f9f3 	bl	8002554 <HAL_GetTick>
 800016e:	4603      	mov	r3, r0
 8000170:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000174:	fb03 f202 	mul.w	r2, r3, r2
 8000178:	4b11      	ldr	r3, [pc, #68]	; (80001c0 <LCD_Delay_us+0x70>)
 800017a:	6899      	ldr	r1, [r3, #8]
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000182:	1ad3      	subs	r3, r2, r3
 8000184:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000188:	60bb      	str	r3, [r7, #8]
  while((HAL_GetTick()*1000 + (1000-SysTick->VAL/Div)-StartMicros < us));  
 800018a:	bf00      	nop
 800018c:	f002 f9e2 	bl	8002554 <HAL_GetTick>
 8000190:	4603      	mov	r3, r0
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb03 f202 	mul.w	r2, r3, r2
 800019a:	4b09      	ldr	r3, [pc, #36]	; (80001c0 <LCD_Delay_us+0x70>)
 800019c:	6899      	ldr	r1, [r3, #8]
 800019e:	68fb      	ldr	r3, [r7, #12]
 80001a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80001a4:	1ad2      	subs	r2, r2, r3
 80001a6:	68bb      	ldr	r3, [r7, #8]
 80001a8:	1ad3      	subs	r3, r2, r3
 80001aa:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80001ae:	88fb      	ldrh	r3, [r7, #6]
 80001b0:	429a      	cmp	r2, r3
 80001b2:	d3eb      	bcc.n	800018c <LCD_Delay_us+0x3c>
}
 80001b4:	bf00      	nop
 80001b6:	bf00      	nop
 80001b8:	3710      	adds	r7, #16
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	e000e010 	.word	0xe000e010
 80001c4:	10624dd3 	.word	0x10624dd3

080001c8 <LCD_Delay_ms>:
//############################################################################################
void  LCD_Delay_ms(uint8_t  ms)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  #if _LCD_USE_FREERTOS==1
  osDelay(ms);
  #else
  HAL_Delay(ms);
 80001d2:	79fb      	ldrb	r3, [r7, #7]
 80001d4:	4618      	mov	r0, r3
 80001d6:	f002 f9c7 	bl	8002568 <HAL_Delay>
  #endif  
}
 80001da:	bf00      	nop
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
	...

080001e4 <LCD_Init_High>:
//############################################################################################
void LCD_Init_High(void)
{	
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
	while(HAL_GetTick()<200)
 80001e8:	e002      	b.n	80001f0 <LCD_Init_High+0xc>
    LCD_Delay_ms(1);
 80001ea:	2001      	movs	r0, #1
 80001ec:	f7ff ffec 	bl	80001c8 <LCD_Delay_ms>
	while(HAL_GetTick()<200)
 80001f0:	f002 f9b0 	bl	8002554 <HAL_GetTick>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2bc7      	cmp	r3, #199	; 0xc7
 80001f8:	d9f7      	bls.n	80001ea <LCD_Init_High+0x6>
	/* Set cursor pointer to beginning for LCD */
	LCD_Opts_High.currentX = 0;
 80001fa:	4b23      	ldr	r3, [pc, #140]	; (8000288 <LCD_Init_High+0xa4>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	70da      	strb	r2, [r3, #3]
	LCD_Opts_High.currentY = 0;
 8000200:	4b21      	ldr	r3, [pc, #132]	; (8000288 <LCD_Init_High+0xa4>)
 8000202:	2200      	movs	r2, #0
 8000204:	711a      	strb	r2, [r3, #4]
	LCD_Opts_High.DisplayFunction = LCD_4BITMODE | LCD_5x8DOTS | LCD_1LINE;
 8000206:	4b20      	ldr	r3, [pc, #128]	; (8000288 <LCD_Init_High+0xa4>)
 8000208:	2200      	movs	r2, #0
 800020a:	705a      	strb	r2, [r3, #1]
	if (_LCD_ROWS > 1)
		LCD_Opts_High.DisplayFunction |= LCD_2LINE;
 800020c:	4b1e      	ldr	r3, [pc, #120]	; (8000288 <LCD_Init_High+0xa4>)
 800020e:	785b      	ldrb	r3, [r3, #1]
 8000210:	f043 0308 	orr.w	r3, r3, #8
 8000214:	b2da      	uxtb	r2, r3
 8000216:	4b1c      	ldr	r3, [pc, #112]	; (8000288 <LCD_Init_High+0xa4>)
 8000218:	705a      	strb	r2, [r3, #1]
	/* Try to set 4bit mode */
	LCD_Cmd4bit_High(0x03);
 800021a:	2003      	movs	r0, #3
 800021c:	f000 f8ee 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Delay_ms(5);
 8000220:	2005      	movs	r0, #5
 8000222:	f7ff ffd1 	bl	80001c8 <LCD_Delay_ms>
	/* Second try */
	LCD_Cmd4bit_High(0x03);
 8000226:	2003      	movs	r0, #3
 8000228:	f000 f8e8 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Delay_ms(5);
 800022c:	2005      	movs	r0, #5
 800022e:	f7ff ffcb 	bl	80001c8 <LCD_Delay_ms>
	/* Third goo! */
	LCD_Cmd4bit_High(0x03);
 8000232:	2003      	movs	r0, #3
 8000234:	f000 f8e2 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Delay_ms(5);
 8000238:	2005      	movs	r0, #5
 800023a:	f7ff ffc5 	bl	80001c8 <LCD_Delay_ms>
	/* Set 4-bit interface */
	LCD_Cmd4bit_High(0x02);
 800023e:	2002      	movs	r0, #2
 8000240:	f000 f8dc 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Delay_ms(5);
 8000244:	2005      	movs	r0, #5
 8000246:	f7ff ffbf 	bl	80001c8 <LCD_Delay_ms>
	/* Set # lines, font size, etc. */
	LCD_Cmd_High(LCD_FUNCTIONSET | LCD_Opts_High.DisplayFunction);
 800024a:	4b0f      	ldr	r3, [pc, #60]	; (8000288 <LCD_Init_High+0xa4>)
 800024c:	785b      	ldrb	r3, [r3, #1]
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	b2db      	uxtb	r3, r3
 8000254:	4618      	mov	r0, r3
 8000256:	f000 f895 	bl	8000384 <LCD_Cmd_High>
	/* Turn the display on with no cursor or blinking default */
	LCD_Opts_High.DisplayControl = LCD_DISPLAYON;
 800025a:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <LCD_Init_High+0xa4>)
 800025c:	2204      	movs	r2, #4
 800025e:	701a      	strb	r2, [r3, #0]
	LCD_DisplayOn_High();
 8000260:	f000 f87a 	bl	8000358 <LCD_DisplayOn_High>
	LCD_Clear_High();
 8000264:	f000 f812 	bl	800028c <LCD_Clear_High>
	/* Default font directions */
	LCD_Opts_High.DisplayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000268:	4b07      	ldr	r3, [pc, #28]	; (8000288 <LCD_Init_High+0xa4>)
 800026a:	2202      	movs	r2, #2
 800026c:	709a      	strb	r2, [r3, #2]
	LCD_Cmd_High(LCD_ENTRYMODESET | LCD_Opts_High.DisplayMode);
 800026e:	4b06      	ldr	r3, [pc, #24]	; (8000288 <LCD_Init_High+0xa4>)
 8000270:	789b      	ldrb	r3, [r3, #2]
 8000272:	f043 0304 	orr.w	r3, r3, #4
 8000276:	b2db      	uxtb	r3, r3
 8000278:	4618      	mov	r0, r3
 800027a:	f000 f883 	bl	8000384 <LCD_Cmd_High>
	LCD_Delay_ms(5);
 800027e:	2005      	movs	r0, #5
 8000280:	f7ff ffa2 	bl	80001c8 <LCD_Delay_ms>
}
 8000284:	bf00      	nop
 8000286:	bd80      	pop	{r7, pc}
 8000288:	2000008c 	.word	0x2000008c

0800028c <LCD_Clear_High>:
//############################################################################################
void LCD_Clear_High(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
	LCD_Cmd_High(LCD_CLEARDISPLAY);
 8000290:	2001      	movs	r0, #1
 8000292:	f000 f877 	bl	8000384 <LCD_Cmd_High>
	LCD_Delay_ms(5);
 8000296:	2005      	movs	r0, #5
 8000298:	f7ff ff96 	bl	80001c8 <LCD_Delay_ms>
}
 800029c:	bf00      	nop
 800029e:	bd80      	pop	{r7, pc}

080002a0 <LCD_Puts_High>:
//############################################################################################
void LCD_Puts_High(uint8_t x, uint8_t y, char* str)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	603a      	str	r2, [r7, #0]
 80002aa:	71fb      	strb	r3, [r7, #7]
 80002ac:	460b      	mov	r3, r1
 80002ae:	71bb      	strb	r3, [r7, #6]
	LCD_CursorSet_High(x, y);
 80002b0:	79ba      	ldrb	r2, [r7, #6]
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	4611      	mov	r1, r2
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 f8e4 	bl	8000484 <LCD_CursorSet_High>
	while (*str)
 80002bc:	e040      	b.n	8000340 <LCD_Puts_High+0xa0>
  {
		if (LCD_Opts_High.currentX >= _LCD_COLS)
 80002be:	4b25      	ldr	r3, [pc, #148]	; (8000354 <LCD_Puts_High+0xb4>)
 80002c0:	78db      	ldrb	r3, [r3, #3]
 80002c2:	2b27      	cmp	r3, #39	; 0x27
 80002c4:	d910      	bls.n	80002e8 <LCD_Puts_High+0x48>
    {
			LCD_Opts_High.currentX = 0;
 80002c6:	4b23      	ldr	r3, [pc, #140]	; (8000354 <LCD_Puts_High+0xb4>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	70da      	strb	r2, [r3, #3]
			LCD_Opts_High.currentY++;
 80002cc:	4b21      	ldr	r3, [pc, #132]	; (8000354 <LCD_Puts_High+0xb4>)
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	3301      	adds	r3, #1
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	4b1f      	ldr	r3, [pc, #124]	; (8000354 <LCD_Puts_High+0xb4>)
 80002d6:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet_High(LCD_Opts_High.currentX, LCD_Opts_High.currentY);
 80002d8:	4b1e      	ldr	r3, [pc, #120]	; (8000354 <LCD_Puts_High+0xb4>)
 80002da:	78db      	ldrb	r3, [r3, #3]
 80002dc:	4a1d      	ldr	r2, [pc, #116]	; (8000354 <LCD_Puts_High+0xb4>)
 80002de:	7912      	ldrb	r2, [r2, #4]
 80002e0:	4611      	mov	r1, r2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 f8ce 	bl	8000484 <LCD_CursorSet_High>
		}
		if (*str == '\n')
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	2b0a      	cmp	r3, #10
 80002ee:	d10e      	bne.n	800030e <LCD_Puts_High+0x6e>
    {
			LCD_Opts_High.currentY++;
 80002f0:	4b18      	ldr	r3, [pc, #96]	; (8000354 <LCD_Puts_High+0xb4>)
 80002f2:	791b      	ldrb	r3, [r3, #4]
 80002f4:	3301      	adds	r3, #1
 80002f6:	b2da      	uxtb	r2, r3
 80002f8:	4b16      	ldr	r3, [pc, #88]	; (8000354 <LCD_Puts_High+0xb4>)
 80002fa:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet_High(LCD_Opts_High.currentX, LCD_Opts_High.currentY);
 80002fc:	4b15      	ldr	r3, [pc, #84]	; (8000354 <LCD_Puts_High+0xb4>)
 80002fe:	78db      	ldrb	r3, [r3, #3]
 8000300:	4a14      	ldr	r2, [pc, #80]	; (8000354 <LCD_Puts_High+0xb4>)
 8000302:	7912      	ldrb	r2, [r2, #4]
 8000304:	4611      	mov	r1, r2
 8000306:	4618      	mov	r0, r3
 8000308:	f000 f8bc 	bl	8000484 <LCD_CursorSet_High>
 800030c:	e015      	b.n	800033a <LCD_Puts_High+0x9a>
		}
    else if (*str == '\r')
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	2b0d      	cmp	r3, #13
 8000314:	d106      	bne.n	8000324 <LCD_Puts_High+0x84>
    {
			LCD_CursorSet_High(0, LCD_Opts_High.currentY);
 8000316:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <LCD_Puts_High+0xb4>)
 8000318:	791b      	ldrb	r3, [r3, #4]
 800031a:	4619      	mov	r1, r3
 800031c:	2000      	movs	r0, #0
 800031e:	f000 f8b1 	bl	8000484 <LCD_CursorSet_High>
 8000322:	e00a      	b.n	800033a <LCD_Puts_High+0x9a>
		}
    else
    {
			LCD_Data_High(*str);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	4618      	mov	r0, r3
 800032a:	f000 f849 	bl	80003c0 <LCD_Data_High>
			LCD_Opts_High.currentX++;
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <LCD_Puts_High+0xb4>)
 8000330:	78db      	ldrb	r3, [r3, #3]
 8000332:	3301      	adds	r3, #1
 8000334:	b2da      	uxtb	r2, r3
 8000336:	4b07      	ldr	r3, [pc, #28]	; (8000354 <LCD_Puts_High+0xb4>)
 8000338:	70da      	strb	r2, [r3, #3]
		}
		str++;
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	3301      	adds	r3, #1
 800033e:	603b      	str	r3, [r7, #0]
	while (*str)
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d1ba      	bne.n	80002be <LCD_Puts_High+0x1e>
	}
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	3708      	adds	r7, #8
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	2000008c 	.word	0x2000008c

08000358 <LCD_DisplayOn_High>:
//############################################################################################
void LCD_DisplayOn_High(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
	LCD_Opts_High.DisplayControl |= LCD_DISPLAYON;
 800035c:	4b08      	ldr	r3, [pc, #32]	; (8000380 <LCD_DisplayOn_High+0x28>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	f043 0304 	orr.w	r3, r3, #4
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <LCD_DisplayOn_High+0x28>)
 8000368:	701a      	strb	r2, [r3, #0]
	LCD_Cmd_High(LCD_DISPLAYCONTROL | LCD_Opts_High.DisplayControl);
 800036a:	4b05      	ldr	r3, [pc, #20]	; (8000380 <LCD_DisplayOn_High+0x28>)
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	b2db      	uxtb	r3, r3
 8000374:	4618      	mov	r0, r3
 8000376:	f000 f805 	bl	8000384 <LCD_Cmd_High>
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	2000008c 	.word	0x2000008c

08000384 <LCD_Cmd_High>:
	LCD_CursorSet_High(x, y);
	LCD_Data_High(location);
}
//############################################################################################
static void LCD_Cmd_High(uint8_t cmd)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	71fb      	strb	r3, [r7, #7]
	LCD_RS_LOW;
 800038e:	2200      	movs	r2, #0
 8000390:	2120      	movs	r1, #32
 8000392:	480a      	ldr	r0, [pc, #40]	; (80003bc <LCD_Cmd_High+0x38>)
 8000394:	f002 fd54 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_Cmd4bit_High(cmd >> 4);
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	091b      	lsrs	r3, r3, #4
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4618      	mov	r0, r3
 80003a0:	f000 f82c 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Cmd4bit_High(cmd & 0x0F);
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	f003 030f 	and.w	r3, r3, #15
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	4618      	mov	r0, r3
 80003ae:	f000 f825 	bl	80003fc <LCD_Cmd4bit_High>
}
 80003b2:	bf00      	nop
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	40010800 	.word	0x40010800

080003c0 <LCD_Data_High>:
//############################################################################################
static void LCD_Data_High(uint8_t data)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
	LCD_RS_HIGH;
 80003ca:	2201      	movs	r2, #1
 80003cc:	2120      	movs	r1, #32
 80003ce:	480a      	ldr	r0, [pc, #40]	; (80003f8 <LCD_Data_High+0x38>)
 80003d0:	f002 fd36 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_Cmd4bit_High(data >> 4);
 80003d4:	79fb      	ldrb	r3, [r7, #7]
 80003d6:	091b      	lsrs	r3, r3, #4
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	4618      	mov	r0, r3
 80003dc:	f000 f80e 	bl	80003fc <LCD_Cmd4bit_High>
	LCD_Cmd4bit_High(data & 0x0F);
 80003e0:	79fb      	ldrb	r3, [r7, #7]
 80003e2:	f003 030f 	and.w	r3, r3, #15
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	4618      	mov	r0, r3
 80003ea:	f000 f807 	bl	80003fc <LCD_Cmd4bit_High>
}
 80003ee:	bf00      	nop
 80003f0:	3708      	adds	r7, #8
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	40010800 	.word	0x40010800

080003fc <LCD_Cmd4bit_High>:
//############################################################################################
static void LCD_Cmd4bit_High(uint8_t cmd)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	4603      	mov	r3, r0
 8000404:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(_LCD_D7_PORT, _LCD_D7_PIN, (GPIO_PinState)(cmd & 0x08));
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	f003 0308 	and.w	r3, r3, #8
 800040c:	b2db      	uxtb	r3, r3
 800040e:	461a      	mov	r2, r3
 8000410:	2102      	movs	r1, #2
 8000412:	481a      	ldr	r0, [pc, #104]	; (800047c <LCD_Cmd4bit_High+0x80>)
 8000414:	f002 fd14 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D6_PORT, _LCD_D6_PIN, (GPIO_PinState)(cmd & 0x04));
 8000418:	79fb      	ldrb	r3, [r7, #7]
 800041a:	f003 0304 	and.w	r3, r3, #4
 800041e:	b2db      	uxtb	r3, r3
 8000420:	461a      	mov	r2, r3
 8000422:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000426:	4816      	ldr	r0, [pc, #88]	; (8000480 <LCD_Cmd4bit_High+0x84>)
 8000428:	f002 fd0a 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D5_PORT, _LCD_D5_PIN, (GPIO_PinState)(cmd & 0x02));
 800042c:	79fb      	ldrb	r3, [r7, #7]
 800042e:	f003 0302 	and.w	r3, r3, #2
 8000432:	b2db      	uxtb	r3, r3
 8000434:	461a      	mov	r2, r3
 8000436:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800043a:	4811      	ldr	r0, [pc, #68]	; (8000480 <LCD_Cmd4bit_High+0x84>)
 800043c:	f002 fd00 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D4_PORT, _LCD_D4_PIN, (GPIO_PinState)(cmd & 0x01));
 8000440:	79fb      	ldrb	r3, [r7, #7]
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	b2db      	uxtb	r3, r3
 8000448:	461a      	mov	r2, r3
 800044a:	2101      	movs	r1, #1
 800044c:	480b      	ldr	r0, [pc, #44]	; (800047c <LCD_Cmd4bit_High+0x80>)
 800044e:	f002 fcf7 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_E_BLINK;
 8000452:	2201      	movs	r2, #1
 8000454:	2104      	movs	r1, #4
 8000456:	4809      	ldr	r0, [pc, #36]	; (800047c <LCD_Cmd4bit_High+0x80>)
 8000458:	f002 fcf2 	bl	8002e40 <HAL_GPIO_WritePin>
 800045c:	2032      	movs	r0, #50	; 0x32
 800045e:	f7ff fe77 	bl	8000150 <LCD_Delay_us>
 8000462:	2200      	movs	r2, #0
 8000464:	2104      	movs	r1, #4
 8000466:	4805      	ldr	r0, [pc, #20]	; (800047c <LCD_Cmd4bit_High+0x80>)
 8000468:	f002 fcea 	bl	8002e40 <HAL_GPIO_WritePin>
 800046c:	2032      	movs	r0, #50	; 0x32
 800046e:	f7ff fe6f 	bl	8000150 <LCD_Delay_us>
}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40010800 	.word	0x40010800
 8000480:	40011000 	.word	0x40011000

08000484 <LCD_CursorSet_High>:
//############################################################################################
static void LCD_CursorSet_High(uint8_t col, uint8_t row)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	460a      	mov	r2, r1
 800048e:	71fb      	strb	r3, [r7, #7]
 8000490:	4613      	mov	r3, r2
 8000492:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000494:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <LCD_CursorSet_High+0x54>)
 8000496:	60fb      	str	r3, [r7, #12]
	if (row >= _LCD_ROWS)
 8000498:	79bb      	ldrb	r3, [r7, #6]
 800049a:	2b03      	cmp	r3, #3
 800049c:	d901      	bls.n	80004a2 <LCD_CursorSet_High+0x1e>
		row = 0;
 800049e:	2300      	movs	r3, #0
 80004a0:	71bb      	strb	r3, [r7, #6]
	LCD_Opts_High.currentX = col;
 80004a2:	4a0e      	ldr	r2, [pc, #56]	; (80004dc <LCD_CursorSet_High+0x58>)
 80004a4:	79fb      	ldrb	r3, [r7, #7]
 80004a6:	70d3      	strb	r3, [r2, #3]
	LCD_Opts_High.currentY = row;
 80004a8:	4a0c      	ldr	r2, [pc, #48]	; (80004dc <LCD_CursorSet_High+0x58>)
 80004aa:	79bb      	ldrb	r3, [r7, #6]
 80004ac:	7113      	strb	r3, [r2, #4]
	LCD_Cmd_High(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80004ae:	79bb      	ldrb	r3, [r7, #6]
 80004b0:	3310      	adds	r3, #16
 80004b2:	443b      	add	r3, r7
 80004b4:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	4413      	add	r3, r2
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	b25b      	sxtb	r3, r3
 80004c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004c4:	b25b      	sxtb	r3, r3
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	4618      	mov	r0, r3
 80004ca:	f7ff ff5b 	bl	8000384 <LCD_Cmd_High>
}
 80004ce:	bf00      	nop
 80004d0:	3710      	adds	r7, #16
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	54144000 	.word	0x54144000
 80004dc:	2000008c 	.word	0x2000008c

080004e0 <LCD_Init_Port>:

void LCD_Init_Port(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b084      	sub	sp, #16
 80004e4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  gpio;
	  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 80004e6:	2301      	movs	r3, #1
 80004e8:	607b      	str	r3, [r7, #4]
	  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ea:	2303      	movs	r3, #3
 80004ec:	60fb      	str	r3, [r7, #12]
	  gpio.Pull = GPIO_NOPULL;
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]

	  gpio.Pin = _LCD_RS_PIN;
 80004f2:	2320      	movs	r3, #32
 80004f4:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_RS_PORT,&gpio);
 80004f6:	463b      	mov	r3, r7
 80004f8:	4619      	mov	r1, r3
 80004fa:	481d      	ldr	r0, [pc, #116]	; (8000570 <LCD_Init_Port+0x90>)
 80004fc:	f002 fa0c 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_E_PIN;
 8000500:	2304      	movs	r3, #4
 8000502:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_E_PORT,&gpio);
 8000504:	463b      	mov	r3, r7
 8000506:	4619      	mov	r1, r3
 8000508:	4819      	ldr	r0, [pc, #100]	; (8000570 <LCD_Init_Port+0x90>)
 800050a:	f002 fa05 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_RW_PIN;
 800050e:	2308      	movs	r3, #8
 8000510:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_RW_PORT,&gpio);
 8000512:	463b      	mov	r3, r7
 8000514:	4619      	mov	r1, r3
 8000516:	4816      	ldr	r0, [pc, #88]	; (8000570 <LCD_Init_Port+0x90>)
 8000518:	f002 f9fe 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_D4_PIN;
 800051c:	2301      	movs	r3, #1
 800051e:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_D4_PORT,&gpio);
 8000520:	463b      	mov	r3, r7
 8000522:	4619      	mov	r1, r3
 8000524:	4812      	ldr	r0, [pc, #72]	; (8000570 <LCD_Init_Port+0x90>)
 8000526:	f002 f9f7 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_D5_PIN;
 800052a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800052e:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_D5_PORT,&gpio);
 8000530:	463b      	mov	r3, r7
 8000532:	4619      	mov	r1, r3
 8000534:	480f      	ldr	r0, [pc, #60]	; (8000574 <LCD_Init_Port+0x94>)
 8000536:	f002 f9ef 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_D6_PIN;
 800053a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800053e:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_D6_PORT,&gpio);
 8000540:	463b      	mov	r3, r7
 8000542:	4619      	mov	r1, r3
 8000544:	480b      	ldr	r0, [pc, #44]	; (8000574 <LCD_Init_Port+0x94>)
 8000546:	f002 f9e7 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_D7_PIN;
 800054a:	2302      	movs	r3, #2
 800054c:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_D7_PORT,&gpio);
 800054e:	463b      	mov	r3, r7
 8000550:	4619      	mov	r1, r3
 8000552:	4807      	ldr	r0, [pc, #28]	; (8000570 <LCD_Init_Port+0x90>)
 8000554:	f002 f9e0 	bl	8002918 <HAL_GPIO_Init>
	  gpio.Pin = _LCD_E_2_PIN;
 8000558:	2310      	movs	r3, #16
 800055a:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_Init(_LCD_E_2_PORT,&gpio);
 800055c:	463b      	mov	r3, r7
 800055e:	4619      	mov	r1, r3
 8000560:	4803      	ldr	r0, [pc, #12]	; (8000570 <LCD_Init_Port+0x90>)
 8000562:	f002 f9d9 	bl	8002918 <HAL_GPIO_Init>
}
 8000566:	bf00      	nop
 8000568:	3710      	adds	r7, #16
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40010800 	.word	0x40010800
 8000574:	40011000 	.word	0x40011000

08000578 <LCD_Init_Low>:

//############################################################################################
void LCD_Init_Low(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	while(HAL_GetTick()<200)
 800057c:	e002      	b.n	8000584 <LCD_Init_Low+0xc>
    LCD_Delay_ms(1);
 800057e:	2001      	movs	r0, #1
 8000580:	f7ff fe22 	bl	80001c8 <LCD_Delay_ms>
	while(HAL_GetTick()<200)
 8000584:	f001 ffe6 	bl	8002554 <HAL_GetTick>
 8000588:	4603      	mov	r3, r0
 800058a:	2bc7      	cmp	r3, #199	; 0xc7
 800058c:	d9f7      	bls.n	800057e <LCD_Init_Low+0x6>
	/* Set cursor pointer to beginning for LCD */
	LCD_Opts_Low.currentX = 0;
 800058e:	4b23      	ldr	r3, [pc, #140]	; (800061c <LCD_Init_Low+0xa4>)
 8000590:	2200      	movs	r2, #0
 8000592:	70da      	strb	r2, [r3, #3]
	LCD_Opts_Low.currentY = 0;
 8000594:	4b21      	ldr	r3, [pc, #132]	; (800061c <LCD_Init_Low+0xa4>)
 8000596:	2200      	movs	r2, #0
 8000598:	711a      	strb	r2, [r3, #4]
	LCD_Opts_Low.DisplayFunction = LCD_4BITMODE | LCD_5x8DOTS | LCD_1LINE;
 800059a:	4b20      	ldr	r3, [pc, #128]	; (800061c <LCD_Init_Low+0xa4>)
 800059c:	2200      	movs	r2, #0
 800059e:	705a      	strb	r2, [r3, #1]
	if (_LCD_ROWS > 1)
		LCD_Opts_Low.DisplayFunction |= LCD_2LINE;
 80005a0:	4b1e      	ldr	r3, [pc, #120]	; (800061c <LCD_Init_Low+0xa4>)
 80005a2:	785b      	ldrb	r3, [r3, #1]
 80005a4:	f043 0308 	orr.w	r3, r3, #8
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	4b1c      	ldr	r3, [pc, #112]	; (800061c <LCD_Init_Low+0xa4>)
 80005ac:	705a      	strb	r2, [r3, #1]
	/* Try to set 4bit mode */
	LCD_Cmd4bit_Low(0x03);
 80005ae:	2003      	movs	r0, #3
 80005b0:	f000 f8ee 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Delay_ms(5);
 80005b4:	2005      	movs	r0, #5
 80005b6:	f7ff fe07 	bl	80001c8 <LCD_Delay_ms>
	/* Second try */
	LCD_Cmd4bit_Low(0x03);
 80005ba:	2003      	movs	r0, #3
 80005bc:	f000 f8e8 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Delay_ms(5);
 80005c0:	2005      	movs	r0, #5
 80005c2:	f7ff fe01 	bl	80001c8 <LCD_Delay_ms>
	/* Third goo! */
	LCD_Cmd4bit_Low(0x03);
 80005c6:	2003      	movs	r0, #3
 80005c8:	f000 f8e2 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Delay_ms(5);
 80005cc:	2005      	movs	r0, #5
 80005ce:	f7ff fdfb 	bl	80001c8 <LCD_Delay_ms>
	/* Set 4-bit interface */
	LCD_Cmd4bit_Low(0x02);
 80005d2:	2002      	movs	r0, #2
 80005d4:	f000 f8dc 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Delay_ms(5);
 80005d8:	2005      	movs	r0, #5
 80005da:	f7ff fdf5 	bl	80001c8 <LCD_Delay_ms>
	/* Set # lines, font size, etc. */
	LCD_Cmd_Low(LCD_FUNCTIONSET | LCD_Opts_Low.DisplayFunction);
 80005de:	4b0f      	ldr	r3, [pc, #60]	; (800061c <LCD_Init_Low+0xa4>)
 80005e0:	785b      	ldrb	r3, [r3, #1]
 80005e2:	f043 0320 	orr.w	r3, r3, #32
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f895 	bl	8000718 <LCD_Cmd_Low>
	/* Turn the display on with no cursor or blinking default */
	LCD_Opts_Low.DisplayControl = LCD_DISPLAYON;
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <LCD_Init_Low+0xa4>)
 80005f0:	2204      	movs	r2, #4
 80005f2:	701a      	strb	r2, [r3, #0]
	LCD_DisplayOn_Low();
 80005f4:	f000 f87a 	bl	80006ec <LCD_DisplayOn_Low>
	LCD_Clear_Low();
 80005f8:	f000 f812 	bl	8000620 <LCD_Clear_Low>
	/* Default font directions */
	LCD_Opts_Low.DisplayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <LCD_Init_Low+0xa4>)
 80005fe:	2202      	movs	r2, #2
 8000600:	709a      	strb	r2, [r3, #2]
	LCD_Cmd_Low(LCD_ENTRYMODESET | LCD_Opts_Low.DisplayMode);
 8000602:	4b06      	ldr	r3, [pc, #24]	; (800061c <LCD_Init_Low+0xa4>)
 8000604:	789b      	ldrb	r3, [r3, #2]
 8000606:	f043 0304 	orr.w	r3, r3, #4
 800060a:	b2db      	uxtb	r3, r3
 800060c:	4618      	mov	r0, r3
 800060e:	f000 f883 	bl	8000718 <LCD_Cmd_Low>
	LCD_Delay_ms(5);
 8000612:	2005      	movs	r0, #5
 8000614:	f7ff fdd8 	bl	80001c8 <LCD_Delay_ms>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000094 	.word	0x20000094

08000620 <LCD_Clear_Low>:
//############################################################################################
void LCD_Clear_Low(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	LCD_Cmd_Low(LCD_CLEARDISPLAY);
 8000624:	2001      	movs	r0, #1
 8000626:	f000 f877 	bl	8000718 <LCD_Cmd_Low>
	LCD_Delay_ms(5);
 800062a:	2005      	movs	r0, #5
 800062c:	f7ff fdcc 	bl	80001c8 <LCD_Delay_ms>
}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}

08000634 <LCD_Puts_Low>:
//############################################################################################
void LCD_Puts_Low(uint8_t x, uint8_t y, char* str)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	603a      	str	r2, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
 8000640:	460b      	mov	r3, r1
 8000642:	71bb      	strb	r3, [r7, #6]
	LCD_CursorSet_Low(x, y);
 8000644:	79ba      	ldrb	r2, [r7, #6]
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4611      	mov	r1, r2
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f8e4 	bl	8000818 <LCD_CursorSet_Low>
	while (*str)
 8000650:	e040      	b.n	80006d4 <LCD_Puts_Low+0xa0>
  {
		if (LCD_Opts_Low.currentX >= _LCD_COLS)
 8000652:	4b25      	ldr	r3, [pc, #148]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000654:	78db      	ldrb	r3, [r3, #3]
 8000656:	2b27      	cmp	r3, #39	; 0x27
 8000658:	d910      	bls.n	800067c <LCD_Puts_Low+0x48>
    {
			LCD_Opts_Low.currentX = 0;
 800065a:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <LCD_Puts_Low+0xb4>)
 800065c:	2200      	movs	r2, #0
 800065e:	70da      	strb	r2, [r3, #3]
			LCD_Opts_Low.currentY++;
 8000660:	4b21      	ldr	r3, [pc, #132]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000662:	791b      	ldrb	r3, [r3, #4]
 8000664:	3301      	adds	r3, #1
 8000666:	b2da      	uxtb	r2, r3
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <LCD_Puts_Low+0xb4>)
 800066a:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet_Low(LCD_Opts_Low.currentX, LCD_Opts_Low.currentY);
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <LCD_Puts_Low+0xb4>)
 800066e:	78db      	ldrb	r3, [r3, #3]
 8000670:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000672:	7912      	ldrb	r2, [r2, #4]
 8000674:	4611      	mov	r1, r2
 8000676:	4618      	mov	r0, r3
 8000678:	f000 f8ce 	bl	8000818 <LCD_CursorSet_Low>
		}
		if (*str == '\n')
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b0a      	cmp	r3, #10
 8000682:	d10e      	bne.n	80006a2 <LCD_Puts_Low+0x6e>
    {
			LCD_Opts_Low.currentY++;
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	3301      	adds	r3, #1
 800068a:	b2da      	uxtb	r2, r3
 800068c:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <LCD_Puts_Low+0xb4>)
 800068e:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet_Low(LCD_Opts_Low.currentX, LCD_Opts_Low.currentY);
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000692:	78db      	ldrb	r3, [r3, #3]
 8000694:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <LCD_Puts_Low+0xb4>)
 8000696:	7912      	ldrb	r2, [r2, #4]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f8bc 	bl	8000818 <LCD_CursorSet_Low>
 80006a0:	e015      	b.n	80006ce <LCD_Puts_Low+0x9a>
		}
    else if (*str == '\r')
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b0d      	cmp	r3, #13
 80006a8:	d106      	bne.n	80006b8 <LCD_Puts_Low+0x84>
    {
			LCD_CursorSet_Low(0, LCD_Opts_Low.currentY);
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <LCD_Puts_Low+0xb4>)
 80006ac:	791b      	ldrb	r3, [r3, #4]
 80006ae:	4619      	mov	r1, r3
 80006b0:	2000      	movs	r0, #0
 80006b2:	f000 f8b1 	bl	8000818 <LCD_CursorSet_Low>
 80006b6:	e00a      	b.n	80006ce <LCD_Puts_Low+0x9a>
		}
    else
    {
			LCD_Data_Low(*str);
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 f849 	bl	8000754 <LCD_Data_Low>
			LCD_Opts_Low.currentX++;
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <LCD_Puts_Low+0xb4>)
 80006c4:	78db      	ldrb	r3, [r3, #3]
 80006c6:	3301      	adds	r3, #1
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <LCD_Puts_Low+0xb4>)
 80006cc:	70da      	strb	r2, [r3, #3]
		}
		str++;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	3301      	adds	r3, #1
 80006d2:	603b      	str	r3, [r7, #0]
	while (*str)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d1ba      	bne.n	8000652 <LCD_Puts_Low+0x1e>
	}
}
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000094 	.word	0x20000094

080006ec <LCD_DisplayOn_Low>:
//############################################################################################
void LCD_DisplayOn_Low(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	LCD_Opts_Low.DisplayControl |= LCD_DISPLAYON;
 80006f0:	4b08      	ldr	r3, [pc, #32]	; (8000714 <LCD_DisplayOn_Low+0x28>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <LCD_DisplayOn_Low+0x28>)
 80006fc:	701a      	strb	r2, [r3, #0]
	LCD_Cmd_Low(LCD_DISPLAYCONTROL | LCD_Opts_Low.DisplayControl);
 80006fe:	4b05      	ldr	r3, [pc, #20]	; (8000714 <LCD_DisplayOn_Low+0x28>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	f043 0308 	orr.w	r3, r3, #8
 8000706:	b2db      	uxtb	r3, r3
 8000708:	4618      	mov	r0, r3
 800070a:	f000 f805 	bl	8000718 <LCD_Cmd_Low>
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000094 	.word	0x20000094

08000718 <LCD_Cmd_Low>:
	LCD_CursorSet_Low(x, y);
	LCD_Data_Low(location);
}
//############################################################################################
static void LCD_Cmd_Low(uint8_t cmd)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
	LCD_RS_LOW;
 8000722:	2200      	movs	r2, #0
 8000724:	2120      	movs	r1, #32
 8000726:	480a      	ldr	r0, [pc, #40]	; (8000750 <LCD_Cmd_Low+0x38>)
 8000728:	f002 fb8a 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_Cmd4bit_Low(cmd >> 4);
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	091b      	lsrs	r3, r3, #4
 8000730:	b2db      	uxtb	r3, r3
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f82c 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Cmd4bit_Low(cmd & 0x0F);
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	f003 030f 	and.w	r3, r3, #15
 800073e:	b2db      	uxtb	r3, r3
 8000740:	4618      	mov	r0, r3
 8000742:	f000 f825 	bl	8000790 <LCD_Cmd4bit_Low>
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40010800 	.word	0x40010800

08000754 <LCD_Data_Low>:
//############################################################################################
static void LCD_Data_Low(uint8_t data)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
	LCD_RS_HIGH;
 800075e:	2201      	movs	r2, #1
 8000760:	2120      	movs	r1, #32
 8000762:	480a      	ldr	r0, [pc, #40]	; (800078c <LCD_Data_Low+0x38>)
 8000764:	f002 fb6c 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_Cmd4bit_Low(data >> 4);
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	091b      	lsrs	r3, r3, #4
 800076c:	b2db      	uxtb	r3, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f000 f80e 	bl	8000790 <LCD_Cmd4bit_Low>
	LCD_Cmd4bit_Low(data & 0x0F);
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	f003 030f 	and.w	r3, r3, #15
 800077a:	b2db      	uxtb	r3, r3
 800077c:	4618      	mov	r0, r3
 800077e:	f000 f807 	bl	8000790 <LCD_Cmd4bit_Low>
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40010800 	.word	0x40010800

08000790 <LCD_Cmd4bit_Low>:
//############################################################################################
static void LCD_Cmd4bit_Low(uint8_t cmd)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(_LCD_D7_PORT, _LCD_D7_PIN, (GPIO_PinState)(cmd & 0x08));
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	f003 0308 	and.w	r3, r3, #8
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	461a      	mov	r2, r3
 80007a4:	2102      	movs	r1, #2
 80007a6:	481a      	ldr	r0, [pc, #104]	; (8000810 <LCD_Cmd4bit_Low+0x80>)
 80007a8:	f002 fb4a 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D6_PORT, _LCD_D6_PIN, (GPIO_PinState)(cmd & 0x04));
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	461a      	mov	r2, r3
 80007b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007ba:	4816      	ldr	r0, [pc, #88]	; (8000814 <LCD_Cmd4bit_Low+0x84>)
 80007bc:	f002 fb40 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D5_PORT, _LCD_D5_PIN, (GPIO_PinState)(cmd & 0x02));
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	461a      	mov	r2, r3
 80007ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ce:	4811      	ldr	r0, [pc, #68]	; (8000814 <LCD_Cmd4bit_Low+0x84>)
 80007d0:	f002 fb36 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D4_PORT, _LCD_D4_PIN, (GPIO_PinState)(cmd & 0x01));
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	461a      	mov	r2, r3
 80007de:	2101      	movs	r1, #1
 80007e0:	480b      	ldr	r0, [pc, #44]	; (8000810 <LCD_Cmd4bit_Low+0x80>)
 80007e2:	f002 fb2d 	bl	8002e40 <HAL_GPIO_WritePin>
	LCD_E_2_BLINK;
 80007e6:	2201      	movs	r2, #1
 80007e8:	2110      	movs	r1, #16
 80007ea:	4809      	ldr	r0, [pc, #36]	; (8000810 <LCD_Cmd4bit_Low+0x80>)
 80007ec:	f002 fb28 	bl	8002e40 <HAL_GPIO_WritePin>
 80007f0:	2032      	movs	r0, #50	; 0x32
 80007f2:	f7ff fcad 	bl	8000150 <LCD_Delay_us>
 80007f6:	2200      	movs	r2, #0
 80007f8:	2110      	movs	r1, #16
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <LCD_Cmd4bit_Low+0x80>)
 80007fc:	f002 fb20 	bl	8002e40 <HAL_GPIO_WritePin>
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f7ff fca5 	bl	8000150 <LCD_Delay_us>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40010800 	.word	0x40010800
 8000814:	40011000 	.word	0x40011000

08000818 <LCD_CursorSet_Low>:
//############################################################################################
static void LCD_CursorSet_Low(uint8_t col, uint8_t row)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	460a      	mov	r2, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <LCD_CursorSet_Low+0x54>)
 800082a:	60fb      	str	r3, [r7, #12]
	if (row >= _LCD_ROWS)
 800082c:	79bb      	ldrb	r3, [r7, #6]
 800082e:	2b03      	cmp	r3, #3
 8000830:	d901      	bls.n	8000836 <LCD_CursorSet_Low+0x1e>
		row = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	71bb      	strb	r3, [r7, #6]
	LCD_Opts_Low.currentX = col;
 8000836:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <LCD_CursorSet_Low+0x58>)
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	70d3      	strb	r3, [r2, #3]
	LCD_Opts_Low.currentY = row;
 800083c:	4a0c      	ldr	r2, [pc, #48]	; (8000870 <LCD_CursorSet_Low+0x58>)
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	7113      	strb	r3, [r2, #4]
	LCD_Cmd_Low(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000842:	79bb      	ldrb	r3, [r7, #6]
 8000844:	3310      	adds	r3, #16
 8000846:	443b      	add	r3, r7
 8000848:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	4413      	add	r3, r2
 8000850:	b2db      	uxtb	r3, r3
 8000852:	b25b      	sxtb	r3, r3
 8000854:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000858:	b25b      	sxtb	r3, r3
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff5b 	bl	8000718 <LCD_Cmd_Low>
}
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	54144000 	.word	0x54144000
 8000870:	20000094 	.word	0x20000094

08000874 <LCD_Init>:

void LCD_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
	  LCD_Init_Port();
 8000878:	f7ff fe32 	bl	80004e0 <LCD_Init_Port>
	  LCD_Init_High();
 800087c:	f7ff fcb2 	bl	80001e4 <LCD_Init_High>
	  LCD_Init_Low();
 8000880:	f7ff fe7a 	bl	8000578 <LCD_Init_Low>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}

08000888 <delay_us>:
#include "tim.h"
#include "ads1256_defs.h"           // ���������� ����������� ��������� � ������ ���������� ADS1256
#include "ads1256.h"                // ��������� ��������� ������� � �����

void delay_us (uint16_t us)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <delay_us+0x2c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2200      	movs	r2, #0
 8000898:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 800089a:	bf00      	nop
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <delay_us+0x2c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008a2:	88fb      	ldrh	r3, [r7, #6]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d3f9      	bcc.n	800089c <delay_us+0x14>
}
 80008a8:	bf00      	nop
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	20000108 	.word	0x20000108

080008b8 <ADS1256_Log_DumpRegisters>:


  //-------------------------------------
  // ����������� �� ���������� � ������������� � ���������� ������� ������� �������� ���� ���������
  void ADS1256_Log_DumpRegisters(uint8_t* caption)
  {
 80008b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ba:	b08b      	sub	sp, #44	; 0x2c
 80008bc:	af06      	add	r7, sp, #24
 80008be:	6078      	str	r0, [r7, #4]
   
    uint8_t value;
    printf("\r\n\r\n%s\r\n", caption);
 80008c0:	6879      	ldr	r1, [r7, #4]
 80008c2:	48a9      	ldr	r0, [pc, #676]	; (8000b68 <ADS1256_Log_DumpRegisters+0x2b0>)
 80008c4:	f005 fe4c 	bl	8006560 <iprintf>
    printf("--- ADS1256 driver / DUMP REGISTERS (start) ---\r\n");
 80008c8:	48a8      	ldr	r0, [pc, #672]	; (8000b6c <ADS1256_Log_DumpRegisters+0x2b4>)
 80008ca:	f005 fecf 	bl	800666c <puts>
    ADS1256_CS_ON();
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d4:	48a6      	ldr	r0, [pc, #664]	; (8000b70 <ADS1256_Log_DumpRegisters+0x2b8>)
 80008d6:	f002 fab3 	bl	8002e40 <HAL_GPIO_WritePin>
    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_STATUS);
 80008da:	2000      	movs	r0, #0
 80008dc:	f000 fc06 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 80008e0:	4603      	mov	r3, r0
 80008e2:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_STATUS (0x00) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 80008e4:	7bfe      	ldrb	r6, [r7, #15]
 80008e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	da02      	bge.n	80008f4 <ADS1256_Log_DumpRegisters+0x3c>
 80008ee:	f04f 0c31 	mov.w	ip, #49	; 0x31
 80008f2:	e001      	b.n	80008f8 <ADS1256_Log_DumpRegisters+0x40>
 80008f4:	f04f 0c30 	mov.w	ip, #48	; 0x30
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d002      	beq.n	8000908 <ADS1256_Log_DumpRegisters+0x50>
 8000902:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000906:	e001      	b.n	800090c <ADS1256_Log_DumpRegisters+0x54>
 8000908:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	f003 0320 	and.w	r3, r3, #32
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <ADS1256_Log_DumpRegisters+0x62>
 8000916:	2331      	movs	r3, #49	; 0x31
 8000918:	e000      	b.n	800091c <ADS1256_Log_DumpRegisters+0x64>
 800091a:	2330      	movs	r3, #48	; 0x30
 800091c:	7bfa      	ldrb	r2, [r7, #15]
 800091e:	f002 0210 	and.w	r2, r2, #16
 8000922:	2a00      	cmp	r2, #0
 8000924:	d001      	beq.n	800092a <ADS1256_Log_DumpRegisters+0x72>
 8000926:	2231      	movs	r2, #49	; 0x31
 8000928:	e000      	b.n	800092c <ADS1256_Log_DumpRegisters+0x74>
 800092a:	2230      	movs	r2, #48	; 0x30
 800092c:	7bf9      	ldrb	r1, [r7, #15]
 800092e:	f001 0108 	and.w	r1, r1, #8
 8000932:	2900      	cmp	r1, #0
 8000934:	d001      	beq.n	800093a <ADS1256_Log_DumpRegisters+0x82>
 8000936:	2131      	movs	r1, #49	; 0x31
 8000938:	e000      	b.n	800093c <ADS1256_Log_DumpRegisters+0x84>
 800093a:	2130      	movs	r1, #48	; 0x30
 800093c:	7bf8      	ldrb	r0, [r7, #15]
 800093e:	f000 0004 	and.w	r0, r0, #4
 8000942:	2800      	cmp	r0, #0
 8000944:	d001      	beq.n	800094a <ADS1256_Log_DumpRegisters+0x92>
 8000946:	2031      	movs	r0, #49	; 0x31
 8000948:	e000      	b.n	800094c <ADS1256_Log_DumpRegisters+0x94>
 800094a:	2030      	movs	r0, #48	; 0x30
 800094c:	7bfc      	ldrb	r4, [r7, #15]
 800094e:	f004 0402 	and.w	r4, r4, #2
 8000952:	2c00      	cmp	r4, #0
 8000954:	d001      	beq.n	800095a <ADS1256_Log_DumpRegisters+0xa2>
 8000956:	2431      	movs	r4, #49	; 0x31
 8000958:	e000      	b.n	800095c <ADS1256_Log_DumpRegisters+0xa4>
 800095a:	2430      	movs	r4, #48	; 0x30
 800095c:	7bfd      	ldrb	r5, [r7, #15]
 800095e:	f005 0501 	and.w	r5, r5, #1
 8000962:	2d00      	cmp	r5, #0
 8000964:	d001      	beq.n	800096a <ADS1256_Log_DumpRegisters+0xb2>
 8000966:	2531      	movs	r5, #49	; 0x31
 8000968:	e000      	b.n	800096c <ADS1256_Log_DumpRegisters+0xb4>
 800096a:	2530      	movs	r5, #48	; 0x30
 800096c:	9505      	str	r5, [sp, #20]
 800096e:	9404      	str	r4, [sp, #16]
 8000970:	9003      	str	r0, [sp, #12]
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9201      	str	r2, [sp, #4]
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	4673      	mov	r3, lr
 800097a:	4662      	mov	r2, ip
 800097c:	4631      	mov	r1, r6
 800097e:	487d      	ldr	r0, [pc, #500]	; (8000b74 <ADS1256_Log_DumpRegisters+0x2bc>)
 8000980:	f005 fdee 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_MUX);
 8000984:	2001      	movs	r0, #1
 8000986:	f000 fbb1 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 800098a:	4603      	mov	r3, r0
 800098c:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_MUX    (0x01) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 800098e:	7bfe      	ldrb	r6, [r7, #15]
 8000990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000994:	2b00      	cmp	r3, #0
 8000996:	da02      	bge.n	800099e <ADS1256_Log_DumpRegisters+0xe6>
 8000998:	f04f 0c31 	mov.w	ip, #49	; 0x31
 800099c:	e001      	b.n	80009a2 <ADS1256_Log_DumpRegisters+0xea>
 800099e:	f04f 0c30 	mov.w	ip, #48	; 0x30
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d002      	beq.n	80009b2 <ADS1256_Log_DumpRegisters+0xfa>
 80009ac:	f04f 0e31 	mov.w	lr, #49	; 0x31
 80009b0:	e001      	b.n	80009b6 <ADS1256_Log_DumpRegisters+0xfe>
 80009b2:	f04f 0e30 	mov.w	lr, #48	; 0x30
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
 80009b8:	f003 0320 	and.w	r3, r3, #32
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <ADS1256_Log_DumpRegisters+0x10c>
 80009c0:	2331      	movs	r3, #49	; 0x31
 80009c2:	e000      	b.n	80009c6 <ADS1256_Log_DumpRegisters+0x10e>
 80009c4:	2330      	movs	r3, #48	; 0x30
 80009c6:	7bfa      	ldrb	r2, [r7, #15]
 80009c8:	f002 0210 	and.w	r2, r2, #16
 80009cc:	2a00      	cmp	r2, #0
 80009ce:	d001      	beq.n	80009d4 <ADS1256_Log_DumpRegisters+0x11c>
 80009d0:	2231      	movs	r2, #49	; 0x31
 80009d2:	e000      	b.n	80009d6 <ADS1256_Log_DumpRegisters+0x11e>
 80009d4:	2230      	movs	r2, #48	; 0x30
 80009d6:	7bf9      	ldrb	r1, [r7, #15]
 80009d8:	f001 0108 	and.w	r1, r1, #8
 80009dc:	2900      	cmp	r1, #0
 80009de:	d001      	beq.n	80009e4 <ADS1256_Log_DumpRegisters+0x12c>
 80009e0:	2131      	movs	r1, #49	; 0x31
 80009e2:	e000      	b.n	80009e6 <ADS1256_Log_DumpRegisters+0x12e>
 80009e4:	2130      	movs	r1, #48	; 0x30
 80009e6:	7bf8      	ldrb	r0, [r7, #15]
 80009e8:	f000 0004 	and.w	r0, r0, #4
 80009ec:	2800      	cmp	r0, #0
 80009ee:	d001      	beq.n	80009f4 <ADS1256_Log_DumpRegisters+0x13c>
 80009f0:	2031      	movs	r0, #49	; 0x31
 80009f2:	e000      	b.n	80009f6 <ADS1256_Log_DumpRegisters+0x13e>
 80009f4:	2030      	movs	r0, #48	; 0x30
 80009f6:	7bfc      	ldrb	r4, [r7, #15]
 80009f8:	f004 0402 	and.w	r4, r4, #2
 80009fc:	2c00      	cmp	r4, #0
 80009fe:	d001      	beq.n	8000a04 <ADS1256_Log_DumpRegisters+0x14c>
 8000a00:	2431      	movs	r4, #49	; 0x31
 8000a02:	e000      	b.n	8000a06 <ADS1256_Log_DumpRegisters+0x14e>
 8000a04:	2430      	movs	r4, #48	; 0x30
 8000a06:	7bfd      	ldrb	r5, [r7, #15]
 8000a08:	f005 0501 	and.w	r5, r5, #1
 8000a0c:	2d00      	cmp	r5, #0
 8000a0e:	d001      	beq.n	8000a14 <ADS1256_Log_DumpRegisters+0x15c>
 8000a10:	2531      	movs	r5, #49	; 0x31
 8000a12:	e000      	b.n	8000a16 <ADS1256_Log_DumpRegisters+0x15e>
 8000a14:	2530      	movs	r5, #48	; 0x30
 8000a16:	9505      	str	r5, [sp, #20]
 8000a18:	9404      	str	r4, [sp, #16]
 8000a1a:	9003      	str	r0, [sp, #12]
 8000a1c:	9102      	str	r1, [sp, #8]
 8000a1e:	9201      	str	r2, [sp, #4]
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	4673      	mov	r3, lr
 8000a24:	4662      	mov	r2, ip
 8000a26:	4631      	mov	r1, r6
 8000a28:	4853      	ldr	r0, [pc, #332]	; (8000b78 <ADS1256_Log_DumpRegisters+0x2c0>)
 8000a2a:	f005 fd99 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_ADCON);
 8000a2e:	2002      	movs	r0, #2
 8000a30:	f000 fb5c 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000a34:	4603      	mov	r3, r0
 8000a36:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_ADCON  (0x02) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000a38:	7bfe      	ldrb	r6, [r7, #15]
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	da02      	bge.n	8000a48 <ADS1256_Log_DumpRegisters+0x190>
 8000a42:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000a46:	e001      	b.n	8000a4c <ADS1256_Log_DumpRegisters+0x194>
 8000a48:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <ADS1256_Log_DumpRegisters+0x1a4>
 8000a56:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000a5a:	e001      	b.n	8000a60 <ADS1256_Log_DumpRegisters+0x1a8>
 8000a5c:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	f003 0320 	and.w	r3, r3, #32
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <ADS1256_Log_DumpRegisters+0x1b6>
 8000a6a:	2331      	movs	r3, #49	; 0x31
 8000a6c:	e000      	b.n	8000a70 <ADS1256_Log_DumpRegisters+0x1b8>
 8000a6e:	2330      	movs	r3, #48	; 0x30
 8000a70:	7bfa      	ldrb	r2, [r7, #15]
 8000a72:	f002 0210 	and.w	r2, r2, #16
 8000a76:	2a00      	cmp	r2, #0
 8000a78:	d001      	beq.n	8000a7e <ADS1256_Log_DumpRegisters+0x1c6>
 8000a7a:	2231      	movs	r2, #49	; 0x31
 8000a7c:	e000      	b.n	8000a80 <ADS1256_Log_DumpRegisters+0x1c8>
 8000a7e:	2230      	movs	r2, #48	; 0x30
 8000a80:	7bf9      	ldrb	r1, [r7, #15]
 8000a82:	f001 0108 	and.w	r1, r1, #8
 8000a86:	2900      	cmp	r1, #0
 8000a88:	d001      	beq.n	8000a8e <ADS1256_Log_DumpRegisters+0x1d6>
 8000a8a:	2131      	movs	r1, #49	; 0x31
 8000a8c:	e000      	b.n	8000a90 <ADS1256_Log_DumpRegisters+0x1d8>
 8000a8e:	2130      	movs	r1, #48	; 0x30
 8000a90:	7bf8      	ldrb	r0, [r7, #15]
 8000a92:	f000 0004 	and.w	r0, r0, #4
 8000a96:	2800      	cmp	r0, #0
 8000a98:	d001      	beq.n	8000a9e <ADS1256_Log_DumpRegisters+0x1e6>
 8000a9a:	2031      	movs	r0, #49	; 0x31
 8000a9c:	e000      	b.n	8000aa0 <ADS1256_Log_DumpRegisters+0x1e8>
 8000a9e:	2030      	movs	r0, #48	; 0x30
 8000aa0:	7bfc      	ldrb	r4, [r7, #15]
 8000aa2:	f004 0402 	and.w	r4, r4, #2
 8000aa6:	2c00      	cmp	r4, #0
 8000aa8:	d001      	beq.n	8000aae <ADS1256_Log_DumpRegisters+0x1f6>
 8000aaa:	2431      	movs	r4, #49	; 0x31
 8000aac:	e000      	b.n	8000ab0 <ADS1256_Log_DumpRegisters+0x1f8>
 8000aae:	2430      	movs	r4, #48	; 0x30
 8000ab0:	7bfd      	ldrb	r5, [r7, #15]
 8000ab2:	f005 0501 	and.w	r5, r5, #1
 8000ab6:	2d00      	cmp	r5, #0
 8000ab8:	d001      	beq.n	8000abe <ADS1256_Log_DumpRegisters+0x206>
 8000aba:	2531      	movs	r5, #49	; 0x31
 8000abc:	e000      	b.n	8000ac0 <ADS1256_Log_DumpRegisters+0x208>
 8000abe:	2530      	movs	r5, #48	; 0x30
 8000ac0:	9505      	str	r5, [sp, #20]
 8000ac2:	9404      	str	r4, [sp, #16]
 8000ac4:	9003      	str	r0, [sp, #12]
 8000ac6:	9102      	str	r1, [sp, #8]
 8000ac8:	9201      	str	r2, [sp, #4]
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	4673      	mov	r3, lr
 8000ace:	4662      	mov	r2, ip
 8000ad0:	4631      	mov	r1, r6
 8000ad2:	482a      	ldr	r0, [pc, #168]	; (8000b7c <ADS1256_Log_DumpRegisters+0x2c4>)
 8000ad4:	f005 fd44 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_DRATE);
 8000ad8:	2003      	movs	r0, #3
 8000ada:	f000 fb07 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_DRATE  (0x03) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000ae2:	7bfe      	ldrb	r6, [r7, #15]
 8000ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	da02      	bge.n	8000af2 <ADS1256_Log_DumpRegisters+0x23a>
 8000aec:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000af0:	e001      	b.n	8000af6 <ADS1256_Log_DumpRegisters+0x23e>
 8000af2:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000af6:	7bfb      	ldrb	r3, [r7, #15]
 8000af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d002      	beq.n	8000b06 <ADS1256_Log_DumpRegisters+0x24e>
 8000b00:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000b04:	e001      	b.n	8000b0a <ADS1256_Log_DumpRegisters+0x252>
 8000b06:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	f003 0320 	and.w	r3, r3, #32
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <ADS1256_Log_DumpRegisters+0x260>
 8000b14:	2331      	movs	r3, #49	; 0x31
 8000b16:	e000      	b.n	8000b1a <ADS1256_Log_DumpRegisters+0x262>
 8000b18:	2330      	movs	r3, #48	; 0x30
 8000b1a:	7bfa      	ldrb	r2, [r7, #15]
 8000b1c:	f002 0210 	and.w	r2, r2, #16
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	d001      	beq.n	8000b28 <ADS1256_Log_DumpRegisters+0x270>
 8000b24:	2231      	movs	r2, #49	; 0x31
 8000b26:	e000      	b.n	8000b2a <ADS1256_Log_DumpRegisters+0x272>
 8000b28:	2230      	movs	r2, #48	; 0x30
 8000b2a:	7bf9      	ldrb	r1, [r7, #15]
 8000b2c:	f001 0108 	and.w	r1, r1, #8
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d001      	beq.n	8000b38 <ADS1256_Log_DumpRegisters+0x280>
 8000b34:	2131      	movs	r1, #49	; 0x31
 8000b36:	e000      	b.n	8000b3a <ADS1256_Log_DumpRegisters+0x282>
 8000b38:	2130      	movs	r1, #48	; 0x30
 8000b3a:	7bf8      	ldrb	r0, [r7, #15]
 8000b3c:	f000 0004 	and.w	r0, r0, #4
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d001      	beq.n	8000b48 <ADS1256_Log_DumpRegisters+0x290>
 8000b44:	2031      	movs	r0, #49	; 0x31
 8000b46:	e000      	b.n	8000b4a <ADS1256_Log_DumpRegisters+0x292>
 8000b48:	2030      	movs	r0, #48	; 0x30
 8000b4a:	7bfc      	ldrb	r4, [r7, #15]
 8000b4c:	f004 0402 	and.w	r4, r4, #2
 8000b50:	2c00      	cmp	r4, #0
 8000b52:	d001      	beq.n	8000b58 <ADS1256_Log_DumpRegisters+0x2a0>
 8000b54:	2431      	movs	r4, #49	; 0x31
 8000b56:	e000      	b.n	8000b5a <ADS1256_Log_DumpRegisters+0x2a2>
 8000b58:	2430      	movs	r4, #48	; 0x30
 8000b5a:	7bfd      	ldrb	r5, [r7, #15]
 8000b5c:	f005 0501 	and.w	r5, r5, #1
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d00d      	beq.n	8000b80 <ADS1256_Log_DumpRegisters+0x2c8>
 8000b64:	2531      	movs	r5, #49	; 0x31
 8000b66:	e00c      	b.n	8000b82 <ADS1256_Log_DumpRegisters+0x2ca>
 8000b68:	080075e4 	.word	0x080075e4
 8000b6c:	080075f0 	.word	0x080075f0
 8000b70:	40010c00 	.word	0x40010c00
 8000b74:	08007624 	.word	0x08007624
 8000b78:	08007664 	.word	0x08007664
 8000b7c:	080076a4 	.word	0x080076a4
 8000b80:	2530      	movs	r5, #48	; 0x30
 8000b82:	9505      	str	r5, [sp, #20]
 8000b84:	9404      	str	r4, [sp, #16]
 8000b86:	9003      	str	r0, [sp, #12]
 8000b88:	9102      	str	r1, [sp, #8]
 8000b8a:	9201      	str	r2, [sp, #4]
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	4673      	mov	r3, lr
 8000b90:	4662      	mov	r2, ip
 8000b92:	4631      	mov	r1, r6
 8000b94:	48a4      	ldr	r0, [pc, #656]	; (8000e28 <ADS1256_Log_DumpRegisters+0x570>)
 8000b96:	f005 fce3 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_IO);
 8000b9a:	2004      	movs	r0, #4
 8000b9c:	f000 faa6 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_IO     (0X04) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000ba4:	7bfe      	ldrb	r6, [r7, #15]
 8000ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	da02      	bge.n	8000bb4 <ADS1256_Log_DumpRegisters+0x2fc>
 8000bae:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000bb2:	e001      	b.n	8000bb8 <ADS1256_Log_DumpRegisters+0x300>
 8000bb4:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d002      	beq.n	8000bc8 <ADS1256_Log_DumpRegisters+0x310>
 8000bc2:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000bc6:	e001      	b.n	8000bcc <ADS1256_Log_DumpRegisters+0x314>
 8000bc8:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	f003 0320 	and.w	r3, r3, #32
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <ADS1256_Log_DumpRegisters+0x322>
 8000bd6:	2331      	movs	r3, #49	; 0x31
 8000bd8:	e000      	b.n	8000bdc <ADS1256_Log_DumpRegisters+0x324>
 8000bda:	2330      	movs	r3, #48	; 0x30
 8000bdc:	7bfa      	ldrb	r2, [r7, #15]
 8000bde:	f002 0210 	and.w	r2, r2, #16
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d001      	beq.n	8000bea <ADS1256_Log_DumpRegisters+0x332>
 8000be6:	2231      	movs	r2, #49	; 0x31
 8000be8:	e000      	b.n	8000bec <ADS1256_Log_DumpRegisters+0x334>
 8000bea:	2230      	movs	r2, #48	; 0x30
 8000bec:	7bf9      	ldrb	r1, [r7, #15]
 8000bee:	f001 0108 	and.w	r1, r1, #8
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	d001      	beq.n	8000bfa <ADS1256_Log_DumpRegisters+0x342>
 8000bf6:	2131      	movs	r1, #49	; 0x31
 8000bf8:	e000      	b.n	8000bfc <ADS1256_Log_DumpRegisters+0x344>
 8000bfa:	2130      	movs	r1, #48	; 0x30
 8000bfc:	7bf8      	ldrb	r0, [r7, #15]
 8000bfe:	f000 0004 	and.w	r0, r0, #4
 8000c02:	2800      	cmp	r0, #0
 8000c04:	d001      	beq.n	8000c0a <ADS1256_Log_DumpRegisters+0x352>
 8000c06:	2031      	movs	r0, #49	; 0x31
 8000c08:	e000      	b.n	8000c0c <ADS1256_Log_DumpRegisters+0x354>
 8000c0a:	2030      	movs	r0, #48	; 0x30
 8000c0c:	7bfc      	ldrb	r4, [r7, #15]
 8000c0e:	f004 0402 	and.w	r4, r4, #2
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d001      	beq.n	8000c1a <ADS1256_Log_DumpRegisters+0x362>
 8000c16:	2431      	movs	r4, #49	; 0x31
 8000c18:	e000      	b.n	8000c1c <ADS1256_Log_DumpRegisters+0x364>
 8000c1a:	2430      	movs	r4, #48	; 0x30
 8000c1c:	7bfd      	ldrb	r5, [r7, #15]
 8000c1e:	f005 0501 	and.w	r5, r5, #1
 8000c22:	2d00      	cmp	r5, #0
 8000c24:	d001      	beq.n	8000c2a <ADS1256_Log_DumpRegisters+0x372>
 8000c26:	2531      	movs	r5, #49	; 0x31
 8000c28:	e000      	b.n	8000c2c <ADS1256_Log_DumpRegisters+0x374>
 8000c2a:	2530      	movs	r5, #48	; 0x30
 8000c2c:	9505      	str	r5, [sp, #20]
 8000c2e:	9404      	str	r4, [sp, #16]
 8000c30:	9003      	str	r0, [sp, #12]
 8000c32:	9102      	str	r1, [sp, #8]
 8000c34:	9201      	str	r2, [sp, #4]
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	4673      	mov	r3, lr
 8000c3a:	4662      	mov	r2, ip
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	487b      	ldr	r0, [pc, #492]	; (8000e2c <ADS1256_Log_DumpRegisters+0x574>)
 8000c40:	f005 fc8e 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_OFC0);
 8000c44:	2005      	movs	r0, #5
 8000c46:	f000 fa51 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_OFC0   (0x05) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000c4e:	7bfe      	ldrb	r6, [r7, #15]
 8000c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	da02      	bge.n	8000c5e <ADS1256_Log_DumpRegisters+0x3a6>
 8000c58:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000c5c:	e001      	b.n	8000c62 <ADS1256_Log_DumpRegisters+0x3aa>
 8000c5e:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
 8000c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <ADS1256_Log_DumpRegisters+0x3ba>
 8000c6c:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000c70:	e001      	b.n	8000c76 <ADS1256_Log_DumpRegisters+0x3be>
 8000c72:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	f003 0320 	and.w	r3, r3, #32
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <ADS1256_Log_DumpRegisters+0x3cc>
 8000c80:	2331      	movs	r3, #49	; 0x31
 8000c82:	e000      	b.n	8000c86 <ADS1256_Log_DumpRegisters+0x3ce>
 8000c84:	2330      	movs	r3, #48	; 0x30
 8000c86:	7bfa      	ldrb	r2, [r7, #15]
 8000c88:	f002 0210 	and.w	r2, r2, #16
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d001      	beq.n	8000c94 <ADS1256_Log_DumpRegisters+0x3dc>
 8000c90:	2231      	movs	r2, #49	; 0x31
 8000c92:	e000      	b.n	8000c96 <ADS1256_Log_DumpRegisters+0x3de>
 8000c94:	2230      	movs	r2, #48	; 0x30
 8000c96:	7bf9      	ldrb	r1, [r7, #15]
 8000c98:	f001 0108 	and.w	r1, r1, #8
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	d001      	beq.n	8000ca4 <ADS1256_Log_DumpRegisters+0x3ec>
 8000ca0:	2131      	movs	r1, #49	; 0x31
 8000ca2:	e000      	b.n	8000ca6 <ADS1256_Log_DumpRegisters+0x3ee>
 8000ca4:	2130      	movs	r1, #48	; 0x30
 8000ca6:	7bf8      	ldrb	r0, [r7, #15]
 8000ca8:	f000 0004 	and.w	r0, r0, #4
 8000cac:	2800      	cmp	r0, #0
 8000cae:	d001      	beq.n	8000cb4 <ADS1256_Log_DumpRegisters+0x3fc>
 8000cb0:	2031      	movs	r0, #49	; 0x31
 8000cb2:	e000      	b.n	8000cb6 <ADS1256_Log_DumpRegisters+0x3fe>
 8000cb4:	2030      	movs	r0, #48	; 0x30
 8000cb6:	7bfc      	ldrb	r4, [r7, #15]
 8000cb8:	f004 0402 	and.w	r4, r4, #2
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d001      	beq.n	8000cc4 <ADS1256_Log_DumpRegisters+0x40c>
 8000cc0:	2431      	movs	r4, #49	; 0x31
 8000cc2:	e000      	b.n	8000cc6 <ADS1256_Log_DumpRegisters+0x40e>
 8000cc4:	2430      	movs	r4, #48	; 0x30
 8000cc6:	7bfd      	ldrb	r5, [r7, #15]
 8000cc8:	f005 0501 	and.w	r5, r5, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d001      	beq.n	8000cd4 <ADS1256_Log_DumpRegisters+0x41c>
 8000cd0:	2531      	movs	r5, #49	; 0x31
 8000cd2:	e000      	b.n	8000cd6 <ADS1256_Log_DumpRegisters+0x41e>
 8000cd4:	2530      	movs	r5, #48	; 0x30
 8000cd6:	9505      	str	r5, [sp, #20]
 8000cd8:	9404      	str	r4, [sp, #16]
 8000cda:	9003      	str	r0, [sp, #12]
 8000cdc:	9102      	str	r1, [sp, #8]
 8000cde:	9201      	str	r2, [sp, #4]
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	4673      	mov	r3, lr
 8000ce4:	4662      	mov	r2, ip
 8000ce6:	4631      	mov	r1, r6
 8000ce8:	4851      	ldr	r0, [pc, #324]	; (8000e30 <ADS1256_Log_DumpRegisters+0x578>)
 8000cea:	f005 fc39 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_OFC1);
 8000cee:	2006      	movs	r0, #6
 8000cf0:	f000 f9fc 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_OFC1   (0x06) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000cf8:	7bfe      	ldrb	r6, [r7, #15]
 8000cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	da02      	bge.n	8000d08 <ADS1256_Log_DumpRegisters+0x450>
 8000d02:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000d06:	e001      	b.n	8000d0c <ADS1256_Log_DumpRegisters+0x454>
 8000d08:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <ADS1256_Log_DumpRegisters+0x464>
 8000d16:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000d1a:	e001      	b.n	8000d20 <ADS1256_Log_DumpRegisters+0x468>
 8000d1c:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	f003 0320 	and.w	r3, r3, #32
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <ADS1256_Log_DumpRegisters+0x476>
 8000d2a:	2331      	movs	r3, #49	; 0x31
 8000d2c:	e000      	b.n	8000d30 <ADS1256_Log_DumpRegisters+0x478>
 8000d2e:	2330      	movs	r3, #48	; 0x30
 8000d30:	7bfa      	ldrb	r2, [r7, #15]
 8000d32:	f002 0210 	and.w	r2, r2, #16
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d001      	beq.n	8000d3e <ADS1256_Log_DumpRegisters+0x486>
 8000d3a:	2231      	movs	r2, #49	; 0x31
 8000d3c:	e000      	b.n	8000d40 <ADS1256_Log_DumpRegisters+0x488>
 8000d3e:	2230      	movs	r2, #48	; 0x30
 8000d40:	7bf9      	ldrb	r1, [r7, #15]
 8000d42:	f001 0108 	and.w	r1, r1, #8
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d001      	beq.n	8000d4e <ADS1256_Log_DumpRegisters+0x496>
 8000d4a:	2131      	movs	r1, #49	; 0x31
 8000d4c:	e000      	b.n	8000d50 <ADS1256_Log_DumpRegisters+0x498>
 8000d4e:	2130      	movs	r1, #48	; 0x30
 8000d50:	7bf8      	ldrb	r0, [r7, #15]
 8000d52:	f000 0004 	and.w	r0, r0, #4
 8000d56:	2800      	cmp	r0, #0
 8000d58:	d001      	beq.n	8000d5e <ADS1256_Log_DumpRegisters+0x4a6>
 8000d5a:	2031      	movs	r0, #49	; 0x31
 8000d5c:	e000      	b.n	8000d60 <ADS1256_Log_DumpRegisters+0x4a8>
 8000d5e:	2030      	movs	r0, #48	; 0x30
 8000d60:	7bfc      	ldrb	r4, [r7, #15]
 8000d62:	f004 0402 	and.w	r4, r4, #2
 8000d66:	2c00      	cmp	r4, #0
 8000d68:	d001      	beq.n	8000d6e <ADS1256_Log_DumpRegisters+0x4b6>
 8000d6a:	2431      	movs	r4, #49	; 0x31
 8000d6c:	e000      	b.n	8000d70 <ADS1256_Log_DumpRegisters+0x4b8>
 8000d6e:	2430      	movs	r4, #48	; 0x30
 8000d70:	7bfd      	ldrb	r5, [r7, #15]
 8000d72:	f005 0501 	and.w	r5, r5, #1
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d001      	beq.n	8000d7e <ADS1256_Log_DumpRegisters+0x4c6>
 8000d7a:	2531      	movs	r5, #49	; 0x31
 8000d7c:	e000      	b.n	8000d80 <ADS1256_Log_DumpRegisters+0x4c8>
 8000d7e:	2530      	movs	r5, #48	; 0x30
 8000d80:	9505      	str	r5, [sp, #20]
 8000d82:	9404      	str	r4, [sp, #16]
 8000d84:	9003      	str	r0, [sp, #12]
 8000d86:	9102      	str	r1, [sp, #8]
 8000d88:	9201      	str	r2, [sp, #4]
 8000d8a:	9300      	str	r3, [sp, #0]
 8000d8c:	4673      	mov	r3, lr
 8000d8e:	4662      	mov	r2, ip
 8000d90:	4631      	mov	r1, r6
 8000d92:	4828      	ldr	r0, [pc, #160]	; (8000e34 <ADS1256_Log_DumpRegisters+0x57c>)
 8000d94:	f005 fbe4 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_OFC2);
 8000d98:	2007      	movs	r0, #7
 8000d9a:	f000 f9a7 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_OFC2   (0x07) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000da2:	7bfe      	ldrb	r6, [r7, #15]
 8000da4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	da02      	bge.n	8000db2 <ADS1256_Log_DumpRegisters+0x4fa>
 8000dac:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000db0:	e001      	b.n	8000db6 <ADS1256_Log_DumpRegisters+0x4fe>
 8000db2:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <ADS1256_Log_DumpRegisters+0x50e>
 8000dc0:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000dc4:	e001      	b.n	8000dca <ADS1256_Log_DumpRegisters+0x512>
 8000dc6:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
 8000dcc:	f003 0320 	and.w	r3, r3, #32
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <ADS1256_Log_DumpRegisters+0x520>
 8000dd4:	2331      	movs	r3, #49	; 0x31
 8000dd6:	e000      	b.n	8000dda <ADS1256_Log_DumpRegisters+0x522>
 8000dd8:	2330      	movs	r3, #48	; 0x30
 8000dda:	7bfa      	ldrb	r2, [r7, #15]
 8000ddc:	f002 0210 	and.w	r2, r2, #16
 8000de0:	2a00      	cmp	r2, #0
 8000de2:	d001      	beq.n	8000de8 <ADS1256_Log_DumpRegisters+0x530>
 8000de4:	2231      	movs	r2, #49	; 0x31
 8000de6:	e000      	b.n	8000dea <ADS1256_Log_DumpRegisters+0x532>
 8000de8:	2230      	movs	r2, #48	; 0x30
 8000dea:	7bf9      	ldrb	r1, [r7, #15]
 8000dec:	f001 0108 	and.w	r1, r1, #8
 8000df0:	2900      	cmp	r1, #0
 8000df2:	d001      	beq.n	8000df8 <ADS1256_Log_DumpRegisters+0x540>
 8000df4:	2131      	movs	r1, #49	; 0x31
 8000df6:	e000      	b.n	8000dfa <ADS1256_Log_DumpRegisters+0x542>
 8000df8:	2130      	movs	r1, #48	; 0x30
 8000dfa:	7bf8      	ldrb	r0, [r7, #15]
 8000dfc:	f000 0004 	and.w	r0, r0, #4
 8000e00:	2800      	cmp	r0, #0
 8000e02:	d001      	beq.n	8000e08 <ADS1256_Log_DumpRegisters+0x550>
 8000e04:	2031      	movs	r0, #49	; 0x31
 8000e06:	e000      	b.n	8000e0a <ADS1256_Log_DumpRegisters+0x552>
 8000e08:	2030      	movs	r0, #48	; 0x30
 8000e0a:	7bfc      	ldrb	r4, [r7, #15]
 8000e0c:	f004 0402 	and.w	r4, r4, #2
 8000e10:	2c00      	cmp	r4, #0
 8000e12:	d001      	beq.n	8000e18 <ADS1256_Log_DumpRegisters+0x560>
 8000e14:	2431      	movs	r4, #49	; 0x31
 8000e16:	e000      	b.n	8000e1a <ADS1256_Log_DumpRegisters+0x562>
 8000e18:	2430      	movs	r4, #48	; 0x30
 8000e1a:	7bfd      	ldrb	r5, [r7, #15]
 8000e1c:	f005 0501 	and.w	r5, r5, #1
 8000e20:	2d00      	cmp	r5, #0
 8000e22:	d009      	beq.n	8000e38 <ADS1256_Log_DumpRegisters+0x580>
 8000e24:	2531      	movs	r5, #49	; 0x31
 8000e26:	e008      	b.n	8000e3a <ADS1256_Log_DumpRegisters+0x582>
 8000e28:	080076e4 	.word	0x080076e4
 8000e2c:	08007724 	.word	0x08007724
 8000e30:	08007764 	.word	0x08007764
 8000e34:	080077a4 	.word	0x080077a4
 8000e38:	2530      	movs	r5, #48	; 0x30
 8000e3a:	9505      	str	r5, [sp, #20]
 8000e3c:	9404      	str	r4, [sp, #16]
 8000e3e:	9003      	str	r0, [sp, #12]
 8000e40:	9102      	str	r1, [sp, #8]
 8000e42:	9201      	str	r2, [sp, #4]
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	4673      	mov	r3, lr
 8000e48:	4662      	mov	r2, ip
 8000e4a:	4631      	mov	r1, r6
 8000e4c:	4887      	ldr	r0, [pc, #540]	; (800106c <ADS1256_Log_DumpRegisters+0x7b4>)
 8000e4e:	f005 fb87 	bl	8006560 <iprintf>

    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_FSC0);
 8000e52:	2008      	movs	r0, #8
 8000e54:	f000 f94a 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_FSC0   (0x08) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000e5c:	7bfe      	ldrb	r6, [r7, #15]
 8000e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	da02      	bge.n	8000e6c <ADS1256_Log_DumpRegisters+0x5b4>
 8000e66:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000e6a:	e001      	b.n	8000e70 <ADS1256_Log_DumpRegisters+0x5b8>
 8000e6c:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d002      	beq.n	8000e80 <ADS1256_Log_DumpRegisters+0x5c8>
 8000e7a:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000e7e:	e001      	b.n	8000e84 <ADS1256_Log_DumpRegisters+0x5cc>
 8000e80:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	f003 0320 	and.w	r3, r3, #32
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <ADS1256_Log_DumpRegisters+0x5da>
 8000e8e:	2331      	movs	r3, #49	; 0x31
 8000e90:	e000      	b.n	8000e94 <ADS1256_Log_DumpRegisters+0x5dc>
 8000e92:	2330      	movs	r3, #48	; 0x30
 8000e94:	7bfa      	ldrb	r2, [r7, #15]
 8000e96:	f002 0210 	and.w	r2, r2, #16
 8000e9a:	2a00      	cmp	r2, #0
 8000e9c:	d001      	beq.n	8000ea2 <ADS1256_Log_DumpRegisters+0x5ea>
 8000e9e:	2231      	movs	r2, #49	; 0x31
 8000ea0:	e000      	b.n	8000ea4 <ADS1256_Log_DumpRegisters+0x5ec>
 8000ea2:	2230      	movs	r2, #48	; 0x30
 8000ea4:	7bf9      	ldrb	r1, [r7, #15]
 8000ea6:	f001 0108 	and.w	r1, r1, #8
 8000eaa:	2900      	cmp	r1, #0
 8000eac:	d001      	beq.n	8000eb2 <ADS1256_Log_DumpRegisters+0x5fa>
 8000eae:	2131      	movs	r1, #49	; 0x31
 8000eb0:	e000      	b.n	8000eb4 <ADS1256_Log_DumpRegisters+0x5fc>
 8000eb2:	2130      	movs	r1, #48	; 0x30
 8000eb4:	7bf8      	ldrb	r0, [r7, #15]
 8000eb6:	f000 0004 	and.w	r0, r0, #4
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d001      	beq.n	8000ec2 <ADS1256_Log_DumpRegisters+0x60a>
 8000ebe:	2031      	movs	r0, #49	; 0x31
 8000ec0:	e000      	b.n	8000ec4 <ADS1256_Log_DumpRegisters+0x60c>
 8000ec2:	2030      	movs	r0, #48	; 0x30
 8000ec4:	7bfc      	ldrb	r4, [r7, #15]
 8000ec6:	f004 0402 	and.w	r4, r4, #2
 8000eca:	2c00      	cmp	r4, #0
 8000ecc:	d001      	beq.n	8000ed2 <ADS1256_Log_DumpRegisters+0x61a>
 8000ece:	2431      	movs	r4, #49	; 0x31
 8000ed0:	e000      	b.n	8000ed4 <ADS1256_Log_DumpRegisters+0x61c>
 8000ed2:	2430      	movs	r4, #48	; 0x30
 8000ed4:	7bfd      	ldrb	r5, [r7, #15]
 8000ed6:	f005 0501 	and.w	r5, r5, #1
 8000eda:	2d00      	cmp	r5, #0
 8000edc:	d001      	beq.n	8000ee2 <ADS1256_Log_DumpRegisters+0x62a>
 8000ede:	2531      	movs	r5, #49	; 0x31
 8000ee0:	e000      	b.n	8000ee4 <ADS1256_Log_DumpRegisters+0x62c>
 8000ee2:	2530      	movs	r5, #48	; 0x30
 8000ee4:	9505      	str	r5, [sp, #20]
 8000ee6:	9404      	str	r4, [sp, #16]
 8000ee8:	9003      	str	r0, [sp, #12]
 8000eea:	9102      	str	r1, [sp, #8]
 8000eec:	9201      	str	r2, [sp, #4]
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	4673      	mov	r3, lr
 8000ef2:	4662      	mov	r2, ip
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	485e      	ldr	r0, [pc, #376]	; (8001070 <ADS1256_Log_DumpRegisters+0x7b8>)
 8000ef8:	f005 fb32 	bl	8006560 <iprintf>
    
    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_FSC1);
 8000efc:	2009      	movs	r0, #9
 8000efe:	f000 f8f5 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000f02:	4603      	mov	r3, r0
 8000f04:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_FSC1   (0x09) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000f06:	7bfe      	ldrb	r6, [r7, #15]
 8000f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	da02      	bge.n	8000f16 <ADS1256_Log_DumpRegisters+0x65e>
 8000f10:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000f14:	e001      	b.n	8000f1a <ADS1256_Log_DumpRegisters+0x662>
 8000f16:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d002      	beq.n	8000f2a <ADS1256_Log_DumpRegisters+0x672>
 8000f24:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000f28:	e001      	b.n	8000f2e <ADS1256_Log_DumpRegisters+0x676>
 8000f2a:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	f003 0320 	and.w	r3, r3, #32
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <ADS1256_Log_DumpRegisters+0x684>
 8000f38:	2331      	movs	r3, #49	; 0x31
 8000f3a:	e000      	b.n	8000f3e <ADS1256_Log_DumpRegisters+0x686>
 8000f3c:	2330      	movs	r3, #48	; 0x30
 8000f3e:	7bfa      	ldrb	r2, [r7, #15]
 8000f40:	f002 0210 	and.w	r2, r2, #16
 8000f44:	2a00      	cmp	r2, #0
 8000f46:	d001      	beq.n	8000f4c <ADS1256_Log_DumpRegisters+0x694>
 8000f48:	2231      	movs	r2, #49	; 0x31
 8000f4a:	e000      	b.n	8000f4e <ADS1256_Log_DumpRegisters+0x696>
 8000f4c:	2230      	movs	r2, #48	; 0x30
 8000f4e:	7bf9      	ldrb	r1, [r7, #15]
 8000f50:	f001 0108 	and.w	r1, r1, #8
 8000f54:	2900      	cmp	r1, #0
 8000f56:	d001      	beq.n	8000f5c <ADS1256_Log_DumpRegisters+0x6a4>
 8000f58:	2131      	movs	r1, #49	; 0x31
 8000f5a:	e000      	b.n	8000f5e <ADS1256_Log_DumpRegisters+0x6a6>
 8000f5c:	2130      	movs	r1, #48	; 0x30
 8000f5e:	7bf8      	ldrb	r0, [r7, #15]
 8000f60:	f000 0004 	and.w	r0, r0, #4
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d001      	beq.n	8000f6c <ADS1256_Log_DumpRegisters+0x6b4>
 8000f68:	2031      	movs	r0, #49	; 0x31
 8000f6a:	e000      	b.n	8000f6e <ADS1256_Log_DumpRegisters+0x6b6>
 8000f6c:	2030      	movs	r0, #48	; 0x30
 8000f6e:	7bfc      	ldrb	r4, [r7, #15]
 8000f70:	f004 0402 	and.w	r4, r4, #2
 8000f74:	2c00      	cmp	r4, #0
 8000f76:	d001      	beq.n	8000f7c <ADS1256_Log_DumpRegisters+0x6c4>
 8000f78:	2431      	movs	r4, #49	; 0x31
 8000f7a:	e000      	b.n	8000f7e <ADS1256_Log_DumpRegisters+0x6c6>
 8000f7c:	2430      	movs	r4, #48	; 0x30
 8000f7e:	7bfd      	ldrb	r5, [r7, #15]
 8000f80:	f005 0501 	and.w	r5, r5, #1
 8000f84:	2d00      	cmp	r5, #0
 8000f86:	d001      	beq.n	8000f8c <ADS1256_Log_DumpRegisters+0x6d4>
 8000f88:	2531      	movs	r5, #49	; 0x31
 8000f8a:	e000      	b.n	8000f8e <ADS1256_Log_DumpRegisters+0x6d6>
 8000f8c:	2530      	movs	r5, #48	; 0x30
 8000f8e:	9505      	str	r5, [sp, #20]
 8000f90:	9404      	str	r4, [sp, #16]
 8000f92:	9003      	str	r0, [sp, #12]
 8000f94:	9102      	str	r1, [sp, #8]
 8000f96:	9201      	str	r2, [sp, #4]
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	4673      	mov	r3, lr
 8000f9c:	4662      	mov	r2, ip
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	4834      	ldr	r0, [pc, #208]	; (8001074 <ADS1256_Log_DumpRegisters+0x7bc>)
 8000fa2:	f005 fadd 	bl	8006560 <iprintf>
    
    value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_FSC2);
 8000fa6:	200a      	movs	r0, #10
 8000fa8:	f000 f8a0 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8000fac:	4603      	mov	r3, r0
 8000fae:	73fb      	strb	r3, [r7, #15]
    printf("ADS1256_REGISTER_FSC2   (0x0A) = 0x%02X = 0b%c%c%c%c %c%c%c%c\r\n", value, BYTE_TO_BINARY(value));
 8000fb0:	7bfe      	ldrb	r6, [r7, #15]
 8000fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	da02      	bge.n	8000fc0 <ADS1256_Log_DumpRegisters+0x708>
 8000fba:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000fbe:	e001      	b.n	8000fc4 <ADS1256_Log_DumpRegisters+0x70c>
 8000fc0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <ADS1256_Log_DumpRegisters+0x71c>
 8000fce:	f04f 0e31 	mov.w	lr, #49	; 0x31
 8000fd2:	e001      	b.n	8000fd8 <ADS1256_Log_DumpRegisters+0x720>
 8000fd4:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <ADS1256_Log_DumpRegisters+0x72e>
 8000fe2:	2331      	movs	r3, #49	; 0x31
 8000fe4:	e000      	b.n	8000fe8 <ADS1256_Log_DumpRegisters+0x730>
 8000fe6:	2330      	movs	r3, #48	; 0x30
 8000fe8:	7bfa      	ldrb	r2, [r7, #15]
 8000fea:	f002 0210 	and.w	r2, r2, #16
 8000fee:	2a00      	cmp	r2, #0
 8000ff0:	d001      	beq.n	8000ff6 <ADS1256_Log_DumpRegisters+0x73e>
 8000ff2:	2231      	movs	r2, #49	; 0x31
 8000ff4:	e000      	b.n	8000ff8 <ADS1256_Log_DumpRegisters+0x740>
 8000ff6:	2230      	movs	r2, #48	; 0x30
 8000ff8:	7bf9      	ldrb	r1, [r7, #15]
 8000ffa:	f001 0108 	and.w	r1, r1, #8
 8000ffe:	2900      	cmp	r1, #0
 8001000:	d001      	beq.n	8001006 <ADS1256_Log_DumpRegisters+0x74e>
 8001002:	2131      	movs	r1, #49	; 0x31
 8001004:	e000      	b.n	8001008 <ADS1256_Log_DumpRegisters+0x750>
 8001006:	2130      	movs	r1, #48	; 0x30
 8001008:	7bf8      	ldrb	r0, [r7, #15]
 800100a:	f000 0004 	and.w	r0, r0, #4
 800100e:	2800      	cmp	r0, #0
 8001010:	d001      	beq.n	8001016 <ADS1256_Log_DumpRegisters+0x75e>
 8001012:	2031      	movs	r0, #49	; 0x31
 8001014:	e000      	b.n	8001018 <ADS1256_Log_DumpRegisters+0x760>
 8001016:	2030      	movs	r0, #48	; 0x30
 8001018:	7bfc      	ldrb	r4, [r7, #15]
 800101a:	f004 0402 	and.w	r4, r4, #2
 800101e:	2c00      	cmp	r4, #0
 8001020:	d001      	beq.n	8001026 <ADS1256_Log_DumpRegisters+0x76e>
 8001022:	2431      	movs	r4, #49	; 0x31
 8001024:	e000      	b.n	8001028 <ADS1256_Log_DumpRegisters+0x770>
 8001026:	2430      	movs	r4, #48	; 0x30
 8001028:	7bfd      	ldrb	r5, [r7, #15]
 800102a:	f005 0501 	and.w	r5, r5, #1
 800102e:	2d00      	cmp	r5, #0
 8001030:	d001      	beq.n	8001036 <ADS1256_Log_DumpRegisters+0x77e>
 8001032:	2531      	movs	r5, #49	; 0x31
 8001034:	e000      	b.n	8001038 <ADS1256_Log_DumpRegisters+0x780>
 8001036:	2530      	movs	r5, #48	; 0x30
 8001038:	9505      	str	r5, [sp, #20]
 800103a:	9404      	str	r4, [sp, #16]
 800103c:	9003      	str	r0, [sp, #12]
 800103e:	9102      	str	r1, [sp, #8]
 8001040:	9201      	str	r2, [sp, #4]
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	4673      	mov	r3, lr
 8001046:	4662      	mov	r2, ip
 8001048:	4631      	mov	r1, r6
 800104a:	480b      	ldr	r0, [pc, #44]	; (8001078 <ADS1256_Log_DumpRegisters+0x7c0>)
 800104c:	f005 fa88 	bl	8006560 <iprintf>

    printf("--- ADS1256 driver / DUMP REGISTERS (end) ---\r\n");
 8001050:	480a      	ldr	r0, [pc, #40]	; (800107c <ADS1256_Log_DumpRegisters+0x7c4>)
 8001052:	f005 fb0b 	bl	800666c <puts>
    ADS1256_CS_OFF();
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800105c:	4808      	ldr	r0, [pc, #32]	; (8001080 <ADS1256_Log_DumpRegisters+0x7c8>)
 800105e:	f001 feef 	bl	8002e40 <HAL_GPIO_WritePin>
  }  
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800106a:	bf00      	nop
 800106c:	080077e4 	.word	0x080077e4
 8001070:	08007824 	.word	0x08007824
 8001074:	08007864 	.word	0x08007864
 8001078:	080078a4 	.word	0x080078a4
 800107c:	080078e4 	.word	0x080078e4
 8001080:	40010c00 	.word	0x40010c00

08001084 <ADS1256_Command_Reset>:
//
// Description: Returns all registers except the CLK0 and CLK1 bits in the ADCON register to their default values.
//  This command will also stop the Read Continuous mode: in this case, issue the RESET command after DRDY goes low.
//
void ADS1256_Command_Reset(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  // ���������� �������� �� ���������� ���
  while(ADS1256_DRDY_BUSY());
 800108a:	bf00      	nop
 800108c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <ADS1256_Command_Reset+0x5c>)
 8001092:	f001 feaf 	bl	8002df4 <HAL_GPIO_ReadPin>
 8001096:	4603      	mov	r3, r0
 8001098:	2b01      	cmp	r3, #1
 800109a:	d0f7      	beq.n	800108c <ADS1256_Command_Reset+0x8>
  // �����
  uint8_t TxBuffer = ADS1256_COMMAND_RESET;
 800109c:	23fe      	movs	r3, #254	; 0xfe
 800109e:	71fb      	strb	r3, [r7, #7]
  // �������
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));
 80010a0:	1df9      	adds	r1, r7, #7
 80010a2:	2332      	movs	r3, #50	; 0x32
 80010a4:	2201      	movs	r2, #1
 80010a6:	480f      	ldr	r0, [pc, #60]	; (80010e4 <ADS1256_Command_Reset+0x60>)
 80010a8:	f002 fe34 	bl	8003d14 <HAL_SPI_Transmit>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <ADS1256_Command_Reset+0x38>
 80010b2:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80010b6:	480c      	ldr	r0, [pc, #48]	; (80010e8 <ADS1256_Command_Reset+0x64>)
 80010b8:	f000 ff4e 	bl	8001f58 <assert_failed>

  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 80010bc:	2007      	movs	r0, #7
 80010be:	f7ff fbe3 	bl	8000888 <delay_us>
  
  // Datasheet: "After a reset, the ADS1255/6 performs self-calibration... "
  // ���������� �������� �� ���������� ���  (���� ���������� ��������������)
  while(ADS1256_DRDY_BUSY());
 80010c2:	bf00      	nop
 80010c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <ADS1256_Command_Reset+0x5c>)
 80010ca:	f001 fe93 	bl	8002df4 <HAL_GPIO_ReadPin>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d0f7      	beq.n	80010c4 <ADS1256_Command_Reset+0x40>
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40010c00 	.word	0x40010c00
 80010e4:	200000ac 	.word	0x200000ac
 80010e8:	08007914 	.word	0x08007914

080010ec <ADS1256_Command_ReadFromRegister>:

//-------------------------------------
// ������ ������ �� ���������� ����������������� �������� ���
// RREG: Read from Registers
uint8_t ADS1256_Command_ReadFromRegister(uint8_t regaddr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
  // ���������� �������� �� ���������� ���
  //while(ADS1256_DRDY_BUSY());     //�����, �� ��������� ������������ ������, �.�. "������ ���������" �� �������� ����� ���...
  
  // ������
  uint8_t TxBuffer;                                                                         // Buffer dlya otpravlyaemih dannih
  uint8_t RxBuffer = 0;                                                                     // Buffer dlya prinimaemih dannih
 80010f6:	2300      	movs	r3, #0
 80010f8:	73bb      	strb	r3, [r7, #14]

  // ������
  TxBuffer = ADS1256_COMMAND_RREG | (regaddr & 0xF);                                        // Ukazivaem adres registra s kotorogo nachinaetsa chtenie
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	b25b      	sxtb	r3, r3
 8001104:	f043 0310 	orr.w	r3, r3, #16
 8001108:	b25b      	sxtb	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73fb      	strb	r3, [r7, #15]
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  // Peredaem adress nachalnogo registra
 800110e:	f107 010f 	add.w	r1, r7, #15
 8001112:	2332      	movs	r3, #50	; 0x32
 8001114:	2201      	movs	r2, #1
 8001116:	481b      	ldr	r0, [pc, #108]	; (8001184 <ADS1256_Command_ReadFromRegister+0x98>)
 8001118:	f002 fdfc 	bl	8003d14 <HAL_SPI_Transmit>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d004      	beq.n	800112c <ADS1256_Command_ReadFromRegister+0x40>
 8001122:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001126:	4818      	ldr	r0, [pc, #96]	; (8001188 <ADS1256_Command_ReadFromRegister+0x9c>)
 8001128:	f000 ff16 	bl	8001f58 <assert_failed>
  TxBuffer = 0;                                                                             // Ukazivaem kolichestvo registrov iz kotorih budut schitivatsa dannie (zapisivaetsa 1 + TO KOLICHESTVO KOTOROE UKAZIVAEM, V DANOM SLUCHAE POLUCHAETSA 1+0=1)
 800112c:	2300      	movs	r3, #0
 800112e:	73fb      	strb	r3, [r7, #15]
  assert_param(HAL_OK ==  HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  // Peredaem kolichestvo registrov
 8001130:	f107 010f 	add.w	r1, r7, #15
 8001134:	2332      	movs	r3, #50	; 0x32
 8001136:	2201      	movs	r2, #1
 8001138:	4812      	ldr	r0, [pc, #72]	; (8001184 <ADS1256_Command_ReadFromRegister+0x98>)
 800113a:	f002 fdeb 	bl	8003d14 <HAL_SPI_Transmit>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d004      	beq.n	800114e <ADS1256_Command_ReadFromRegister+0x62>
 8001144:	f44f 71b5 	mov.w	r1, #362	; 0x16a
 8001148:	480f      	ldr	r0, [pc, #60]	; (8001188 <ADS1256_Command_ReadFromRegister+0x9c>)
 800114a:	f000 ff05 	bl	8001f58 <assert_failed>
  // ������������ ��������, ���� ���������� ��� ���������� �����
  delay_us(ADS1256_DELAY_T6_US);
 800114e:	200e      	movs	r0, #14
 8001150:	f7ff fb9a 	bl	8000888 <delay_us>
  
  // �����
  assert_param(HAL_OK == HAL_SPI_Receive(&SPI_ADC_HANDLE, &RxBuffer, 1, HAL_IO_TIMEOUT));   // Schitivaem dannie iz registra
 8001154:	f107 010e 	add.w	r1, r7, #14
 8001158:	2332      	movs	r3, #50	; 0x32
 800115a:	2201      	movs	r2, #1
 800115c:	4809      	ldr	r0, [pc, #36]	; (8001184 <ADS1256_Command_ReadFromRegister+0x98>)
 800115e:	f002 ff2d 	bl	8003fbc <HAL_SPI_Receive>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d004      	beq.n	8001172 <ADS1256_Command_ReadFromRegister+0x86>
 8001168:	f240 116f 	movw	r1, #367	; 0x16f
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <ADS1256_Command_ReadFromRegister+0x9c>)
 800116e:	f000 fef3 	bl	8001f58 <assert_failed>
  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 8001172:	2007      	movs	r0, #7
 8001174:	f7ff fb88 	bl	8000888 <delay_us>
  
  return RxBuffer;                                                                          // Vozvrashaem peremennoy znachenie vibrannogo registra
 8001178:	7bbb      	ldrb	r3, [r7, #14]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200000ac 	.word	0x200000ac
 8001188:	08007914 	.word	0x08007914

0800118c <ADS1256_Command_WriteToRegister>:

//-------------------------------------
// ������ ������ � ��������� ���������������� ������� ���
// WREG: Write to Register
void ADS1256_Command_WriteToRegister(uint8_t regaddr, uint8_t value)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	460a      	mov	r2, r1
 8001196:	71fb      	strb	r3, [r7, #7]
 8001198:	4613      	mov	r3, r2
 800119a:	71bb      	strb	r3, [r7, #6]
  // ���������� �������� �� ���������� ���
  while(ADS1256_DRDY_BUSY());
 800119c:	bf00      	nop
 800119e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a2:	4824      	ldr	r0, [pc, #144]	; (8001234 <ADS1256_Command_WriteToRegister+0xa8>)
 80011a4:	f001 fe26 	bl	8002df4 <HAL_GPIO_ReadPin>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d0f7      	beq.n	800119e <ADS1256_Command_WriteToRegister+0x12>
  
  // ������
  uint8_t TxBuffer;                                                                         // Buffer dlya otpravlyaemih dannih

  // �������
  TxBuffer = ADS1256_COMMAND_WREG | (regaddr & 0xF);                                        // Ukazivaem adres registra s kotorogo nachinaetsa chtenie
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	73fb      	strb	r3, [r7, #15]
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  // Peredaem adress nachalnogo registra
 80011c2:	f107 010f 	add.w	r1, r7, #15
 80011c6:	2332      	movs	r3, #50	; 0x32
 80011c8:	2201      	movs	r2, #1
 80011ca:	481b      	ldr	r0, [pc, #108]	; (8001238 <ADS1256_Command_WriteToRegister+0xac>)
 80011cc:	f002 fda2 	bl	8003d14 <HAL_SPI_Transmit>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d004      	beq.n	80011e0 <ADS1256_Command_WriteToRegister+0x54>
 80011d6:	f240 1185 	movw	r1, #389	; 0x185
 80011da:	4818      	ldr	r0, [pc, #96]	; (800123c <ADS1256_Command_WriteToRegister+0xb0>)
 80011dc:	f000 febc 	bl	8001f58 <assert_failed>

  TxBuffer = 0;                                                                             // Ukazivaem kolichestvo registrov iz kotorih budut schitivatsa dannie (zapisivaetsa 1 + TO KOLICHESTVO KOTOROE UKAZIVAEM, V DANOM SLUCHAE POLUCHAETSA 1+0=1)
 80011e0:	2300      	movs	r3, #0
 80011e2:	73fb      	strb	r3, [r7, #15]
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  // Peredaem kolichestvo registrov
 80011e4:	f107 010f 	add.w	r1, r7, #15
 80011e8:	2332      	movs	r3, #50	; 0x32
 80011ea:	2201      	movs	r2, #1
 80011ec:	4812      	ldr	r0, [pc, #72]	; (8001238 <ADS1256_Command_WriteToRegister+0xac>)
 80011ee:	f002 fd91 	bl	8003d14 <HAL_SPI_Transmit>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d004      	beq.n	8001202 <ADS1256_Command_WriteToRegister+0x76>
 80011f8:	f44f 71c4 	mov.w	r1, #392	; 0x188
 80011fc:	480f      	ldr	r0, [pc, #60]	; (800123c <ADS1256_Command_WriteToRegister+0xb0>)
 80011fe:	f000 feab 	bl	8001f58 <assert_failed>

  // ������
  TxBuffer = value;                                                                         // Ukazivaem kolichestvo registrov iz kotorih budut schitivatsa dannie (zapisivaetsa 1 + TO KOLICHESTVO KOTOROE UKAZIVAEM, V DANOM SLUCHAE POLUCHAETSA 1+0=1)
 8001202:	79bb      	ldrb	r3, [r7, #6]
 8001204:	73fb      	strb	r3, [r7, #15]
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  // Peredaem kolichestvo registrov
 8001206:	f107 010f 	add.w	r1, r7, #15
 800120a:	2332      	movs	r3, #50	; 0x32
 800120c:	2201      	movs	r2, #1
 800120e:	480a      	ldr	r0, [pc, #40]	; (8001238 <ADS1256_Command_WriteToRegister+0xac>)
 8001210:	f002 fd80 	bl	8003d14 <HAL_SPI_Transmit>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d004      	beq.n	8001224 <ADS1256_Command_WriteToRegister+0x98>
 800121a:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800121e:	4807      	ldr	r0, [pc, #28]	; (800123c <ADS1256_Command_WriteToRegister+0xb0>)
 8001220:	f000 fe9a 	bl	8001f58 <assert_failed>

  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 8001224:	2007      	movs	r0, #7
 8001226:	f7ff fb2f 	bl	8000888 <delay_us>
}
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40010c00 	.word	0x40010c00
 8001238:	200000ac 	.word	0x200000ac
 800123c:	08007914 	.word	0x08007914

08001240 <ADS1256_Command_SelfCalibration>:
//
// Note:  For the best performance, it is strongly recommended to perform an additional self-calibration 
//  by issuing the SELFCAL command after the power supplies and voltage reference have had time to settle to their final values.
//
void ADS1256_Command_SelfCalibration(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
  // ���������� �������� �� ���������� ���
  while(ADS1256_DRDY_BUSY());
 8001246:	bf00      	nop
 8001248:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800124c:	4813      	ldr	r0, [pc, #76]	; (800129c <ADS1256_Command_SelfCalibration+0x5c>)
 800124e:	f001 fdd1 	bl	8002df4 <HAL_GPIO_ReadPin>
 8001252:	4603      	mov	r3, r0
 8001254:	2b01      	cmp	r3, #1
 8001256:	d0f7      	beq.n	8001248 <ADS1256_Command_SelfCalibration+0x8>
  
  // �����
  uint8_t TxBuffer = ADS1256_COMMAND_SELFCAL;
 8001258:	23f0      	movs	r3, #240	; 0xf0
 800125a:	71fb      	strb	r3, [r7, #7]
  // �������
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));
 800125c:	1df9      	adds	r1, r7, #7
 800125e:	2332      	movs	r3, #50	; 0x32
 8001260:	2201      	movs	r2, #1
 8001262:	480f      	ldr	r0, [pc, #60]	; (80012a0 <ADS1256_Command_SelfCalibration+0x60>)
 8001264:	f002 fd56 	bl	8003d14 <HAL_SPI_Transmit>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d004      	beq.n	8001278 <ADS1256_Command_SelfCalibration+0x38>
 800126e:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8001272:	480c      	ldr	r0, [pc, #48]	; (80012a4 <ADS1256_Command_SelfCalibration+0x64>)
 8001274:	f000 fe70 	bl	8001f58 <assert_failed>

  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 8001278:	2007      	movs	r0, #7
 800127a:	f7ff fb05 	bl	8000888 <delay_us>

  // ���������� �������� �� ���������� ���  (���� ���������� ��������������)
  while(ADS1256_DRDY_BUSY());
 800127e:	bf00      	nop
 8001280:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001284:	4805      	ldr	r0, [pc, #20]	; (800129c <ADS1256_Command_SelfCalibration+0x5c>)
 8001286:	f001 fdb5 	bl	8002df4 <HAL_GPIO_ReadPin>
 800128a:	4603      	mov	r3, r0
 800128c:	2b01      	cmp	r3, #1
 800128e:	d0f7      	beq.n	8001280 <ADS1256_Command_SelfCalibration+0x40>
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40010c00 	.word	0x40010c00
 80012a0:	200000ac 	.word	0x200000ac
 80012a4:	08007914 	.word	0x08007914

080012a8 <ADS1256_Command_Synchronize>:
//  To use, first shift in the command SYNC...
//  ...Then shift in the command WAKEUP. 
//  Synchronization occurs on the first CLKIN rising edge of WAKEUP command.
//
void ADS1256_Command_Synchronize(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
  // ���������� �������� �� ���������� ���
  while(ADS1256_DRDY_BUSY());
 80012ae:	bf00      	nop
 80012b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012b4:	480e      	ldr	r0, [pc, #56]	; (80012f0 <ADS1256_Command_Synchronize+0x48>)
 80012b6:	f001 fd9d 	bl	8002df4 <HAL_GPIO_ReadPin>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d0f7      	beq.n	80012b0 <ADS1256_Command_Synchronize+0x8>
  
  // �����
  uint8_t TxBuffer = ADS1256_COMMAND_SYNC;
 80012c0:	23fc      	movs	r3, #252	; 0xfc
 80012c2:	71fb      	strb	r3, [r7, #7]
  // �������
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));
 80012c4:	1df9      	adds	r1, r7, #7
 80012c6:	2332      	movs	r3, #50	; 0x32
 80012c8:	2201      	movs	r2, #1
 80012ca:	480a      	ldr	r0, [pc, #40]	; (80012f4 <ADS1256_Command_Synchronize+0x4c>)
 80012cc:	f002 fd22 	bl	8003d14 <HAL_SPI_Transmit>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d004      	beq.n	80012e0 <ADS1256_Command_Synchronize+0x38>
 80012d6:	f44f 7108 	mov.w	r1, #544	; 0x220
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <ADS1256_Command_Synchronize+0x50>)
 80012dc:	f000 fe3c 	bl	8001f58 <assert_failed>

  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 80012e0:	2007      	movs	r0, #7
 80012e2:	f7ff fad1 	bl	8000888 <delay_us>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40010c00 	.word	0x40010c00
 80012f4:	200000ac 	.word	0x200000ac
 80012f8:	08007914 	.word	0x08007914

080012fc <ADS1256_Command_WakeUp>:
// 
// Description: Used in conjunction with the SYNC and STANDBY commands. 
//  Two values (all zeros or all ones) are available for this command.
//
void ADS1256_Command_WakeUp(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
  // ���������� �������� �� ���������� ���
  //while(ADS1256_DRDY_BUSY());     //�����, ������ ������� ����������, �� ��������� deadlock - ���������� � ����� ��������� ��� ������...
  
  // �����
  uint8_t TxBuffer = ADS1256_COMMAND_WAKEUP0;
 8001302:	2300      	movs	r3, #0
 8001304:	71fb      	strb	r3, [r7, #7]
  // �������
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));
 8001306:	1df9      	adds	r1, r7, #7
 8001308:	2332      	movs	r3, #50	; 0x32
 800130a:	2201      	movs	r2, #1
 800130c:	4808      	ldr	r0, [pc, #32]	; (8001330 <ADS1256_Command_WakeUp+0x34>)
 800130e:	f002 fd01 	bl	8003d14 <HAL_SPI_Transmit>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d004      	beq.n	8001322 <ADS1256_Command_WakeUp+0x26>
 8001318:	f240 214d 	movw	r1, #589	; 0x24d
 800131c:	4805      	ldr	r0, [pc, #20]	; (8001334 <ADS1256_Command_WakeUp+0x38>)
 800131e:	f000 fe1b 	bl	8001f58 <assert_failed>

  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff fab0 	bl	8000888 <delay_us>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200000ac 	.word	0x200000ac
 8001334:	08007914 	.word	0x08007914

08001338 <ADS1256_API_Reset>:

//-------------------------------------
// ����������� �����: Reset Registers to Default Values

void ADS1256_API_Reset(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 800133c:	f000 fbcc 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10e      	bne.n	8001364 <ADS1256_API_Reset+0x2c>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800134c:	4806      	ldr	r0, [pc, #24]	; (8001368 <ADS1256_API_Reset+0x30>)
 800134e:	f001 fd77 	bl	8002e40 <HAL_GPIO_WritePin>
  ADS1256_Command_Reset();
 8001352:	f7ff fe97 	bl	8001084 <ADS1256_Command_Reset>
  ADS1256_CS_OFF();                                                           //��������� ��������
 8001356:	2201      	movs	r2, #1
 8001358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <ADS1256_API_Reset+0x30>)
 800135e:	f001 fd6f 	bl	8002e40 <HAL_GPIO_WritePin>
 8001362:	e000      	b.n	8001366 <ADS1256_API_Reset+0x2e>
    return;
 8001364:	bf00      	nop
}
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40010c00 	.word	0x40010c00

0800136c <ADS1256_API_SetBitOrderMode>:
  return value;                                                               //��������� �������� ����
}  


void ADS1256_API_SetBitOrderMode(uint8_t bit)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 8001376:	f000 fbaf 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d122      	bne.n	80013c6 <ADS1256_API_SetBitOrderMode+0x5a>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001380:	2200      	movs	r2, #0
 8001382:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001386:	4812      	ldr	r0, [pc, #72]	; (80013d0 <ADS1256_API_SetBitOrderMode+0x64>)
 8001388:	f001 fd5a 	bl	8002e40 <HAL_GPIO_WritePin>

  uint8_t value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_STATUS);  //�������� ������ �������� �� ��������
 800138c:	2000      	movs	r0, #0
 800138e:	f7ff fead 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
  
  if(bit)
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d004      	beq.n	80013a6 <ADS1256_API_SetBitOrderMode+0x3a>
    value |= (1 << ADS1256_STATUS_ORDER);                                     //���������� ���
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	f043 0308 	orr.w	r3, r3, #8
 80013a2:	73fb      	strb	r3, [r7, #15]
 80013a4:	e003      	b.n	80013ae <ADS1256_API_SetBitOrderMode+0x42>
  else
    value &= ~(1 << ADS1256_STATUS_ORDER);                                    //����� ���
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	f023 0308 	bic.w	r3, r3, #8
 80013ac:	73fb      	strb	r3, [r7, #15]
  
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_STATUS, value);            //��������� ������� � ������� ����� �������� (� ����������� �����)
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	4619      	mov	r1, r3
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff feea 	bl	800118c <ADS1256_Command_WriteToRegister>
  
  ADS1256_CS_OFF();                                                           //��������� ��������
 80013b8:	2201      	movs	r2, #1
 80013ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013be:	4804      	ldr	r0, [pc, #16]	; (80013d0 <ADS1256_API_SetBitOrderMode+0x64>)
 80013c0:	f001 fd3e 	bl	8002e40 <HAL_GPIO_WritePin>
 80013c4:	e000      	b.n	80013c8 <ADS1256_API_SetBitOrderMode+0x5c>
    return;
 80013c6:	bf00      	nop
}  
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40010c00 	.word	0x40010c00

080013d4 <ADS1256_API_SetAutoCalibrationMode>:
  return value;                                                               //��������� �������� ����
}  


void ADS1256_API_SetAutoCalibrationMode(uint8_t bit)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 80013de:	f000 fb7b 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d122      	bne.n	800142e <ADS1256_API_SetAutoCalibrationMode+0x5a>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 80013e8:	2200      	movs	r2, #0
 80013ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ee:	4812      	ldr	r0, [pc, #72]	; (8001438 <ADS1256_API_SetAutoCalibrationMode+0x64>)
 80013f0:	f001 fd26 	bl	8002e40 <HAL_GPIO_WritePin>

  uint8_t value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_STATUS);  //�������� ������ �������� �� ��������
 80013f4:	2000      	movs	r0, #0
 80013f6:	f7ff fe79 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73fb      	strb	r3, [r7, #15]
  
  if(bit)
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d004      	beq.n	800140e <ADS1256_API_SetAutoCalibrationMode+0x3a>
    value |= (1 << ADS1256_STATUS_ACAL);                                      //���������� ���
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	f043 0304 	orr.w	r3, r3, #4
 800140a:	73fb      	strb	r3, [r7, #15]
 800140c:	e003      	b.n	8001416 <ADS1256_API_SetAutoCalibrationMode+0x42>
  else
    value &= ~(1 << ADS1256_STATUS_ACAL);                                     //����� ���
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	f023 0304 	bic.w	r3, r3, #4
 8001414:	73fb      	strb	r3, [r7, #15]
  
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_STATUS, value);            //��������� ������� � ������� ����� �������� (� ����������� �����)
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	4619      	mov	r1, r3
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff feb6 	bl	800118c <ADS1256_Command_WriteToRegister>

  ADS1256_CS_OFF();                                                           //��������� ��������
 8001420:	2201      	movs	r2, #1
 8001422:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001426:	4804      	ldr	r0, [pc, #16]	; (8001438 <ADS1256_API_SetAutoCalibrationMode+0x64>)
 8001428:	f001 fd0a 	bl	8002e40 <HAL_GPIO_WritePin>
 800142c:	e000      	b.n	8001430 <ADS1256_API_SetAutoCalibrationMode+0x5c>
    return;
 800142e:	bf00      	nop
}  
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40010c00 	.word	0x40010c00

0800143c <ADS1256_API_SetInputBufferMode>:
  return value;                                                               //��������� �������� ����
}  


void ADS1256_API_SetInputBufferMode(uint8_t bit)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 8001446:	f000 fb47 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d128      	bne.n	80014a2 <ADS1256_API_SetInputBufferMode+0x66>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001456:	4815      	ldr	r0, [pc, #84]	; (80014ac <ADS1256_API_SetInputBufferMode+0x70>)
 8001458:	f001 fcf2 	bl	8002e40 <HAL_GPIO_WritePin>

  uint8_t value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_STATUS);  //�������� ������ �������� �� ��������
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff fe45 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 8001462:	4603      	mov	r3, r0
 8001464:	73fb      	strb	r3, [r7, #15]
  
  if(bit)
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d004      	beq.n	8001476 <ADS1256_API_SetInputBufferMode+0x3a>
    value |= (1 << ADS1256_STATUS_BUFEN);                                     //���������� ���
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e003      	b.n	800147e <ADS1256_API_SetInputBufferMode+0x42>
  else
    value &= ~(1 << ADS1256_STATUS_BUFEN);                                    //����� ���
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	f023 0302 	bic.w	r3, r3, #2
 800147c:	73fb      	strb	r3, [r7, #15]

  // 1) ������������� �����
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_STATUS, value);            //��������� ������� � ������� ����� �������� (� ����������� �����)
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	4619      	mov	r1, r3
 8001482:	2000      	movs	r0, #0
 8001484:	f7ff fe82 	bl	800118c <ADS1256_Command_WriteToRegister>

  // 2) ��������� �������������� (��� �����, ��������� �� ������� ����� ���������� ����������� �� ��)
  ADS1256_Command_SelfCalibration();
 8001488:	f7ff feda 	bl	8001240 <ADS1256_Command_SelfCalibration>
  
  // 3) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
  ADS1256_COMMAND_CONVERT();
 800148c:	f7ff ff0c 	bl	80012a8 <ADS1256_Command_Synchronize>
 8001490:	f7ff ff34 	bl	80012fc <ADS1256_Command_WakeUp>
  
  ADS1256_CS_OFF();                                                           //��������� ��������
 8001494:	2201      	movs	r2, #1
 8001496:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800149a:	4804      	ldr	r0, [pc, #16]	; (80014ac <ADS1256_API_SetInputBufferMode+0x70>)
 800149c:	f001 fcd0 	bl	8002e40 <HAL_GPIO_WritePin>
 80014a0:	e000      	b.n	80014a4 <ADS1256_API_SetInputBufferMode+0x68>
    return;
 80014a2:	bf00      	nop
}  
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40010c00 	.word	0x40010c00

080014b0 <ADS1256_API_SetMultiplexerSingleP>:


//-------------------------------------
// ���������� ������� ��� "�������������� ���������", ��� ��������� �������������� ����������
extern __inline void ADS1256_API_SetMultiplexerSingleP(uint8_t PositiveChannelNumber) 
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
  ADS1256_API_SetMultiplexerDifferential(PositiveChannelNumber, 0xFF);
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	21ff      	movs	r1, #255	; 0xff
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 f804 	bl	80014cc <ADS1256_API_SetMultiplexerDifferential>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <ADS1256_API_SetMultiplexerDifferential>:


//-------------------------------------
// ���������� ������� ��� "����������������� ���������", ��� ��������� ������� ����������
void ADS1256_API_SetMultiplexerDifferential(uint8_t PositiveChannelNumber, uint8_t NegativeChannelNumber) 
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	460a      	mov	r2, r1
 80014d6:	71fb      	strb	r3, [r7, #7]
 80014d8:	4613      	mov	r3, r2
 80014da:	71bb      	strb	r3, [r7, #6]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 80014dc:	f000 fafc 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d17a      	bne.n	80015dc <ADS1256_API_SetMultiplexerDifferential+0x110>
  uint8_t value;
  uint8_t muxp;
  uint8_t muxn;

  // ��������� ��������, ����������� � �������
  switch (PositiveChannelNumber) 
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b07      	cmp	r3, #7
 80014ea:	d82b      	bhi.n	8001544 <ADS1256_API_SetMultiplexerDifferential+0x78>
 80014ec:	a201      	add	r2, pc, #4	; (adr r2, 80014f4 <ADS1256_API_SetMultiplexerDifferential+0x28>)
 80014ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f2:	bf00      	nop
 80014f4:	08001515 	.word	0x08001515
 80014f8:	0800151b 	.word	0x0800151b
 80014fc:	08001521 	.word	0x08001521
 8001500:	08001527 	.word	0x08001527
 8001504:	0800152d 	.word	0x0800152d
 8001508:	08001533 	.word	0x08001533
 800150c:	08001539 	.word	0x08001539
 8001510:	0800153f 	.word	0x0800153f
  {
    case 0:
      muxp = ADS1256_MUXP_AIN0;
 8001514:	2300      	movs	r3, #0
 8001516:	73fb      	strb	r3, [r7, #15]
      break;
 8001518:	e016      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 1:
      muxp = ADS1256_MUXP_AIN1;
 800151a:	2310      	movs	r3, #16
 800151c:	73fb      	strb	r3, [r7, #15]
      break;
 800151e:	e013      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 2:
      muxp = ADS1256_MUXP_AIN2;
 8001520:	2320      	movs	r3, #32
 8001522:	73fb      	strb	r3, [r7, #15]
      break;
 8001524:	e010      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 3:
      muxp = ADS1256_MUXP_AIN3;
 8001526:	2330      	movs	r3, #48	; 0x30
 8001528:	73fb      	strb	r3, [r7, #15]
      break;
 800152a:	e00d      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 4:
      muxp = ADS1256_MUXP_AIN4;
 800152c:	2340      	movs	r3, #64	; 0x40
 800152e:	73fb      	strb	r3, [r7, #15]
      break;
 8001530:	e00a      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 5:
      muxp = ADS1256_MUXP_AIN5;
 8001532:	2350      	movs	r3, #80	; 0x50
 8001534:	73fb      	strb	r3, [r7, #15]
      break;
 8001536:	e007      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 6:
      muxp = ADS1256_MUXP_AIN6;
 8001538:	2360      	movs	r3, #96	; 0x60
 800153a:	73fb      	strb	r3, [r7, #15]
      break;
 800153c:	e004      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    case 7:
      muxp = ADS1256_MUXP_AIN7;
 800153e:	2370      	movs	r3, #112	; 0x70
 8001540:	73fb      	strb	r3, [r7, #15]
      break;
 8001542:	e001      	b.n	8001548 <ADS1256_API_SetMultiplexerDifferential+0x7c>
    default:
      muxp = ADS1256_MUXP_AINCOM;
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	73fb      	strb	r3, [r7, #15]
  }

  switch (NegativeChannelNumber) 
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	2b07      	cmp	r3, #7
 800154c:	d82a      	bhi.n	80015a4 <ADS1256_API_SetMultiplexerDifferential+0xd8>
 800154e:	a201      	add	r2, pc, #4	; (adr r2, 8001554 <ADS1256_API_SetMultiplexerDifferential+0x88>)
 8001550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001554:	08001575 	.word	0x08001575
 8001558:	0800157b 	.word	0x0800157b
 800155c:	08001581 	.word	0x08001581
 8001560:	08001587 	.word	0x08001587
 8001564:	0800158d 	.word	0x0800158d
 8001568:	08001593 	.word	0x08001593
 800156c:	08001599 	.word	0x08001599
 8001570:	0800159f 	.word	0x0800159f
  {
    case 0:
      muxn = ADS1256_MUXN_AIN0;
 8001574:	2300      	movs	r3, #0
 8001576:	73bb      	strb	r3, [r7, #14]
      break;
 8001578:	e016      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 1:
      muxn = ADS1256_MUXN_AIN1;
 800157a:	2301      	movs	r3, #1
 800157c:	73bb      	strb	r3, [r7, #14]
      break;
 800157e:	e013      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 2:
      muxn = ADS1256_MUXN_AIN2;
 8001580:	2302      	movs	r3, #2
 8001582:	73bb      	strb	r3, [r7, #14]
      break;
 8001584:	e010      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 3:
      muxn = ADS1256_MUXN_AIN3;
 8001586:	2303      	movs	r3, #3
 8001588:	73bb      	strb	r3, [r7, #14]
      break;
 800158a:	e00d      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 4:
      muxn = ADS1256_MUXN_AIN4;
 800158c:	2304      	movs	r3, #4
 800158e:	73bb      	strb	r3, [r7, #14]
      break;
 8001590:	e00a      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 5:
      muxn = ADS1256_MUXN_AIN5;
 8001592:	2305      	movs	r3, #5
 8001594:	73bb      	strb	r3, [r7, #14]
      break;
 8001596:	e007      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 6:
      muxn = ADS1256_MUXN_AIN6;
 8001598:	2306      	movs	r3, #6
 800159a:	73bb      	strb	r3, [r7, #14]
      break;
 800159c:	e004      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    case 7:
      muxn = ADS1256_MUXN_AIN7;
 800159e:	2307      	movs	r3, #7
 80015a0:	73bb      	strb	r3, [r7, #14]
      break;
 80015a2:	e001      	b.n	80015a8 <ADS1256_API_SetMultiplexerDifferential+0xdc>
    default:
      muxn = ADS1256_MUXN_AINCOM;
 80015a4:	2308      	movs	r3, #8
 80015a6:	73bb      	strb	r3, [r7, #14]
  }

  value = muxp | muxn;
 80015a8:	7bfa      	ldrb	r2, [r7, #15]
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	737b      	strb	r3, [r7, #13]
  
  
  ADS1256_CS_ON();                                                            //��������� ��������
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015b6:	480b      	ldr	r0, [pc, #44]	; (80015e4 <ADS1256_API_SetMultiplexerDifferential+0x118>)
 80015b8:	f001 fc42 	bl	8002e40 <HAL_GPIO_WritePin>
  
  // 1) ������������� ������������� �� ����� ������
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_MUX, value);
 80015bc:	7b7b      	ldrb	r3, [r7, #13]
 80015be:	4619      	mov	r1, r3
 80015c0:	2001      	movs	r0, #1
 80015c2:	f7ff fde3 	bl	800118c <ADS1256_Command_WriteToRegister>
  
  // 2) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
  ADS1256_COMMAND_CONVERT();
 80015c6:	f7ff fe6f 	bl	80012a8 <ADS1256_Command_Synchronize>
 80015ca:	f7ff fe97 	bl	80012fc <ADS1256_Command_WakeUp>
  
  ADS1256_CS_OFF();                                                           //��������� ��������
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d4:	4803      	ldr	r0, [pc, #12]	; (80015e4 <ADS1256_API_SetMultiplexerDifferential+0x118>)
 80015d6:	f001 fc33 	bl	8002e40 <HAL_GPIO_WritePin>
 80015da:	e000      	b.n	80015de <ADS1256_API_SetMultiplexerDifferential+0x112>
    return;
 80015dc:	bf00      	nop
}
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40010c00 	.word	0x40010c00

080015e8 <ADS1256_API_SetClockOutMode>:
  return value;                                                               //��������� �������� �����
}


void ADS1256_API_SetClockOutMode(uint8_t bits)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 80015f2:	f000 fa71 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d125      	bne.n	8001648 <ADS1256_API_SetClockOutMode+0x60>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 80015fc:	2200      	movs	r2, #0
 80015fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001602:	4813      	ldr	r0, [pc, #76]	; (8001650 <ADS1256_API_SetClockOutMode+0x68>)
 8001604:	f001 fc1c 	bl	8002e40 <HAL_GPIO_WritePin>

  uint8_t value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_ADCON);   //�������� ������ �������� �� ��������
 8001608:	2002      	movs	r0, #2
 800160a:	f7ff fd6f 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 800160e:	4603      	mov	r3, r0
 8001610:	73fb      	strb	r3, [r7, #15]
  
  // ������� ������� ������ ������� �����, �� �����
  value &= ~(ADS1256_ADCON_CLKMASK << ADS1256_ADCON_CLK);
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001618:	73fb      	strb	r3, [r7, #15]
  
  // ����� ���������� ����� �������� �����
  value |= ((bits & ADS1256_ADCON_CLKMASK) << ADS1256_ADCON_CLK);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	015b      	lsls	r3, r3, #5
 800161e:	b25b      	sxtb	r3, r3
 8001620:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001624:	b25a      	sxtb	r2, r3
 8001626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162a:	4313      	orrs	r3, r2
 800162c:	b25b      	sxtb	r3, r3
 800162e:	73fb      	strb	r3, [r7, #15]
  
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_ADCON, value);             //��������� ������� � ������� ����� �������� (� ������������ ������)
 8001630:	7bfb      	ldrb	r3, [r7, #15]
 8001632:	4619      	mov	r1, r3
 8001634:	2002      	movs	r0, #2
 8001636:	f7ff fda9 	bl	800118c <ADS1256_Command_WriteToRegister>

  ADS1256_CS_OFF();                                                           //��������� ��������
 800163a:	2201      	movs	r2, #1
 800163c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <ADS1256_API_SetClockOutMode+0x68>)
 8001642:	f001 fbfd 	bl	8002e40 <HAL_GPIO_WritePin>
 8001646:	e000      	b.n	800164a <ADS1256_API_SetClockOutMode+0x62>
    return;
 8001648:	bf00      	nop
}
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40010c00 	.word	0x40010c00

08001654 <ADS1256_API_SetProgrammableGainAmplifierMode>:
  return value;                                                               //��������� �������� �����
}  


void ADS1256_API_SetProgrammableGainAmplifierMode(uint8_t bits)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 800165e:	f000 fa3b 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d12a      	bne.n	80016be <ADS1256_API_SetProgrammableGainAmplifierMode+0x6a>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001668:	2200      	movs	r2, #0
 800166a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800166e:	4816      	ldr	r0, [pc, #88]	; (80016c8 <ADS1256_API_SetProgrammableGainAmplifierMode+0x74>)
 8001670:	f001 fbe6 	bl	8002e40 <HAL_GPIO_WritePin>

  uint8_t value = ADS1256_Command_ReadFromRegister(ADS1256_REGISTER_ADCON);   //�������� ������ �������� �� ��������
 8001674:	2002      	movs	r0, #2
 8001676:	f7ff fd39 	bl	80010ec <ADS1256_Command_ReadFromRegister>
 800167a:	4603      	mov	r3, r0
 800167c:	73fb      	strb	r3, [r7, #15]
  
  // ������� ������� ������ ������� �����, �� �����
  value &= ~(ADS1256_ADCON_PGAMASK << ADS1256_ADCON_PGA);
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	f023 0303 	bic.w	r3, r3, #3
 8001684:	73fb      	strb	r3, [r7, #15]
  
  // ����� ���������� ����� �������� �����
  value |= ((bits & ADS1256_ADCON_PGAMASK) << ADS1256_ADCON_PGA);
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	f003 0303 	and.w	r3, r3, #3
 800168e:	b25a      	sxtb	r2, r3
 8001690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001694:	4313      	orrs	r3, r2
 8001696:	b25b      	sxtb	r3, r3
 8001698:	73fb      	strb	r3, [r7, #15]
  
  // 1) ������������� �����
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_ADCON, value);             //��������� ������� � ������� ����� �������� (� ������������ ������)
 800169a:	7bfb      	ldrb	r3, [r7, #15]
 800169c:	4619      	mov	r1, r3
 800169e:	2002      	movs	r0, #2
 80016a0:	f7ff fd74 	bl	800118c <ADS1256_Command_WriteToRegister>

  // 2) ��������� �������������� (��� �����, ��������� ������������� ���������� ������������� �������� �������)
  ADS1256_Command_SelfCalibration();
 80016a4:	f7ff fdcc 	bl	8001240 <ADS1256_Command_SelfCalibration>
  
  // 3) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
  ADS1256_COMMAND_CONVERT();
 80016a8:	f7ff fdfe 	bl	80012a8 <ADS1256_Command_Synchronize>
 80016ac:	f7ff fe26 	bl	80012fc <ADS1256_Command_WakeUp>
  
  ADS1256_CS_OFF();                                                           //��������� ��������
 80016b0:	2201      	movs	r2, #1
 80016b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b6:	4804      	ldr	r0, [pc, #16]	; (80016c8 <ADS1256_API_SetProgrammableGainAmplifierMode+0x74>)
 80016b8:	f001 fbc2 	bl	8002e40 <HAL_GPIO_WritePin>
 80016bc:	e000      	b.n	80016c0 <ADS1256_API_SetProgrammableGainAmplifierMode+0x6c>
    return;
 80016be:	bf00      	nop
}  
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40010c00 	.word	0x40010c00

080016cc <ADS1256_Convert_SPS2DRATE>:
//-------------------------------------

//-------------------------------------
// ��������������� �������: ���������� �������� ������� �������������� ����� �� ��������� ������� ������������� (������������ SPS -> DRATE)
uint8_t ADS1256_Convert_SPS2DRATE(uint16_t SPS)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	80fb      	strh	r3, [r7, #6]
  if      (SPS <= 3)
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	2b03      	cmp	r3, #3
 80016da:	d801      	bhi.n	80016e0 <ADS1256_Convert_SPS2DRATE+0x14>
    // ������: �����, �� ����� ����, ������� ������������ ������� ����� = 2.5 SPS ... �� � �� ��������� ����� ������� (������� ���������� � ��������� ������), �� � �� ����� ��� ��� - ������� ��������� �� �����!
    return ADS1256_DRATE_2_5SPS;
 80016dc:	2303      	movs	r3, #3
 80016de:	e04f      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 5)
 80016e0:	88fb      	ldrh	r3, [r7, #6]
 80016e2:	2b05      	cmp	r3, #5
 80016e4:	d801      	bhi.n	80016ea <ADS1256_Convert_SPS2DRATE+0x1e>
    return ADS1256_DRATE_5SPS;
 80016e6:	2313      	movs	r3, #19
 80016e8:	e04a      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 10)
 80016ea:	88fb      	ldrh	r3, [r7, #6]
 80016ec:	2b0a      	cmp	r3, #10
 80016ee:	d801      	bhi.n	80016f4 <ADS1256_Convert_SPS2DRATE+0x28>
    return ADS1256_DRATE_10SPS;
 80016f0:	2323      	movs	r3, #35	; 0x23
 80016f2:	e045      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 15)
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	2b0f      	cmp	r3, #15
 80016f8:	d801      	bhi.n	80016fe <ADS1256_Convert_SPS2DRATE+0x32>
    return ADS1256_DRATE_15SPS;
 80016fa:	2333      	movs	r3, #51	; 0x33
 80016fc:	e040      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 25)
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	2b19      	cmp	r3, #25
 8001702:	d801      	bhi.n	8001708 <ADS1256_Convert_SPS2DRATE+0x3c>
    return ADS1256_DRATE_25SPS;
 8001704:	2343      	movs	r3, #67	; 0x43
 8001706:	e03b      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 30)
 8001708:	88fb      	ldrh	r3, [r7, #6]
 800170a:	2b1e      	cmp	r3, #30
 800170c:	d801      	bhi.n	8001712 <ADS1256_Convert_SPS2DRATE+0x46>
    return ADS1256_DRATE_30SPS;
 800170e:	2353      	movs	r3, #83	; 0x53
 8001710:	e036      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 50)
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	2b32      	cmp	r3, #50	; 0x32
 8001716:	d801      	bhi.n	800171c <ADS1256_Convert_SPS2DRATE+0x50>
    return ADS1256_DRATE_50SPS;
 8001718:	2363      	movs	r3, #99	; 0x63
 800171a:	e031      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 60)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	2b3c      	cmp	r3, #60	; 0x3c
 8001720:	d801      	bhi.n	8001726 <ADS1256_Convert_SPS2DRATE+0x5a>
    return ADS1256_DRATE_60SPS;
 8001722:	2372      	movs	r3, #114	; 0x72
 8001724:	e02c      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 100)
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	2b64      	cmp	r3, #100	; 0x64
 800172a:	d801      	bhi.n	8001730 <ADS1256_Convert_SPS2DRATE+0x64>
    return ADS1256_DRATE_100SPS;
 800172c:	2382      	movs	r3, #130	; 0x82
 800172e:	e027      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 500)
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001736:	d801      	bhi.n	800173c <ADS1256_Convert_SPS2DRATE+0x70>
    return ADS1256_DRATE_500SPS;
 8001738:	2392      	movs	r3, #146	; 0x92
 800173a:	e021      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 1000)
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001742:	d801      	bhi.n	8001748 <ADS1256_Convert_SPS2DRATE+0x7c>
    return ADS1256_DRATE_1000SPS;
 8001744:	23a1      	movs	r3, #161	; 0xa1
 8001746:	e01b      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 2000)
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800174e:	d801      	bhi.n	8001754 <ADS1256_Convert_SPS2DRATE+0x88>
    return ADS1256_DRATE_2000SPS;
 8001750:	23b0      	movs	r3, #176	; 0xb0
 8001752:	e015      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 3750)
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	f640 62a6 	movw	r2, #3750	; 0xea6
 800175a:	4293      	cmp	r3, r2
 800175c:	d801      	bhi.n	8001762 <ADS1256_Convert_SPS2DRATE+0x96>
    return ADS1256_DRATE_3750SPS;
 800175e:	23c0      	movs	r3, #192	; 0xc0
 8001760:	e00e      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 7500)
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8001768:	4293      	cmp	r3, r2
 800176a:	d801      	bhi.n	8001770 <ADS1256_Convert_SPS2DRATE+0xa4>
    return ADS1256_DRATE_7500SPS;
 800176c:	23d0      	movs	r3, #208	; 0xd0
 800176e:	e007      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else if (SPS <= 15000)
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001776:	4293      	cmp	r3, r2
 8001778:	d801      	bhi.n	800177e <ADS1256_Convert_SPS2DRATE+0xb2>
    return ADS1256_DRATE_15000SPS;
 800177a:	23e0      	movs	r3, #224	; 0xe0
 800177c:	e000      	b.n	8001780 <ADS1256_Convert_SPS2DRATE+0xb4>
  else
    return ADS1256_DRATE_30000SPS;
 800177e:	23f0      	movs	r3, #240	; 0xf0
}
 8001780:	4618      	mov	r0, r3
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr

0800178a <ADS1256_Convert_DRATE2SPS>:


//-------------------------------------
// ��������������� �������: �������������� ������� ������������� �� ���������� ��������� �������� �������� (������������ DRATE -> SPS)
uint16_t ADS1256_Convert_DRATE2SPS(uint8_t DRATE)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	4603      	mov	r3, r0
 8001792:	71fb      	strb	r3, [r7, #7]
  switch(DRATE)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	2bf0      	cmp	r3, #240	; 0xf0
 8001798:	d03a      	beq.n	8001810 <ADS1256_Convert_DRATE2SPS+0x86>
 800179a:	2bf0      	cmp	r3, #240	; 0xf0
 800179c:	dc5f      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 800179e:	2be0      	cmp	r3, #224	; 0xe0
 80017a0:	d039      	beq.n	8001816 <ADS1256_Convert_DRATE2SPS+0x8c>
 80017a2:	2be0      	cmp	r3, #224	; 0xe0
 80017a4:	dc5b      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017a6:	2bd0      	cmp	r3, #208	; 0xd0
 80017a8:	d038      	beq.n	800181c <ADS1256_Convert_DRATE2SPS+0x92>
 80017aa:	2bd0      	cmp	r3, #208	; 0xd0
 80017ac:	dc57      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017ae:	2bc0      	cmp	r3, #192	; 0xc0
 80017b0:	d037      	beq.n	8001822 <ADS1256_Convert_DRATE2SPS+0x98>
 80017b2:	2bc0      	cmp	r3, #192	; 0xc0
 80017b4:	dc53      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017b6:	2bb0      	cmp	r3, #176	; 0xb0
 80017b8:	d036      	beq.n	8001828 <ADS1256_Convert_DRATE2SPS+0x9e>
 80017ba:	2bb0      	cmp	r3, #176	; 0xb0
 80017bc:	dc4f      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017be:	2ba1      	cmp	r3, #161	; 0xa1
 80017c0:	d035      	beq.n	800182e <ADS1256_Convert_DRATE2SPS+0xa4>
 80017c2:	2ba1      	cmp	r3, #161	; 0xa1
 80017c4:	dc4b      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017c6:	2b92      	cmp	r3, #146	; 0x92
 80017c8:	d034      	beq.n	8001834 <ADS1256_Convert_DRATE2SPS+0xaa>
 80017ca:	2b92      	cmp	r3, #146	; 0x92
 80017cc:	dc47      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017ce:	2b82      	cmp	r3, #130	; 0x82
 80017d0:	d033      	beq.n	800183a <ADS1256_Convert_DRATE2SPS+0xb0>
 80017d2:	2b82      	cmp	r3, #130	; 0x82
 80017d4:	dc43      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017d6:	2b72      	cmp	r3, #114	; 0x72
 80017d8:	d031      	beq.n	800183e <ADS1256_Convert_DRATE2SPS+0xb4>
 80017da:	2b72      	cmp	r3, #114	; 0x72
 80017dc:	dc3f      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017de:	2b63      	cmp	r3, #99	; 0x63
 80017e0:	d02f      	beq.n	8001842 <ADS1256_Convert_DRATE2SPS+0xb8>
 80017e2:	2b63      	cmp	r3, #99	; 0x63
 80017e4:	dc3b      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017e6:	2b53      	cmp	r3, #83	; 0x53
 80017e8:	d02d      	beq.n	8001846 <ADS1256_Convert_DRATE2SPS+0xbc>
 80017ea:	2b53      	cmp	r3, #83	; 0x53
 80017ec:	dc37      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017ee:	2b43      	cmp	r3, #67	; 0x43
 80017f0:	d02b      	beq.n	800184a <ADS1256_Convert_DRATE2SPS+0xc0>
 80017f2:	2b43      	cmp	r3, #67	; 0x43
 80017f4:	dc33      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017f6:	2b33      	cmp	r3, #51	; 0x33
 80017f8:	d029      	beq.n	800184e <ADS1256_Convert_DRATE2SPS+0xc4>
 80017fa:	2b33      	cmp	r3, #51	; 0x33
 80017fc:	dc2f      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 80017fe:	2b23      	cmp	r3, #35	; 0x23
 8001800:	d027      	beq.n	8001852 <ADS1256_Convert_DRATE2SPS+0xc8>
 8001802:	2b23      	cmp	r3, #35	; 0x23
 8001804:	dc2b      	bgt.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
 8001806:	2b03      	cmp	r3, #3
 8001808:	d027      	beq.n	800185a <ADS1256_Convert_DRATE2SPS+0xd0>
 800180a:	2b13      	cmp	r3, #19
 800180c:	d023      	beq.n	8001856 <ADS1256_Convert_DRATE2SPS+0xcc>
 800180e:	e026      	b.n	800185e <ADS1256_Convert_DRATE2SPS+0xd4>
  {
    case ADS1256_DRATE_30000SPS:
      return 30000;
 8001810:	f247 5330 	movw	r3, #30000	; 0x7530
 8001814:	e025      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_15000SPS:
      return 15000;
 8001816:	f643 2398 	movw	r3, #15000	; 0x3a98
 800181a:	e022      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_7500SPS:
      return 7500;
 800181c:	f641 534c 	movw	r3, #7500	; 0x1d4c
 8001820:	e01f      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_3750SPS:
      return 3750;
 8001822:	f640 63a6 	movw	r3, #3750	; 0xea6
 8001826:	e01c      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_2000SPS:
      return 2000;
 8001828:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800182c:	e019      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_1000SPS:
      return 1000;
 800182e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001832:	e016      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_500SPS:
      return 500;
 8001834:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001838:	e013      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_100SPS:
      return 100;
 800183a:	2364      	movs	r3, #100	; 0x64
 800183c:	e011      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_60SPS:
      return 60;
 800183e:	233c      	movs	r3, #60	; 0x3c
 8001840:	e00f      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_50SPS:
      return 50;
 8001842:	2332      	movs	r3, #50	; 0x32
 8001844:	e00d      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_30SPS:
      return 30;
 8001846:	231e      	movs	r3, #30
 8001848:	e00b      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_25SPS:
      return 25;
 800184a:	2319      	movs	r3, #25
 800184c:	e009      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_15SPS:
      return 15;
 800184e:	230f      	movs	r3, #15
 8001850:	e007      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_10SPS:
      return 10;
 8001852:	230a      	movs	r3, #10
 8001854:	e005      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_5SPS:
      return 5;
 8001856:	2305      	movs	r3, #5
 8001858:	e003      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    case ADS1256_DRATE_2_5SPS:
      // ������: �����, �� ����� ����, ������� ������������ ������� ����� = 2.5 SPS ... �� � �� ��������� ����� ������� (������� ���������� � ��������� ������), �� � �� ����� ��� ��� - ������� ��������� �� �����!
      return 3;
 800185a:	2303      	movs	r3, #3
 800185c:	e001      	b.n	8001862 <ADS1256_Convert_DRATE2SPS+0xd8>
    default:
      // �� ������ ������� - �������� ����������� "����������� ���������� ��� ������ ���������� ������������" ��������
      return ADS1256_F_DATA;
 800185e:	f643 2398 	movw	r3, #15000	; 0x3a98
  }
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <ADS1256_API_SetDataRateMode>:
// ������� �������������� ������������������:
// 1) ������������� ������� DRATE �� ����� ������� �������������
// 2) ��������� �������������� (��� �����, ��������� ������������� ���������� �������� ������ �����).
// 3) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
void ADS1256_API_SetDataRateMode(uint8_t DRATE)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 8001876:	f000 f92f 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d121      	bne.n	80018c4 <ADS1256_API_SetDataRateMode+0x58>
    return;

  // ��������: ������ ������������� ������� ���� ����������� ���������� ��� ������ ���������� ������������ (����������� ������)
  if(ADS1256_Convert_DRATE2SPS(DRATE) > ADS1256_F_DATA) 
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff ff81 	bl	800178a <ADS1256_Convert_DRATE2SPS>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	f643 2398 	movw	r3, #15000	; 0x3a98
 8001890:	429a      	cmp	r2, r3
 8001892:	d819      	bhi.n	80018c8 <ADS1256_API_SetDataRateMode+0x5c>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800189a:	480d      	ldr	r0, [pc, #52]	; (80018d0 <ADS1256_API_SetDataRateMode+0x64>)
 800189c:	f001 fad0 	bl	8002e40 <HAL_GPIO_WritePin>

  // 1) ������������� ������� DRATE �� ����� ������� �������������
  ADS1256_Command_WriteToRegister(ADS1256_REGISTER_DRATE, DRATE);
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	4619      	mov	r1, r3
 80018a4:	2003      	movs	r0, #3
 80018a6:	f7ff fc71 	bl	800118c <ADS1256_Command_WriteToRegister>

  // 2) ��������� �������������� (��� �����, ��������� ������������� ���������� �������� ������ �����)
  ADS1256_Command_SelfCalibration();
 80018aa:	f7ff fcc9 	bl	8001240 <ADS1256_Command_SelfCalibration>
  
  // 3) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
  ADS1256_COMMAND_CONVERT();
 80018ae:	f7ff fcfb 	bl	80012a8 <ADS1256_Command_Synchronize>
 80018b2:	f7ff fd23 	bl	80012fc <ADS1256_Command_WakeUp>

  ADS1256_CS_OFF();                                                           //��������� ��������
 80018b6:	2201      	movs	r2, #1
 80018b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <ADS1256_API_SetDataRateMode+0x64>)
 80018be:	f001 fabf 	bl	8002e40 <HAL_GPIO_WritePin>
 80018c2:	e002      	b.n	80018ca <ADS1256_API_SetDataRateMode+0x5e>
    return;
 80018c4:	bf00      	nop
 80018c6:	e000      	b.n	80018ca <ADS1256_API_SetDataRateMode+0x5e>
    return;
 80018c8:	bf00      	nop
}
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40010c00 	.word	0x40010c00

080018d4 <ADS1256_API_SetDataRateModeSPS>:

// ���������� ����� ������� ������������� � SPS = [2.5 .. 30000]
//  ����������: ��� ������������ �� ����� ��������, � ����� ����� ���������� ��������, ���������� ���������� ��������� �������... � ��� ������������ ���������� ���������, 
//  ������������� ��������� �������� �� ������������ ����: SPS = 30000, 15000, 7500, 3750, 2000, 1000, 500, 100, 60, 50, 30, 25, 15, 10, 5, 3 (2.5)
extern __inline void ADS1256_API_SetDataRateModeSPS(uint16_t SPS)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
  ADS1256_API_SetDataRateMode( ADS1256_Convert_SPS2DRATE(SPS) );
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fef3 	bl	80016cc <ADS1256_Convert_SPS2DRATE>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ffbf 	bl	800186c <ADS1256_API_SetDataRateMode>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <ADS1256_API_DoSelfCalibration>:

//-------------------------------------
// ��������� �������������� 
// (*) Note: ����� ��������� ������� BUFEN, PGA, DRATE - ������������ ������������� ��������� "Self Calibration"...
void ADS1256_API_DoSelfCalibration(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 80018fc:	f000 f8ec 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d112      	bne.n	800192c <ADS1256_API_DoSelfCalibration+0x34>
    return;

  ADS1256_CS_ON();                                                            //��������� ��������
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800190c:	4808      	ldr	r0, [pc, #32]	; (8001930 <ADS1256_API_DoSelfCalibration+0x38>)
 800190e:	f001 fa97 	bl	8002e40 <HAL_GPIO_WritePin>

  // 1) ��������� �������������� (��� �����, ��������� ������������� ���������� �������� ������ �����)
  ADS1256_Command_SelfCalibration();
 8001912:	f7ff fc95 	bl	8001240 <ADS1256_Command_SelfCalibration>
  
  // 2) ����������� ����������� ����������� (����� ��������������� ������ � �������� ����������)
  ADS1256_COMMAND_CONVERT();
 8001916:	f7ff fcc7 	bl	80012a8 <ADS1256_Command_Synchronize>
 800191a:	f7ff fcef 	bl	80012fc <ADS1256_Command_WakeUp>

  ADS1256_CS_OFF();                                                           //��������� ��������
 800191e:	2201      	movs	r2, #1
 8001920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <ADS1256_API_DoSelfCalibration+0x38>)
 8001926:	f001 fa8b 	bl	8002e40 <HAL_GPIO_WritePin>
 800192a:	e000      	b.n	800192e <ADS1256_API_DoSelfCalibration+0x36>
    return;
 800192c:	bf00      	nop
}
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40010c00 	.word	0x40010c00

08001934 <ADS1256_Init>:
//============================================================================

//-------------------------------------
// ������������� ���
void ADS1256_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  HAL_Delay(100);
 8001938:	2064      	movs	r0, #100	; 0x64
 800193a:	f000 fe15 	bl	8002568 <HAL_Delay>
  ADS1256_LOG_DUMPREGISTERS("ADS1256_Init: ");
 800193e:	4815      	ldr	r0, [pc, #84]	; (8001994 <ADS1256_Init+0x60>)
 8001940:	f7fe ffba 	bl	80008b8 <ADS1256_Log_DumpRegisters>
  HAL_Delay(1000);
 8001944:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001948:	f000 fe0e 	bl	8002568 <HAL_Delay>
  
  // ������� RESET: Reset Registers to Default Values
  ADS1256_API_Reset();
 800194c:	f7ff fcf4 	bl	8001338 <ADS1256_API_Reset>

  ADS1256_LOG_DUMPREGISTERS("ADS1256_Init: RESET");
 8001950:	4811      	ldr	r0, [pc, #68]	; (8001998 <ADS1256_Init+0x64>)
 8001952:	f7fe ffb1 	bl	80008b8 <ADS1256_Log_DumpRegisters>
  HAL_Delay(1000);
 8001956:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800195a:	f000 fe05 	bl	8002568 <HAL_Delay>
  
  
  // ���������� ������� ����� � ������ "������ �������������" (��� ORDER � �������� STATUS) = MSB (��-���������)
  ADS1256_API_SetBitOrderMode( ADS1256_STATUS_ORDER_MSB );
 800195e:	2000      	movs	r0, #0
 8001960:	f7ff fd04 	bl	800136c <ADS1256_API_SetBitOrderMode>

  // ��������� "����������� �������� ������� �� �����" (��� ������������ ������� ���������) (���� CLKx �������� ADCON)
  //  ������������� ���������, ���� �� �� ������������...
  ADS1256_API_SetClockOutMode( ADS1256_ADCON_CLK_OFF );
 8001964:	2000      	movs	r0, #0
 8001966:	f7ff fe3f 	bl	80015e8 <ADS1256_API_SetClockOutMode>
  
  // ��������� �������������� ������� ������� (������� MUX)
  ADS1256_API_SetMultiplexerSingleP(0);   //����� ������ AINPx = [0..7]
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fda0 	bl	80014b0 <ADS1256_API_SetMultiplexerSingleP>

  
  // (*) �������� ������� ����������� (����������� �������� �� 10..80���, �� ��������� ������������ �������� �� 0..3V) (��� BUFEN � �������� STATUS)
  ADS1256_API_SetInputBufferMode( ADS1256_STATUS_BUFEN_ON );              //DEBUG: ����� �������� � �������� �������
 8001970:	2001      	movs	r0, #1
 8001972:	f7ff fd63 	bl	800143c <ADS1256_API_SetInputBufferMode>
  
  // (*) ��������� "��������� � ��������������� �������������" ��� �������� ������� (���� PGAx �������� ADCON)
  ADS1256_API_SetProgrammableGainAmplifierMode( ADS1256_ADCON_PGA_2 );    //DEBUG: ����� �������� � �������� �������
 8001976:	2001      	movs	r0, #1
 8001978:	f7ff fe6c 	bl	8001654 <ADS1256_API_SetProgrammableGainAmplifierMode>

  // (*) ��������� ������� ������������� ��� (���������� ������� � �������) (������� DRATE)
  //  ���������� �������� �������� DRATE, ��� ��������������� �������� ������������� SPS = 30000, 15000, 7500, 3750, 2000, 1000, 500, 100, 60, 50, 30, 25, 15, 10, 5, 2.5
  ADS1256_API_SetDataRateModeSPS( ADS1256_F_DATA );
 800197c:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001980:	f7ff ffa8 	bl	80018d4 <ADS1256_API_SetDataRateModeSPS>
  //ADS1256_API_SetDataRateModeSPS( 2000 );  //DEBUG
  //ADS1256_API_SetDataRateModeSPS( 15 );   //DEBUG: ��� ���������� ���� = 16, ����� ~1 SPS (���� ���������, ��� ����� �� 1��)

  // (*) ����������: ��� ������ ������������� ������ (BUFEN,PGA,SPS) - � ���� ��������������� API �������, �����, ������ ����������� "��������������"...
  ADS1256_API_DoSelfCalibration();    //(����, ��� ��� � �� ���������)
 8001984:	f7ff ffb8 	bl	80018f8 <ADS1256_API_DoSelfCalibration>
  
  // �������� ����� "��������������� ������� ���������� ����� ������ ������������� ������ ���" (��� ACAL � �������� STATUS)
  //  ������: ��� ������� ������ �� ������, ���� ���������������� ��������� ��� ����� �������������� ��� �����-�� �������� ������ API ������� ����� ��������.
  //  ������ ��� ��������������� API-������� (*) ����� � ���� ������� ������ "��������� ��������������"...
  ADS1256_API_SetAutoCalibrationMode( ADS1256_STATUS_ACAL_ON );
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff fd23 	bl	80013d4 <ADS1256_API_SetAutoCalibrationMode>


  //HAL_Delay(100);
  //ADS1256_LOG_DUMPREGISTERS("ADS1256_Init: ����� ������������� ���");
  //HAL_Delay(1000);
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	0800792c 	.word	0x0800792c
 8001998:	08007940 	.word	0x08007940

0800199c <ADS1256_Command_ReadData>:


//-------------------------------------
// ������ �� ��������� ���������� ���������� �������������� (�������������� �����)
int32_t ADS1256_Command_ReadData(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
  // ���������� �������� �� ���������� ���
  while(ADS1256_DRDY_BUSY());
 80019a2:	bf00      	nop
 80019a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019a8:	4826      	ldr	r0, [pc, #152]	; (8001a44 <ADS1256_Command_ReadData+0xa8>)
 80019aa:	f001 fa23 	bl	8002df4 <HAL_GPIO_ReadPin>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d0f7      	beq.n	80019a4 <ADS1256_Command_ReadData+0x8>
  // ������
  uint8_t TxBuffer;                                                                         //Buffer dlya otpravlyaemih dannih
  uint8_t RxBuffer;                                                                         //Buffer dlya prinimaemih dannih

  // ������
  TxBuffer = ADS1256_COMMAND_RDATA;                                                         //������� "������ ������ ���������"
 80019b4:	2301      	movs	r3, #1
 80019b6:	70bb      	strb	r3, [r7, #2]
  assert_param(HAL_OK == HAL_SPI_Transmit(&SPI_ADC_HANDLE, &TxBuffer, 1, HAL_IO_TIMEOUT));  
 80019b8:	1cb9      	adds	r1, r7, #2
 80019ba:	2332      	movs	r3, #50	; 0x32
 80019bc:	2201      	movs	r2, #1
 80019be:	4822      	ldr	r0, [pc, #136]	; (8001a48 <ADS1256_Command_ReadData+0xac>)
 80019c0:	f002 f9a8 	bl	8003d14 <HAL_SPI_Transmit>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d004      	beq.n	80019d4 <ADS1256_Command_ReadData+0x38>
 80019ca:	f240 612a 	movw	r1, #1578	; 0x62a
 80019ce:	481f      	ldr	r0, [pc, #124]	; (8001a4c <ADS1256_Command_ReadData+0xb0>)
 80019d0:	f000 fac2 	bl	8001f58 <assert_failed>

  // ������������ ��������, ���� ���������� ��� ���������� �����
  delay_us(ADS1256_DELAY_T6_US);
 80019d4:	200e      	movs	r0, #14
 80019d6:	f7fe ff57 	bl	8000888 <delay_us>
  
  // �������� ���������� - �������� �����! ����������: �������� ���������� ������ ��������� �����������/����������� �������� � ���� ������, �� ������.
  int32_t value;

  // �����
  value = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
  for(uint8_t i = 0; i < 3; i++)                                                            //���� �� ���� ������ ����������:
 80019de:	2300      	movs	r3, #0
 80019e0:	70fb      	strb	r3, [r7, #3]
 80019e2:	e01a      	b.n	8001a1a <ADS1256_Command_ReadData+0x7e>
  {
    value <<= 8;                                                                            //��������� ���������� ����� � ������� �������.
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	021b      	lsls	r3, r3, #8
 80019e8:	607b      	str	r3, [r7, #4]
    RxBuffer = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	707b      	strb	r3, [r7, #1]
    assert_param(HAL_OK == HAL_SPI_Receive(&SPI_ADC_HANDLE, &RxBuffer, 1, HAL_IO_TIMEOUT)); //�������� ��������� ����...
 80019ee:	1c79      	adds	r1, r7, #1
 80019f0:	2332      	movs	r3, #50	; 0x32
 80019f2:	2201      	movs	r2, #1
 80019f4:	4814      	ldr	r0, [pc, #80]	; (8001a48 <ADS1256_Command_ReadData+0xac>)
 80019f6:	f002 fae1 	bl	8003fbc <HAL_SPI_Receive>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d004      	beq.n	8001a0a <ADS1256_Command_ReadData+0x6e>
 8001a00:	f240 6139 	movw	r1, #1593	; 0x639
 8001a04:	4811      	ldr	r0, [pc, #68]	; (8001a4c <ADS1256_Command_ReadData+0xb0>)
 8001a06:	f000 faa7 	bl	8001f58 <assert_failed>
    value |= RxBuffer;                                                                      //���������� ��� � ������� �������� �����.
 8001a0a:	787b      	ldrb	r3, [r7, #1]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	607b      	str	r3, [r7, #4]
  for(uint8_t i = 0; i < 3; i++)                                                            //���� �� ���� ������ ����������:
 8001a14:	78fb      	ldrb	r3, [r7, #3]
 8001a16:	3301      	adds	r3, #1
 8001a18:	70fb      	strb	r3, [r7, #3]
 8001a1a:	78fb      	ldrb	r3, [r7, #3]
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d9e1      	bls.n	80019e4 <ADS1256_Command_ReadData+0x48>
  }
  
  // ���������: ��� ������������� �����, ������� �������� � "�������������� ����" - ������� (���������) ���� ������ ���� �������� "���������". 
  // ��������� �������������� ����� ��������: ������� � ������� ����, �������� (��������) ����� - � ������ ������, 23� ���.
  if(value & (1 << 23))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <ADS1256_Command_ReadData+0x96>
    value |= 0xFF000000;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001a30:	607b      	str	r3, [r7, #4]
  
  
  // ������������ "�������� ����� ���������", ���� ��� ������������� ����� ������ ��� �������� �������
  delay_us(ADS1256_DELAY_T11_US);
 8001a32:	2007      	movs	r0, #7
 8001a34:	f7fe ff28 	bl	8000888 <delay_us>
  
  return value;
 8001a38:	687b      	ldr	r3, [r7, #4]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40010c00 	.word	0x40010c00
 8001a48:	200000ac 	.word	0x200000ac
 8001a4c:	08007914 	.word	0x08007914

08001a50 <ADS1256_API_ConvertDataOnce>:


//-------------------------------------
// ���������� ��������� �������������� ���������� (��������� � �����: �� 2/SPS ���)
int32_t ADS1256_API_ConvertDataOnce(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 8001a56:	f000 f83f 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <ADS1256_API_ConvertDataOnce+0x14>
    return ADS1256_STATUS_DATAC_ERROR;
 8001a60:	23ff      	movs	r3, #255	; 0xff
 8001a62:	e013      	b.n	8001a8c <ADS1256_API_ConvertDataOnce+0x3c>

  ADS1256_CS_ON();                                                                          //��������� ��������
 8001a64:	2200      	movs	r2, #0
 8001a66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a6a:	480a      	ldr	r0, [pc, #40]	; (8001a94 <ADS1256_API_ConvertDataOnce+0x44>)
 8001a6c:	f001 f9e8 	bl	8002e40 <HAL_GPIO_WritePin>
  
  // ��������� ����������� �����
  ADS1256_COMMAND_CONVERT();
 8001a70:	f7ff fc1a 	bl	80012a8 <ADS1256_Command_Synchronize>
 8001a74:	f7ff fc42 	bl	80012fc <ADS1256_Command_WakeUp>
  
  // �������� ���������
  int32_t result = ADS1256_Command_ReadData();
 8001a78:	f7ff ff90 	bl	800199c <ADS1256_Command_ReadData>
 8001a7c:	6078      	str	r0, [r7, #4]
  
  ADS1256_CS_OFF();                                                                         //��������� ��������
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a84:	4803      	ldr	r0, [pc, #12]	; (8001a94 <ADS1256_API_ConvertDataOnce+0x44>)
 8001a86:	f001 f9db 	bl	8002e40 <HAL_GPIO_WritePin>

  return result;
 8001a8a:	687b      	ldr	r3, [r7, #4]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40010c00 	.word	0x40010c00

08001a98 <ADS1256_API_ReadLastData>:


//-------------------------------------
// ������� ��������� ��������� �����������, �� ��������� ������ ������ (������������ ������)
int32_t ADS1256_API_ReadLastData(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
  // ��������: ���� ��� ��������� � ������ "��������� �����������", �� �� ���������� ��������� �������!
  if(ADS1256_API_IfDataContinuousMode())
 8001a9e:	f000 f81b 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <ADS1256_API_ReadLastData+0x14>
    return ADS1256_STATUS_DATAC_ERROR;
 8001aa8:	23ff      	movs	r3, #255	; 0xff
 8001aaa:	e00f      	b.n	8001acc <ADS1256_API_ReadLastData+0x34>

  ADS1256_CS_ON();                                                                          //��������� ��������
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ab2:	4808      	ldr	r0, [pc, #32]	; (8001ad4 <ADS1256_API_ReadLastData+0x3c>)
 8001ab4:	f001 f9c4 	bl	8002e40 <HAL_GPIO_WritePin>
  
  // �������� ���������
  int32_t result = ADS1256_Command_ReadData();
 8001ab8:	f7ff ff70 	bl	800199c <ADS1256_Command_ReadData>
 8001abc:	6078      	str	r0, [r7, #4]
  
  ADS1256_CS_OFF();                                                                         //��������� ��������
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ac4:	4803      	ldr	r0, [pc, #12]	; (8001ad4 <ADS1256_API_ReadLastData+0x3c>)
 8001ac6:	f001 f9bb 	bl	8002e40 <HAL_GPIO_WritePin>

  return result;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40010c00 	.word	0x40010c00

08001ad8 <ADS1256_API_IfDataContinuousMode>:


//-------------------------------------
// ���������� ���������� ���������: TRUE ���� ����� "��������� �����������" ������ �������; FALSE ����� �������� (��� �������� ��� ������������)
extern __inline uint8_t ADS1256_API_IfDataContinuousMode(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return (ADS1256_DATAC_Active != 0);
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <ADS1256_API_IfDataContinuousMode+0x1c>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	bf14      	ite	ne
 8001ae6:	2301      	movne	r3, #1
 8001ae8:	2300      	moveq	r3, #0
 8001aea:	b2db      	uxtb	r3, r3
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	20000099 	.word	0x20000099

08001af8 <ADS1256_INTERRUPT_OnDRDY>:

//-------------------------------------
// ���������� ���������� EXTI ����� GPIO, �������������� ���������� ���� DRDY, � ������������ �� ������������ "�� �����" �������!
//  (������� ��������� SPI ��� ������� ���������� ���������� �����������)
extern __inline void ADS1256_INTERRUPT_OnDRDY(uint16_t GPIO_Pin)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	80fb      	strh	r3, [r7, #6]
  // ��������: ��� ����������� ������������ ������ � ������ "��������� �����������" ���
  //  �����: ������ ��������� ���������� EXTI ������������� ������ �����, ����� ��������� ����������� �������� �������/������ �� SPI ��� ��������� � ���� ������������!
  if( ADS1256_API_IfDataContinuousMode() && GPIO_Pin == ADS1256_DRDY_PIN )
 8001b02:	f7ff ffe9 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d06a      	beq.n	8001be2 <ADS1256_INTERRUPT_OnDRDY+0xea>
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b12:	d166      	bne.n	8001be2 <ADS1256_INTERRUPT_OnDRDY+0xea>
  {  

    #if defined(ADS1256_SPI_DATAC_TIMEOUT_COUNT) && (ADS1256_SPI_DATAC_TIMEOUT_COUNT != 0)
    // ��������: ���� ���������� �������� ������ SPI ��� ��� �� �����������? ������, ���-�� ����� �� ���...
    if( !(SPI_ADC_HANDLE.State == HAL_SPI_STATE_READY  &&
 8001b14:	4b34      	ldr	r3, [pc, #208]	; (8001be8 <ADS1256_INTERRUPT_OnDRDY+0xf0>)
 8001b16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d104      	bne.n	8001b2a <ADS1256_INTERRUPT_OnDRDY+0x32>
          SPI_ADC_HANDLE.Lock  == HAL_UNLOCKED         ))
 8001b20:	4b31      	ldr	r3, [pc, #196]	; (8001be8 <ADS1256_INTERRUPT_OnDRDY+0xf0>)
 8001b22:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    if( !(SPI_ADC_HANDLE.State == HAL_SPI_STATE_READY  &&
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d023      	beq.n	8001b72 <ADS1256_INTERRUPT_OnDRDY+0x7a>
      //  ������, ���� ����������� ��������������� ��� "�������� �������������" > "�������� SPI"
      //  ���� ��������� ���� � ����� ������� SPI � �� ����� (� ���� ����� ����, ����� � ������������ ��������� ���������� ���������� ������������ - ����� ������� "����������� ����������"...)
      
      volatile static uint8_t AttemptsCounter = 0;

      AttemptsCounter++;
 8001b2a:	4b30      	ldr	r3, [pc, #192]	; (8001bec <ADS1256_INTERRUPT_OnDRDY+0xf4>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	3301      	adds	r3, #1
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	4b2d      	ldr	r3, [pc, #180]	; (8001bec <ADS1256_INTERRUPT_OnDRDY+0xf4>)
 8001b36:	701a      	strb	r2, [r3, #0]
      if(AttemptsCounter < ADS1256_SPI_DATAC_TIMEOUT_COUNT)
 8001b38:	4b2c      	ldr	r3, [pc, #176]	; (8001bec <ADS1256_INTERRUPT_OnDRDY+0xf4>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d94e      	bls.n	8001be0 <ADS1256_INTERRUPT_OnDRDY+0xe8>
        return;

      AttemptsCounter = 0;
 8001b42:	4b2a      	ldr	r3, [pc, #168]	; (8001bec <ADS1256_INTERRUPT_OnDRDY+0xf4>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]

      
      #ifdef  USE_FULL_ASSERT
      printf("DEBUG: ���������� � ADS1256_INTERRUPT_OnDRDY() ���� ������ ������, � SPI �� ����� - ���������...\r\n");
 8001b48:	4829      	ldr	r0, [pc, #164]	; (8001bf0 <ADS1256_INTERRUPT_OnDRDY+0xf8>)
 8001b4a:	f004 fd8f 	bl	800666c <puts>
      #endif 

      // ����� ��������� ���� �� �������� - ������� �������, ������� �� �������� ����� ������������� SPI
      assert_param(HAL_OK == HAL_SPI_Abort_IT(&SPI_ADC_HANDLE));    //Abort ongoing transfer (Interrupt mode)
 8001b4e:	4826      	ldr	r0, [pc, #152]	; (8001be8 <ADS1256_INTERRUPT_OnDRDY+0xf0>)
 8001b50:	f002 fda6 	bl	80046a0 <HAL_SPI_Abort_IT>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d004      	beq.n	8001b64 <ADS1256_INTERRUPT_OnDRDY+0x6c>
 8001b5a:	f240 712e 	movw	r1, #1838	; 0x72e
 8001b5e:	4825      	ldr	r0, [pc, #148]	; (8001bf4 <ADS1256_INTERRUPT_OnDRDY+0xfc>)
 8001b60:	f000 f9fa 	bl	8001f58 <assert_failed>
      
      // �����: ��������� �������� �� SPI  (����� ������������� ��������� ����� - �����, ��� ������ �������?)
      ADS1256_CS_OFF();
 8001b64:	2201      	movs	r2, #1
 8001b66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b6a:	4823      	ldr	r0, [pc, #140]	; (8001bf8 <ADS1256_INTERRUPT_OnDRDY+0x100>)
 8001b6c:	f001 f968 	bl	8002e40 <HAL_GPIO_WritePin>

      // � �� ���� ���� ��� �� �������� �������� � ��� - ����� ������� �� ���� CS...
      return;
 8001b70:	e037      	b.n	8001be2 <ADS1256_INTERRUPT_OnDRDY+0xea>
    
    
    // (���������: ��� ��! ������ ������, SPI �����... ���������� ������� ���������� ������ ������.)
    
    // ����� �������� ���������������� � ����������� �� ������� ������� �� ���������:
    if(ADS1256_DATAC_RequestToStop != 0)
 8001b72:	4b22      	ldr	r3, [pc, #136]	; (8001bfc <ADS1256_INTERRUPT_OnDRDY+0x104>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00e      	beq.n	8001b9a <ADS1256_INTERRUPT_OnDRDY+0xa2>
    {
      // ��������� ��������� �������� - � ����� �������� ������������ ������� ��������...
      for(int i=0; i<ADS1256_DATA_FRAME_SIZE; i++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	e007      	b.n	8001b92 <ADS1256_INTERRUPT_OnDRDY+0x9a>
        ADS1256_DATAC_TxBuffer[i] = ADS1256_COMMAND_SDATAC;    
 8001b82:	4a1f      	ldr	r2, [pc, #124]	; (8001c00 <ADS1256_INTERRUPT_OnDRDY+0x108>)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4413      	add	r3, r2
 8001b88:	220f      	movs	r2, #15
 8001b8a:	701a      	strb	r2, [r3, #0]
      for(int i=0; i<ADS1256_DATA_FRAME_SIZE; i++)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	ddf4      	ble.n	8001b82 <ADS1256_INTERRUPT_OnDRDY+0x8a>
 8001b98:	e00d      	b.n	8001bb6 <ADS1256_INTERRUPT_OnDRDY+0xbe>
    }
    else
    {
      // �����, � ����� �������� ������������ ����������� ������� 
      for(int i=0; i<ADS1256_DATA_FRAME_SIZE; i++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	e007      	b.n	8001bb0 <ADS1256_INTERRUPT_OnDRDY+0xb8>
        ADS1256_DATAC_TxBuffer[i] = 0;      //����������: 0 == ADS1256_COMMAND_WAKEUP0
 8001ba0:	4a17      	ldr	r2, [pc, #92]	; (8001c00 <ADS1256_INTERRUPT_OnDRDY+0x108>)
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
      for(int i=0; i<ADS1256_DATA_FRAME_SIZE; i++)
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	3301      	adds	r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	ddf4      	ble.n	8001ba0 <ADS1256_INTERRUPT_OnDRDY+0xa8>
    }
  
    
    // �����: ��������� �������� �� ���� SPI  (����� ������� ������������ � ���)
    ADS1256_CS_ON();
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bbc:	480e      	ldr	r0, [pc, #56]	; (8001bf8 <ADS1256_INTERRUPT_OnDRDY+0x100>)
 8001bbe:	f001 f93f 	bl	8002e40 <HAL_GPIO_WritePin>

    // ��������/�������� ����� ������ �� SPI � ����������� ������ (�� �����������)
    assert_param(HAL_OK == HAL_SPI_TransmitReceive_IT(&SPI_ADC_HANDLE, 
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	4a0f      	ldr	r2, [pc, #60]	; (8001c04 <ADS1256_INTERRUPT_OnDRDY+0x10c>)
 8001bc6:	490e      	ldr	r1, [pc, #56]	; (8001c00 <ADS1256_INTERRUPT_OnDRDY+0x108>)
 8001bc8:	4807      	ldr	r0, [pc, #28]	; (8001be8 <ADS1256_INTERRUPT_OnDRDY+0xf0>)
 8001bca:	f002 fccb 	bl	8004564 <HAL_SPI_TransmitReceive_IT>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <ADS1256_INTERRUPT_OnDRDY+0xea>
 8001bd4:	f240 714e 	movw	r1, #1870	; 0x74e
 8001bd8:	4806      	ldr	r0, [pc, #24]	; (8001bf4 <ADS1256_INTERRUPT_OnDRDY+0xfc>)
 8001bda:	f000 f9bd 	bl	8001f58 <assert_failed>
 8001bde:	e000      	b.n	8001be2 <ADS1256_INTERRUPT_OnDRDY+0xea>
        return;
 8001be0:	bf00      	nop
                                           (uint8_t*) ADS1256_DATAC_TxBuffer, 
                                           (uint8_t*) ADS1256_DATAC_RxBuffer, 
                                                      ADS1256_DATA_FRAME_SIZE));
  }
}
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200000ac 	.word	0x200000ac
 8001bec:	200000a8 	.word	0x200000a8
 8001bf0:	08007968 	.word	0x08007968
 8001bf4:	08007914 	.word	0x08007914
 8001bf8:	40010c00 	.word	0x40010c00
 8001bfc:	2000009a 	.word	0x2000009a
 8001c00:	2000009c 	.word	0x2000009c
 8001c04:	200000a0 	.word	0x200000a0

08001c08 <ADS1256_INTERRUPT_OnSPI>:
//-------------------------------------
// ���������� ���������� SPI, ������� ����������� ����� �������� ����� ������ ������ (3 ����).
//  ����������: ������ ������� ������������� ���������� ��� CallBack � HAL-�������� SPI (������� ������ �� ��������� "����������").
extern __inline void ADS1256_INTERRUPT_OnSPI(SPI_HandleTypeDef *hspi)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  //  ������, ��������������� ������� "�������� ������ ��������� ���������", ����� ���������� ���������� HAL_SPI_TxRxCpltCallback() - ������������ ��� ��������� HAL, ������ ��� �� ������� �� ������������ SPI ������...
  
  
  // ��������: ��� ����������� ������������ ������ � ������ "��������� �����������" ���,
  //  � ������ ��� ����������� ������ SPI, �������������� ��� (���� �� ��������� � ����������������).
  if(ADS1256_API_IfDataContinuousMode() &&
 8001c10:	f7ff ff62 	bl	8001ad8 <ADS1256_API_IfDataContinuousMode>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d033      	beq.n	8001c82 <ADS1256_INTERRUPT_OnSPI+0x7a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a1b      	ldr	r2, [pc, #108]	; (8001c8c <ADS1256_INTERRUPT_OnSPI+0x84>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d12f      	bne.n	8001c82 <ADS1256_INTERRUPT_OnSPI+0x7a>
     hspi == &SPI_ADC_HANDLE)
  {
    // (���������: ����� ������ ��������� � "������ ������")
    
    // ������ ��������� �����
    int32_t value = ADS1256_DATAC_RxBuffer[0]<<16 |   //������� ���� (MSB) �������� ������
 8001c22:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <ADS1256_INTERRUPT_OnSPI+0x88>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	041a      	lsls	r2, r3, #16
                    ADS1256_DATAC_RxBuffer[1]<< 8 |   //������� ����
 8001c2a:	4b19      	ldr	r3, [pc, #100]	; (8001c90 <ADS1256_INTERRUPT_OnSPI+0x88>)
 8001c2c:	785b      	ldrb	r3, [r3, #1]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	021b      	lsls	r3, r3, #8
    int32_t value = ADS1256_DATAC_RxBuffer[0]<<16 |   //������� ���� (MSB) �������� ������
 8001c32:	4313      	orrs	r3, r2
                    ADS1256_DATAC_RxBuffer[2];        //������� ���� (LSB) ���������
 8001c34:	4a16      	ldr	r2, [pc, #88]	; (8001c90 <ADS1256_INTERRUPT_OnSPI+0x88>)
 8001c36:	7892      	ldrb	r2, [r2, #2]
 8001c38:	b2d2      	uxtb	r2, r2
    int32_t value = ADS1256_DATAC_RxBuffer[0]<<16 |   //������� ���� (MSB) �������� ������
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
    
    // ���������: ��� ������������� �����, ������� �������� � "�������������� ����" - ������� (���������) ���� ������ ���� �������� "���������". 
    // ��������� �������������� ����� ��������: ������� � ������� ����, �������� (��������) ����� - � ������ ������, 23� ���.
    if(value & (1 << 23))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <ADS1256_INTERRUPT_OnSPI+0x48>
      value |= 0xFF000000;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001c4e:	60fb      	str	r3, [r7, #12]
    
    // ���� ��������� "����������� ������", �� ��������� ��� ���������� ������  (�����, ������ ����������)
    if(ADS1256_DataRegistrator)
 8001c50:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <ADS1256_INTERRUPT_OnSPI+0x8c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <ADS1256_INTERRUPT_OnSPI+0x58>
      (*ADS1256_DataRegistrator)(value);    
 8001c58:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <ADS1256_INTERRUPT_OnSPI+0x8c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	4798      	blx	r3
    
    
    // ��������: ���� ��������� ��������� ��������?
    //  ������: ����� �� �� ����� ������������ �������� ����� ADS1256_DATAC_RequestToStop!=0, �� ��������� ����� ��������. 
    //  � �� �� �����, ���� ����� �������� ��� ������������������ �������� "SDATAC", �� ��� ��� �������������� �� ������ � ����������� - ��� ����� �������� ������� ��������...
    if(ADS1256_DATAC_TxBuffer[0] == ADS1256_COMMAND_SDATAC)
 8001c60:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <ADS1256_INTERRUPT_OnSPI+0x90>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d105      	bne.n	8001c76 <ADS1256_INTERRUPT_OnSPI+0x6e>
    {
      // ���������� �������
      ADS1256_DATAC_Active = 0;
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <ADS1256_INTERRUPT_OnSPI+0x94>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	701a      	strb	r2, [r3, #0]
      // � ����� ������ "������ �� ���������"
      ADS1256_DATAC_RequestToStop = 0;
 8001c70:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <ADS1256_INTERRUPT_OnSPI+0x98>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
    }
    
    
    // �����: ��������� �������� �� SPI  (�� ���������� ����������� ������������ � ���)
    ADS1256_CS_OFF();
 8001c76:	2201      	movs	r2, #1
 8001c78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c7c:	4809      	ldr	r0, [pc, #36]	; (8001ca4 <ADS1256_INTERRUPT_OnSPI+0x9c>)
 8001c7e:	f001 f8df 	bl	8002e40 <HAL_GPIO_WritePin>
  }
}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200000ac 	.word	0x200000ac
 8001c90:	200000a0 	.word	0x200000a0
 8001c94:	200000a4 	.word	0x200000a4
 8001c98:	2000009c 	.word	0x2000009c
 8001c9c:	20000099 	.word	0x20000099
 8001ca0:	2000009a 	.word	0x2000009a
 8001ca4:	40010c00 	.word	0x40010c00

08001ca8 <HAL_SPI_TxRxCpltCallback>:
// HAL- SPI "stm32f1xx_hal_spi.c"  WEAK user callbacks:


// :      (    " ",     " ") -      _IT()  _DMA()
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  ADS1256_INTERRUPT_OnSPI(hspi);    //  ADS1256
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ffa9 	bl	8001c08 <ADS1256_INTERRUPT_OnSPI>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_SPI_ErrorCallback>:



// :      
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  assert_param(0);
 8001cc8:	2136      	movs	r1, #54	; 0x36
 8001cca:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <HAL_SPI_ErrorCallback+0x18>)
 8001ccc:	f000 f944 	bl	8001f58 <assert_failed>
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	08007a24 	.word	0x08007a24

08001cdc <HAL_GPIO_EXTI_Callback>:

//-------------------------------------
// HAL- EXTI "stm32f1xx_hal_gpio.c"  WEAK user callbacks:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80fb      	strh	r3, [r7, #6]
  ADS1256_INTERRUPT_OnDRDY(GPIO_Pin);   //  ADS1256
 8001ce6:	88fb      	ldrh	r3, [r7, #6]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff05 	bl	8001af8 <ADS1256_INTERRUPT_OnDRDY>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0310 	add.w	r3, r7, #16
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0c:	4b42      	ldr	r3, [pc, #264]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	4a41      	ldr	r2, [pc, #260]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d12:	f043 0310 	orr.w	r3, r3, #16
 8001d16:	6193      	str	r3, [r2, #24]
 8001d18:	4b3f      	ldr	r3, [pc, #252]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	f003 0310 	and.w	r3, r3, #16
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d24:	4b3c      	ldr	r3, [pc, #240]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	4a3b      	ldr	r2, [pc, #236]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d2a:	f043 0320 	orr.w	r3, r3, #32
 8001d2e:	6193      	str	r3, [r2, #24]
 8001d30:	4b39      	ldr	r3, [pc, #228]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f003 0320 	and.w	r3, r3, #32
 8001d38:	60bb      	str	r3, [r7, #8]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3c:	4b36      	ldr	r3, [pc, #216]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	4a35      	ldr	r2, [pc, #212]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	6193      	str	r3, [r2, #24]
 8001d48:	4b33      	ldr	r3, [pc, #204]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d54:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4a2f      	ldr	r2, [pc, #188]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d5a:	f043 0308 	orr.w	r3, r3, #8
 8001d5e:	6193      	str	r3, [r2, #24]
 8001d60:	4b2d      	ldr	r3, [pc, #180]	; (8001e18 <MX_GPIO_Init+0x120>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	603b      	str	r3, [r7, #0]
 8001d6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_KEY_Pin|DB6_Pin|DB5_Pin, GPIO_PIN_RESET);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001d72:	482a      	ldr	r0, [pc, #168]	; (8001e1c <MX_GPIO_Init+0x124>)
 8001d74:	f001 f864 	bl	8002e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB4_Pin|DB7_Pin|E1_Pin|R_W_Pin
 8001d78:	2200      	movs	r2, #0
 8001d7a:	213f      	movs	r1, #63	; 0x3f
 8001d7c:	4828      	ldr	r0, [pc, #160]	; (8001e20 <MX_GPIO_Init+0x128>)
 8001d7e:	f001 f85f 	bl	8002e40 <HAL_GPIO_WritePin>
                          |E2_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADC_RST_Pin|ADC_CS_Pin, GPIO_PIN_RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001d88:	4826      	ldr	r0, [pc, #152]	; (8001e24 <MX_GPIO_Init+0x12c>)
 8001d8a:	f001 f859 	bl	8002e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_KEY_Pin|DB6_Pin|DB5_Pin;
 8001d8e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d94:	2301      	movs	r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da0:	f107 0310 	add.w	r3, r7, #16
 8001da4:	4619      	mov	r1, r3
 8001da6:	481d      	ldr	r0, [pc, #116]	; (8001e1c <MX_GPIO_Init+0x124>)
 8001da8:	f000 fdb6 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB7_Pin|E1_Pin|R_W_Pin
 8001dac:	233f      	movs	r3, #63	; 0x3f
 8001dae:	613b      	str	r3, [r7, #16]
                          |E2_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db0:	2301      	movs	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2302      	movs	r3, #2
 8001dba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4817      	ldr	r0, [pc, #92]	; (8001e20 <MX_GPIO_Init+0x128>)
 8001dc4:	f000 fda8 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADC_DRDY_Pin;
 8001dc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dce:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <MX_GPIO_Init+0x130>)
 8001dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADC_DRDY_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 0310 	add.w	r3, r7, #16
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4811      	ldr	r0, [pc, #68]	; (8001e24 <MX_GPIO_Init+0x12c>)
 8001dde:	f000 fd9b 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ADC_RST_Pin|ADC_CS_Pin;
 8001de2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001de6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de8:	2301      	movs	r3, #1
 8001dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2302      	movs	r3, #2
 8001df2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df4:	f107 0310 	add.w	r3, r7, #16
 8001df8:	4619      	mov	r1, r3
 8001dfa:	480a      	ldr	r0, [pc, #40]	; (8001e24 <MX_GPIO_Init+0x12c>)
 8001dfc:	f000 fd8c 	bl	8002918 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8001e00:	2200      	movs	r2, #0
 8001e02:	210a      	movs	r1, #10
 8001e04:	2028      	movs	r0, #40	; 0x28
 8001e06:	f000 fcbf 	bl	8002788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e0a:	2028      	movs	r0, #40	; 0x28
 8001e0c:	f000 fce8 	bl	80027e0 <HAL_NVIC_EnableIRQ>

}
 8001e10:	bf00      	nop
 8001e12:	3720      	adds	r7, #32
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40011000 	.word	0x40011000
 8001e20:	40010800 	.word	0x40010800
 8001e24:	40010c00 	.word	0x40010c00
 8001e28:	10210000 	.word	0x10210000

08001e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e32:	f000 fb37 	bl	80024a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e36:	f000 f845 	bl	8001ec4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e3a:	f7ff ff5d 	bl	8001cf8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001e3e:	f000 f8ab 	bl	8001f98 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001e42:	f000 fa93 	bl	800236c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001e46:	f000 fa23 	bl	8002290 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001e4a:	4819      	ldr	r0, [pc, #100]	; (8001eb0 <main+0x84>)
 8001e4c:	f003 fa2a 	bl	80052a4 <HAL_TIM_Base_Start>

  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001e50:	2201      	movs	r2, #1
 8001e52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e56:	4817      	ldr	r0, [pc, #92]	; (8001eb4 <main+0x88>)
 8001e58:	f000 fff2 	bl	8002e40 <HAL_GPIO_WritePin>

  LCD_Init();
 8001e5c:	f7fe fd0a 	bl	8000874 <LCD_Init>
  LCD_Puts_High(0,0,"LCD_Puts_High");
 8001e60:	4a15      	ldr	r2, [pc, #84]	; (8001eb8 <main+0x8c>)
 8001e62:	2100      	movs	r1, #0
 8001e64:	2000      	movs	r0, #0
 8001e66:	f7fe fa1b 	bl	80002a0 <LCD_Puts_High>
  LCD_Puts_Low(5,0,"LCD_Puts_Low");
 8001e6a:	4a14      	ldr	r2, [pc, #80]	; (8001ebc <main+0x90>)
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	2005      	movs	r0, #5
 8001e70:	f7fe fbe0 	bl	8000634 <LCD_Puts_Low>

  ADS1256_Init();
 8001e74:	f7ff fd5e 	bl	8001934 <ADS1256_Init>
  //ADC_AVG_ResetArray();

  //ADC_CNV_RecalculateOffsetCoefficient(0);
  //ADC_CNV_RecalculateFullscaleCoefficient(8347000, 5000);

  int32_t value = ADS1256_API_ConvertDataOnce();
 8001e78:	f7ff fdea 	bl	8001a50 <ADS1256_API_ConvertDataOnce>
 8001e7c:	6078      	str	r0, [r7, #4]

  value = ADS1256_API_ReadLastData();
 8001e7e:	f7ff fe0b 	bl	8001a98 <ADS1256_API_ReadLastData>
 8001e82:	6078      	str	r0, [r7, #4]

  //ADC_AVG_IncludeSample(value);

  //int32_t average = ADC_AVG_GetMovingAverage();

  printf("value = %ld\r\n",value);  //мгновенное значение, в реальных единицах
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	480e      	ldr	r0, [pc, #56]	; (8001ec0 <main+0x94>)
 8001e88:	f004 fb6a 	bl	8006560 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 8001e8c:	2064      	movs	r0, #100	; 0x64
 8001e8e:	f000 fb6b 	bl	8002568 <HAL_Delay>
	  value = ADS1256_API_ConvertDataOnce();
 8001e92:	f7ff fddd 	bl	8001a50 <ADS1256_API_ConvertDataOnce>
 8001e96:	6078      	str	r0, [r7, #4]

	  value = ADS1256_API_ReadLastData();
 8001e98:	f7ff fdfe 	bl	8001a98 <ADS1256_API_ReadLastData>
 8001e9c:	6078      	str	r0, [r7, #4]

	  //ADC_AVG_IncludeSample(value);

	  //int32_t average = ADC_AVG_GetMovingAverage();

	  printf("value = %ld\r\n",value);  //мгновенное значение, в реальных единицах
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <main+0x94>)
 8001ea2:	f004 fb5d 	bl	8006560 <iprintf>
	  HAL_Delay(100);
 8001ea6:	2064      	movs	r0, #100	; 0x64
 8001ea8:	f000 fb5e 	bl	8002568 <HAL_Delay>
	  HAL_Delay(100);
 8001eac:	e7ee      	b.n	8001e8c <main+0x60>
 8001eae:	bf00      	nop
 8001eb0:	20000108 	.word	0x20000108
 8001eb4:	40010c00 	.word	0x40010c00
 8001eb8:	08007a58 	.word	0x08007a58
 8001ebc:	08007a68 	.word	0x08007a68
 8001ec0:	08007a78 	.word	0x08007a78

08001ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b090      	sub	sp, #64	; 0x40
 8001ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eca:	f107 0318 	add.w	r3, r7, #24
 8001ece:	2228      	movs	r2, #40	; 0x28
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f004 fb3c 	bl	8006550 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	60da      	str	r2, [r3, #12]
 8001ee4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001efc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f02:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001f06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f08:	f107 0318 	add.w	r3, r7, #24
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f000 ffe1 	bl	8002ed4 <HAL_RCC_OscConfig>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001f18:	f000 f819 	bl	8001f4e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f1c:	230f      	movs	r3, #15
 8001f1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f20:	2302      	movs	r3, #2
 8001f22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	2102      	movs	r1, #2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f001 fb3a 	bl	80035b0 <HAL_RCC_ClockConfig>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001f42:	f000 f804 	bl	8001f4e <Error_Handler>
  }
}
 8001f46:	bf00      	nop
 8001f48:	3740      	adds	r7, #64	; 0x40
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f52:	b672      	cpsid	i
}
 8001f54:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f56:	e7fe      	b.n	8001f56 <Error_Handler+0x8>

08001f58 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr

08001f6c <_write>:
#endif /* USE_FULL_ASSERT */
/*# 7- Retarget printf to UART (std library and toolchain dependent) #########*/

#if defined(__GNUC__)
int _write(int fd, char * ptr, int len)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	4804      	ldr	r0, [pc, #16]	; (8001f94 <_write+0x28>)
 8001f84:	f003 fef2 	bl	8005d6c <HAL_UART_Transmit>
  return len;
 8001f88:	687b      	ldr	r3, [r7, #4]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000150 	.word	0x20000150

08001f98 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001f9c:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001f9e:	4a18      	ldr	r2, [pc, #96]	; (8002000 <MX_SPI2_Init+0x68>)
 8001fa0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001fa2:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fa4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fa8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001faa:	4b14      	ldr	r3, [pc, #80]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fc8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001fca:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fcc:	2228      	movs	r2, #40	; 0x28
 8001fce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fdc:	4b07      	ldr	r3, [pc, #28]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fe4:	220a      	movs	r2, #10
 8001fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fe8:	4804      	ldr	r0, [pc, #16]	; (8001ffc <MX_SPI2_Init+0x64>)
 8001fea:	f001 fd15 	bl	8003a18 <HAL_SPI_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ff4:	f7ff ffab 	bl	8001f4e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200000ac 	.word	0x200000ac
 8002000:	40003800 	.word	0x40003800

08002004 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a20      	ldr	r2, [pc, #128]	; (80020a0 <HAL_SPI_MspInit+0x9c>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d139      	bne.n	8002098 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002024:	4b1f      	ldr	r3, [pc, #124]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	4a1e      	ldr	r2, [pc, #120]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 800202a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800202e:	61d3      	str	r3, [r2, #28]
 8002030:	4b1c      	ldr	r3, [pc, #112]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a18      	ldr	r2, [pc, #96]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 8002042:	f043 0308 	orr.w	r3, r3, #8
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <HAL_SPI_MspInit+0xa0>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002054:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002058:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205a:	2302      	movs	r3, #2
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800205e:	2303      	movs	r3, #3
 8002060:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002062:	f107 0310 	add.w	r3, r7, #16
 8002066:	4619      	mov	r1, r3
 8002068:	480f      	ldr	r0, [pc, #60]	; (80020a8 <HAL_SPI_MspInit+0xa4>)
 800206a:	f000 fc55 	bl	8002918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800206e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207c:	f107 0310 	add.w	r3, r7, #16
 8002080:	4619      	mov	r1, r3
 8002082:	4809      	ldr	r0, [pc, #36]	; (80020a8 <HAL_SPI_MspInit+0xa4>)
 8002084:	f000 fc48 	bl	8002918 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002088:	2200      	movs	r2, #0
 800208a:	2105      	movs	r1, #5
 800208c:	2024      	movs	r0, #36	; 0x24
 800208e:	f000 fb7b 	bl	8002788 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002092:	2024      	movs	r0, #36	; 0x24
 8002094:	f000 fba4 	bl	80027e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002098:	bf00      	nop
 800209a:	3720      	adds	r7, #32
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40003800 	.word	0x40003800
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40010c00 	.word	0x40010c00

080020ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020b2:	4b16      	ldr	r3, [pc, #88]	; (800210c <HAL_MspInit+0x60>)
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	4a15      	ldr	r2, [pc, #84]	; (800210c <HAL_MspInit+0x60>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6193      	str	r3, [r2, #24]
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_MspInit+0x60>)
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_MspInit+0x60>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	4a0f      	ldr	r2, [pc, #60]	; (800210c <HAL_MspInit+0x60>)
 80020d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d4:	61d3      	str	r3, [r2, #28]
 80020d6:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_MspInit+0x60>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020e2:	2200      	movs	r2, #0
 80020e4:	210f      	movs	r1, #15
 80020e6:	f06f 0001 	mvn.w	r0, #1
 80020ea:	f000 fb4d 	bl	8002788 <HAL_NVIC_SetPriority>

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 80020ee:	4b08      	ldr	r3, [pc, #32]	; (8002110 <HAL_MspInit+0x64>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	4a04      	ldr	r2, [pc, #16]	; (8002110 <HAL_MspInit+0x64>)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40021000 	.word	0x40021000
 8002110:	40010000 	.word	0x40010000

08002114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <NMI_Handler+0x4>

0800211a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <HardFault_Handler+0x4>

08002120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <MemManage_Handler+0x4>

08002126 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212a:	e7fe      	b.n	800212a <BusFault_Handler+0x4>

0800212c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002130:	e7fe      	b.n	8002130 <UsageFault_Handler+0x4>

08002132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr

0800213e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002142:	f000 f9f5 	bl	8002530 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002146:	f004 f959 	bl	80063fc <xTaskGetSchedulerState>
 800214a:	4603      	mov	r3, r0
 800214c:	2b01      	cmp	r3, #1
 800214e:	d001      	beq.n	8002154 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002150:	f004 f9b2 	bl	80064b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}

08002158 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800215c:	4802      	ldr	r0, [pc, #8]	; (8002168 <SPI2_IRQHandler+0x10>)
 800215e:	f002 fb91 	bl	8004884 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200000ac 	.word	0x200000ac

0800216c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADC_DRDY_Pin);
 8002170:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002174:	f000 fe96 	bl	8002ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}

0800217c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e00a      	b.n	80021a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800218e:	f3af 8000 	nop.w
 8002192:	4601      	mov	r1, r0
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	60ba      	str	r2, [r7, #8]
 800219a:	b2ca      	uxtb	r2, r1
 800219c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	3301      	adds	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	dbf0      	blt.n	800218e <_read+0x12>
	}

return len;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
	return -1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021dc:	605a      	str	r2, [r3, #4]
	return 0;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr

080021ea <_isatty>:

int _isatty(int file)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
	return 1;
 80021f2:	2301      	movs	r3, #1
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr

080021fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021fe:	b480      	push	{r7}
 8002200:	b085      	sub	sp, #20
 8002202:	af00      	add	r7, sp, #0
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	607a      	str	r2, [r7, #4]
	return 0;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
	...

08002218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <_sbrk+0x5c>)
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <_sbrk+0x60>)
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <_sbrk+0x64>)
 8002236:	4a12      	ldr	r2, [pc, #72]	; (8002280 <_sbrk+0x68>)
 8002238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	429a      	cmp	r2, r3
 8002246:	d207      	bcs.n	8002258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002248:	f004 f958 	bl	80064fc <__errno>
 800224c:	4603      	mov	r3, r0
 800224e:	220c      	movs	r2, #12
 8002250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	e009      	b.n	800226c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <_sbrk+0x64>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	4a05      	ldr	r2, [pc, #20]	; (800227c <_sbrk+0x64>)
 8002268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3718      	adds	r7, #24
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20005000 	.word	0x20005000
 8002278:	00000400 	.word	0x00000400
 800227c:	20000104 	.word	0x20000104
 8002280:	20000268 	.word	0x20000268

08002284 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002296:	f107 0308 	add.w	r3, r7, #8
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a4:	463b      	mov	r3, r7
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022ac:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <MX_TIM1_Init+0x98>)
 80022ae:	4a1f      	ldr	r2, [pc, #124]	; (800232c <MX_TIM1_Init+0x9c>)
 80022b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80022b2:	4b1d      	ldr	r3, [pc, #116]	; (8002328 <MX_TIM1_Init+0x98>)
 80022b4:	2247      	movs	r2, #71	; 0x47
 80022b6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b8:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <MX_TIM1_Init+0x98>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80022be:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <MX_TIM1_Init+0x98>)
 80022c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c6:	4b18      	ldr	r3, [pc, #96]	; (8002328 <MX_TIM1_Init+0x98>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022cc:	4b16      	ldr	r3, [pc, #88]	; (8002328 <MX_TIM1_Init+0x98>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022d2:	4b15      	ldr	r3, [pc, #84]	; (8002328 <MX_TIM1_Init+0x98>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022d8:	4813      	ldr	r0, [pc, #76]	; (8002328 <MX_TIM1_Init+0x98>)
 80022da:	f002 ff2b 	bl	8005134 <HAL_TIM_Base_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80022e4:	f7ff fe33 	bl	8001f4e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	4619      	mov	r1, r3
 80022f4:	480c      	ldr	r0, [pc, #48]	; (8002328 <MX_TIM1_Init+0x98>)
 80022f6:	f003 f839 	bl	800536c <HAL_TIM_ConfigClockSource>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002300:	f7ff fe25 	bl	8001f4e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002304:	2300      	movs	r3, #0
 8002306:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002308:	2300      	movs	r3, #0
 800230a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800230c:	463b      	mov	r3, r7
 800230e:	4619      	mov	r1, r3
 8002310:	4805      	ldr	r0, [pc, #20]	; (8002328 <MX_TIM1_Init+0x98>)
 8002312:	f003 fbd5 	bl	8005ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800231c:	f7ff fe17 	bl	8001f4e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002320:	bf00      	nop
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000108 	.word	0x20000108
 800232c:	40012c00 	.word	0x40012c00

08002330 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a09      	ldr	r2, [pc, #36]	; (8002364 <HAL_TIM_Base_MspInit+0x34>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d10b      	bne.n	800235a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002342:	4b09      	ldr	r3, [pc, #36]	; (8002368 <HAL_TIM_Base_MspInit+0x38>)
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	4a08      	ldr	r2, [pc, #32]	; (8002368 <HAL_TIM_Base_MspInit+0x38>)
 8002348:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800234c:	6193      	str	r3, [r2, #24]
 800234e:	4b06      	ldr	r3, [pc, #24]	; (8002368 <HAL_TIM_Base_MspInit+0x38>)
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800235a:	bf00      	nop
 800235c:	3714      	adds	r7, #20
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr
 8002364:	40012c00 	.word	0x40012c00
 8002368:	40021000 	.word	0x40021000

0800236c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002372:	4a12      	ldr	r2, [pc, #72]	; (80023bc <MX_USART1_UART_Init+0x50>)
 8002374:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800237c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800237e:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002380:	2200      	movs	r2, #0
 8002382:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 800238c:	2200      	movs	r2, #0
 800238e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002392:	220c      	movs	r2, #12
 8002394:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <MX_USART1_UART_Init+0x4c>)
 80023a4:	f003 fc36 	bl	8005c14 <HAL_UART_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ae:	f7ff fdce 	bl	8001f4e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000150 	.word	0x20000150
 80023bc:	40013800 	.word	0x40013800

080023c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0310 	add.w	r3, r7, #16
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a1c      	ldr	r2, [pc, #112]	; (800244c <HAL_UART_MspInit+0x8c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d131      	bne.n	8002444 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e0:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <HAL_UART_MspInit+0x90>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	4a1a      	ldr	r2, [pc, #104]	; (8002450 <HAL_UART_MspInit+0x90>)
 80023e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ea:	6193      	str	r3, [r2, #24]
 80023ec:	4b18      	ldr	r3, [pc, #96]	; (8002450 <HAL_UART_MspInit+0x90>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f8:	4b15      	ldr	r3, [pc, #84]	; (8002450 <HAL_UART_MspInit+0x90>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	4a14      	ldr	r2, [pc, #80]	; (8002450 <HAL_UART_MspInit+0x90>)
 80023fe:	f043 0304 	orr.w	r3, r3, #4
 8002402:	6193      	str	r3, [r2, #24]
 8002404:	4b12      	ldr	r3, [pc, #72]	; (8002450 <HAL_UART_MspInit+0x90>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002410:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002414:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800241a:	2303      	movs	r3, #3
 800241c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241e:	f107 0310 	add.w	r3, r7, #16
 8002422:	4619      	mov	r1, r3
 8002424:	480b      	ldr	r0, [pc, #44]	; (8002454 <HAL_UART_MspInit+0x94>)
 8002426:	f000 fa77 	bl	8002918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800242a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800242e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	4619      	mov	r1, r3
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <HAL_UART_MspInit+0x94>)
 8002440:	f000 fa6a 	bl	8002918 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002444:	bf00      	nop
 8002446:	3720      	adds	r7, #32
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40013800 	.word	0x40013800
 8002450:	40021000 	.word	0x40021000
 8002454:	40010800 	.word	0x40010800

08002458 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002458:	f7ff ff14 	bl	8002284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800245c:	480b      	ldr	r0, [pc, #44]	; (800248c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800245e:	490c      	ldr	r1, [pc, #48]	; (8002490 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002460:	4a0c      	ldr	r2, [pc, #48]	; (8002494 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002464:	e002      	b.n	800246c <LoopCopyDataInit>

08002466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246a:	3304      	adds	r3, #4

0800246c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800246c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800246e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002470:	d3f9      	bcc.n	8002466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002474:	4c09      	ldr	r4, [pc, #36]	; (800249c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002478:	e001      	b.n	800247e <LoopFillZerobss>

0800247a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800247c:	3204      	adds	r2, #4

0800247e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800247e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002480:	d3fb      	bcc.n	800247a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002482:	f004 f841 	bl	8006508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002486:	f7ff fcd1 	bl	8001e2c <main>
  bx lr
 800248a:	4770      	bx	lr
  ldr r0, =_sdata
 800248c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002490:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002494:	08007cec 	.word	0x08007cec
  ldr r2, =_sbss
 8002498:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800249c:	20000264 	.word	0x20000264

080024a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024a0:	e7fe      	b.n	80024a0 <ADC1_2_IRQHandler>
	...

080024a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <HAL_Init+0x28>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a07      	ldr	r2, [pc, #28]	; (80024cc <HAL_Init+0x28>)
 80024ae:	f043 0310 	orr.w	r3, r3, #16
 80024b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 f947 	bl	8002748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ba:	200f      	movs	r0, #15
 80024bc:	f000 f808 	bl	80024d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c0:	f7ff fdf4 	bl	80020ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40022000 	.word	0x40022000

080024d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_InitTick+0x54>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_InitTick+0x58>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f98e 	bl	8002810 <HAL_SYSTICK_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d80a      	bhi.n	800251a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	f000 f93c 	bl	8002788 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4a06      	ldr	r2, [pc, #24]	; (800252c <HAL_InitTick+0x5c>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000000 	.word	0x20000000
 8002528:	20000008 	.word	0x20000008
 800252c:	20000004 	.word	0x20000004

08002530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_IncTick+0x1c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b05      	ldr	r3, [pc, #20]	; (8002550 <HAL_IncTick+0x20>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a03      	ldr	r2, [pc, #12]	; (8002550 <HAL_IncTick+0x20>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	20000008 	.word	0x20000008
 8002550:	20000198 	.word	0x20000198

08002554 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return uwTick;
 8002558:	4b02      	ldr	r3, [pc, #8]	; (8002564 <HAL_GetTick+0x10>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	20000198 	.word	0x20000198

08002568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002570:	f7ff fff0 	bl	8002554 <HAL_GetTick>
 8002574:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002580:	d005      	beq.n	800258e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <HAL_Delay+0x44>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4413      	add	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800258e:	bf00      	nop
 8002590:	f7ff ffe0 	bl	8002554 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	429a      	cmp	r2, r3
 800259e:	d8f7      	bhi.n	8002590 <HAL_Delay+0x28>
  {
  }
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000008 	.word	0x20000008

080025b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <__NVIC_SetPriorityGrouping+0x44>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025cc:	4013      	ands	r3, r2
 80025ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025e2:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <__NVIC_SetPriorityGrouping+0x44>)
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	60d3      	str	r3, [r2, #12]
}
 80025e8:	bf00      	nop
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025fc:	4b04      	ldr	r3, [pc, #16]	; (8002610 <__NVIC_GetPriorityGrouping+0x18>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	0a1b      	lsrs	r3, r3, #8
 8002602:	f003 0307 	and.w	r3, r3, #7
}
 8002606:	4618      	mov	r0, r3
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	2b00      	cmp	r3, #0
 8002624:	db0b      	blt.n	800263e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	f003 021f 	and.w	r2, r3, #31
 800262c:	4906      	ldr	r1, [pc, #24]	; (8002648 <__NVIC_EnableIRQ+0x34>)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	095b      	lsrs	r3, r3, #5
 8002634:	2001      	movs	r0, #1
 8002636:	fa00 f202 	lsl.w	r2, r0, r2
 800263a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr
 8002648:	e000e100 	.word	0xe000e100

0800264c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265c:	2b00      	cmp	r3, #0
 800265e:	db0a      	blt.n	8002676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	b2da      	uxtb	r2, r3
 8002664:	490c      	ldr	r1, [pc, #48]	; (8002698 <__NVIC_SetPriority+0x4c>)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	440b      	add	r3, r1
 8002670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002674:	e00a      	b.n	800268c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	b2da      	uxtb	r2, r3
 800267a:	4908      	ldr	r1, [pc, #32]	; (800269c <__NVIC_SetPriority+0x50>)
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	3b04      	subs	r3, #4
 8002684:	0112      	lsls	r2, r2, #4
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	440b      	add	r3, r1
 800268a:	761a      	strb	r2, [r3, #24]
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	e000e100 	.word	0xe000e100
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	; 0x24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f1c3 0307 	rsb	r3, r3, #7
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	bf28      	it	cs
 80026be:	2304      	movcs	r3, #4
 80026c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3304      	adds	r3, #4
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d902      	bls.n	80026d0 <NVIC_EncodePriority+0x30>
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3b03      	subs	r3, #3
 80026ce:	e000      	b.n	80026d2 <NVIC_EncodePriority+0x32>
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d4:	f04f 32ff 	mov.w	r2, #4294967295
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	43da      	mvns	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	401a      	ands	r2, r3
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	43d9      	mvns	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	4313      	orrs	r3, r2
         );
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3724      	adds	r7, #36	; 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3b01      	subs	r3, #1
 8002710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002714:	d301      	bcc.n	800271a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002716:	2301      	movs	r3, #1
 8002718:	e00f      	b.n	800273a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271a:	4a0a      	ldr	r2, [pc, #40]	; (8002744 <SysTick_Config+0x40>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002722:	210f      	movs	r1, #15
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f7ff ff90 	bl	800264c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <SysTick_Config+0x40>)
 800272e:	2200      	movs	r2, #0
 8002730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002732:	4b04      	ldr	r3, [pc, #16]	; (8002744 <SysTick_Config+0x40>)
 8002734:	2207      	movs	r2, #7
 8002736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000e010 	.word	0xe000e010

08002748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b07      	cmp	r3, #7
 8002754:	d00f      	beq.n	8002776 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b06      	cmp	r3, #6
 800275a:	d00c      	beq.n	8002776 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b05      	cmp	r3, #5
 8002760:	d009      	beq.n	8002776 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b04      	cmp	r3, #4
 8002766:	d006      	beq.n	8002776 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b03      	cmp	r3, #3
 800276c:	d003      	beq.n	8002776 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800276e:	2191      	movs	r1, #145	; 0x91
 8002770:	4804      	ldr	r0, [pc, #16]	; (8002784 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002772:	f7ff fbf1 	bl	8001f58 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff ff1a 	bl	80025b0 <__NVIC_SetPriorityGrouping>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	08007a88 	.word	0x08007a88

08002788 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d903      	bls.n	80027a8 <HAL_NVIC_SetPriority+0x20>
 80027a0:	21a9      	movs	r1, #169	; 0xa9
 80027a2:	480e      	ldr	r0, [pc, #56]	; (80027dc <HAL_NVIC_SetPriority+0x54>)
 80027a4:	f7ff fbd8 	bl	8001f58 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2b0f      	cmp	r3, #15
 80027ac:	d903      	bls.n	80027b6 <HAL_NVIC_SetPriority+0x2e>
 80027ae:	21aa      	movs	r1, #170	; 0xaa
 80027b0:	480a      	ldr	r0, [pc, #40]	; (80027dc <HAL_NVIC_SetPriority+0x54>)
 80027b2:	f7ff fbd1 	bl	8001f58 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b6:	f7ff ff1f 	bl	80025f8 <__NVIC_GetPriorityGrouping>
 80027ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	6978      	ldr	r0, [r7, #20]
 80027c2:	f7ff ff6d 	bl	80026a0 <NVIC_EncodePriority>
 80027c6:	4602      	mov	r2, r0
 80027c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff3c 	bl	800264c <__NVIC_SetPriority>
}
 80027d4:	bf00      	nop
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	08007a88 	.word	0x08007a88

080027e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	da03      	bge.n	80027fa <HAL_NVIC_EnableIRQ+0x1a>
 80027f2:	21bd      	movs	r1, #189	; 0xbd
 80027f4:	4805      	ldr	r0, [pc, #20]	; (800280c <HAL_NVIC_EnableIRQ+0x2c>)
 80027f6:	f7ff fbaf 	bl	8001f58 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff ff08 	bl	8002614 <__NVIC_EnableIRQ>
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	08007a88 	.word	0x08007a88

08002810 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff ff73 	bl	8002704 <SysTick_Config>
 800281e:	4603      	mov	r3, r0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d005      	beq.n	800284c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2204      	movs	r2, #4
 8002844:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	73fb      	strb	r3, [r7, #15]
 800284a:	e051      	b.n	80028f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 020e 	bic.w	r2, r2, #14
 800285a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0201 	bic.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a22      	ldr	r2, [pc, #136]	; (80028fc <HAL_DMA_Abort_IT+0xd4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d029      	beq.n	80028ca <HAL_DMA_Abort_IT+0xa2>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a21      	ldr	r2, [pc, #132]	; (8002900 <HAL_DMA_Abort_IT+0xd8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d022      	beq.n	80028c6 <HAL_DMA_Abort_IT+0x9e>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1f      	ldr	r2, [pc, #124]	; (8002904 <HAL_DMA_Abort_IT+0xdc>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d01a      	beq.n	80028c0 <HAL_DMA_Abort_IT+0x98>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1e      	ldr	r2, [pc, #120]	; (8002908 <HAL_DMA_Abort_IT+0xe0>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d012      	beq.n	80028ba <HAL_DMA_Abort_IT+0x92>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a1c      	ldr	r2, [pc, #112]	; (800290c <HAL_DMA_Abort_IT+0xe4>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00a      	beq.n	80028b4 <HAL_DMA_Abort_IT+0x8c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a1b      	ldr	r2, [pc, #108]	; (8002910 <HAL_DMA_Abort_IT+0xe8>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d102      	bne.n	80028ae <HAL_DMA_Abort_IT+0x86>
 80028a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028ac:	e00e      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028b2:	e00b      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028b8:	e008      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028be:	e005      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028c4:	e002      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028c6:	2310      	movs	r3, #16
 80028c8:	e000      	b.n	80028cc <HAL_DMA_Abort_IT+0xa4>
 80028ca:	2301      	movs	r3, #1
 80028cc:	4a11      	ldr	r2, [pc, #68]	; (8002914 <HAL_DMA_Abort_IT+0xec>)
 80028ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	4798      	blx	r3
    } 
  }
  return status;
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40020008 	.word	0x40020008
 8002900:	4002001c 	.word	0x4002001c
 8002904:	40020030 	.word	0x40020030
 8002908:	40020044 	.word	0x40020044
 800290c:	40020058 	.word	0x40020058
 8002910:	4002006c 	.word	0x4002006c
 8002914:	40020000 	.word	0x40020000

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	; 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002922:	2300      	movs	r3, #0
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a96      	ldr	r2, [pc, #600]	; (8002b88 <HAL_GPIO_Init+0x270>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d013      	beq.n	800295a <HAL_GPIO_Init+0x42>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a95      	ldr	r2, [pc, #596]	; (8002b8c <HAL_GPIO_Init+0x274>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d00f      	beq.n	800295a <HAL_GPIO_Init+0x42>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a94      	ldr	r2, [pc, #592]	; (8002b90 <HAL_GPIO_Init+0x278>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00b      	beq.n	800295a <HAL_GPIO_Init+0x42>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a93      	ldr	r2, [pc, #588]	; (8002b94 <HAL_GPIO_Init+0x27c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d007      	beq.n	800295a <HAL_GPIO_Init+0x42>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a92      	ldr	r2, [pc, #584]	; (8002b98 <HAL_GPIO_Init+0x280>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d003      	beq.n	800295a <HAL_GPIO_Init+0x42>
 8002952:	21bd      	movs	r1, #189	; 0xbd
 8002954:	4891      	ldr	r0, [pc, #580]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002956:	f7ff faff 	bl	8001f58 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	b29b      	uxth	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <HAL_GPIO_Init+0x58>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	0c1b      	lsrs	r3, r3, #16
 800296a:	041b      	lsls	r3, r3, #16
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x60>
 8002970:	21be      	movs	r1, #190	; 0xbe
 8002972:	488a      	ldr	r0, [pc, #552]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002974:	f7ff faf0 	bl	8001f58 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 821c 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b01      	cmp	r3, #1
 8002988:	f000 8217 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b11      	cmp	r3, #17
 8002992:	f000 8212 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b02      	cmp	r3, #2
 800299c:	f000 820d 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b12      	cmp	r3, #18
 80029a6:	f000 8208 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	4a7c      	ldr	r2, [pc, #496]	; (8002ba0 <HAL_GPIO_Init+0x288>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	f000 8202 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	4a7a      	ldr	r2, [pc, #488]	; (8002ba4 <HAL_GPIO_Init+0x28c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	f000 81fc 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	4a78      	ldr	r2, [pc, #480]	; (8002ba8 <HAL_GPIO_Init+0x290>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	f000 81f6 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	4a76      	ldr	r2, [pc, #472]	; (8002bac <HAL_GPIO_Init+0x294>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	f000 81f0 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4a74      	ldr	r2, [pc, #464]	; (8002bb0 <HAL_GPIO_Init+0x298>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	f000 81ea 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	4a72      	ldr	r2, [pc, #456]	; (8002bb4 <HAL_GPIO_Init+0x29c>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	f000 81e4 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	f000 81df 	beq.w	8002dba <HAL_GPIO_Init+0x4a2>
 80029fc:	21bf      	movs	r1, #191	; 0xbf
 80029fe:	4867      	ldr	r0, [pc, #412]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002a00:	f7ff faaa 	bl	8001f58 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a04:	e1d9      	b.n	8002dba <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a06:	2201      	movs	r2, #1
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	f040 81c8 	bne.w	8002db4 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a58      	ldr	r2, [pc, #352]	; (8002b88 <HAL_GPIO_Init+0x270>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d013      	beq.n	8002a54 <HAL_GPIO_Init+0x13c>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a57      	ldr	r2, [pc, #348]	; (8002b8c <HAL_GPIO_Init+0x274>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d00f      	beq.n	8002a54 <HAL_GPIO_Init+0x13c>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a56      	ldr	r2, [pc, #344]	; (8002b90 <HAL_GPIO_Init+0x278>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d00b      	beq.n	8002a54 <HAL_GPIO_Init+0x13c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a55      	ldr	r2, [pc, #340]	; (8002b94 <HAL_GPIO_Init+0x27c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d007      	beq.n	8002a54 <HAL_GPIO_Init+0x13c>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a54      	ldr	r2, [pc, #336]	; (8002b98 <HAL_GPIO_Init+0x280>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_Init+0x13c>
 8002a4c:	21cd      	movs	r1, #205	; 0xcd
 8002a4e:	4853      	ldr	r0, [pc, #332]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002a50:	f7ff fa82 	bl	8001f58 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	4a56      	ldr	r2, [pc, #344]	; (8002bb4 <HAL_GPIO_Init+0x29c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	f000 80c1 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
 8002a60:	4a54      	ldr	r2, [pc, #336]	; (8002bb4 <HAL_GPIO_Init+0x29c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	f200 80e7 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002a68:	4a4f      	ldr	r2, [pc, #316]	; (8002ba8 <HAL_GPIO_Init+0x290>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	f000 80b9 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
 8002a70:	4a4d      	ldr	r2, [pc, #308]	; (8002ba8 <HAL_GPIO_Init+0x290>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	f200 80df 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002a78:	4a4d      	ldr	r2, [pc, #308]	; (8002bb0 <HAL_GPIO_Init+0x298>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	f000 80b1 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
 8002a80:	4a4b      	ldr	r2, [pc, #300]	; (8002bb0 <HAL_GPIO_Init+0x298>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	f200 80d7 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002a88:	4a46      	ldr	r2, [pc, #280]	; (8002ba4 <HAL_GPIO_Init+0x28c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	f000 80a9 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
 8002a90:	4a44      	ldr	r2, [pc, #272]	; (8002ba4 <HAL_GPIO_Init+0x28c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	f200 80cf 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002a98:	4a44      	ldr	r2, [pc, #272]	; (8002bac <HAL_GPIO_Init+0x294>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	f000 80a1 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
 8002aa0:	4a42      	ldr	r2, [pc, #264]	; (8002bac <HAL_GPIO_Init+0x294>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	f200 80c7 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002aa8:	2b12      	cmp	r3, #18
 8002aaa:	d82b      	bhi.n	8002b04 <HAL_GPIO_Init+0x1ec>
 8002aac:	2b12      	cmp	r3, #18
 8002aae:	f200 80c2 	bhi.w	8002c36 <HAL_GPIO_Init+0x31e>
 8002ab2:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <HAL_GPIO_Init+0x1a0>)
 8002ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab8:	08002be3 	.word	0x08002be3
 8002abc:	08002b0d 	.word	0x08002b0d
 8002ac0:	08002b5f 	.word	0x08002b5f
 8002ac4:	08002c31 	.word	0x08002c31
 8002ac8:	08002c37 	.word	0x08002c37
 8002acc:	08002c37 	.word	0x08002c37
 8002ad0:	08002c37 	.word	0x08002c37
 8002ad4:	08002c37 	.word	0x08002c37
 8002ad8:	08002c37 	.word	0x08002c37
 8002adc:	08002c37 	.word	0x08002c37
 8002ae0:	08002c37 	.word	0x08002c37
 8002ae4:	08002c37 	.word	0x08002c37
 8002ae8:	08002c37 	.word	0x08002c37
 8002aec:	08002c37 	.word	0x08002c37
 8002af0:	08002c37 	.word	0x08002c37
 8002af4:	08002c37 	.word	0x08002c37
 8002af8:	08002c37 	.word	0x08002c37
 8002afc:	08002b35 	.word	0x08002b35
 8002b00:	08002bb9 	.word	0x08002bb9
 8002b04:	4a26      	ldr	r2, [pc, #152]	; (8002ba0 <HAL_GPIO_Init+0x288>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d06b      	beq.n	8002be2 <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b0a:	e094      	b.n	8002c36 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d00b      	beq.n	8002b2c <HAL_GPIO_Init+0x214>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d007      	beq.n	8002b2c <HAL_GPIO_Init+0x214>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x214>
 8002b24:	21d5      	movs	r1, #213	; 0xd5
 8002b26:	481d      	ldr	r0, [pc, #116]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002b28:	f7ff fa16 	bl	8001f58 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	623b      	str	r3, [r7, #32]
          break;
 8002b32:	e081      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d00b      	beq.n	8002b54 <HAL_GPIO_Init+0x23c>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d007      	beq.n	8002b54 <HAL_GPIO_Init+0x23c>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x23c>
 8002b4c:	21dc      	movs	r1, #220	; 0xdc
 8002b4e:	4813      	ldr	r0, [pc, #76]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002b50:	f7ff fa02 	bl	8001f58 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	623b      	str	r3, [r7, #32]
          break;
 8002b5c:	e06c      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d00b      	beq.n	8002b7e <HAL_GPIO_Init+0x266>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d007      	beq.n	8002b7e <HAL_GPIO_Init+0x266>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x266>
 8002b76:	21e3      	movs	r1, #227	; 0xe3
 8002b78:	4808      	ldr	r0, [pc, #32]	; (8002b9c <HAL_GPIO_Init+0x284>)
 8002b7a:	f7ff f9ed 	bl	8001f58 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	3308      	adds	r3, #8
 8002b84:	623b      	str	r3, [r7, #32]
          break;
 8002b86:	e057      	b.n	8002c38 <HAL_GPIO_Init+0x320>
 8002b88:	40010800 	.word	0x40010800
 8002b8c:	40010c00 	.word	0x40010c00
 8002b90:	40011000 	.word	0x40011000
 8002b94:	40011400 	.word	0x40011400
 8002b98:	40011800 	.word	0x40011800
 8002b9c:	08007ac4 	.word	0x08007ac4
 8002ba0:	10110000 	.word	0x10110000
 8002ba4:	10210000 	.word	0x10210000
 8002ba8:	10310000 	.word	0x10310000
 8002bac:	10120000 	.word	0x10120000
 8002bb0:	10220000 	.word	0x10220000
 8002bb4:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d00b      	beq.n	8002bd8 <HAL_GPIO_Init+0x2c0>
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d007      	beq.n	8002bd8 <HAL_GPIO_Init+0x2c0>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d003      	beq.n	8002bd8 <HAL_GPIO_Init+0x2c0>
 8002bd0:	21ea      	movs	r1, #234	; 0xea
 8002bd2:	4880      	ldr	r0, [pc, #512]	; (8002dd4 <HAL_GPIO_Init+0x4bc>)
 8002bd4:	f7ff f9c0 	bl	8001f58 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	330c      	adds	r3, #12
 8002bde:	623b      	str	r3, [r7, #32]
          break;
 8002be0:	e02a      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_GPIO_Init+0x2ea>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d007      	beq.n	8002c02 <HAL_GPIO_Init+0x2ea>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x2ea>
 8002bfa:	21f7      	movs	r1, #247	; 0xf7
 8002bfc:	4875      	ldr	r0, [pc, #468]	; (8002dd4 <HAL_GPIO_Init+0x4bc>)
 8002bfe:	f7ff f9ab 	bl	8001f58 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d102      	bne.n	8002c10 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	623b      	str	r3, [r7, #32]
          break;
 8002c0e:	e013      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d105      	bne.n	8002c24 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c18:	2308      	movs	r3, #8
 8002c1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69fa      	ldr	r2, [r7, #28]
 8002c20:	611a      	str	r2, [r3, #16]
          break;
 8002c22:	e009      	b.n	8002c38 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c24:	2308      	movs	r3, #8
 8002c26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69fa      	ldr	r2, [r7, #28]
 8002c2c:	615a      	str	r2, [r3, #20]
          break;
 8002c2e:	e003      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c30:	2300      	movs	r3, #0
 8002c32:	623b      	str	r3, [r7, #32]
          break;
 8002c34:	e000      	b.n	8002c38 <HAL_GPIO_Init+0x320>
          break;
 8002c36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	2bff      	cmp	r3, #255	; 0xff
 8002c3c:	d801      	bhi.n	8002c42 <HAL_GPIO_Init+0x32a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	e001      	b.n	8002c46 <HAL_GPIO_Init+0x32e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3304      	adds	r3, #4
 8002c46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	2bff      	cmp	r3, #255	; 0xff
 8002c4c:	d802      	bhi.n	8002c54 <HAL_GPIO_Init+0x33c>
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	e002      	b.n	8002c5a <HAL_GPIO_Init+0x342>
 8002c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c56:	3b08      	subs	r3, #8
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	210f      	movs	r1, #15
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	fa01 f303 	lsl.w	r3, r1, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	6a39      	ldr	r1, [r7, #32]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	431a      	orrs	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 8096 	beq.w	8002db4 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c88:	4b53      	ldr	r3, [pc, #332]	; (8002dd8 <HAL_GPIO_Init+0x4c0>)
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	4a52      	ldr	r2, [pc, #328]	; (8002dd8 <HAL_GPIO_Init+0x4c0>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	6193      	str	r3, [r2, #24]
 8002c94:	4b50      	ldr	r3, [pc, #320]	; (8002dd8 <HAL_GPIO_Init+0x4c0>)
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ca0:	4a4e      	ldr	r2, [pc, #312]	; (8002ddc <HAL_GPIO_Init+0x4c4>)
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	089b      	lsrs	r3, r3, #2
 8002ca6:	3302      	adds	r3, #2
 8002ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	220f      	movs	r2, #15
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a46      	ldr	r2, [pc, #280]	; (8002de0 <HAL_GPIO_Init+0x4c8>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d013      	beq.n	8002cf4 <HAL_GPIO_Init+0x3dc>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a45      	ldr	r2, [pc, #276]	; (8002de4 <HAL_GPIO_Init+0x4cc>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00d      	beq.n	8002cf0 <HAL_GPIO_Init+0x3d8>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a44      	ldr	r2, [pc, #272]	; (8002de8 <HAL_GPIO_Init+0x4d0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d007      	beq.n	8002cec <HAL_GPIO_Init+0x3d4>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a43      	ldr	r2, [pc, #268]	; (8002dec <HAL_GPIO_Init+0x4d4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d101      	bne.n	8002ce8 <HAL_GPIO_Init+0x3d0>
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e006      	b.n	8002cf6 <HAL_GPIO_Init+0x3de>
 8002ce8:	2304      	movs	r3, #4
 8002cea:	e004      	b.n	8002cf6 <HAL_GPIO_Init+0x3de>
 8002cec:	2302      	movs	r3, #2
 8002cee:	e002      	b.n	8002cf6 <HAL_GPIO_Init+0x3de>
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e000      	b.n	8002cf6 <HAL_GPIO_Init+0x3de>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf8:	f002 0203 	and.w	r2, r2, #3
 8002cfc:	0092      	lsls	r2, r2, #2
 8002cfe:	4093      	lsls	r3, r2
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d06:	4935      	ldr	r1, [pc, #212]	; (8002ddc <HAL_GPIO_Init+0x4c4>)
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	089b      	lsrs	r3, r3, #2
 8002d0c:	3302      	adds	r3, #2
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d006      	beq.n	8002d2e <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d20:	4b33      	ldr	r3, [pc, #204]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4932      	ldr	r1, [pc, #200]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	608b      	str	r3, [r1, #8]
 8002d2c:	e006      	b.n	8002d3c <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d2e:	4b30      	ldr	r3, [pc, #192]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	492e      	ldr	r1, [pc, #184]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d006      	beq.n	8002d56 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d48:	4b29      	ldr	r3, [pc, #164]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	4928      	ldr	r1, [pc, #160]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	60cb      	str	r3, [r1, #12]
 8002d54:	e006      	b.n	8002d64 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d56:	4b26      	ldr	r3, [pc, #152]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	4924      	ldr	r1, [pc, #144]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d70:	4b1f      	ldr	r3, [pc, #124]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	491e      	ldr	r1, [pc, #120]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	604b      	str	r3, [r1, #4]
 8002d7c:	e006      	b.n	8002d8c <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d7e:	4b1c      	ldr	r3, [pc, #112]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	491a      	ldr	r1, [pc, #104]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d006      	beq.n	8002da6 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d98:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	4914      	ldr	r1, [pc, #80]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	600b      	str	r3, [r1, #0]
 8002da4:	e006      	b.n	8002db4 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002da6:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	4910      	ldr	r1, [pc, #64]	; (8002df0 <HAL_GPIO_Init+0x4d8>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	3301      	adds	r3, #1
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f47f ae1e 	bne.w	8002a06 <HAL_GPIO_Init+0xee>
  }
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	3728      	adds	r7, #40	; 0x28
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	08007ac4 	.word	0x08007ac4
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40010000 	.word	0x40010000
 8002de0:	40010800 	.word	0x40010800
 8002de4:	40010c00 	.word	0x40010c00
 8002de8:	40011000 	.word	0x40011000
 8002dec:	40011400 	.word	0x40011400
 8002df0:	40010400 	.word	0x40010400

08002df4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e00:	887b      	ldrh	r3, [r7, #2]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d004      	beq.n	8002e10 <HAL_GPIO_ReadPin+0x1c>
 8002e06:	887b      	ldrh	r3, [r7, #2]
 8002e08:	0c1b      	lsrs	r3, r3, #16
 8002e0a:	041b      	lsls	r3, r3, #16
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d004      	beq.n	8002e1a <HAL_GPIO_ReadPin+0x26>
 8002e10:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8002e14:	4809      	ldr	r0, [pc, #36]	; (8002e3c <HAL_GPIO_ReadPin+0x48>)
 8002e16:	f7ff f89f 	bl	8001f58 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689a      	ldr	r2, [r3, #8]
 8002e1e:	887b      	ldrh	r3, [r7, #2]
 8002e20:	4013      	ands	r3, r2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d002      	beq.n	8002e2c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8002e26:	2301      	movs	r3, #1
 8002e28:	73fb      	strb	r3, [r7, #15]
 8002e2a:	e001      	b.n	8002e30 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	08007ac4 	.word	0x08007ac4

08002e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	807b      	strh	r3, [r7, #2]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e50:	887b      	ldrh	r3, [r7, #2]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d004      	beq.n	8002e60 <HAL_GPIO_WritePin+0x20>
 8002e56:	887b      	ldrh	r3, [r7, #2]
 8002e58:	0c1b      	lsrs	r3, r3, #16
 8002e5a:	041b      	lsls	r3, r3, #16
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d004      	beq.n	8002e6a <HAL_GPIO_WritePin+0x2a>
 8002e60:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002e64:	480e      	ldr	r0, [pc, #56]	; (8002ea0 <HAL_GPIO_WritePin+0x60>)
 8002e66:	f7ff f877 	bl	8001f58 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002e6a:	787b      	ldrb	r3, [r7, #1]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d007      	beq.n	8002e80 <HAL_GPIO_WritePin+0x40>
 8002e70:	787b      	ldrb	r3, [r7, #1]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d004      	beq.n	8002e80 <HAL_GPIO_WritePin+0x40>
 8002e76:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002e7a:	4809      	ldr	r0, [pc, #36]	; (8002ea0 <HAL_GPIO_WritePin+0x60>)
 8002e7c:	f7ff f86c 	bl	8001f58 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002e80:	787b      	ldrb	r3, [r7, #1]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e86:	887a      	ldrh	r2, [r7, #2]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e8c:	e003      	b.n	8002e96 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e8e:	887b      	ldrh	r3, [r7, #2]
 8002e90:	041a      	lsls	r2, r3, #16
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	611a      	str	r2, [r3, #16]
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	08007ac4 	.word	0x08007ac4

08002ea4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002eb0:	695a      	ldr	r2, [r3, #20]
 8002eb2:	88fb      	ldrh	r3, [r7, #6]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d006      	beq.n	8002ec8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002eba:	4a05      	ldr	r2, [pc, #20]	; (8002ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ebc:	88fb      	ldrh	r3, [r7, #6]
 8002ebe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ec0:	88fb      	ldrh	r3, [r7, #6]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe ff0a 	bl	8001cdc <HAL_GPIO_EXTI_Callback>
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40010400 	.word	0x40010400

08002ed4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e35a      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d01c      	beq.n	8002f28 <HAL_RCC_OscConfig+0x54>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d116      	bne.n	8002f28 <HAL_RCC_OscConfig+0x54>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d110      	bne.n	8002f28 <HAL_RCC_OscConfig+0x54>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0308 	and.w	r3, r3, #8
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10a      	bne.n	8002f28 <HAL_RCC_OscConfig+0x54>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d104      	bne.n	8002f28 <HAL_RCC_OscConfig+0x54>
 8002f1e:	f240 1165 	movw	r1, #357	; 0x165
 8002f22:	488f      	ldr	r0, [pc, #572]	; (8003160 <HAL_RCC_OscConfig+0x28c>)
 8002f24:	f7ff f818 	bl	8001f58 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 809a 	beq.w	800306a <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00e      	beq.n	8002f5c <HAL_RCC_OscConfig+0x88>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f46:	d009      	beq.n	8002f5c <HAL_RCC_OscConfig+0x88>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f50:	d004      	beq.n	8002f5c <HAL_RCC_OscConfig+0x88>
 8002f52:	f240 116b 	movw	r1, #363	; 0x16b
 8002f56:	4882      	ldr	r0, [pc, #520]	; (8003160 <HAL_RCC_OscConfig+0x28c>)
 8002f58:	f7fe fffe 	bl	8001f58 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f5c:	4b81      	ldr	r3, [pc, #516]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 030c 	and.w	r3, r3, #12
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d00c      	beq.n	8002f82 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f68:	4b7e      	ldr	r3, [pc, #504]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 030c 	and.w	r3, r3, #12
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d112      	bne.n	8002f9a <HAL_RCC_OscConfig+0xc6>
 8002f74:	4b7b      	ldr	r3, [pc, #492]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f80:	d10b      	bne.n	8002f9a <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f82:	4b78      	ldr	r3, [pc, #480]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d06c      	beq.n	8003068 <HAL_RCC_OscConfig+0x194>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d168      	bne.n	8003068 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e300      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fa2:	d106      	bne.n	8002fb2 <HAL_RCC_OscConfig+0xde>
 8002fa4:	4b6f      	ldr	r3, [pc, #444]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a6e      	ldr	r2, [pc, #440]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	e02e      	b.n	8003010 <HAL_RCC_OscConfig+0x13c>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x100>
 8002fba:	4b6a      	ldr	r3, [pc, #424]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a69      	ldr	r2, [pc, #420]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b67      	ldr	r3, [pc, #412]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a66      	ldr	r2, [pc, #408]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e01d      	b.n	8003010 <HAL_RCC_OscConfig+0x13c>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x124>
 8002fde:	4b61      	ldr	r3, [pc, #388]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a60      	ldr	r2, [pc, #384]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fe4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	4b5e      	ldr	r3, [pc, #376]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a5d      	ldr	r2, [pc, #372]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x13c>
 8002ff8:	4b5a      	ldr	r3, [pc, #360]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a59      	ldr	r2, [pc, #356]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8002ffe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	4b57      	ldr	r3, [pc, #348]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a56      	ldr	r2, [pc, #344]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 800300a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800300e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7ff fa9c 	bl	8002554 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7ff fa98 	bl	8002554 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	; 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e2b4      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003032:	4b4c      	ldr	r3, [pc, #304]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x14c>
 800303e:	e014      	b.n	800306a <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7ff fa88 	bl	8002554 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003048:	f7ff fa84 	bl	8002554 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	; 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e2a0      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305a:	4b42      	ldr	r3, [pc, #264]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x174>
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8080 	beq.w	8003178 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_OscConfig+0x1be>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d004      	beq.n	8003092 <HAL_RCC_OscConfig+0x1be>
 8003088:	f240 119f 	movw	r1, #415	; 0x19f
 800308c:	4834      	ldr	r0, [pc, #208]	; (8003160 <HAL_RCC_OscConfig+0x28c>)
 800308e:	f7fe ff63 	bl	8001f58 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	2b1f      	cmp	r3, #31
 8003098:	d904      	bls.n	80030a4 <HAL_RCC_OscConfig+0x1d0>
 800309a:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800309e:	4830      	ldr	r0, [pc, #192]	; (8003160 <HAL_RCC_OscConfig+0x28c>)
 80030a0:	f7fe ff5a 	bl	8001f58 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030a4:	4b2f      	ldr	r3, [pc, #188]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f003 030c 	and.w	r3, r3, #12
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00b      	beq.n	80030c8 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030b0:	4b2c      	ldr	r3, [pc, #176]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 030c 	and.w	r3, r3, #12
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d11c      	bne.n	80030f6 <HAL_RCC_OscConfig+0x222>
 80030bc:	4b29      	ldr	r3, [pc, #164]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d116      	bne.n	80030f6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c8:	4b26      	ldr	r3, [pc, #152]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <HAL_RCC_OscConfig+0x20c>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e25d      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e0:	4b20      	ldr	r3, [pc, #128]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	491d      	ldr	r1, [pc, #116]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f4:	e040      	b.n	8003178 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d020      	beq.n	8003140 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030fe:	4b1a      	ldr	r3, [pc, #104]	; (8003168 <HAL_RCC_OscConfig+0x294>)
 8003100:	2201      	movs	r2, #1
 8003102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7ff fa26 	bl	8002554 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800310c:	f7ff fa22 	bl	8002554 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e23e      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800311e:	4b11      	ldr	r3, [pc, #68]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312a:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	490a      	ldr	r1, [pc, #40]	; (8003164 <HAL_RCC_OscConfig+0x290>)
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
 800313e:	e01b      	b.n	8003178 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003140:	4b09      	ldr	r3, [pc, #36]	; (8003168 <HAL_RCC_OscConfig+0x294>)
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003146:	f7ff fa05 	bl	8002554 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314c:	e00e      	b.n	800316c <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314e:	f7ff fa01 	bl	8002554 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d907      	bls.n	800316c <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e21d      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
 8003160:	08007b00 	.word	0x08007b00
 8003164:	40021000 	.word	0x40021000
 8003168:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800316c:	4b7d      	ldr	r3, [pc, #500]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ea      	bne.n	800314e <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b00      	cmp	r3, #0
 8003182:	d040      	beq.n	8003206 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <HAL_RCC_OscConfig+0x2ca>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d004      	beq.n	800319e <HAL_RCC_OscConfig+0x2ca>
 8003194:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8003198:	4873      	ldr	r0, [pc, #460]	; (8003368 <HAL_RCC_OscConfig+0x494>)
 800319a:	f7fe fedd 	bl	8001f58 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d019      	beq.n	80031da <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a6:	4b71      	ldr	r3, [pc, #452]	; (800336c <HAL_RCC_OscConfig+0x498>)
 80031a8:	2201      	movs	r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ac:	f7ff f9d2 	bl	8002554 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b4:	f7ff f9ce 	bl	8002554 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e1ea      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c6:	4b67      	ldr	r3, [pc, #412]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031d2:	2001      	movs	r0, #1
 80031d4:	f000 fc02 	bl	80039dc <RCC_Delay>
 80031d8:	e015      	b.n	8003206 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031da:	4b64      	ldr	r3, [pc, #400]	; (800336c <HAL_RCC_OscConfig+0x498>)
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e0:	f7ff f9b8 	bl	8002554 <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e6:	e008      	b.n	80031fa <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e8:	f7ff f9b4 	bl	8002554 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e1d0      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fa:	4b5a      	ldr	r3, [pc, #360]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f0      	bne.n	80031e8 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0304 	and.w	r3, r3, #4
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80bf 	beq.w	8003392 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003214:	2300      	movs	r3, #0
 8003216:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00c      	beq.n	800323a <HAL_RCC_OscConfig+0x366>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d008      	beq.n	800323a <HAL_RCC_OscConfig+0x366>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b05      	cmp	r3, #5
 800322e:	d004      	beq.n	800323a <HAL_RCC_OscConfig+0x366>
 8003230:	f240 210f 	movw	r1, #527	; 0x20f
 8003234:	484c      	ldr	r0, [pc, #304]	; (8003368 <HAL_RCC_OscConfig+0x494>)
 8003236:	f7fe fe8f 	bl	8001f58 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323a:	4b4a      	ldr	r3, [pc, #296]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10d      	bne.n	8003262 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003246:	4b47      	ldr	r3, [pc, #284]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	4a46      	ldr	r2, [pc, #280]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003250:	61d3      	str	r3, [r2, #28]
 8003252:	4b44      	ldr	r3, [pc, #272]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800325e:	2301      	movs	r3, #1
 8003260:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b43      	ldr	r3, [pc, #268]	; (8003370 <HAL_RCC_OscConfig+0x49c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d118      	bne.n	80032a0 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326e:	4b40      	ldr	r3, [pc, #256]	; (8003370 <HAL_RCC_OscConfig+0x49c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a3f      	ldr	r2, [pc, #252]	; (8003370 <HAL_RCC_OscConfig+0x49c>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327a:	f7ff f96b 	bl	8002554 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003282:	f7ff f967 	bl	8002554 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b64      	cmp	r3, #100	; 0x64
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e183      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003294:	4b36      	ldr	r3, [pc, #216]	; (8003370 <HAL_RCC_OscConfig+0x49c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_OscConfig+0x3e2>
 80032a8:	4b2e      	ldr	r3, [pc, #184]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a2d      	ldr	r2, [pc, #180]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	6213      	str	r3, [r2, #32]
 80032b4:	e02d      	b.n	8003312 <HAL_RCC_OscConfig+0x43e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCC_OscConfig+0x404>
 80032be:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	4a28      	ldr	r2, [pc, #160]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	6213      	str	r3, [r2, #32]
 80032ca:	4b26      	ldr	r3, [pc, #152]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	4a25      	ldr	r2, [pc, #148]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032d0:	f023 0304 	bic.w	r3, r3, #4
 80032d4:	6213      	str	r3, [r2, #32]
 80032d6:	e01c      	b.n	8003312 <HAL_RCC_OscConfig+0x43e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	2b05      	cmp	r3, #5
 80032de:	d10c      	bne.n	80032fa <HAL_RCC_OscConfig+0x426>
 80032e0:	4b20      	ldr	r3, [pc, #128]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4a1f      	ldr	r2, [pc, #124]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	6213      	str	r3, [r2, #32]
 80032ec:	4b1d      	ldr	r3, [pc, #116]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a1c      	ldr	r2, [pc, #112]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e00b      	b.n	8003312 <HAL_RCC_OscConfig+0x43e>
 80032fa:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4a19      	ldr	r2, [pc, #100]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	6213      	str	r3, [r2, #32]
 8003306:	4b17      	ldr	r3, [pc, #92]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4a16      	ldr	r2, [pc, #88]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 800330c:	f023 0304 	bic.w	r3, r3, #4
 8003310:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d015      	beq.n	8003346 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331a:	f7ff f91b 	bl	8002554 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003320:	e00a      	b.n	8003338 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003322:	f7ff f917 	bl	8002554 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003330:	4293      	cmp	r3, r2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e131      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <HAL_RCC_OscConfig+0x490>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0ee      	beq.n	8003322 <HAL_RCC_OscConfig+0x44e>
 8003344:	e01c      	b.n	8003380 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003346:	f7ff f905 	bl	8002554 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800334c:	e012      	b.n	8003374 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334e:	f7ff f901 	bl	8002554 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	f241 3288 	movw	r2, #5000	; 0x1388
 800335c:	4293      	cmp	r3, r2
 800335e:	d909      	bls.n	8003374 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e11b      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
 8003364:	40021000 	.word	0x40021000
 8003368:	08007b00 	.word	0x08007b00
 800336c:	42420480 	.word	0x42420480
 8003370:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	4b8b      	ldr	r3, [pc, #556]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e6      	bne.n	800334e <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003380:	7dfb      	ldrb	r3, [r7, #23]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d105      	bne.n	8003392 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003386:	4b87      	ldr	r3, [pc, #540]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	4a86      	ldr	r2, [pc, #536]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 800338c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003390:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69db      	ldr	r3, [r3, #28]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00c      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4e0>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d008      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4e0>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d004      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4e0>
 80033aa:	f240 21ad 	movw	r1, #685	; 0x2ad
 80033ae:	487e      	ldr	r0, [pc, #504]	; (80035a8 <HAL_RCC_OscConfig+0x6d4>)
 80033b0:	f7fe fdd2 	bl	8001f58 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 80ee 	beq.w	800359a <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033be:	4b79      	ldr	r3, [pc, #484]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	f000 80ce 	beq.w	8003568 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	f040 80b2 	bne.w	800353a <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d009      	beq.n	80033f2 <HAL_RCC_OscConfig+0x51e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033e6:	d004      	beq.n	80033f2 <HAL_RCC_OscConfig+0x51e>
 80033e8:	f240 21b6 	movw	r1, #694	; 0x2b6
 80033ec:	486e      	ldr	r0, [pc, #440]	; (80035a8 <HAL_RCC_OscConfig+0x6d4>)
 80033ee:	f7fe fdb3 	bl	8001f58 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d04a      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003402:	d045      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800340c:	d040      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003416:	d03b      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003420:	d036      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800342a:	d031      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003434:	d02c      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800343e:	d027      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003448:	d022      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003452:	d01d      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800345c:	d018      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003466:	d013      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003470:	d00e      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 800347a:	d009      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8003484:	d004      	beq.n	8003490 <HAL_RCC_OscConfig+0x5bc>
 8003486:	f240 21b7 	movw	r1, #695	; 0x2b7
 800348a:	4847      	ldr	r0, [pc, #284]	; (80035a8 <HAL_RCC_OscConfig+0x6d4>)
 800348c:	f7fe fd64 	bl	8001f58 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003490:	4b46      	ldr	r3, [pc, #280]	; (80035ac <HAL_RCC_OscConfig+0x6d8>)
 8003492:	2200      	movs	r2, #0
 8003494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003496:	f7ff f85d 	bl	8002554 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800349e:	f7ff f859 	bl	8002554 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e075      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034b0:	4b3c      	ldr	r3, [pc, #240]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f0      	bne.n	800349e <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c4:	d116      	bne.n	80034f4 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d009      	beq.n	80034e2 <HAL_RCC_OscConfig+0x60e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034d6:	d004      	beq.n	80034e2 <HAL_RCC_OscConfig+0x60e>
 80034d8:	f240 21cd 	movw	r1, #717	; 0x2cd
 80034dc:	4832      	ldr	r0, [pc, #200]	; (80035a8 <HAL_RCC_OscConfig+0x6d4>)
 80034de:	f7fe fd3b 	bl	8001f58 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034e2:	4b30      	ldr	r3, [pc, #192]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	492d      	ldr	r1, [pc, #180]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034f4:	4b2b      	ldr	r3, [pc, #172]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a19      	ldr	r1, [r3, #32]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	430b      	orrs	r3, r1
 8003506:	4927      	ldr	r1, [pc, #156]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800350c:	4b27      	ldr	r3, [pc, #156]	; (80035ac <HAL_RCC_OscConfig+0x6d8>)
 800350e:	2201      	movs	r2, #1
 8003510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003512:	f7ff f81f 	bl	8002554 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800351a:	f7ff f81b 	bl	8002554 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e037      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800352c:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0f0      	beq.n	800351a <HAL_RCC_OscConfig+0x646>
 8003538:	e02f      	b.n	800359a <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800353a:	4b1c      	ldr	r3, [pc, #112]	; (80035ac <HAL_RCC_OscConfig+0x6d8>)
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7ff f808 	bl	8002554 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003548:	f7ff f804 	bl	8002554 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e020      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800355a:	4b12      	ldr	r3, [pc, #72]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x674>
 8003566:	e018      	b.n	800359a <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e013      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003574:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <HAL_RCC_OscConfig+0x6d0>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	429a      	cmp	r2, r3
 8003586:	d106      	bne.n	8003596 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003592:	429a      	cmp	r2, r3
 8003594:	d001      	beq.n	800359a <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40021000 	.word	0x40021000
 80035a8:	08007b00 	.word	0x08007b00
 80035ac:	42420060 	.word	0x42420060

080035b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e176      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d116      	bne.n	80035fe <HAL_RCC_ClockConfig+0x4e>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d110      	bne.n	80035fe <HAL_RCC_ClockConfig+0x4e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10a      	bne.n	80035fe <HAL_RCC_ClockConfig+0x4e>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d104      	bne.n	80035fe <HAL_RCC_ClockConfig+0x4e>
 80035f4:	f240 3136 	movw	r1, #822	; 0x336
 80035f8:	4874      	ldr	r0, [pc, #464]	; (80037cc <HAL_RCC_ClockConfig+0x21c>)
 80035fa:	f7fe fcad 	bl	8001f58 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCC_ClockConfig+0x6a>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d007      	beq.n	800361a <HAL_RCC_ClockConfig+0x6a>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b02      	cmp	r3, #2
 800360e:	d004      	beq.n	800361a <HAL_RCC_ClockConfig+0x6a>
 8003610:	f240 3137 	movw	r1, #823	; 0x337
 8003614:	486d      	ldr	r0, [pc, #436]	; (80037cc <HAL_RCC_ClockConfig+0x21c>)
 8003616:	f7fe fc9f 	bl	8001f58 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800361a:	4b6d      	ldr	r3, [pc, #436]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d910      	bls.n	800364a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003628:	4b69      	ldr	r3, [pc, #420]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f023 0207 	bic.w	r2, r3, #7
 8003630:	4967      	ldr	r1, [pc, #412]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	4313      	orrs	r3, r2
 8003636:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003638:	4b65      	ldr	r3, [pc, #404]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d001      	beq.n	800364a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e133      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d049      	beq.n	80036ea <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b00      	cmp	r3, #0
 8003660:	d005      	beq.n	800366e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003662:	4b5c      	ldr	r3, [pc, #368]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4a5b      	ldr	r2, [pc, #364]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 8003668:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800366c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800367a:	4b56      	ldr	r3, [pc, #344]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a55      	ldr	r2, [pc, #340]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 8003680:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003684:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d024      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2b80      	cmp	r3, #128	; 0x80
 8003694:	d020      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2b90      	cmp	r3, #144	; 0x90
 800369c:	d01c      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2ba0      	cmp	r3, #160	; 0xa0
 80036a4:	d018      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2bb0      	cmp	r3, #176	; 0xb0
 80036ac:	d014      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2bc0      	cmp	r3, #192	; 0xc0
 80036b4:	d010      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2bd0      	cmp	r3, #208	; 0xd0
 80036bc:	d00c      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2be0      	cmp	r3, #224	; 0xe0
 80036c4:	d008      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2bf0      	cmp	r3, #240	; 0xf0
 80036cc:	d004      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x128>
 80036ce:	f240 315d 	movw	r1, #861	; 0x35d
 80036d2:	483e      	ldr	r0, [pc, #248]	; (80037cc <HAL_RCC_ClockConfig+0x21c>)
 80036d4:	f7fe fc40 	bl	8001f58 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d8:	4b3e      	ldr	r3, [pc, #248]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	493b      	ldr	r1, [pc, #236]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d051      	beq.n	800379a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00c      	beq.n	8003718 <HAL_RCC_ClockConfig+0x168>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d008      	beq.n	8003718 <HAL_RCC_ClockConfig+0x168>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d004      	beq.n	8003718 <HAL_RCC_ClockConfig+0x168>
 800370e:	f44f 7159 	mov.w	r1, #868	; 0x364
 8003712:	482e      	ldr	r0, [pc, #184]	; (80037cc <HAL_RCC_ClockConfig+0x21c>)
 8003714:	f7fe fc20 	bl	8001f58 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d107      	bne.n	8003730 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003720:	4b2c      	ldr	r3, [pc, #176]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d115      	bne.n	8003758 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e0c0      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d107      	bne.n	8003748 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003738:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d109      	bne.n	8003758 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0b4      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003748:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0ac      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003758:	4b1e      	ldr	r3, [pc, #120]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f023 0203 	bic.w	r2, r3, #3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	491b      	ldr	r1, [pc, #108]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 8003766:	4313      	orrs	r3, r2
 8003768:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800376a:	f7fe fef3 	bl	8002554 <HAL_GetTick>
 800376e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003770:	e00a      	b.n	8003788 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003772:	f7fe feef 	bl	8002554 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003780:	4293      	cmp	r3, r2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e094      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003788:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <HAL_RCC_ClockConfig+0x224>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 020c 	and.w	r2, r3, #12
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	429a      	cmp	r2, r3
 8003798:	d1eb      	bne.n	8003772 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d217      	bcs.n	80037d8 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037a8:	4b09      	ldr	r3, [pc, #36]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f023 0207 	bic.w	r2, r3, #7
 80037b0:	4907      	ldr	r1, [pc, #28]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037b8:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <HAL_RCC_ClockConfig+0x220>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d008      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e073      	b.n	80038b2 <HAL_RCC_ClockConfig+0x302>
 80037ca:	bf00      	nop
 80037cc:	08007b00 	.word	0x08007b00
 80037d0:	40022000 	.word	0x40022000
 80037d4:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d025      	beq.n	8003830 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d018      	beq.n	800381e <HAL_RCC_ClockConfig+0x26e>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f4:	d013      	beq.n	800381e <HAL_RCC_ClockConfig+0x26e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80037fe:	d00e      	beq.n	800381e <HAL_RCC_ClockConfig+0x26e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003808:	d009      	beq.n	800381e <HAL_RCC_ClockConfig+0x26e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003812:	d004      	beq.n	800381e <HAL_RCC_ClockConfig+0x26e>
 8003814:	f240 31a2 	movw	r1, #930	; 0x3a2
 8003818:	4828      	ldr	r0, [pc, #160]	; (80038bc <HAL_RCC_ClockConfig+0x30c>)
 800381a:	f7fe fb9d 	bl	8001f58 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800381e:	4b28      	ldr	r3, [pc, #160]	; (80038c0 <HAL_RCC_ClockConfig+0x310>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	4925      	ldr	r1, [pc, #148]	; (80038c0 <HAL_RCC_ClockConfig+0x310>)
 800382c:	4313      	orrs	r3, r2
 800382e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0308 	and.w	r3, r3, #8
 8003838:	2b00      	cmp	r3, #0
 800383a:	d026      	beq.n	800388a <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d018      	beq.n	8003876 <HAL_RCC_ClockConfig+0x2c6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800384c:	d013      	beq.n	8003876 <HAL_RCC_ClockConfig+0x2c6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003856:	d00e      	beq.n	8003876 <HAL_RCC_ClockConfig+0x2c6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003860:	d009      	beq.n	8003876 <HAL_RCC_ClockConfig+0x2c6>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800386a:	d004      	beq.n	8003876 <HAL_RCC_ClockConfig+0x2c6>
 800386c:	f240 31a9 	movw	r1, #937	; 0x3a9
 8003870:	4812      	ldr	r0, [pc, #72]	; (80038bc <HAL_RCC_ClockConfig+0x30c>)
 8003872:	f7fe fb71 	bl	8001f58 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003876:	4b12      	ldr	r3, [pc, #72]	; (80038c0 <HAL_RCC_ClockConfig+0x310>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	490e      	ldr	r1, [pc, #56]	; (80038c0 <HAL_RCC_ClockConfig+0x310>)
 8003886:	4313      	orrs	r3, r2
 8003888:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800388a:	f000 f821 	bl	80038d0 <HAL_RCC_GetSysClockFreq>
 800388e:	4602      	mov	r2, r0
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <HAL_RCC_ClockConfig+0x310>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	091b      	lsrs	r3, r3, #4
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	490a      	ldr	r1, [pc, #40]	; (80038c4 <HAL_RCC_ClockConfig+0x314>)
 800389c:	5ccb      	ldrb	r3, [r1, r3]
 800389e:	fa22 f303 	lsr.w	r3, r2, r3
 80038a2:	4a09      	ldr	r2, [pc, #36]	; (80038c8 <HAL_RCC_ClockConfig+0x318>)
 80038a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038a6:	4b09      	ldr	r3, [pc, #36]	; (80038cc <HAL_RCC_ClockConfig+0x31c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fe fe10 	bl	80024d0 <HAL_InitTick>

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	08007b00 	.word	0x08007b00
 80038c0:	40021000 	.word	0x40021000
 80038c4:	08007c20 	.word	0x08007c20
 80038c8:	20000000 	.word	0x20000000
 80038cc:	20000004 	.word	0x20000004

080038d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	2300      	movs	r3, #0
 80038dc:	60bb      	str	r3, [r7, #8]
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	2300      	movs	r3, #0
 80038e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038ea:	4b1e      	ldr	r3, [pc, #120]	; (8003964 <HAL_RCC_GetSysClockFreq+0x94>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f003 030c 	and.w	r3, r3, #12
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d002      	beq.n	8003900 <HAL_RCC_GetSysClockFreq+0x30>
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d003      	beq.n	8003906 <HAL_RCC_GetSysClockFreq+0x36>
 80038fe:	e027      	b.n	8003950 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003900:	4b19      	ldr	r3, [pc, #100]	; (8003968 <HAL_RCC_GetSysClockFreq+0x98>)
 8003902:	613b      	str	r3, [r7, #16]
      break;
 8003904:	e027      	b.n	8003956 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	0c9b      	lsrs	r3, r3, #18
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	4a17      	ldr	r2, [pc, #92]	; (800396c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003910:	5cd3      	ldrb	r3, [r2, r3]
 8003912:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d010      	beq.n	8003940 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800391e:	4b11      	ldr	r3, [pc, #68]	; (8003964 <HAL_RCC_GetSysClockFreq+0x94>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	0c5b      	lsrs	r3, r3, #17
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	4a11      	ldr	r2, [pc, #68]	; (8003970 <HAL_RCC_GetSysClockFreq+0xa0>)
 800392a:	5cd3      	ldrb	r3, [r2, r3]
 800392c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a0d      	ldr	r2, [pc, #52]	; (8003968 <HAL_RCC_GetSysClockFreq+0x98>)
 8003932:	fb03 f202 	mul.w	r2, r3, r2
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	fbb2 f3f3 	udiv	r3, r2, r3
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	e004      	b.n	800394a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a0c      	ldr	r2, [pc, #48]	; (8003974 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003944:	fb02 f303 	mul.w	r3, r2, r3
 8003948:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	613b      	str	r3, [r7, #16]
      break;
 800394e:	e002      	b.n	8003956 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003950:	4b05      	ldr	r3, [pc, #20]	; (8003968 <HAL_RCC_GetSysClockFreq+0x98>)
 8003952:	613b      	str	r3, [r7, #16]
      break;
 8003954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003956:	693b      	ldr	r3, [r7, #16]
}
 8003958:	4618      	mov	r0, r3
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	40021000 	.word	0x40021000
 8003968:	007a1200 	.word	0x007a1200
 800396c:	08007c38 	.word	0x08007c38
 8003970:	08007c48 	.word	0x08007c48
 8003974:	003d0900 	.word	0x003d0900

08003978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800397c:	4b02      	ldr	r3, [pc, #8]	; (8003988 <HAL_RCC_GetHCLKFreq+0x10>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr
 8003988:	20000000 	.word	0x20000000

0800398c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003990:	f7ff fff2 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 8003994:	4602      	mov	r2, r0
 8003996:	4b05      	ldr	r3, [pc, #20]	; (80039ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	0a1b      	lsrs	r3, r3, #8
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	4903      	ldr	r1, [pc, #12]	; (80039b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a2:	5ccb      	ldrb	r3, [r1, r3]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40021000 	.word	0x40021000
 80039b0:	08007c30 	.word	0x08007c30

080039b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039b8:	f7ff ffde 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 80039bc:	4602      	mov	r2, r0
 80039be:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	0adb      	lsrs	r3, r3, #11
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	4903      	ldr	r1, [pc, #12]	; (80039d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ca:	5ccb      	ldrb	r3, [r1, r3]
 80039cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40021000 	.word	0x40021000
 80039d8:	08007c30 	.word	0x08007c30

080039dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <RCC_Delay+0x34>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a0a      	ldr	r2, [pc, #40]	; (8003a14 <RCC_Delay+0x38>)
 80039ea:	fba2 2303 	umull	r2, r3, r2, r3
 80039ee:	0a5b      	lsrs	r3, r3, #9
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	fb02 f303 	mul.w	r3, r2, r3
 80039f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039f8:	bf00      	nop
  }
  while (Delay --);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	1e5a      	subs	r2, r3, #1
 80039fe:	60fa      	str	r2, [r7, #12]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1f9      	bne.n	80039f8 <RCC_Delay+0x1c>
}
 8003a04:	bf00      	nop
 8003a06:	bf00      	nop
 8003a08:	3714      	adds	r7, #20
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr
 8003a10:	20000000 	.word	0x20000000
 8003a14:	10624dd3 	.word	0x10624dd3

08003a18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e16d      	b.n	8003d06 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6b      	ldr	r2, [pc, #428]	; (8003bdc <HAL_SPI_Init+0x1c4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d009      	beq.n	8003a48 <HAL_SPI_Init+0x30>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a69      	ldr	r2, [pc, #420]	; (8003be0 <HAL_SPI_Init+0x1c8>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d004      	beq.n	8003a48 <HAL_SPI_Init+0x30>
 8003a3e:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8003a42:	4868      	ldr	r0, [pc, #416]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003a44:	f7fe fa88 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d009      	beq.n	8003a64 <HAL_SPI_Init+0x4c>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a58:	d004      	beq.n	8003a64 <HAL_SPI_Init+0x4c>
 8003a5a:	f240 1157 	movw	r1, #343	; 0x157
 8003a5e:	4861      	ldr	r0, [pc, #388]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003a60:	f7fe fa7a 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00e      	beq.n	8003a8a <HAL_SPI_Init+0x72>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a74:	d009      	beq.n	8003a8a <HAL_SPI_Init+0x72>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a7e:	d004      	beq.n	8003a8a <HAL_SPI_Init+0x72>
 8003a80:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003a84:	4857      	ldr	r0, [pc, #348]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003a86:	f7fe fa67 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a92:	d008      	beq.n	8003aa6 <HAL_SPI_Init+0x8e>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d004      	beq.n	8003aa6 <HAL_SPI_Init+0x8e>
 8003a9c:	f240 1159 	movw	r1, #345	; 0x159
 8003aa0:	4850      	ldr	r0, [pc, #320]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003aa2:	f7fe fa59 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aae:	d00d      	beq.n	8003acc <HAL_SPI_Init+0xb4>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d009      	beq.n	8003acc <HAL_SPI_Init+0xb4>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ac0:	d004      	beq.n	8003acc <HAL_SPI_Init+0xb4>
 8003ac2:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 8003ac6:	4847      	ldr	r0, [pc, #284]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003ac8:	f7fe fa46 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d020      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	d01c      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	2b10      	cmp	r3, #16
 8003ae2:	d018      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	2b18      	cmp	r3, #24
 8003aea:	d014      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	d010      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	2b28      	cmp	r3, #40	; 0x28
 8003afa:	d00c      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	69db      	ldr	r3, [r3, #28]
 8003b00:	2b30      	cmp	r3, #48	; 0x30
 8003b02:	d008      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	2b38      	cmp	r3, #56	; 0x38
 8003b0a:	d004      	beq.n	8003b16 <HAL_SPI_Init+0xfe>
 8003b0c:	f240 115b 	movw	r1, #347	; 0x15b
 8003b10:	4834      	ldr	r0, [pc, #208]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003b12:	f7fe fa21 	bl	8001f58 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d008      	beq.n	8003b30 <HAL_SPI_Init+0x118>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	2b80      	cmp	r3, #128	; 0x80
 8003b24:	d004      	beq.n	8003b30 <HAL_SPI_Init+0x118>
 8003b26:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 8003b2a:	482e      	ldr	r0, [pc, #184]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003b2c:	f7fe fa14 	bl	8001f58 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d004      	beq.n	8003b42 <HAL_SPI_Init+0x12a>
 8003b38:	f240 115f 	movw	r1, #351	; 0x15f
 8003b3c:	4829      	ldr	r0, [pc, #164]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003b3e:	f7fe fa0b 	bl	8001f58 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d14e      	bne.n	8003be8 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d008      	beq.n	8003b64 <HAL_SPI_Init+0x14c>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d004      	beq.n	8003b64 <HAL_SPI_Init+0x14c>
 8003b5a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8003b5e:	4821      	ldr	r0, [pc, #132]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003b60:	f7fe f9fa 	bl	8001f58 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_SPI_Init+0x166>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d004      	beq.n	8003b7e <HAL_SPI_Init+0x166>
 8003b74:	f240 1163 	movw	r1, #355	; 0x163
 8003b78:	481a      	ldr	r0, [pc, #104]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003b7a:	f7fe f9ed 	bl	8001f58 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b86:	d125      	bne.n	8003bd4 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d056      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d052      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	2b10      	cmp	r3, #16
 8003b9e:	d04e      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	2b18      	cmp	r3, #24
 8003ba6:	d04a      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	d046      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	2b28      	cmp	r3, #40	; 0x28
 8003bb6:	d042      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	2b30      	cmp	r3, #48	; 0x30
 8003bbe:	d03e      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	2b38      	cmp	r3, #56	; 0x38
 8003bc6:	d03a      	beq.n	8003c3e <HAL_SPI_Init+0x226>
 8003bc8:	f240 1167 	movw	r1, #359	; 0x167
 8003bcc:	4805      	ldr	r0, [pc, #20]	; (8003be4 <HAL_SPI_Init+0x1cc>)
 8003bce:	f7fe f9c3 	bl	8001f58 <assert_failed>
 8003bd2:	e034      	b.n	8003c3e <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	61da      	str	r2, [r3, #28]
 8003bda:	e030      	b.n	8003c3e <HAL_SPI_Init+0x226>
 8003bdc:	40013000 	.word	0x40013000
 8003be0:	40003800 	.word	0x40003800
 8003be4:	08007b38 	.word	0x08007b38
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d020      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d01c      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	2b10      	cmp	r3, #16
 8003bfe:	d018      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	2b18      	cmp	r3, #24
 8003c06:	d014      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b20      	cmp	r3, #32
 8003c0e:	d010      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	2b28      	cmp	r3, #40	; 0x28
 8003c16:	d00c      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	2b30      	cmp	r3, #48	; 0x30
 8003c1e:	d008      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	2b38      	cmp	r3, #56	; 0x38
 8003c26:	d004      	beq.n	8003c32 <HAL_SPI_Init+0x21a>
 8003c28:	f240 1171 	movw	r1, #369	; 0x171
 8003c2c:	4838      	ldr	r0, [pc, #224]	; (8003d10 <HAL_SPI_Init+0x2f8>)
 8003c2e:	f7fe f993 	bl	8001f58 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7fe f9d3 	bl	8002004 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2202      	movs	r2, #2
 8003c62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c74:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc2:	ea42 0103 	orr.w	r1, r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	0c1a      	lsrs	r2, r3, #16
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f002 0204 	and.w	r2, r2, #4
 8003ce4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69da      	ldr	r2, [r3, #28]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cf4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	08007b38 	.word	0x08007b38

08003d14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	603b      	str	r3, [r7, #0]
 8003d20:	4613      	mov	r3, r2
 8003d22:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d009      	beq.n	8003d44 <HAL_SPI_Transmit+0x30>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d38:	d004      	beq.n	8003d44 <HAL_SPI_Transmit+0x30>
 8003d3a:	f44f 7148 	mov.w	r1, #800	; 0x320
 8003d3e:	4884      	ldr	r0, [pc, #528]	; (8003f50 <HAL_SPI_Transmit+0x23c>)
 8003d40:	f7fe f90a 	bl	8001f58 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_SPI_Transmit+0x3e>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e12f      	b.n	8003fb2 <HAL_SPI_Transmit+0x29e>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d5a:	f7fe fbfb 	bl	8002554 <HAL_GetTick>
 8003d5e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d002      	beq.n	8003d76 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8003d70:	2302      	movs	r3, #2
 8003d72:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d74:	e118      	b.n	8003fa8 <HAL_SPI_Transmit+0x294>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d002      	beq.n	8003d82 <HAL_SPI_Transmit+0x6e>
 8003d7c:	88fb      	ldrh	r3, [r7, #6]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d102      	bne.n	8003d88 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d86:	e10f      	b.n	8003fa8 <HAL_SPI_Transmit+0x294>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2203      	movs	r2, #3
 8003d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	88fa      	ldrh	r2, [r7, #6]
 8003da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dce:	d10f      	bne.n	8003df0 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dde:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dfa:	2b40      	cmp	r3, #64	; 0x40
 8003dfc:	d007      	beq.n	8003e0e <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e16:	d14f      	bne.n	8003eb8 <HAL_SPI_Transmit+0x1a4>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d002      	beq.n	8003e26 <HAL_SPI_Transmit+0x112>
 8003e20:	8afb      	ldrh	r3, [r7, #22]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d142      	bne.n	8003eac <HAL_SPI_Transmit+0x198>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	881a      	ldrh	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	1c9a      	adds	r2, r3, #2
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e4a:	e02f      	b.n	8003eac <HAL_SPI_Transmit+0x198>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d112      	bne.n	8003e80 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	881a      	ldrh	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	1c9a      	adds	r2, r3, #2
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e7e:	e015      	b.n	8003eac <HAL_SPI_Transmit+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e80:	f7fe fb68 	bl	8002554 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d803      	bhi.n	8003e98 <HAL_SPI_Transmit+0x184>
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d102      	bne.n	8003e9e <HAL_SPI_Transmit+0x18a>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d106      	bne.n	8003eac <HAL_SPI_Transmit+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003eaa:	e07d      	b.n	8003fa8 <HAL_SPI_Transmit+0x294>
    while (hspi->TxXferCount > 0U)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1ca      	bne.n	8003e4c <HAL_SPI_Transmit+0x138>
 8003eb6:	e052      	b.n	8003f5e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_SPI_Transmit+0x1b2>
 8003ec0:	8afb      	ldrh	r3, [r7, #22]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d146      	bne.n	8003f54 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	330c      	adds	r3, #12
 8003ed0:	7812      	ldrb	r2, [r2, #0]
 8003ed2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003eec:	e032      	b.n	8003f54 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d113      	bne.n	8003f24 <HAL_SPI_Transmit+0x210>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	330c      	adds	r3, #12
 8003f06:	7812      	ldrb	r2, [r2, #0]
 8003f08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	1c5a      	adds	r2, r3, #1
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f22:	e017      	b.n	8003f54 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f24:	f7fe fb16 	bl	8002554 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d803      	bhi.n	8003f3c <HAL_SPI_Transmit+0x228>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3a:	d102      	bne.n	8003f42 <HAL_SPI_Transmit+0x22e>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003f4e:	e02b      	b.n	8003fa8 <HAL_SPI_Transmit+0x294>
 8003f50:	08007b38 	.word	0x08007b38
    while (hspi->TxXferCount > 0U)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1c7      	bne.n	8003eee <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	6839      	ldr	r1, [r7, #0]
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fff0 	bl	8004f48 <SPI_EndRxTxTransaction>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2220      	movs	r2, #32
 8003f72:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	613b      	str	r3, [r7, #16]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	77fb      	strb	r3, [r7, #31]
 8003f9e:	e003      	b.n	8003fa8 <HAL_SPI_Transmit+0x294>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3720      	adds	r7, #32
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop

08003fbc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b088      	sub	sp, #32
 8003fc0:	af02      	add	r7, sp, #8
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d002      	beq.n	8003fe2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003fdc:	2302      	movs	r3, #2
 8003fde:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003fe0:	e0fb      	b.n	80041da <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fea:	d112      	bne.n	8004012 <HAL_SPI_Receive+0x56>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10e      	bne.n	8004012 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ffc:	88fa      	ldrh	r2, [r7, #6]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	4613      	mov	r3, r2
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 f8ef 	bl	80041ec <HAL_SPI_TransmitReceive>
 800400e:	4603      	mov	r3, r0
 8004010:	e0e8      	b.n	80041e4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_SPI_Receive+0x64>
 800401c:	2302      	movs	r3, #2
 800401e:	e0e1      	b.n	80041e4 <HAL_SPI_Receive+0x228>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004028:	f7fe fa94 	bl	8002554 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_SPI_Receive+0x7e>
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d102      	bne.n	8004040 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800403e:	e0cc      	b.n	80041da <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2204      	movs	r2, #4
 8004044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	88fa      	ldrh	r2, [r7, #6]
 8004058:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	88fa      	ldrh	r2, [r7, #6]
 800405e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004086:	d10f      	bne.n	80040a8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004096:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80040a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b2:	2b40      	cmp	r3, #64	; 0x40
 80040b4:	d007      	beq.n	80040c6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d16a      	bne.n	80041a4 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80040ce:	e032      	b.n	8004136 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d115      	bne.n	800410a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f103 020c 	add.w	r2, r3, #12
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ea:	7812      	ldrb	r2, [r2, #0]
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004108:	e015      	b.n	8004136 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800410a:	f7fe fa23 	bl	8002554 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d803      	bhi.n	8004122 <HAL_SPI_Receive+0x166>
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004120:	d102      	bne.n	8004128 <HAL_SPI_Receive+0x16c>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d106      	bne.n	8004136 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004134:	e051      	b.n	80041da <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1c7      	bne.n	80040d0 <HAL_SPI_Receive+0x114>
 8004140:	e035      	b.n	80041ae <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d113      	bne.n	8004178 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415a:	b292      	uxth	r2, r2
 800415c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004162:	1c9a      	adds	r2, r3, #2
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800416c:	b29b      	uxth	r3, r3
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004176:	e015      	b.n	80041a4 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004178:	f7fe f9ec 	bl	8002554 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d803      	bhi.n	8004190 <HAL_SPI_Receive+0x1d4>
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418e:	d102      	bne.n	8004196 <HAL_SPI_Receive+0x1da>
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d106      	bne.n	80041a4 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80041a2:	e01a      	b.n	80041da <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1c9      	bne.n	8004142 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	6839      	ldr	r1, [r7, #0]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 fe76 	bl	8004ea4 <SPI_EndRxTransaction>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d002      	beq.n	80041c4 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2220      	movs	r2, #32
 80041c2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	75fb      	strb	r3, [r7, #23]
 80041d0:	e003      	b.n	80041da <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b08c      	sub	sp, #48	; 0x30
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80041fa:	2301      	movs	r3, #1
 80041fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80041fe:	2300      	movs	r3, #0
 8004200:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d004      	beq.n	8004216 <HAL_SPI_TransmitReceive+0x2a>
 800420c:	f240 41ae 	movw	r1, #1198	; 0x4ae
 8004210:	4886      	ldr	r0, [pc, #536]	; (800442c <HAL_SPI_TransmitReceive+0x240>)
 8004212:	f7fd fea1 	bl	8001f58 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <HAL_SPI_TransmitReceive+0x38>
 8004220:	2302      	movs	r3, #2
 8004222:	e19b      	b.n	800455c <HAL_SPI_TransmitReceive+0x370>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800422c:	f7fe f992 	bl	8002554 <HAL_GetTick>
 8004230:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004238:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004242:	887b      	ldrh	r3, [r7, #2]
 8004244:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004246:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800424a:	2b01      	cmp	r3, #1
 800424c:	d00f      	beq.n	800426e <HAL_SPI_TransmitReceive+0x82>
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004254:	d107      	bne.n	8004266 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d103      	bne.n	8004266 <HAL_SPI_TransmitReceive+0x7a>
 800425e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004262:	2b04      	cmp	r3, #4
 8004264:	d003      	beq.n	800426e <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8004266:	2302      	movs	r3, #2
 8004268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800426c:	e170      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d005      	beq.n	8004280 <HAL_SPI_TransmitReceive+0x94>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_SPI_TransmitReceive+0x94>
 800427a:	887b      	ldrh	r3, [r7, #2]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d103      	bne.n	8004288 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004286:	e163      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b04      	cmp	r3, #4
 8004292:	d003      	beq.n	800429c <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2205      	movs	r2, #5
 8004298:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	887a      	ldrh	r2, [r7, #2]
 80042ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	887a      	ldrh	r2, [r7, #2]
 80042b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	887a      	ldrh	r2, [r7, #2]
 80042be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	887a      	ldrh	r2, [r7, #2]
 80042c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042dc:	2b40      	cmp	r3, #64	; 0x40
 80042de:	d007      	beq.n	80042f0 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042f8:	d17c      	bne.n	80043f4 <HAL_SPI_TransmitReceive+0x208>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <HAL_SPI_TransmitReceive+0x11c>
 8004302:	8b7b      	ldrh	r3, [r7, #26]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d16a      	bne.n	80043de <HAL_SPI_TransmitReceive+0x1f2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	881a      	ldrh	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004318:	1c9a      	adds	r2, r3, #2
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800432c:	e057      	b.n	80043de <HAL_SPI_TransmitReceive+0x1f2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b02      	cmp	r3, #2
 800433a:	d11b      	bne.n	8004374 <HAL_SPI_TransmitReceive+0x188>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d016      	beq.n	8004374 <HAL_SPI_TransmitReceive+0x188>
 8004346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004348:	2b01      	cmp	r3, #1
 800434a:	d113      	bne.n	8004374 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004350:	881a      	ldrh	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435c:	1c9a      	adds	r2, r3, #2
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b01      	cmp	r3, #1
 8004380:	d119      	bne.n	80043b6 <HAL_SPI_TransmitReceive+0x1ca>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d014      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68da      	ldr	r2, [r3, #12]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	b292      	uxth	r2, r2
 8004398:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439e:	1c9a      	adds	r2, r3, #2
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043b2:	2301      	movs	r3, #1
 80043b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043b6:	f7fe f8cd 	bl	8002554 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d80b      	bhi.n	80043de <HAL_SPI_TransmitReceive+0x1f2>
 80043c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043cc:	d007      	beq.n	80043de <HAL_SPI_TransmitReceive+0x1f2>
      {
        errorcode = HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80043dc:	e0b8      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1a2      	bne.n	800432e <HAL_SPI_TransmitReceive+0x142>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d19d      	bne.n	800432e <HAL_SPI_TransmitReceive+0x142>
 80043f2:	e083      	b.n	80044fc <HAL_SPI_TransmitReceive+0x310>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_SPI_TransmitReceive+0x216>
 80043fc:	8b7b      	ldrh	r3, [r7, #26]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d172      	bne.n	80044e8 <HAL_SPI_TransmitReceive+0x2fc>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	330c      	adds	r3, #12
 800440c:	7812      	ldrb	r2, [r2, #0]
 800440e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800441e:	b29b      	uxth	r3, r3
 8004420:	3b01      	subs	r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004428:	e05e      	b.n	80044e8 <HAL_SPI_TransmitReceive+0x2fc>
 800442a:	bf00      	nop
 800442c:	08007b38 	.word	0x08007b38
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b02      	cmp	r3, #2
 800443c:	d11c      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x28c>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d017      	beq.n	8004478 <HAL_SPI_TransmitReceive+0x28c>
 8004448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444a:	2b01      	cmp	r3, #1
 800444c:	d114      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x28c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
 8004458:	7812      	ldrb	r2, [r2, #0]
 800445a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b01      	subs	r3, #1
 800446e:	b29a      	uxth	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d119      	bne.n	80044ba <HAL_SPI_TransmitReceive+0x2ce>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800448a:	b29b      	uxth	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d014      	beq.n	80044ba <HAL_SPI_TransmitReceive+0x2ce>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044b6:	2301      	movs	r3, #1
 80044b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80044ba:	f7fe f84b 	bl	8002554 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d803      	bhi.n	80044d2 <HAL_SPI_TransmitReceive+0x2e6>
 80044ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d0:	d102      	bne.n	80044d8 <HAL_SPI_TransmitReceive+0x2ec>
 80044d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d107      	bne.n	80044e8 <HAL_SPI_TransmitReceive+0x2fc>
      {
        errorcode = HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80044e6:	e033      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d19e      	bne.n	8004430 <HAL_SPI_TransmitReceive+0x244>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d199      	bne.n	8004430 <HAL_SPI_TransmitReceive+0x244>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 fd21 	bl	8004f48 <SPI_EndRxTxTransaction>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d006      	beq.n	800451a <HAL_SPI_TransmitReceive+0x32e>
  {
    errorcode = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2220      	movs	r2, #32
 8004516:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004518:	e01a      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10a      	bne.n	8004538 <HAL_SPI_TransmitReceive+0x34c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004522:	2300      	movs	r3, #0
 8004524:	617b      	str	r3, [r7, #20]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_SPI_TransmitReceive+0x35c>
  {
    errorcode = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004546:	e003      	b.n	8004550 <HAL_SPI_TransmitReceive+0x364>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004558:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800455c:	4618      	mov	r0, r3
 800455e:	3730      	adds	r7, #48	; 0x30
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <HAL_SPI_TransmitReceive_IT+0x24>
 800457e:	f240 614c 	movw	r1, #1612	; 0x64c
 8004582:	4842      	ldr	r0, [pc, #264]	; (800468c <HAL_SPI_TransmitReceive_IT+0x128>)
 8004584:	f7fd fce8 	bl	8001f58 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hspi);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800458e:	2b01      	cmp	r3, #1
 8004590:	d101      	bne.n	8004596 <HAL_SPI_TransmitReceive_IT+0x32>
 8004592:	2302      	movs	r3, #2
 8004594:	e075      	b.n	8004682 <HAL_SPI_TransmitReceive_IT+0x11e>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045a4:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045ac:	7dbb      	ldrb	r3, [r7, #22]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d00d      	beq.n	80045ce <HAL_SPI_TransmitReceive_IT+0x6a>
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045b8:	d106      	bne.n	80045c8 <HAL_SPI_TransmitReceive_IT+0x64>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d102      	bne.n	80045c8 <HAL_SPI_TransmitReceive_IT+0x64>
 80045c2:	7dbb      	ldrb	r3, [r7, #22]
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d002      	beq.n	80045ce <HAL_SPI_TransmitReceive_IT+0x6a>
  {
    errorcode = HAL_BUSY;
 80045c8:	2302      	movs	r3, #2
 80045ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045cc:	e054      	b.n	8004678 <HAL_SPI_TransmitReceive_IT+0x114>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d005      	beq.n	80045e0 <HAL_SPI_TransmitReceive_IT+0x7c>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d002      	beq.n	80045e0 <HAL_SPI_TransmitReceive_IT+0x7c>
 80045da:	887b      	ldrh	r3, [r7, #2]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <HAL_SPI_TransmitReceive_IT+0x82>
  {
    errorcode = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045e4:	e048      	b.n	8004678 <HAL_SPI_TransmitReceive_IT+0x114>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d003      	beq.n	80045fa <HAL_SPI_TransmitReceive_IT+0x96>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2205      	movs	r2, #5
 80045f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	887a      	ldrh	r2, [r7, #2]
 800460a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	887a      	ldrh	r2, [r7, #2]
 8004610:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	887a      	ldrh	r2, [r7, #2]
 800461c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	887a      	ldrh	r2, [r7, #2]
 8004622:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d006      	beq.n	800463a <HAL_SPI_TransmitReceive_IT+0xd6>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4a18      	ldr	r2, [pc, #96]	; (8004690 <HAL_SPI_TransmitReceive_IT+0x12c>)
 8004630:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	4a17      	ldr	r2, [pc, #92]	; (8004694 <HAL_SPI_TransmitReceive_IT+0x130>)
 8004636:	645a      	str	r2, [r3, #68]	; 0x44
 8004638:	e005      	b.n	8004646 <HAL_SPI_TransmitReceive_IT+0xe2>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	4a16      	ldr	r2, [pc, #88]	; (8004698 <HAL_SPI_TransmitReceive_IT+0x134>)
 800463e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4a16      	ldr	r2, [pc, #88]	; (800469c <HAL_SPI_TransmitReceive_IT+0x138>)
 8004644:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004654:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d008      	beq.n	8004676 <HAL_SPI_TransmitReceive_IT+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	e000      	b.n	8004678 <HAL_SPI_TransmitReceive_IT+0x114>
  }

error :
 8004676:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004680:	7dfb      	ldrb	r3, [r7, #23]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	08007b38 	.word	0x08007b38
 8004690:	08004cd7 	.word	0x08004cd7
 8004694:	08004d37 	.word	0x08004d37
 8004698:	08004c13 	.word	0x08004c13
 800469c:	08004c77 	.word	0x08004c77

080046a0 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 80046ac:	2301      	movs	r3, #1
 80046ae:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80046b0:	4b6e      	ldr	r3, [pc, #440]	; (800486c <HAL_SPI_Abort_IT+0x1cc>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a6e      	ldr	r2, [pc, #440]	; (8004870 <HAL_SPI_Abort_IT+0x1d0>)
 80046b6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ba:	0a5b      	lsrs	r3, r3, #9
 80046bc:	2264      	movs	r2, #100	; 0x64
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	613b      	str	r3, [r7, #16]
  count = resetcount;
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 0220 	bic.w	r2, r2, #32
 80046d6:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d017      	beq.n	8004716 <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a62      	ldr	r2, [pc, #392]	; (8004874 <HAL_SPI_Abort_IT+0x1d4>)
 80046ea:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80046fe:	e008      	b.n	8004712 <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	3b01      	subs	r3, #1
 8004704:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b07      	cmp	r3, #7
 8004710:	d1ec      	bne.n	80046ec <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004720:	2b00      	cmp	r3, #0
 8004722:	d017      	beq.n	8004754 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a54      	ldr	r2, [pc, #336]	; (8004878 <HAL_SPI_Abort_IT+0x1d8>)
 8004728:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d106      	bne.n	800473e <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004734:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800473c:	e008      	b.n	8004750 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	3b01      	subs	r3, #1
 8004742:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b07      	cmp	r3, #7
 800474e:	d1ec      	bne.n	800472a <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00f      	beq.n	800477c <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d004      	beq.n	8004774 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800476e:	4a43      	ldr	r2, [pc, #268]	; (800487c <HAL_SPI_Abort_IT+0x1dc>)
 8004770:	635a      	str	r2, [r3, #52]	; 0x34
 8004772:	e003      	b.n	800477c <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004778:	2200      	movs	r2, #0
 800477a:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00f      	beq.n	80047a4 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d004      	beq.n	800479c <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004796:	4a3a      	ldr	r2, [pc, #232]	; (8004880 <HAL_SPI_Abort_IT+0x1e0>)
 8004798:	635a      	str	r2, [r3, #52]	; 0x34
 800479a:	e003      	b.n	80047a4 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a0:	2200      	movs	r2, #0
 80047a2:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d015      	beq.n	80047de <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d011      	beq.n	80047de <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fe f832 	bl	8002828 <HAL_DMA_Abort_IT>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d007      	beq.n	80047da <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ce:	2200      	movs	r2, #0
 80047d0:	635a      	str	r2, [r3, #52]	; 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2240      	movs	r2, #64	; 0x40
 80047d6:	655a      	str	r2, [r3, #84]	; 0x54
 80047d8:	e001      	b.n	80047de <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d015      	beq.n	8004818 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d011      	beq.n	8004818 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fe f815 	bl	8002828 <HAL_DMA_Abort_IT>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d007      	beq.n	8004814 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004808:	2200      	movs	r2, #0
 800480a:	635a      	str	r2, [r3, #52]	; 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2240      	movs	r2, #64	; 0x40
 8004810:	655a      	str	r2, [r3, #84]	; 0x54
 8004812:	e001      	b.n	8004818 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d121      	bne.n	8004862 <HAL_SPI_Abort_IT+0x1c2>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482e:	2b40      	cmp	r3, #64	; 0x40
 8004830:	d102      	bne.n	8004838 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	77fb      	strb	r3, [r7, #31]
 8004836:	e002      	b.n	800483e <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	60fb      	str	r3, [r7, #12]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f900 	bl	8004a62 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8004862:	7ffb      	ldrb	r3, [r7, #31]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3720      	adds	r7, #32
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	20000000 	.word	0x20000000
 8004870:	057619f1 	.word	0x057619f1
 8004874:	080050f9 	.word	0x080050f9
 8004878:	0800506d 	.word	0x0800506d
 800487c:	08004a9d 	.word	0x08004a9d
 8004880:	08004b61 	.word	0x08004b61

08004884 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b088      	sub	sp, #32
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	099b      	lsrs	r3, r3, #6
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10f      	bne.n	80048c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	099b      	lsrs	r3, r3, #6
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d004      	beq.n	80048c8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	4798      	blx	r3
    return;
 80048c6:	e0be      	b.n	8004a46 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	085b      	lsrs	r3, r3, #1
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <HAL_SPI_IRQHandler+0x66>
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	09db      	lsrs	r3, r3, #7
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d004      	beq.n	80048ea <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	4798      	blx	r3
    return;
 80048e8:	e0ad      	b.n	8004a46 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d106      	bne.n	8004904 <HAL_SPI_IRQHandler+0x80>
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	099b      	lsrs	r3, r3, #6
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 80a1 	beq.w	8004a46 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 809a 	beq.w	8004a46 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	099b      	lsrs	r3, r3, #6
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d023      	beq.n	8004966 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b03      	cmp	r3, #3
 8004928:	d011      	beq.n	800494e <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492e:	f043 0204 	orr.w	r2, r3, #4
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	e00b      	b.n	8004966 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	693b      	ldr	r3, [r7, #16]
        return;
 8004964:	e06f      	b.n	8004a46 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d014      	beq.n	800499c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004976:	f043 0201 	orr.w	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d04f      	beq.n	8004a44 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049b2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d104      	bne.n	80049d0 <HAL_SPI_IRQHandler+0x14c>
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d034      	beq.n	8004a3a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0203 	bic.w	r2, r2, #3
 80049de:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d011      	beq.n	8004a0c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ec:	4a17      	ldr	r2, [pc, #92]	; (8004a4c <HAL_SPI_IRQHandler+0x1c8>)
 80049ee:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7fd ff17 	bl	8002828 <HAL_DMA_Abort_IT>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d005      	beq.n	8004a0c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d016      	beq.n	8004a42 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a18:	4a0c      	ldr	r2, [pc, #48]	; (8004a4c <HAL_SPI_IRQHandler+0x1c8>)
 8004a1a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fd ff01 	bl	8002828 <HAL_DMA_Abort_IT>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00a      	beq.n	8004a42 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a30:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004a38:	e003      	b.n	8004a42 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7fd f940 	bl	8001cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a40:	e000      	b.n	8004a44 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8004a42:	bf00      	nop
    return;
 8004a44:	bf00      	nop
  }
}
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	08004a75 	.word	0x08004a75

08004a50 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bc80      	pop	{r7}
 8004a60:	4770      	bx	lr

08004a62 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f7fd f916 	bl	8001cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a94:	bf00      	nop
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aae:	2200      	movs	r2, #0
 8004ab0:	635a      	str	r2, [r3, #52]	; 0x34
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004ab2:	4b29      	ldr	r3, [pc, #164]	; (8004b58 <SPI_DMATxAbortCallback+0xbc>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a29      	ldr	r2, [pc, #164]	; (8004b5c <SPI_DMATxAbortCallback+0xc0>)
 8004ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8004abc:	0a5b      	lsrs	r3, r3, #9
 8004abe:	2264      	movs	r2, #100	; 0x64
 8004ac0:	fb02 f303 	mul.w	r3, r2, r3
 8004ac4:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0202 	bic.w	r2, r2, #2
 8004ad4:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d106      	bne.n	8004aea <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ae8:	e009      	b.n	8004afe <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	3b01      	subs	r3, #1
 8004aee:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0eb      	beq.n	8004ad6 <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d004      	beq.n	8004b10 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d11f      	bne.n	8004b50 <SPI_DMATxAbortCallback+0xb4>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2200      	movs	r2, #0
 8004b14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	2b40      	cmp	r3, #64	; 0x40
 8004b22:	d002      	beq.n	8004b2a <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	2200      	movs	r2, #0
 8004b28:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	60fb      	str	r3, [r7, #12]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	60fb      	str	r3, [r7, #12]
 8004b3e:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8004b48:	6978      	ldr	r0, [r7, #20]
 8004b4a:	f7ff ff8a 	bl	8004a62 <HAL_SPI_AbortCpltCallback>
 8004b4e:	e000      	b.n	8004b52 <SPI_DMATxAbortCallback+0xb6>
      return;
 8004b50:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	20000000 	.word	0x20000000
 8004b5c:	057619f1 	.word	0x057619f1

08004b60 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6c:	60fb      	str	r3, [r7, #12]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7c:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b82:	2200      	movs	r2, #0
 8004b84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0201 	bic.w	r2, r2, #1
 8004b94:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004b96:	f7fd fcdd 	bl	8002554 <HAL_GetTick>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	2164      	movs	r1, #100	; 0x64
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f9d1 	bl	8004f48 <SPI_EndRxTxTransaction>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d005      	beq.n	8004bb8 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d004      	beq.n	8004bca <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d11f      	bne.n	8004c0a <SPI_DMARxAbortCallback+0xaa>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bda:	2b40      	cmp	r3, #64	; 0x40
 8004bdc:	d002      	beq.n	8004be4 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004be4:	2300      	movs	r3, #0
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	60bb      	str	r3, [r7, #8]
 8004bf8:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f7ff ff2d 	bl	8004a62 <HAL_SPI_AbortCpltCallback>
 8004c08:	e000      	b.n	8004c0c <SPI_DMARxAbortCallback+0xac>
      return;
 8004c0a:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f103 020c 	add.w	r2, r3, #12
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c26:	7812      	ldrb	r2, [r2, #0]
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10f      	bne.n	8004c6e <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c5c:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d102      	bne.n	8004c6e <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f98b 	bl	8004f84 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004c6e:	bf00      	nop
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	330c      	adds	r3, #12
 8004c88:	7812      	ldrb	r2, [r2, #0]
 8004c8a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10f      	bne.n	8004cce <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cbc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d102      	bne.n	8004cce <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f95b 	bl	8004f84 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004cce:	bf00      	nop
 8004cd0:	3708      	adds	r7, #8
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b082      	sub	sp, #8
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	b292      	uxth	r2, r2
 8004cea:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	1c9a      	adds	r2, r3, #2
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10f      	bne.n	8004d2e <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d1c:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d102      	bne.n	8004d2e <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f92b 	bl	8004f84 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004d2e:	bf00      	nop
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d42:	881a      	ldrh	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	1c9a      	adds	r2, r3, #2
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10f      	bne.n	8004d8c <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d7a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d102      	bne.n	8004d8c <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f8fc 	bl	8004f84 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004d8c:	bf00      	nop
 8004d8e:	3708      	adds	r7, #8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	603b      	str	r3, [r7, #0]
 8004da0:	4613      	mov	r3, r2
 8004da2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004da4:	f7fd fbd6 	bl	8002554 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	4413      	add	r3, r2
 8004db2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004db4:	f7fd fbce 	bl	8002554 <HAL_GetTick>
 8004db8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dba:	4b39      	ldr	r3, [pc, #228]	; (8004ea0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	015b      	lsls	r3, r3, #5
 8004dc0:	0d1b      	lsrs	r3, r3, #20
 8004dc2:	69fa      	ldr	r2, [r7, #28]
 8004dc4:	fb02 f303 	mul.w	r3, r2, r3
 8004dc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dca:	e054      	b.n	8004e76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd2:	d050      	beq.n	8004e76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dd4:	f7fd fbbe 	bl	8002554 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	69fa      	ldr	r2, [r7, #28]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d902      	bls.n	8004dea <SPI_WaitFlagStateUntilTimeout+0x56>
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d13d      	bne.n	8004e66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004df8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e02:	d111      	bne.n	8004e28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e0c:	d004      	beq.n	8004e18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e16:	d107      	bne.n	8004e28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e30:	d10f      	bne.n	8004e52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e40:	601a      	str	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e017      	b.n	8004e96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	bf0c      	ite	eq
 8004e86:	2301      	moveq	r3, #1
 8004e88:	2300      	movne	r3, #0
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d19b      	bne.n	8004dcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3720      	adds	r7, #32
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000000 	.word	0x20000000

08004ea4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eb8:	d111      	bne.n	8004ede <SPI_EndRxTransaction+0x3a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec2:	d004      	beq.n	8004ece <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ecc:	d107      	bne.n	8004ede <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004edc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee6:	d117      	bne.n	8004f18 <SPI_EndRxTransaction+0x74>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef0:	d112      	bne.n	8004f18 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2101      	movs	r1, #1
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff ff49 	bl	8004d94 <SPI_WaitFlagStateUntilTimeout>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d01a      	beq.n	8004f3e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e013      	b.n	8004f40 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2180      	movs	r1, #128	; 0x80
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f7ff ff36 	bl	8004d94 <SPI_WaitFlagStateUntilTimeout>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d007      	beq.n	8004f3e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f32:	f043 0220 	orr.w	r2, r3, #32
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e000      	b.n	8004f40 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	2180      	movs	r1, #128	; 0x80
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7ff ff18 	bl	8004d94 <SPI_WaitFlagStateUntilTimeout>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	f043 0220 	orr.w	r2, r3, #32
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e000      	b.n	8004f7c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004f8c:	4b35      	ldr	r3, [pc, #212]	; (8005064 <SPI_CloseRxTx_ISR+0xe0>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a35      	ldr	r2, [pc, #212]	; (8005068 <SPI_CloseRxTx_ISR+0xe4>)
 8004f92:	fba2 2303 	umull	r2, r3, r2, r3
 8004f96:	0a5b      	lsrs	r3, r3, #9
 8004f98:	2264      	movs	r2, #100	; 0x64
 8004f9a:	fb02 f303 	mul.w	r3, r2, r3
 8004f9e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fa0:	f7fd fad8 	bl	8002554 <HAL_GetTick>
 8004fa4:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0220 	bic.w	r2, r2, #32
 8004fb4:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d106      	bne.n	8004fca <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fc0:	f043 0220 	orr.w	r2, r3, #32
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004fc8:	e009      	b.n	8004fde <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0eb      	beq.n	8004fb6 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	2164      	movs	r1, #100	; 0x64
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff ffb0 	bl	8004f48 <SPI_EndRxTxTransaction>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff2:	f043 0220 	orr.w	r2, r3, #32
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10a      	bne.n	8005018 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	68fb      	ldr	r3, [r7, #12]
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501c:	2b00      	cmp	r3, #0
 800501e:	d115      	bne.n	800504c <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b04      	cmp	r3, #4
 800502a:	d107      	bne.n	800503c <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff fd0b 	bl	8004a50 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800503a:	e00e      	b.n	800505a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f7fc fe2f 	bl	8001ca8 <HAL_SPI_TxRxCpltCallback>
}
 800504a:	e006      	b.n	800505a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7fc fe33 	bl	8001cc0 <HAL_SPI_ErrorCallback>
}
 800505a:	bf00      	nop
 800505c:	3718      	adds	r7, #24
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	20000000 	.word	0x20000000
 8005068:	057619f1 	.word	0x057619f1

0800506c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005078:	4b1d      	ldr	r3, [pc, #116]	; (80050f0 <SPI_AbortRx_ISR+0x84>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a1d      	ldr	r2, [pc, #116]	; (80050f4 <SPI_AbortRx_ISR+0x88>)
 800507e:	fba2 2303 	umull	r2, r3, r2, r3
 8005082:	0a5b      	lsrs	r3, r3, #9
 8005084:	2264      	movs	r2, #100	; 0x64
 8005086:	fb02 f303 	mul.w	r3, r2, r3
 800508a:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005096:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800509e:	e009      	b.n	80050b4 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0eb      	beq.n	800508c <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050c2:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050d2:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80050dc:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2207      	movs	r2, #7
 80050e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 80050e6:	bf00      	nop
 80050e8:	3714      	adds	r7, #20
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr
 80050f0:	20000000 	.word	0x20000000
 80050f4:	057619f1 	.word	0x057619f1

080050f8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800510e:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800511e:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2207      	movs	r2, #7
 8005124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr
	...

08005134 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e0a1      	b.n	800528a <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a52      	ldr	r2, [pc, #328]	; (8005294 <HAL_TIM_Base_Init+0x160>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d013      	beq.n	8005178 <HAL_TIM_Base_Init+0x44>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005158:	d00e      	beq.n	8005178 <HAL_TIM_Base_Init+0x44>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a4e      	ldr	r2, [pc, #312]	; (8005298 <HAL_TIM_Base_Init+0x164>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d009      	beq.n	8005178 <HAL_TIM_Base_Init+0x44>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a4c      	ldr	r2, [pc, #304]	; (800529c <HAL_TIM_Base_Init+0x168>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d004      	beq.n	8005178 <HAL_TIM_Base_Init+0x44>
 800516e:	f240 1113 	movw	r1, #275	; 0x113
 8005172:	484b      	ldr	r0, [pc, #300]	; (80052a0 <HAL_TIM_Base_Init+0x16c>)
 8005174:	f7fc fef0 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d014      	beq.n	80051aa <HAL_TIM_Base_Init+0x76>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	2b10      	cmp	r3, #16
 8005186:	d010      	beq.n	80051aa <HAL_TIM_Base_Init+0x76>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	2b20      	cmp	r3, #32
 800518e:	d00c      	beq.n	80051aa <HAL_TIM_Base_Init+0x76>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	2b40      	cmp	r3, #64	; 0x40
 8005196:	d008      	beq.n	80051aa <HAL_TIM_Base_Init+0x76>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	2b60      	cmp	r3, #96	; 0x60
 800519e:	d004      	beq.n	80051aa <HAL_TIM_Base_Init+0x76>
 80051a0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80051a4:	483e      	ldr	r0, [pc, #248]	; (80052a0 <HAL_TIM_Base_Init+0x16c>)
 80051a6:	f7fc fed7 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00e      	beq.n	80051d0 <HAL_TIM_Base_Init+0x9c>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ba:	d009      	beq.n	80051d0 <HAL_TIM_Base_Init+0x9c>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051c4:	d004      	beq.n	80051d0 <HAL_TIM_Base_Init+0x9c>
 80051c6:	f240 1115 	movw	r1, #277	; 0x115
 80051ca:	4835      	ldr	r0, [pc, #212]	; (80052a0 <HAL_TIM_Base_Init+0x16c>)
 80051cc:	f7fc fec4 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d004      	beq.n	80051e2 <HAL_TIM_Base_Init+0xae>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e0:	d304      	bcc.n	80051ec <HAL_TIM_Base_Init+0xb8>
 80051e2:	f44f 718b 	mov.w	r1, #278	; 0x116
 80051e6:	482e      	ldr	r0, [pc, #184]	; (80052a0 <HAL_TIM_Base_Init+0x16c>)
 80051e8:	f7fc feb6 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d008      	beq.n	8005206 <HAL_TIM_Base_Init+0xd2>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	2b80      	cmp	r3, #128	; 0x80
 80051fa:	d004      	beq.n	8005206 <HAL_TIM_Base_Init+0xd2>
 80051fc:	f240 1117 	movw	r1, #279	; 0x117
 8005200:	4827      	ldr	r0, [pc, #156]	; (80052a0 <HAL_TIM_Base_Init+0x16c>)
 8005202:	f7fc fea9 	bl	8001f58 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d106      	bne.n	8005220 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fd f888 	bl	8002330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2202      	movs	r2, #2
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3304      	adds	r3, #4
 8005230:	4619      	mov	r1, r3
 8005232:	4610      	mov	r0, r2
 8005234:	f000 fb4c 	bl	80058d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	40012c00 	.word	0x40012c00
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800
 80052a0:	08007b70 	.word	0x08007b70

080052a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a2a      	ldr	r2, [pc, #168]	; (800535c <HAL_TIM_Base_Start+0xb8>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d013      	beq.n	80052de <HAL_TIM_Base_Start+0x3a>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052be:	d00e      	beq.n	80052de <HAL_TIM_Base_Start+0x3a>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a26      	ldr	r2, [pc, #152]	; (8005360 <HAL_TIM_Base_Start+0xbc>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_TIM_Base_Start+0x3a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a25      	ldr	r2, [pc, #148]	; (8005364 <HAL_TIM_Base_Start+0xc0>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d004      	beq.n	80052de <HAL_TIM_Base_Start+0x3a>
 80052d4:	f240 1195 	movw	r1, #405	; 0x195
 80052d8:	4823      	ldr	r0, [pc, #140]	; (8005368 <HAL_TIM_Base_Start+0xc4>)
 80052da:	f7fc fe3d 	bl	8001f58 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d001      	beq.n	80052ee <HAL_TIM_Base_Start+0x4a>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e032      	b.n	8005354 <HAL_TIM_Base_Start+0xb0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2202      	movs	r2, #2
 80052f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a18      	ldr	r2, [pc, #96]	; (800535c <HAL_TIM_Base_Start+0xb8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_TIM_Base_Start+0x7a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005308:	d009      	beq.n	800531e <HAL_TIM_Base_Start+0x7a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a14      	ldr	r2, [pc, #80]	; (8005360 <HAL_TIM_Base_Start+0xbc>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_TIM_Base_Start+0x7a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a12      	ldr	r2, [pc, #72]	; (8005364 <HAL_TIM_Base_Start+0xc0>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d111      	bne.n	8005342 <HAL_TIM_Base_Start+0x9e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 0307 	and.w	r3, r3, #7
 8005328:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2b06      	cmp	r3, #6
 800532e:	d010      	beq.n	8005352 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0201 	orr.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005340:	e007      	b.n	8005352 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 0201 	orr.w	r2, r2, #1
 8005350:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40012c00 	.word	0x40012c00
 8005360:	40000400 	.word	0x40000400
 8005364:	40000800 	.word	0x40000800
 8005368:	08007b70 	.word	0x08007b70

0800536c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005376:	2300      	movs	r3, #0
 8005378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005380:	2b01      	cmp	r3, #1
 8005382:	d101      	bne.n	8005388 <HAL_TIM_ConfigClockSource+0x1c>
 8005384:	2302      	movs	r3, #2
 8005386:	e296      	b.n	80058b6 <HAL_TIM_ConfigClockSource+0x54a>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053a0:	d029      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b70      	cmp	r3, #112	; 0x70
 80053a8:	d025      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053b2:	d020      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b40      	cmp	r3, #64	; 0x40
 80053ba:	d01c      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b50      	cmp	r3, #80	; 0x50
 80053c2:	d018      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b60      	cmp	r3, #96	; 0x60
 80053ca:	d014      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d010      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d00c      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b20      	cmp	r3, #32
 80053e2:	d008      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b30      	cmp	r3, #48	; 0x30
 80053ea:	d004      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0x8a>
 80053ec:	f241 41be 	movw	r1, #5310	; 0x14be
 80053f0:	486b      	ldr	r0, [pc, #428]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 80053f2:	f7fc fdb1 	bl	8001f58 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005404:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800540c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800541e:	f000 80c7 	beq.w	80055b0 <HAL_TIM_ConfigClockSource+0x244>
 8005422:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005426:	f200 8239 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 800542a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542e:	d02d      	beq.n	800548c <HAL_TIM_ConfigClockSource+0x120>
 8005430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005434:	f200 8232 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 8005438:	2b70      	cmp	r3, #112	; 0x70
 800543a:	d045      	beq.n	80054c8 <HAL_TIM_ConfigClockSource+0x15c>
 800543c:	2b70      	cmp	r3, #112	; 0x70
 800543e:	f200 822d 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 8005442:	2b60      	cmp	r3, #96	; 0x60
 8005444:	f000 8167 	beq.w	8005716 <HAL_TIM_ConfigClockSource+0x3aa>
 8005448:	2b60      	cmp	r3, #96	; 0x60
 800544a:	f200 8227 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 800544e:	2b50      	cmp	r3, #80	; 0x50
 8005450:	f000 8115 	beq.w	800567e <HAL_TIM_ConfigClockSource+0x312>
 8005454:	2b50      	cmp	r3, #80	; 0x50
 8005456:	f200 8221 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 800545a:	2b40      	cmp	r3, #64	; 0x40
 800545c:	f000 81b0 	beq.w	80057c0 <HAL_TIM_ConfigClockSource+0x454>
 8005460:	2b40      	cmp	r3, #64	; 0x40
 8005462:	f200 821b 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 8005466:	2b30      	cmp	r3, #48	; 0x30
 8005468:	f000 81f6 	beq.w	8005858 <HAL_TIM_ConfigClockSource+0x4ec>
 800546c:	2b30      	cmp	r3, #48	; 0x30
 800546e:	f200 8215 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 8005472:	2b20      	cmp	r3, #32
 8005474:	f000 81f0 	beq.w	8005858 <HAL_TIM_ConfigClockSource+0x4ec>
 8005478:	2b20      	cmp	r3, #32
 800547a:	f200 820f 	bhi.w	800589c <HAL_TIM_ConfigClockSource+0x530>
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 81ea 	beq.w	8005858 <HAL_TIM_ConfigClockSource+0x4ec>
 8005484:	2b10      	cmp	r3, #16
 8005486:	f000 81e7 	beq.w	8005858 <HAL_TIM_ConfigClockSource+0x4ec>
 800548a:	e207      	b.n	800589c <HAL_TIM_ConfigClockSource+0x530>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a44      	ldr	r2, [pc, #272]	; (80055a4 <HAL_TIM_ConfigClockSource+0x238>)
 8005492:	4293      	cmp	r3, r2
 8005494:	f000 8205 	beq.w	80058a2 <HAL_TIM_ConfigClockSource+0x536>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a0:	f000 81ff 	beq.w	80058a2 <HAL_TIM_ConfigClockSource+0x536>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a3f      	ldr	r2, [pc, #252]	; (80055a8 <HAL_TIM_ConfigClockSource+0x23c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	f000 81f9 	beq.w	80058a2 <HAL_TIM_ConfigClockSource+0x536>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a3d      	ldr	r2, [pc, #244]	; (80055ac <HAL_TIM_ConfigClockSource+0x240>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	f000 81f3 	beq.w	80058a2 <HAL_TIM_ConfigClockSource+0x536>
 80054bc:	f241 41ca 	movw	r1, #5322	; 0x14ca
 80054c0:	4837      	ldr	r0, [pc, #220]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 80054c2:	f7fc fd49 	bl	8001f58 <assert_failed>
      break;
 80054c6:	e1ec      	b.n	80058a2 <HAL_TIM_ConfigClockSource+0x536>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a35      	ldr	r2, [pc, #212]	; (80055a4 <HAL_TIM_ConfigClockSource+0x238>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x18e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054da:	d00e      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x18e>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a31      	ldr	r2, [pc, #196]	; (80055a8 <HAL_TIM_ConfigClockSource+0x23c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d009      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x18e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a30      	ldr	r2, [pc, #192]	; (80055ac <HAL_TIM_ConfigClockSource+0x240>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d004      	beq.n	80054fa <HAL_TIM_ConfigClockSource+0x18e>
 80054f0:	f241 41d1 	movw	r1, #5329	; 0x14d1
 80054f4:	482a      	ldr	r0, [pc, #168]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 80054f6:	f7fc fd2f 	bl	8001f58 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d013      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x1be>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800550a:	d00e      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x1be>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005514:	d009      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x1be>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800551e:	d004      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x1be>
 8005520:	f241 41d4 	movw	r1, #5332	; 0x14d4
 8005524:	481e      	ldr	r0, [pc, #120]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 8005526:	f7fc fd17 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005532:	d014      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1f2>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d010      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1f2>
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00c      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1f2>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b02      	cmp	r3, #2
 800554a:	d008      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1f2>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b0a      	cmp	r3, #10
 8005552:	d004      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1f2>
 8005554:	f241 41d5 	movw	r1, #5333	; 0x14d5
 8005558:	4811      	ldr	r0, [pc, #68]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 800555a:	f7fc fcfd 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	2b0f      	cmp	r3, #15
 8005564:	d904      	bls.n	8005570 <HAL_TIM_ConfigClockSource+0x204>
 8005566:	f241 41d6 	movw	r1, #5334	; 0x14d6
 800556a:	480d      	ldr	r0, [pc, #52]	; (80055a0 <HAL_TIM_ConfigClockSource+0x234>)
 800556c:	f7fc fcf4 	bl	8001f58 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6818      	ldr	r0, [r3, #0]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	6899      	ldr	r1, [r3, #8]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f000 fa7f 	bl	8005a82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005592:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	609a      	str	r2, [r3, #8]
      break;
 800559c:	e182      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
 800559e:	bf00      	nop
 80055a0:	08007b70 	.word	0x08007b70
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a7e      	ldr	r2, [pc, #504]	; (80057b0 <HAL_TIM_ConfigClockSource+0x444>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d013      	beq.n	80055e2 <HAL_TIM_ConfigClockSource+0x276>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c2:	d00e      	beq.n	80055e2 <HAL_TIM_ConfigClockSource+0x276>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a7a      	ldr	r2, [pc, #488]	; (80057b4 <HAL_TIM_ConfigClockSource+0x448>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d009      	beq.n	80055e2 <HAL_TIM_ConfigClockSource+0x276>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a79      	ldr	r2, [pc, #484]	; (80057b8 <HAL_TIM_ConfigClockSource+0x44c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d004      	beq.n	80055e2 <HAL_TIM_ConfigClockSource+0x276>
 80055d8:	f241 41e9 	movw	r1, #5353	; 0x14e9
 80055dc:	4877      	ldr	r0, [pc, #476]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 80055de:	f7fc fcbb 	bl	8001f58 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d013      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x2a6>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f2:	d00e      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x2a6>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055fc:	d009      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x2a6>
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005606:	d004      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x2a6>
 8005608:	f241 41ec 	movw	r1, #5356	; 0x14ec
 800560c:	486b      	ldr	r0, [pc, #428]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 800560e:	f7fc fca3 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800561a:	d014      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x2da>
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d010      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x2da>
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00c      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x2da>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	2b02      	cmp	r3, #2
 8005632:	d008      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x2da>
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	2b0a      	cmp	r3, #10
 800563a:	d004      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x2da>
 800563c:	f241 41ed 	movw	r1, #5357	; 0x14ed
 8005640:	485e      	ldr	r0, [pc, #376]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 8005642:	f7fc fc89 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	2b0f      	cmp	r3, #15
 800564c:	d904      	bls.n	8005658 <HAL_TIM_ConfigClockSource+0x2ec>
 800564e:	f241 41ee 	movw	r1, #5358	; 0x14ee
 8005652:	485a      	ldr	r0, [pc, #360]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 8005654:	f7fc fc80 	bl	8001f58 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	6899      	ldr	r1, [r3, #8]
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	f000 fa0b 	bl	8005a82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689a      	ldr	r2, [r3, #8]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800567a:	609a      	str	r2, [r3, #8]
      break;
 800567c:	e112      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a4b      	ldr	r2, [pc, #300]	; (80057b0 <HAL_TIM_ConfigClockSource+0x444>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d013      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x344>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005690:	d00e      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x344>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a47      	ldr	r2, [pc, #284]	; (80057b4 <HAL_TIM_ConfigClockSource+0x448>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d009      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x344>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a45      	ldr	r2, [pc, #276]	; (80057b8 <HAL_TIM_ConfigClockSource+0x44c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d004      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x344>
 80056a6:	f241 41fd 	movw	r1, #5373	; 0x14fd
 80056aa:	4844      	ldr	r0, [pc, #272]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 80056ac:	f7fc fc54 	bl	8001f58 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056b8:	d014      	beq.n	80056e4 <HAL_TIM_ConfigClockSource+0x378>
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d010      	beq.n	80056e4 <HAL_TIM_ConfigClockSource+0x378>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00c      	beq.n	80056e4 <HAL_TIM_ConfigClockSource+0x378>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d008      	beq.n	80056e4 <HAL_TIM_ConfigClockSource+0x378>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b0a      	cmp	r3, #10
 80056d8:	d004      	beq.n	80056e4 <HAL_TIM_ConfigClockSource+0x378>
 80056da:	f44f 51a8 	mov.w	r1, #5376	; 0x1500
 80056de:	4837      	ldr	r0, [pc, #220]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 80056e0:	f7fc fc3a 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	2b0f      	cmp	r3, #15
 80056ea:	d904      	bls.n	80056f6 <HAL_TIM_ConfigClockSource+0x38a>
 80056ec:	f241 5101 	movw	r1, #5377	; 0x1501
 80056f0:	4832      	ldr	r0, [pc, #200]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 80056f2:	f7fc fc31 	bl	8001f58 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	6859      	ldr	r1, [r3, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	461a      	mov	r2, r3
 8005704:	f000 f946 	bl	8005994 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2150      	movs	r1, #80	; 0x50
 800570e:	4618      	mov	r0, r3
 8005710:	f000 f99d 	bl	8005a4e <TIM_ITRx_SetConfig>
      break;
 8005714:	e0c6      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a25      	ldr	r2, [pc, #148]	; (80057b0 <HAL_TIM_ConfigClockSource+0x444>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d013      	beq.n	8005748 <HAL_TIM_ConfigClockSource+0x3dc>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005728:	d00e      	beq.n	8005748 <HAL_TIM_ConfigClockSource+0x3dc>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a21      	ldr	r2, [pc, #132]	; (80057b4 <HAL_TIM_ConfigClockSource+0x448>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d009      	beq.n	8005748 <HAL_TIM_ConfigClockSource+0x3dc>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a1f      	ldr	r2, [pc, #124]	; (80057b8 <HAL_TIM_ConfigClockSource+0x44c>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d004      	beq.n	8005748 <HAL_TIM_ConfigClockSource+0x3dc>
 800573e:	f241 510d 	movw	r1, #5389	; 0x150d
 8005742:	481e      	ldr	r0, [pc, #120]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 8005744:	f7fc fc08 	bl	8001f58 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005750:	d014      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x410>
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d010      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x410>
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00c      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x410>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	2b02      	cmp	r3, #2
 8005768:	d008      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x410>
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2b0a      	cmp	r3, #10
 8005770:	d004      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x410>
 8005772:	f241 5110 	movw	r1, #5392	; 0x1510
 8005776:	4811      	ldr	r0, [pc, #68]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 8005778:	f7fc fbee 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b0f      	cmp	r3, #15
 8005782:	d904      	bls.n	800578e <HAL_TIM_ConfigClockSource+0x422>
 8005784:	f241 5111 	movw	r1, #5393	; 0x1511
 8005788:	480c      	ldr	r0, [pc, #48]	; (80057bc <HAL_TIM_ConfigClockSource+0x450>)
 800578a:	f7fc fbe5 	bl	8001f58 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6818      	ldr	r0, [r3, #0]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	6859      	ldr	r1, [r3, #4]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	461a      	mov	r2, r3
 800579c:	f000 f928 	bl	80059f0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2160      	movs	r1, #96	; 0x60
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 f951 	bl	8005a4e <TIM_ITRx_SetConfig>
      break;
 80057ac:	e07a      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
 80057ae:	bf00      	nop
 80057b0:	40012c00 	.word	0x40012c00
 80057b4:	40000400 	.word	0x40000400
 80057b8:	40000800 	.word	0x40000800
 80057bc:	08007b70 	.word	0x08007b70
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a3e      	ldr	r2, [pc, #248]	; (80058c0 <HAL_TIM_ConfigClockSource+0x554>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d013      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x486>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d2:	d00e      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x486>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a3a      	ldr	r2, [pc, #232]	; (80058c4 <HAL_TIM_ConfigClockSource+0x558>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d009      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x486>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a39      	ldr	r2, [pc, #228]	; (80058c8 <HAL_TIM_ConfigClockSource+0x55c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d004      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x486>
 80057e8:	f241 511d 	movw	r1, #5405	; 0x151d
 80057ec:	4837      	ldr	r0, [pc, #220]	; (80058cc <HAL_TIM_ConfigClockSource+0x560>)
 80057ee:	f7fc fbb3 	bl	8001f58 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057fa:	d014      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0x4ba>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d010      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0x4ba>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00c      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0x4ba>
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2b02      	cmp	r3, #2
 8005812:	d008      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0x4ba>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	2b0a      	cmp	r3, #10
 800581a:	d004      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0x4ba>
 800581c:	f44f 51a9 	mov.w	r1, #5408	; 0x1520
 8005820:	482a      	ldr	r0, [pc, #168]	; (80058cc <HAL_TIM_ConfigClockSource+0x560>)
 8005822:	f7fc fb99 	bl	8001f58 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	2b0f      	cmp	r3, #15
 800582c:	d904      	bls.n	8005838 <HAL_TIM_ConfigClockSource+0x4cc>
 800582e:	f241 5121 	movw	r1, #5409	; 0x1521
 8005832:	4826      	ldr	r0, [pc, #152]	; (80058cc <HAL_TIM_ConfigClockSource+0x560>)
 8005834:	f7fc fb90 	bl	8001f58 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6818      	ldr	r0, [r3, #0]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	6859      	ldr	r1, [r3, #4]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	461a      	mov	r2, r3
 8005846:	f000 f8a5 	bl	8005994 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2140      	movs	r1, #64	; 0x40
 8005850:	4618      	mov	r0, r3
 8005852:	f000 f8fc 	bl	8005a4e <TIM_ITRx_SetConfig>
      break;
 8005856:	e025      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a18      	ldr	r2, [pc, #96]	; (80058c0 <HAL_TIM_ConfigClockSource+0x554>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x51e>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586a:	d00e      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x51e>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a14      	ldr	r2, [pc, #80]	; (80058c4 <HAL_TIM_ConfigClockSource+0x558>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d009      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x51e>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a13      	ldr	r2, [pc, #76]	; (80058c8 <HAL_TIM_ConfigClockSource+0x55c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x51e>
 8005880:	f241 5130 	movw	r1, #5424	; 0x1530
 8005884:	4811      	ldr	r0, [pc, #68]	; (80058cc <HAL_TIM_ConfigClockSource+0x560>)
 8005886:	f7fc fb67 	bl	8001f58 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4619      	mov	r1, r3
 8005894:	4610      	mov	r0, r2
 8005896:	f000 f8da 	bl	8005a4e <TIM_ITRx_SetConfig>
      break;
 800589a:	e003      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
    }

    default:
      status = HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	73fb      	strb	r3, [r7, #15]
      break;
 80058a0:	e000      	b.n	80058a4 <HAL_TIM_ConfigClockSource+0x538>
      break;
 80058a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	40012c00 	.word	0x40012c00
 80058c4:	40000400 	.word	0x40000400
 80058c8:	40000800 	.word	0x40000800
 80058cc:	08007b70 	.word	0x08007b70

080058d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a29      	ldr	r2, [pc, #164]	; (8005988 <TIM_Base_SetConfig+0xb8>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d00b      	beq.n	8005900 <TIM_Base_SetConfig+0x30>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ee:	d007      	beq.n	8005900 <TIM_Base_SetConfig+0x30>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a26      	ldr	r2, [pc, #152]	; (800598c <TIM_Base_SetConfig+0xbc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d003      	beq.n	8005900 <TIM_Base_SetConfig+0x30>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a25      	ldr	r2, [pc, #148]	; (8005990 <TIM_Base_SetConfig+0xc0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d108      	bne.n	8005912 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005906:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a1c      	ldr	r2, [pc, #112]	; (8005988 <TIM_Base_SetConfig+0xb8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d00b      	beq.n	8005932 <TIM_Base_SetConfig+0x62>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005920:	d007      	beq.n	8005932 <TIM_Base_SetConfig+0x62>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a19      	ldr	r2, [pc, #100]	; (800598c <TIM_Base_SetConfig+0xbc>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d003      	beq.n	8005932 <TIM_Base_SetConfig+0x62>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a18      	ldr	r2, [pc, #96]	; (8005990 <TIM_Base_SetConfig+0xc0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d108      	bne.n	8005944 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4313      	orrs	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a07      	ldr	r2, [pc, #28]	; (8005988 <TIM_Base_SetConfig+0xb8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d103      	bne.n	8005978 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	615a      	str	r2, [r3, #20]
}
 800597e:	bf00      	nop
 8005980:	3714      	adds	r7, #20
 8005982:	46bd      	mov	sp, r7
 8005984:	bc80      	pop	{r7}
 8005986:	4770      	bx	lr
 8005988:	40012c00 	.word	0x40012c00
 800598c:	40000400 	.word	0x40000400
 8005990:	40000800 	.word	0x40000800

08005994 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	f023 0201 	bic.w	r2, r3, #1
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f023 030a 	bic.w	r3, r3, #10
 80059d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	621a      	str	r2, [r3, #32]
}
 80059e6:	bf00      	nop
 80059e8:	371c      	adds	r7, #28
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bc80      	pop	{r7}
 80059ee:	4770      	bx	lr

080059f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	f023 0210 	bic.w	r2, r3, #16
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	031b      	lsls	r3, r3, #12
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	621a      	str	r2, [r3, #32]
}
 8005a44:	bf00      	nop
 8005a46:	371c      	adds	r7, #28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bc80      	pop	{r7}
 8005a4c:	4770      	bx	lr

08005a4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a4e:	b480      	push	{r7}
 8005a50:	b085      	sub	sp, #20
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
 8005a56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f043 0307 	orr.w	r3, r3, #7
 8005a70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	609a      	str	r2, [r3, #8]
}
 8005a78:	bf00      	nop
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bc80      	pop	{r7}
 8005a80:	4770      	bx	lr

08005a82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a82:	b480      	push	{r7}
 8005a84:	b087      	sub	sp, #28
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	60f8      	str	r0, [r7, #12]
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	607a      	str	r2, [r7, #4]
 8005a8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	021a      	lsls	r2, r3, #8
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	609a      	str	r2, [r3, #8]
}
 8005ab6:	bf00      	nop
 8005ab8:	371c      	adds	r7, #28
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bc80      	pop	{r7}
 8005abe:	4770      	bx	lr

08005ac0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a4d      	ldr	r2, [pc, #308]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d013      	beq.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005adc:	d00e      	beq.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a49      	ldr	r2, [pc, #292]	; (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d009      	beq.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a47      	ldr	r2, [pc, #284]	; (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d004      	beq.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005af2:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8005af6:	4846      	ldr	r0, [pc, #280]	; (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8005af8:	f7fc fa2e 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d020      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d01c      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b20      	cmp	r3, #32
 8005b12:	d018      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2b30      	cmp	r3, #48	; 0x30
 8005b1a:	d014      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b40      	cmp	r3, #64	; 0x40
 8005b22:	d010      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b50      	cmp	r3, #80	; 0x50
 8005b2a:	d00c      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b60      	cmp	r3, #96	; 0x60
 8005b32:	d008      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b70      	cmp	r3, #112	; 0x70
 8005b3a:	d004      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005b3c:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8005b40:	4833      	ldr	r0, [pc, #204]	; (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8005b42:	f7fc fa09 	bl	8001f58 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2b80      	cmp	r3, #128	; 0x80
 8005b4c:	d008      	beq.n	8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d004      	beq.n	8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8005b56:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8005b5a:	482d      	ldr	r0, [pc, #180]	; (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8005b5c:	f7fc f9fc 	bl	8001f58 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d101      	bne.n	8005b6e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e046      	b.n	8005bfc <HAL_TIMEx_MasterConfigSynchronization+0x13c>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2202      	movs	r2, #2
 8005b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a15      	ldr	r2, [pc, #84]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00e      	beq.n	8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bba:	d009      	beq.n	8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a11      	ldr	r2, [pc, #68]	; (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d004      	beq.n	8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a10      	ldr	r2, [pc, #64]	; (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d10c      	bne.n	8005bea <HAL_TIMEx_MasterConfigSynchronization+0x12a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	68ba      	ldr	r2, [r7, #8]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	40012c00 	.word	0x40012c00
 8005c08:	40000400 	.word	0x40000400
 8005c0c:	40000800 	.word	0x40000800
 8005c10:	08007ba8 	.word	0x08007ba8

08005c14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d101      	bne.n	8005c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e095      	b.n	8005d52 <HAL_UART_Init+0x13e>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d02c      	beq.n	8005c88 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a4a      	ldr	r2, [pc, #296]	; (8005d5c <HAL_UART_Init+0x148>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d00e      	beq.n	8005c56 <HAL_UART_Init+0x42>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a48      	ldr	r2, [pc, #288]	; (8005d60 <HAL_UART_Init+0x14c>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d009      	beq.n	8005c56 <HAL_UART_Init+0x42>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a47      	ldr	r2, [pc, #284]	; (8005d64 <HAL_UART_Init+0x150>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d004      	beq.n	8005c56 <HAL_UART_Init+0x42>
 8005c4c:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8005c50:	4845      	ldr	r0, [pc, #276]	; (8005d68 <HAL_UART_Init+0x154>)
 8005c52:	f7fc f981 	bl	8001f58 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d028      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c66:	d023      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c70:	d01e      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c7a:	d019      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c7c:	f240 116f 	movw	r1, #367	; 0x16f
 8005c80:	4839      	ldr	r0, [pc, #228]	; (8005d68 <HAL_UART_Init+0x154>)
 8005c82:	f7fc f969 	bl	8001f58 <assert_failed>
 8005c86:	e013      	b.n	8005cb0 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a33      	ldr	r2, [pc, #204]	; (8005d5c <HAL_UART_Init+0x148>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00e      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a32      	ldr	r2, [pc, #200]	; (8005d60 <HAL_UART_Init+0x14c>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d009      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a30      	ldr	r2, [pc, #192]	; (8005d64 <HAL_UART_Init+0x150>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d004      	beq.n	8005cb0 <HAL_UART_Init+0x9c>
 8005ca6:	f240 1173 	movw	r1, #371	; 0x173
 8005caa:	482f      	ldr	r0, [pc, #188]	; (8005d68 <HAL_UART_Init+0x154>)
 8005cac:	f7fc f954 	bl	8001f58 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d009      	beq.n	8005ccc <HAL_UART_Init+0xb8>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc0:	d004      	beq.n	8005ccc <HAL_UART_Init+0xb8>
 8005cc2:	f240 1175 	movw	r1, #373	; 0x175
 8005cc6:	4828      	ldr	r0, [pc, #160]	; (8005d68 <HAL_UART_Init+0x154>)
 8005cc8:	f7fc f946 	bl	8001f58 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d106      	bne.n	8005ce6 <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7fc fb6d 	bl	80023c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2224      	movs	r2, #36	; 0x24
 8005cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cfc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f926 	bl	8005f50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	691a      	ldr	r2, [r3, #16]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d12:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	695a      	ldr	r2, [r3, #20]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d22:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d32:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40013800 	.word	0x40013800
 8005d60:	40004400 	.word	0x40004400
 8005d64:	40004800 	.word	0x40004800
 8005d68:	08007be4 	.word	0x08007be4

08005d6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08a      	sub	sp, #40	; 0x28
 8005d70:	af02      	add	r7, sp, #8
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	603b      	str	r3, [r7, #0]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d16d      	bne.n	8005e68 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d002      	beq.n	8005d98 <HAL_UART_Transmit+0x2c>
 8005d92:	88fb      	ldrh	r3, [r7, #6]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e066      	b.n	8005e6a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2221      	movs	r2, #33	; 0x21
 8005da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005daa:	f7fc fbd3 	bl	8002554 <HAL_GetTick>
 8005dae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	88fa      	ldrh	r2, [r7, #6]
 8005dba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dc4:	d108      	bne.n	8005dd8 <HAL_UART_Transmit+0x6c>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d104      	bne.n	8005dd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	61bb      	str	r3, [r7, #24]
 8005dd6:	e003      	b.n	8005de0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005de0:	e02a      	b.n	8005e38 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2200      	movs	r2, #0
 8005dea:	2180      	movs	r1, #128	; 0x80
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 f840 	bl	8005e72 <UART_WaitOnFlagUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e036      	b.n	8005e6a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10b      	bne.n	8005e1a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	881b      	ldrh	r3, [r3, #0]
 8005e06:	461a      	mov	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	3302      	adds	r3, #2
 8005e16:	61bb      	str	r3, [r7, #24]
 8005e18:	e007      	b.n	8005e2a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	781a      	ldrb	r2, [r3, #0]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	3301      	adds	r3, #1
 8005e28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1cf      	bne.n	8005de2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	2140      	movs	r1, #64	; 0x40
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 f810 	bl	8005e72 <UART_WaitOnFlagUntilTimeout>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e006      	b.n	8005e6a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2220      	movs	r2, #32
 8005e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005e64:	2300      	movs	r3, #0
 8005e66:	e000      	b.n	8005e6a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005e68:	2302      	movs	r3, #2
  }
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3720      	adds	r7, #32
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b090      	sub	sp, #64	; 0x40
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	603b      	str	r3, [r7, #0]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e82:	e050      	b.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8a:	d04c      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d007      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e92:	f7fc fb5f 	bl	8002554 <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d241      	bcs.n	8005f26 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	330c      	adds	r3, #12
 8005ea8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ec2:	637a      	str	r2, [r7, #52]	; 0x34
 8005ec4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ec8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005eca:	e841 2300 	strex	r3, r2, [r1]
 8005ece:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e5      	bne.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3314      	adds	r3, #20
 8005edc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	e853 3f00 	ldrex	r3, [r3]
 8005ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f023 0301 	bic.w	r3, r3, #1
 8005eec:	63bb      	str	r3, [r7, #56]	; 0x38
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3314      	adds	r3, #20
 8005ef4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ef6:	623a      	str	r2, [r7, #32]
 8005ef8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	69f9      	ldr	r1, [r7, #28]
 8005efc:	6a3a      	ldr	r2, [r7, #32]
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e5      	bne.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e00f      	b.n	8005f46 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	bf0c      	ite	eq
 8005f36:	2301      	moveq	r3, #1
 8005f38:	2300      	movne	r3, #0
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	79fb      	ldrb	r3, [r7, #7]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d09f      	beq.n	8005e84 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3740      	adds	r7, #64	; 0x40
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	4a5f      	ldr	r2, [pc, #380]	; (80060dc <UART_SetConfig+0x18c>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d904      	bls.n	8005f6c <UART_SetConfig+0x1c>
 8005f62:	f640 6166 	movw	r1, #3686	; 0xe66
 8005f66:	485e      	ldr	r0, [pc, #376]	; (80060e0 <UART_SetConfig+0x190>)
 8005f68:	f7fb fff6 	bl	8001f58 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d009      	beq.n	8005f88 <UART_SetConfig+0x38>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f7c:	d004      	beq.n	8005f88 <UART_SetConfig+0x38>
 8005f7e:	f640 6167 	movw	r1, #3687	; 0xe67
 8005f82:	4857      	ldr	r0, [pc, #348]	; (80060e0 <UART_SetConfig+0x190>)
 8005f84:	f7fb ffe8 	bl	8001f58 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d00e      	beq.n	8005fae <UART_SetConfig+0x5e>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f98:	d009      	beq.n	8005fae <UART_SetConfig+0x5e>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005fa2:	d004      	beq.n	8005fae <UART_SetConfig+0x5e>
 8005fa4:	f640 6168 	movw	r1, #3688	; 0xe68
 8005fa8:	484d      	ldr	r0, [pc, #308]	; (80060e0 <UART_SetConfig+0x190>)
 8005faa:	f7fb ffd5 	bl	8001f58 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	695a      	ldr	r2, [r3, #20]
 8005fb2:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d103      	bne.n	8005fc4 <UART_SetConfig+0x74>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <UART_SetConfig+0x7e>
 8005fc4:	f640 6169 	movw	r1, #3689	; 0xe69
 8005fc8:	4845      	ldr	r0, [pc, #276]	; (80060e0 <UART_SetConfig+0x190>)
 8005fca:	f7fb ffc5 	bl	8001f58 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68da      	ldr	r2, [r3, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	431a      	orrs	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006000:	f023 030c 	bic.w	r3, r3, #12
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	68b9      	ldr	r1, [r7, #8]
 800600a:	430b      	orrs	r3, r1
 800600c:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	699a      	ldr	r2, [r3, #24]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	430a      	orrs	r2, r1
 8006022:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a2e      	ldr	r2, [pc, #184]	; (80060e4 <UART_SetConfig+0x194>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d103      	bne.n	8006036 <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800602e:	f7fd fcc1 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	e002      	b.n	800603c <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006036:	f7fd fca9 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 800603a:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	009a      	lsls	r2, r3, #2
 8006046:	441a      	add	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006052:	4a25      	ldr	r2, [pc, #148]	; (80060e8 <UART_SetConfig+0x198>)
 8006054:	fba2 2303 	umull	r2, r3, r2, r3
 8006058:	095b      	lsrs	r3, r3, #5
 800605a:	0119      	lsls	r1, r3, #4
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	4613      	mov	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	009a      	lsls	r2, r3, #2
 8006066:	441a      	add	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006072:	4b1d      	ldr	r3, [pc, #116]	; (80060e8 <UART_SetConfig+0x198>)
 8006074:	fba3 0302 	umull	r0, r3, r3, r2
 8006078:	095b      	lsrs	r3, r3, #5
 800607a:	2064      	movs	r0, #100	; 0x64
 800607c:	fb00 f303 	mul.w	r3, r0, r3
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	3332      	adds	r3, #50	; 0x32
 8006086:	4a18      	ldr	r2, [pc, #96]	; (80060e8 <UART_SetConfig+0x198>)
 8006088:	fba2 2303 	umull	r2, r3, r2, r3
 800608c:	095b      	lsrs	r3, r3, #5
 800608e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006092:	4419      	add	r1, r3
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4613      	mov	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	009a      	lsls	r2, r3, #2
 800609e:	441a      	add	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80060aa:	4b0f      	ldr	r3, [pc, #60]	; (80060e8 <UART_SetConfig+0x198>)
 80060ac:	fba3 0302 	umull	r0, r3, r3, r2
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	2064      	movs	r0, #100	; 0x64
 80060b4:	fb00 f303 	mul.w	r3, r0, r3
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	3332      	adds	r3, #50	; 0x32
 80060be:	4a0a      	ldr	r2, [pc, #40]	; (80060e8 <UART_SetConfig+0x198>)
 80060c0:	fba2 2303 	umull	r2, r3, r2, r3
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	f003 020f 	and.w	r2, r3, #15
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	440a      	add	r2, r1
 80060d0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80060d2:	bf00      	nop
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	0044aa20 	.word	0x0044aa20
 80060e0:	08007be4 	.word	0x08007be4
 80060e4:	40013800 	.word	0x40013800
 80060e8:	51eb851f 	.word	0x51eb851f

080060ec <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689a      	ldr	r2, [r3, #8]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	601a      	str	r2, [r3, #0]
}
 8006128:	bf00      	nop
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr

08006132 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006132:	b480      	push	{r7}
 8006134:	b085      	sub	sp, #20
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	6892      	ldr	r2, [r2, #8]
 8006148:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	6852      	ldr	r2, [r2, #4]
 8006152:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	429a      	cmp	r2, r3
 800615c:	d103      	bne.n	8006166 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	689a      	ldr	r2, [r3, #8]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	1e5a      	subs	r2, r3, #1
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3714      	adds	r7, #20
 800617e:	46bd      	mov	sp, r7
 8006180:	bc80      	pop	{r7}
 8006182:	4770      	bx	lr

08006184 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800618a:	2300      	movs	r3, #0
 800618c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800618e:	4b51      	ldr	r3, [pc, #324]	; (80062d4 <xTaskIncrementTick+0x150>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2b00      	cmp	r3, #0
 8006194:	f040 808d 	bne.w	80062b2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006198:	4b4f      	ldr	r3, [pc, #316]	; (80062d8 <xTaskIncrementTick+0x154>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3301      	adds	r3, #1
 800619e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061a0:	4a4d      	ldr	r2, [pc, #308]	; (80062d8 <xTaskIncrementTick+0x154>)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d120      	bne.n	80061ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80061ac:	4b4b      	ldr	r3, [pc, #300]	; (80062dc <xTaskIncrementTick+0x158>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061c8:	bf00      	nop
 80061ca:	e7fe      	b.n	80061ca <xTaskIncrementTick+0x46>
 80061cc:	4b43      	ldr	r3, [pc, #268]	; (80062dc <xTaskIncrementTick+0x158>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	60fb      	str	r3, [r7, #12]
 80061d2:	4b43      	ldr	r3, [pc, #268]	; (80062e0 <xTaskIncrementTick+0x15c>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a41      	ldr	r2, [pc, #260]	; (80062dc <xTaskIncrementTick+0x158>)
 80061d8:	6013      	str	r3, [r2, #0]
 80061da:	4a41      	ldr	r2, [pc, #260]	; (80062e0 <xTaskIncrementTick+0x15c>)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6013      	str	r3, [r2, #0]
 80061e0:	4b40      	ldr	r3, [pc, #256]	; (80062e4 <xTaskIncrementTick+0x160>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3301      	adds	r3, #1
 80061e6:	4a3f      	ldr	r2, [pc, #252]	; (80062e4 <xTaskIncrementTick+0x160>)
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	f000 f8e3 	bl	80063b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80061ee:	4b3e      	ldr	r3, [pc, #248]	; (80062e8 <xTaskIncrementTick+0x164>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d34d      	bcc.n	8006294 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061f8:	4b38      	ldr	r3, [pc, #224]	; (80062dc <xTaskIncrementTick+0x158>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <xTaskIncrementTick+0x82>
 8006202:	2301      	movs	r3, #1
 8006204:	e000      	b.n	8006208 <xTaskIncrementTick+0x84>
 8006206:	2300      	movs	r3, #0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d004      	beq.n	8006216 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800620c:	4b36      	ldr	r3, [pc, #216]	; (80062e8 <xTaskIncrementTick+0x164>)
 800620e:	f04f 32ff 	mov.w	r2, #4294967295
 8006212:	601a      	str	r2, [r3, #0]
					break;
 8006214:	e03e      	b.n	8006294 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006216:	4b31      	ldr	r3, [pc, #196]	; (80062dc <xTaskIncrementTick+0x158>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	429a      	cmp	r2, r3
 800622c:	d203      	bcs.n	8006236 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800622e:	4a2e      	ldr	r2, [pc, #184]	; (80062e8 <xTaskIncrementTick+0x164>)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6013      	str	r3, [r2, #0]
						break;
 8006234:	e02e      	b.n	8006294 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	3304      	adds	r3, #4
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff ff79 	bl	8006132 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006244:	2b00      	cmp	r3, #0
 8006246:	d004      	beq.n	8006252 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	3318      	adds	r3, #24
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff ff70 	bl	8006132 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006256:	2201      	movs	r2, #1
 8006258:	409a      	lsls	r2, r3
 800625a:	4b24      	ldr	r3, [pc, #144]	; (80062ec <xTaskIncrementTick+0x168>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4313      	orrs	r3, r2
 8006260:	4a22      	ldr	r2, [pc, #136]	; (80062ec <xTaskIncrementTick+0x168>)
 8006262:	6013      	str	r3, [r2, #0]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006268:	4613      	mov	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4413      	add	r3, r2
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4a1f      	ldr	r2, [pc, #124]	; (80062f0 <xTaskIncrementTick+0x16c>)
 8006272:	441a      	add	r2, r3
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	3304      	adds	r3, #4
 8006278:	4619      	mov	r1, r3
 800627a:	4610      	mov	r0, r2
 800627c:	f7ff ff36 	bl	80060ec <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006284:	4b1b      	ldr	r3, [pc, #108]	; (80062f4 <xTaskIncrementTick+0x170>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628a:	429a      	cmp	r2, r3
 800628c:	d3b4      	bcc.n	80061f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800628e:	2301      	movs	r3, #1
 8006290:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006292:	e7b1      	b.n	80061f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006294:	4b17      	ldr	r3, [pc, #92]	; (80062f4 <xTaskIncrementTick+0x170>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800629a:	4915      	ldr	r1, [pc, #84]	; (80062f0 <xTaskIncrementTick+0x16c>)
 800629c:	4613      	mov	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	440b      	add	r3, r1
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d907      	bls.n	80062bc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80062ac:	2301      	movs	r3, #1
 80062ae:	617b      	str	r3, [r7, #20]
 80062b0:	e004      	b.n	80062bc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80062b2:	4b11      	ldr	r3, [pc, #68]	; (80062f8 <xTaskIncrementTick+0x174>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3301      	adds	r3, #1
 80062b8:	4a0f      	ldr	r2, [pc, #60]	; (80062f8 <xTaskIncrementTick+0x174>)
 80062ba:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80062bc:	4b0f      	ldr	r3, [pc, #60]	; (80062fc <xTaskIncrementTick+0x178>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80062c4:	2301      	movs	r3, #1
 80062c6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80062c8:	697b      	ldr	r3, [r7, #20]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	20000250 	.word	0x20000250
 80062d8:	20000234 	.word	0x20000234
 80062dc:	2000022c 	.word	0x2000022c
 80062e0:	20000230 	.word	0x20000230
 80062e4:	20000248 	.word	0x20000248
 80062e8:	2000024c 	.word	0x2000024c
 80062ec:	20000238 	.word	0x20000238
 80062f0:	200001a0 	.word	0x200001a0
 80062f4:	2000019c 	.word	0x2000019c
 80062f8:	20000240 	.word	0x20000240
 80062fc:	20000244 	.word	0x20000244

08006300 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006306:	4b26      	ldr	r3, [pc, #152]	; (80063a0 <vTaskSwitchContext+0xa0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800630e:	4b25      	ldr	r3, [pc, #148]	; (80063a4 <vTaskSwitchContext+0xa4>)
 8006310:	2201      	movs	r2, #1
 8006312:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006314:	e03f      	b.n	8006396 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006316:	4b23      	ldr	r3, [pc, #140]	; (80063a4 <vTaskSwitchContext+0xa4>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800631c:	4b22      	ldr	r3, [pc, #136]	; (80063a8 <vTaskSwitchContext+0xa8>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	fab3 f383 	clz	r3, r3
 8006328:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800632a:	7afb      	ldrb	r3, [r7, #11]
 800632c:	f1c3 031f 	rsb	r3, r3, #31
 8006330:	617b      	str	r3, [r7, #20]
 8006332:	491e      	ldr	r1, [pc, #120]	; (80063ac <vTaskSwitchContext+0xac>)
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	4613      	mov	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4413      	add	r3, r2
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	440b      	add	r3, r1
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10a      	bne.n	800635c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634a:	f383 8811 	msr	BASEPRI, r3
 800634e:	f3bf 8f6f 	isb	sy
 8006352:	f3bf 8f4f 	dsb	sy
 8006356:	607b      	str	r3, [r7, #4]
}
 8006358:	bf00      	nop
 800635a:	e7fe      	b.n	800635a <vTaskSwitchContext+0x5a>
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	4613      	mov	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4413      	add	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	4a11      	ldr	r2, [pc, #68]	; (80063ac <vTaskSwitchContext+0xac>)
 8006368:	4413      	add	r3, r2
 800636a:	613b      	str	r3, [r7, #16]
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	685a      	ldr	r2, [r3, #4]
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	605a      	str	r2, [r3, #4]
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	3308      	adds	r3, #8
 800637e:	429a      	cmp	r2, r3
 8006380:	d104      	bne.n	800638c <vTaskSwitchContext+0x8c>
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	605a      	str	r2, [r3, #4]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	4a07      	ldr	r2, [pc, #28]	; (80063b0 <vTaskSwitchContext+0xb0>)
 8006394:	6013      	str	r3, [r2, #0]
}
 8006396:	bf00      	nop
 8006398:	371c      	adds	r7, #28
 800639a:	46bd      	mov	sp, r7
 800639c:	bc80      	pop	{r7}
 800639e:	4770      	bx	lr
 80063a0:	20000250 	.word	0x20000250
 80063a4:	20000244 	.word	0x20000244
 80063a8:	20000238 	.word	0x20000238
 80063ac:	200001a0 	.word	0x200001a0
 80063b0:	2000019c 	.word	0x2000019c

080063b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063ba:	4b0e      	ldr	r3, [pc, #56]	; (80063f4 <prvResetNextTaskUnblockTime+0x40>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <prvResetNextTaskUnblockTime+0x14>
 80063c4:	2301      	movs	r3, #1
 80063c6:	e000      	b.n	80063ca <prvResetNextTaskUnblockTime+0x16>
 80063c8:	2300      	movs	r3, #0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d004      	beq.n	80063d8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063ce:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <prvResetNextTaskUnblockTime+0x44>)
 80063d0:	f04f 32ff 	mov.w	r2, #4294967295
 80063d4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063d6:	e008      	b.n	80063ea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80063d8:	4b06      	ldr	r3, [pc, #24]	; (80063f4 <prvResetNextTaskUnblockTime+0x40>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	4a04      	ldr	r2, [pc, #16]	; (80063f8 <prvResetNextTaskUnblockTime+0x44>)
 80063e8:	6013      	str	r3, [r2, #0]
}
 80063ea:	bf00      	nop
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bc80      	pop	{r7}
 80063f2:	4770      	bx	lr
 80063f4:	2000022c 	.word	0x2000022c
 80063f8:	2000024c 	.word	0x2000024c

080063fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006402:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <xTaskGetSchedulerState+0x34>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d102      	bne.n	8006410 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800640a:	2301      	movs	r3, #1
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	e008      	b.n	8006422 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006410:	4b08      	ldr	r3, [pc, #32]	; (8006434 <xTaskGetSchedulerState+0x38>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006418:	2302      	movs	r3, #2
 800641a:	607b      	str	r3, [r7, #4]
 800641c:	e001      	b.n	8006422 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800641e:	2300      	movs	r3, #0
 8006420:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006422:	687b      	ldr	r3, [r7, #4]
	}
 8006424:	4618      	mov	r0, r3
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	2000023c 	.word	0x2000023c
 8006434:	20000250 	.word	0x20000250
	...

08006440 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006440:	4b07      	ldr	r3, [pc, #28]	; (8006460 <pxCurrentTCBConst2>)
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	6808      	ldr	r0, [r1, #0]
 8006446:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800644a:	f380 8809 	msr	PSP, r0
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f04f 0000 	mov.w	r0, #0
 8006456:	f380 8811 	msr	BASEPRI, r0
 800645a:	f04e 0e0d 	orr.w	lr, lr, #13
 800645e:	4770      	bx	lr

08006460 <pxCurrentTCBConst2>:
 8006460:	2000019c 	.word	0x2000019c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop
	...

08006470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006470:	f3ef 8009 	mrs	r0, PSP
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	4b0d      	ldr	r3, [pc, #52]	; (80064b0 <pxCurrentTCBConst>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006480:	6010      	str	r0, [r2, #0]
 8006482:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006486:	f04f 0050 	mov.w	r0, #80	; 0x50
 800648a:	f380 8811 	msr	BASEPRI, r0
 800648e:	f7ff ff37 	bl	8006300 <vTaskSwitchContext>
 8006492:	f04f 0000 	mov.w	r0, #0
 8006496:	f380 8811 	msr	BASEPRI, r0
 800649a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800649e:	6819      	ldr	r1, [r3, #0]
 80064a0:	6808      	ldr	r0, [r1, #0]
 80064a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064a6:	f380 8809 	msr	PSP, r0
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	4770      	bx	lr

080064b0 <pxCurrentTCBConst>:
 80064b0:	2000019c 	.word	0x2000019c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop

080064b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	607b      	str	r3, [r7, #4]
}
 80064d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80064d2:	f7ff fe57 	bl	8006184 <xTaskIncrementTick>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80064dc:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <xPortSysTickHandler+0x40>)
 80064de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	2300      	movs	r3, #0
 80064e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80064f0:	bf00      	nop
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	e000ed04 	.word	0xe000ed04

080064fc <__errno>:
 80064fc:	4b01      	ldr	r3, [pc, #4]	; (8006504 <__errno+0x8>)
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	2000000c 	.word	0x2000000c

08006508 <__libc_init_array>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	2600      	movs	r6, #0
 800650c:	4d0c      	ldr	r5, [pc, #48]	; (8006540 <__libc_init_array+0x38>)
 800650e:	4c0d      	ldr	r4, [pc, #52]	; (8006544 <__libc_init_array+0x3c>)
 8006510:	1b64      	subs	r4, r4, r5
 8006512:	10a4      	asrs	r4, r4, #2
 8006514:	42a6      	cmp	r6, r4
 8006516:	d109      	bne.n	800652c <__libc_init_array+0x24>
 8006518:	f001 f82c 	bl	8007574 <_init>
 800651c:	2600      	movs	r6, #0
 800651e:	4d0a      	ldr	r5, [pc, #40]	; (8006548 <__libc_init_array+0x40>)
 8006520:	4c0a      	ldr	r4, [pc, #40]	; (800654c <__libc_init_array+0x44>)
 8006522:	1b64      	subs	r4, r4, r5
 8006524:	10a4      	asrs	r4, r4, #2
 8006526:	42a6      	cmp	r6, r4
 8006528:	d105      	bne.n	8006536 <__libc_init_array+0x2e>
 800652a:	bd70      	pop	{r4, r5, r6, pc}
 800652c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006530:	4798      	blx	r3
 8006532:	3601      	adds	r6, #1
 8006534:	e7ee      	b.n	8006514 <__libc_init_array+0xc>
 8006536:	f855 3b04 	ldr.w	r3, [r5], #4
 800653a:	4798      	blx	r3
 800653c:	3601      	adds	r6, #1
 800653e:	e7f2      	b.n	8006526 <__libc_init_array+0x1e>
 8006540:	08007ce4 	.word	0x08007ce4
 8006544:	08007ce4 	.word	0x08007ce4
 8006548:	08007ce4 	.word	0x08007ce4
 800654c:	08007ce8 	.word	0x08007ce8

08006550 <memset>:
 8006550:	4603      	mov	r3, r0
 8006552:	4402      	add	r2, r0
 8006554:	4293      	cmp	r3, r2
 8006556:	d100      	bne.n	800655a <memset+0xa>
 8006558:	4770      	bx	lr
 800655a:	f803 1b01 	strb.w	r1, [r3], #1
 800655e:	e7f9      	b.n	8006554 <memset+0x4>

08006560 <iprintf>:
 8006560:	b40f      	push	{r0, r1, r2, r3}
 8006562:	4b0a      	ldr	r3, [pc, #40]	; (800658c <iprintf+0x2c>)
 8006564:	b513      	push	{r0, r1, r4, lr}
 8006566:	681c      	ldr	r4, [r3, #0]
 8006568:	b124      	cbz	r4, 8006574 <iprintf+0x14>
 800656a:	69a3      	ldr	r3, [r4, #24]
 800656c:	b913      	cbnz	r3, 8006574 <iprintf+0x14>
 800656e:	4620      	mov	r0, r4
 8006570:	f000 fa5a 	bl	8006a28 <__sinit>
 8006574:	ab05      	add	r3, sp, #20
 8006576:	4620      	mov	r0, r4
 8006578:	9a04      	ldr	r2, [sp, #16]
 800657a:	68a1      	ldr	r1, [r4, #8]
 800657c:	9301      	str	r3, [sp, #4]
 800657e:	f000 fc5d 	bl	8006e3c <_vfiprintf_r>
 8006582:	b002      	add	sp, #8
 8006584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006588:	b004      	add	sp, #16
 800658a:	4770      	bx	lr
 800658c:	2000000c 	.word	0x2000000c

08006590 <_puts_r>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	460e      	mov	r6, r1
 8006594:	4605      	mov	r5, r0
 8006596:	b118      	cbz	r0, 80065a0 <_puts_r+0x10>
 8006598:	6983      	ldr	r3, [r0, #24]
 800659a:	b90b      	cbnz	r3, 80065a0 <_puts_r+0x10>
 800659c:	f000 fa44 	bl	8006a28 <__sinit>
 80065a0:	69ab      	ldr	r3, [r5, #24]
 80065a2:	68ac      	ldr	r4, [r5, #8]
 80065a4:	b913      	cbnz	r3, 80065ac <_puts_r+0x1c>
 80065a6:	4628      	mov	r0, r5
 80065a8:	f000 fa3e 	bl	8006a28 <__sinit>
 80065ac:	4b2c      	ldr	r3, [pc, #176]	; (8006660 <_puts_r+0xd0>)
 80065ae:	429c      	cmp	r4, r3
 80065b0:	d120      	bne.n	80065f4 <_puts_r+0x64>
 80065b2:	686c      	ldr	r4, [r5, #4]
 80065b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065b6:	07db      	lsls	r3, r3, #31
 80065b8:	d405      	bmi.n	80065c6 <_puts_r+0x36>
 80065ba:	89a3      	ldrh	r3, [r4, #12]
 80065bc:	0598      	lsls	r0, r3, #22
 80065be:	d402      	bmi.n	80065c6 <_puts_r+0x36>
 80065c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065c2:	f000 facf 	bl	8006b64 <__retarget_lock_acquire_recursive>
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	0719      	lsls	r1, r3, #28
 80065ca:	d51d      	bpl.n	8006608 <_puts_r+0x78>
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	b1db      	cbz	r3, 8006608 <_puts_r+0x78>
 80065d0:	3e01      	subs	r6, #1
 80065d2:	68a3      	ldr	r3, [r4, #8]
 80065d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065d8:	3b01      	subs	r3, #1
 80065da:	60a3      	str	r3, [r4, #8]
 80065dc:	bb39      	cbnz	r1, 800662e <_puts_r+0x9e>
 80065de:	2b00      	cmp	r3, #0
 80065e0:	da38      	bge.n	8006654 <_puts_r+0xc4>
 80065e2:	4622      	mov	r2, r4
 80065e4:	210a      	movs	r1, #10
 80065e6:	4628      	mov	r0, r5
 80065e8:	f000 f848 	bl	800667c <__swbuf_r>
 80065ec:	3001      	adds	r0, #1
 80065ee:	d011      	beq.n	8006614 <_puts_r+0x84>
 80065f0:	250a      	movs	r5, #10
 80065f2:	e011      	b.n	8006618 <_puts_r+0x88>
 80065f4:	4b1b      	ldr	r3, [pc, #108]	; (8006664 <_puts_r+0xd4>)
 80065f6:	429c      	cmp	r4, r3
 80065f8:	d101      	bne.n	80065fe <_puts_r+0x6e>
 80065fa:	68ac      	ldr	r4, [r5, #8]
 80065fc:	e7da      	b.n	80065b4 <_puts_r+0x24>
 80065fe:	4b1a      	ldr	r3, [pc, #104]	; (8006668 <_puts_r+0xd8>)
 8006600:	429c      	cmp	r4, r3
 8006602:	bf08      	it	eq
 8006604:	68ec      	ldreq	r4, [r5, #12]
 8006606:	e7d5      	b.n	80065b4 <_puts_r+0x24>
 8006608:	4621      	mov	r1, r4
 800660a:	4628      	mov	r0, r5
 800660c:	f000 f888 	bl	8006720 <__swsetup_r>
 8006610:	2800      	cmp	r0, #0
 8006612:	d0dd      	beq.n	80065d0 <_puts_r+0x40>
 8006614:	f04f 35ff 	mov.w	r5, #4294967295
 8006618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800661a:	07da      	lsls	r2, r3, #31
 800661c:	d405      	bmi.n	800662a <_puts_r+0x9a>
 800661e:	89a3      	ldrh	r3, [r4, #12]
 8006620:	059b      	lsls	r3, r3, #22
 8006622:	d402      	bmi.n	800662a <_puts_r+0x9a>
 8006624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006626:	f000 fa9e 	bl	8006b66 <__retarget_lock_release_recursive>
 800662a:	4628      	mov	r0, r5
 800662c:	bd70      	pop	{r4, r5, r6, pc}
 800662e:	2b00      	cmp	r3, #0
 8006630:	da04      	bge.n	800663c <_puts_r+0xac>
 8006632:	69a2      	ldr	r2, [r4, #24]
 8006634:	429a      	cmp	r2, r3
 8006636:	dc06      	bgt.n	8006646 <_puts_r+0xb6>
 8006638:	290a      	cmp	r1, #10
 800663a:	d004      	beq.n	8006646 <_puts_r+0xb6>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	6022      	str	r2, [r4, #0]
 8006642:	7019      	strb	r1, [r3, #0]
 8006644:	e7c5      	b.n	80065d2 <_puts_r+0x42>
 8006646:	4622      	mov	r2, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 f817 	bl	800667c <__swbuf_r>
 800664e:	3001      	adds	r0, #1
 8006650:	d1bf      	bne.n	80065d2 <_puts_r+0x42>
 8006652:	e7df      	b.n	8006614 <_puts_r+0x84>
 8006654:	250a      	movs	r5, #10
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	1c5a      	adds	r2, r3, #1
 800665a:	6022      	str	r2, [r4, #0]
 800665c:	701d      	strb	r5, [r3, #0]
 800665e:	e7db      	b.n	8006618 <_puts_r+0x88>
 8006660:	08007c70 	.word	0x08007c70
 8006664:	08007c90 	.word	0x08007c90
 8006668:	08007c50 	.word	0x08007c50

0800666c <puts>:
 800666c:	4b02      	ldr	r3, [pc, #8]	; (8006678 <puts+0xc>)
 800666e:	4601      	mov	r1, r0
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	f7ff bf8d 	b.w	8006590 <_puts_r>
 8006676:	bf00      	nop
 8006678:	2000000c 	.word	0x2000000c

0800667c <__swbuf_r>:
 800667c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667e:	460e      	mov	r6, r1
 8006680:	4614      	mov	r4, r2
 8006682:	4605      	mov	r5, r0
 8006684:	b118      	cbz	r0, 800668e <__swbuf_r+0x12>
 8006686:	6983      	ldr	r3, [r0, #24]
 8006688:	b90b      	cbnz	r3, 800668e <__swbuf_r+0x12>
 800668a:	f000 f9cd 	bl	8006a28 <__sinit>
 800668e:	4b21      	ldr	r3, [pc, #132]	; (8006714 <__swbuf_r+0x98>)
 8006690:	429c      	cmp	r4, r3
 8006692:	d12b      	bne.n	80066ec <__swbuf_r+0x70>
 8006694:	686c      	ldr	r4, [r5, #4]
 8006696:	69a3      	ldr	r3, [r4, #24]
 8006698:	60a3      	str	r3, [r4, #8]
 800669a:	89a3      	ldrh	r3, [r4, #12]
 800669c:	071a      	lsls	r2, r3, #28
 800669e:	d52f      	bpl.n	8006700 <__swbuf_r+0x84>
 80066a0:	6923      	ldr	r3, [r4, #16]
 80066a2:	b36b      	cbz	r3, 8006700 <__swbuf_r+0x84>
 80066a4:	6923      	ldr	r3, [r4, #16]
 80066a6:	6820      	ldr	r0, [r4, #0]
 80066a8:	b2f6      	uxtb	r6, r6
 80066aa:	1ac0      	subs	r0, r0, r3
 80066ac:	6963      	ldr	r3, [r4, #20]
 80066ae:	4637      	mov	r7, r6
 80066b0:	4283      	cmp	r3, r0
 80066b2:	dc04      	bgt.n	80066be <__swbuf_r+0x42>
 80066b4:	4621      	mov	r1, r4
 80066b6:	4628      	mov	r0, r5
 80066b8:	f000 f922 	bl	8006900 <_fflush_r>
 80066bc:	bb30      	cbnz	r0, 800670c <__swbuf_r+0x90>
 80066be:	68a3      	ldr	r3, [r4, #8]
 80066c0:	3001      	adds	r0, #1
 80066c2:	3b01      	subs	r3, #1
 80066c4:	60a3      	str	r3, [r4, #8]
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	6022      	str	r2, [r4, #0]
 80066cc:	701e      	strb	r6, [r3, #0]
 80066ce:	6963      	ldr	r3, [r4, #20]
 80066d0:	4283      	cmp	r3, r0
 80066d2:	d004      	beq.n	80066de <__swbuf_r+0x62>
 80066d4:	89a3      	ldrh	r3, [r4, #12]
 80066d6:	07db      	lsls	r3, r3, #31
 80066d8:	d506      	bpl.n	80066e8 <__swbuf_r+0x6c>
 80066da:	2e0a      	cmp	r6, #10
 80066dc:	d104      	bne.n	80066e8 <__swbuf_r+0x6c>
 80066de:	4621      	mov	r1, r4
 80066e0:	4628      	mov	r0, r5
 80066e2:	f000 f90d 	bl	8006900 <_fflush_r>
 80066e6:	b988      	cbnz	r0, 800670c <__swbuf_r+0x90>
 80066e8:	4638      	mov	r0, r7
 80066ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066ec:	4b0a      	ldr	r3, [pc, #40]	; (8006718 <__swbuf_r+0x9c>)
 80066ee:	429c      	cmp	r4, r3
 80066f0:	d101      	bne.n	80066f6 <__swbuf_r+0x7a>
 80066f2:	68ac      	ldr	r4, [r5, #8]
 80066f4:	e7cf      	b.n	8006696 <__swbuf_r+0x1a>
 80066f6:	4b09      	ldr	r3, [pc, #36]	; (800671c <__swbuf_r+0xa0>)
 80066f8:	429c      	cmp	r4, r3
 80066fa:	bf08      	it	eq
 80066fc:	68ec      	ldreq	r4, [r5, #12]
 80066fe:	e7ca      	b.n	8006696 <__swbuf_r+0x1a>
 8006700:	4621      	mov	r1, r4
 8006702:	4628      	mov	r0, r5
 8006704:	f000 f80c 	bl	8006720 <__swsetup_r>
 8006708:	2800      	cmp	r0, #0
 800670a:	d0cb      	beq.n	80066a4 <__swbuf_r+0x28>
 800670c:	f04f 37ff 	mov.w	r7, #4294967295
 8006710:	e7ea      	b.n	80066e8 <__swbuf_r+0x6c>
 8006712:	bf00      	nop
 8006714:	08007c70 	.word	0x08007c70
 8006718:	08007c90 	.word	0x08007c90
 800671c:	08007c50 	.word	0x08007c50

08006720 <__swsetup_r>:
 8006720:	4b32      	ldr	r3, [pc, #200]	; (80067ec <__swsetup_r+0xcc>)
 8006722:	b570      	push	{r4, r5, r6, lr}
 8006724:	681d      	ldr	r5, [r3, #0]
 8006726:	4606      	mov	r6, r0
 8006728:	460c      	mov	r4, r1
 800672a:	b125      	cbz	r5, 8006736 <__swsetup_r+0x16>
 800672c:	69ab      	ldr	r3, [r5, #24]
 800672e:	b913      	cbnz	r3, 8006736 <__swsetup_r+0x16>
 8006730:	4628      	mov	r0, r5
 8006732:	f000 f979 	bl	8006a28 <__sinit>
 8006736:	4b2e      	ldr	r3, [pc, #184]	; (80067f0 <__swsetup_r+0xd0>)
 8006738:	429c      	cmp	r4, r3
 800673a:	d10f      	bne.n	800675c <__swsetup_r+0x3c>
 800673c:	686c      	ldr	r4, [r5, #4]
 800673e:	89a3      	ldrh	r3, [r4, #12]
 8006740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006744:	0719      	lsls	r1, r3, #28
 8006746:	d42c      	bmi.n	80067a2 <__swsetup_r+0x82>
 8006748:	06dd      	lsls	r5, r3, #27
 800674a:	d411      	bmi.n	8006770 <__swsetup_r+0x50>
 800674c:	2309      	movs	r3, #9
 800674e:	6033      	str	r3, [r6, #0]
 8006750:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006754:	f04f 30ff 	mov.w	r0, #4294967295
 8006758:	81a3      	strh	r3, [r4, #12]
 800675a:	e03e      	b.n	80067da <__swsetup_r+0xba>
 800675c:	4b25      	ldr	r3, [pc, #148]	; (80067f4 <__swsetup_r+0xd4>)
 800675e:	429c      	cmp	r4, r3
 8006760:	d101      	bne.n	8006766 <__swsetup_r+0x46>
 8006762:	68ac      	ldr	r4, [r5, #8]
 8006764:	e7eb      	b.n	800673e <__swsetup_r+0x1e>
 8006766:	4b24      	ldr	r3, [pc, #144]	; (80067f8 <__swsetup_r+0xd8>)
 8006768:	429c      	cmp	r4, r3
 800676a:	bf08      	it	eq
 800676c:	68ec      	ldreq	r4, [r5, #12]
 800676e:	e7e6      	b.n	800673e <__swsetup_r+0x1e>
 8006770:	0758      	lsls	r0, r3, #29
 8006772:	d512      	bpl.n	800679a <__swsetup_r+0x7a>
 8006774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006776:	b141      	cbz	r1, 800678a <__swsetup_r+0x6a>
 8006778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800677c:	4299      	cmp	r1, r3
 800677e:	d002      	beq.n	8006786 <__swsetup_r+0x66>
 8006780:	4630      	mov	r0, r6
 8006782:	f000 fa57 	bl	8006c34 <_free_r>
 8006786:	2300      	movs	r3, #0
 8006788:	6363      	str	r3, [r4, #52]	; 0x34
 800678a:	89a3      	ldrh	r3, [r4, #12]
 800678c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006790:	81a3      	strh	r3, [r4, #12]
 8006792:	2300      	movs	r3, #0
 8006794:	6063      	str	r3, [r4, #4]
 8006796:	6923      	ldr	r3, [r4, #16]
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	89a3      	ldrh	r3, [r4, #12]
 800679c:	f043 0308 	orr.w	r3, r3, #8
 80067a0:	81a3      	strh	r3, [r4, #12]
 80067a2:	6923      	ldr	r3, [r4, #16]
 80067a4:	b94b      	cbnz	r3, 80067ba <__swsetup_r+0x9a>
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067b0:	d003      	beq.n	80067ba <__swsetup_r+0x9a>
 80067b2:	4621      	mov	r1, r4
 80067b4:	4630      	mov	r0, r6
 80067b6:	f000 f9fd 	bl	8006bb4 <__smakebuf_r>
 80067ba:	89a0      	ldrh	r0, [r4, #12]
 80067bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80067c0:	f010 0301 	ands.w	r3, r0, #1
 80067c4:	d00a      	beq.n	80067dc <__swsetup_r+0xbc>
 80067c6:	2300      	movs	r3, #0
 80067c8:	60a3      	str	r3, [r4, #8]
 80067ca:	6963      	ldr	r3, [r4, #20]
 80067cc:	425b      	negs	r3, r3
 80067ce:	61a3      	str	r3, [r4, #24]
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	b943      	cbnz	r3, 80067e6 <__swsetup_r+0xc6>
 80067d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80067d8:	d1ba      	bne.n	8006750 <__swsetup_r+0x30>
 80067da:	bd70      	pop	{r4, r5, r6, pc}
 80067dc:	0781      	lsls	r1, r0, #30
 80067de:	bf58      	it	pl
 80067e0:	6963      	ldrpl	r3, [r4, #20]
 80067e2:	60a3      	str	r3, [r4, #8]
 80067e4:	e7f4      	b.n	80067d0 <__swsetup_r+0xb0>
 80067e6:	2000      	movs	r0, #0
 80067e8:	e7f7      	b.n	80067da <__swsetup_r+0xba>
 80067ea:	bf00      	nop
 80067ec:	2000000c 	.word	0x2000000c
 80067f0:	08007c70 	.word	0x08007c70
 80067f4:	08007c90 	.word	0x08007c90
 80067f8:	08007c50 	.word	0x08007c50

080067fc <__sflush_r>:
 80067fc:	898a      	ldrh	r2, [r1, #12]
 80067fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006800:	4605      	mov	r5, r0
 8006802:	0710      	lsls	r0, r2, #28
 8006804:	460c      	mov	r4, r1
 8006806:	d457      	bmi.n	80068b8 <__sflush_r+0xbc>
 8006808:	684b      	ldr	r3, [r1, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	dc04      	bgt.n	8006818 <__sflush_r+0x1c>
 800680e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006810:	2b00      	cmp	r3, #0
 8006812:	dc01      	bgt.n	8006818 <__sflush_r+0x1c>
 8006814:	2000      	movs	r0, #0
 8006816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800681a:	2e00      	cmp	r6, #0
 800681c:	d0fa      	beq.n	8006814 <__sflush_r+0x18>
 800681e:	2300      	movs	r3, #0
 8006820:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006824:	682f      	ldr	r7, [r5, #0]
 8006826:	602b      	str	r3, [r5, #0]
 8006828:	d032      	beq.n	8006890 <__sflush_r+0x94>
 800682a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800682c:	89a3      	ldrh	r3, [r4, #12]
 800682e:	075a      	lsls	r2, r3, #29
 8006830:	d505      	bpl.n	800683e <__sflush_r+0x42>
 8006832:	6863      	ldr	r3, [r4, #4]
 8006834:	1ac0      	subs	r0, r0, r3
 8006836:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006838:	b10b      	cbz	r3, 800683e <__sflush_r+0x42>
 800683a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800683c:	1ac0      	subs	r0, r0, r3
 800683e:	2300      	movs	r3, #0
 8006840:	4602      	mov	r2, r0
 8006842:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006844:	4628      	mov	r0, r5
 8006846:	6a21      	ldr	r1, [r4, #32]
 8006848:	47b0      	blx	r6
 800684a:	1c43      	adds	r3, r0, #1
 800684c:	89a3      	ldrh	r3, [r4, #12]
 800684e:	d106      	bne.n	800685e <__sflush_r+0x62>
 8006850:	6829      	ldr	r1, [r5, #0]
 8006852:	291d      	cmp	r1, #29
 8006854:	d82c      	bhi.n	80068b0 <__sflush_r+0xb4>
 8006856:	4a29      	ldr	r2, [pc, #164]	; (80068fc <__sflush_r+0x100>)
 8006858:	40ca      	lsrs	r2, r1
 800685a:	07d6      	lsls	r6, r2, #31
 800685c:	d528      	bpl.n	80068b0 <__sflush_r+0xb4>
 800685e:	2200      	movs	r2, #0
 8006860:	6062      	str	r2, [r4, #4]
 8006862:	6922      	ldr	r2, [r4, #16]
 8006864:	04d9      	lsls	r1, r3, #19
 8006866:	6022      	str	r2, [r4, #0]
 8006868:	d504      	bpl.n	8006874 <__sflush_r+0x78>
 800686a:	1c42      	adds	r2, r0, #1
 800686c:	d101      	bne.n	8006872 <__sflush_r+0x76>
 800686e:	682b      	ldr	r3, [r5, #0]
 8006870:	b903      	cbnz	r3, 8006874 <__sflush_r+0x78>
 8006872:	6560      	str	r0, [r4, #84]	; 0x54
 8006874:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006876:	602f      	str	r7, [r5, #0]
 8006878:	2900      	cmp	r1, #0
 800687a:	d0cb      	beq.n	8006814 <__sflush_r+0x18>
 800687c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006880:	4299      	cmp	r1, r3
 8006882:	d002      	beq.n	800688a <__sflush_r+0x8e>
 8006884:	4628      	mov	r0, r5
 8006886:	f000 f9d5 	bl	8006c34 <_free_r>
 800688a:	2000      	movs	r0, #0
 800688c:	6360      	str	r0, [r4, #52]	; 0x34
 800688e:	e7c2      	b.n	8006816 <__sflush_r+0x1a>
 8006890:	6a21      	ldr	r1, [r4, #32]
 8006892:	2301      	movs	r3, #1
 8006894:	4628      	mov	r0, r5
 8006896:	47b0      	blx	r6
 8006898:	1c41      	adds	r1, r0, #1
 800689a:	d1c7      	bne.n	800682c <__sflush_r+0x30>
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0c4      	beq.n	800682c <__sflush_r+0x30>
 80068a2:	2b1d      	cmp	r3, #29
 80068a4:	d001      	beq.n	80068aa <__sflush_r+0xae>
 80068a6:	2b16      	cmp	r3, #22
 80068a8:	d101      	bne.n	80068ae <__sflush_r+0xb2>
 80068aa:	602f      	str	r7, [r5, #0]
 80068ac:	e7b2      	b.n	8006814 <__sflush_r+0x18>
 80068ae:	89a3      	ldrh	r3, [r4, #12]
 80068b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068b4:	81a3      	strh	r3, [r4, #12]
 80068b6:	e7ae      	b.n	8006816 <__sflush_r+0x1a>
 80068b8:	690f      	ldr	r7, [r1, #16]
 80068ba:	2f00      	cmp	r7, #0
 80068bc:	d0aa      	beq.n	8006814 <__sflush_r+0x18>
 80068be:	0793      	lsls	r3, r2, #30
 80068c0:	bf18      	it	ne
 80068c2:	2300      	movne	r3, #0
 80068c4:	680e      	ldr	r6, [r1, #0]
 80068c6:	bf08      	it	eq
 80068c8:	694b      	ldreq	r3, [r1, #20]
 80068ca:	1bf6      	subs	r6, r6, r7
 80068cc:	600f      	str	r7, [r1, #0]
 80068ce:	608b      	str	r3, [r1, #8]
 80068d0:	2e00      	cmp	r6, #0
 80068d2:	dd9f      	ble.n	8006814 <__sflush_r+0x18>
 80068d4:	4633      	mov	r3, r6
 80068d6:	463a      	mov	r2, r7
 80068d8:	4628      	mov	r0, r5
 80068da:	6a21      	ldr	r1, [r4, #32]
 80068dc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80068e0:	47e0      	blx	ip
 80068e2:	2800      	cmp	r0, #0
 80068e4:	dc06      	bgt.n	80068f4 <__sflush_r+0xf8>
 80068e6:	89a3      	ldrh	r3, [r4, #12]
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068f0:	81a3      	strh	r3, [r4, #12]
 80068f2:	e790      	b.n	8006816 <__sflush_r+0x1a>
 80068f4:	4407      	add	r7, r0
 80068f6:	1a36      	subs	r6, r6, r0
 80068f8:	e7ea      	b.n	80068d0 <__sflush_r+0xd4>
 80068fa:	bf00      	nop
 80068fc:	20400001 	.word	0x20400001

08006900 <_fflush_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	690b      	ldr	r3, [r1, #16]
 8006904:	4605      	mov	r5, r0
 8006906:	460c      	mov	r4, r1
 8006908:	b913      	cbnz	r3, 8006910 <_fflush_r+0x10>
 800690a:	2500      	movs	r5, #0
 800690c:	4628      	mov	r0, r5
 800690e:	bd38      	pop	{r3, r4, r5, pc}
 8006910:	b118      	cbz	r0, 800691a <_fflush_r+0x1a>
 8006912:	6983      	ldr	r3, [r0, #24]
 8006914:	b90b      	cbnz	r3, 800691a <_fflush_r+0x1a>
 8006916:	f000 f887 	bl	8006a28 <__sinit>
 800691a:	4b14      	ldr	r3, [pc, #80]	; (800696c <_fflush_r+0x6c>)
 800691c:	429c      	cmp	r4, r3
 800691e:	d11b      	bne.n	8006958 <_fflush_r+0x58>
 8006920:	686c      	ldr	r4, [r5, #4]
 8006922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d0ef      	beq.n	800690a <_fflush_r+0xa>
 800692a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800692c:	07d0      	lsls	r0, r2, #31
 800692e:	d404      	bmi.n	800693a <_fflush_r+0x3a>
 8006930:	0599      	lsls	r1, r3, #22
 8006932:	d402      	bmi.n	800693a <_fflush_r+0x3a>
 8006934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006936:	f000 f915 	bl	8006b64 <__retarget_lock_acquire_recursive>
 800693a:	4628      	mov	r0, r5
 800693c:	4621      	mov	r1, r4
 800693e:	f7ff ff5d 	bl	80067fc <__sflush_r>
 8006942:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006944:	4605      	mov	r5, r0
 8006946:	07da      	lsls	r2, r3, #31
 8006948:	d4e0      	bmi.n	800690c <_fflush_r+0xc>
 800694a:	89a3      	ldrh	r3, [r4, #12]
 800694c:	059b      	lsls	r3, r3, #22
 800694e:	d4dd      	bmi.n	800690c <_fflush_r+0xc>
 8006950:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006952:	f000 f908 	bl	8006b66 <__retarget_lock_release_recursive>
 8006956:	e7d9      	b.n	800690c <_fflush_r+0xc>
 8006958:	4b05      	ldr	r3, [pc, #20]	; (8006970 <_fflush_r+0x70>)
 800695a:	429c      	cmp	r4, r3
 800695c:	d101      	bne.n	8006962 <_fflush_r+0x62>
 800695e:	68ac      	ldr	r4, [r5, #8]
 8006960:	e7df      	b.n	8006922 <_fflush_r+0x22>
 8006962:	4b04      	ldr	r3, [pc, #16]	; (8006974 <_fflush_r+0x74>)
 8006964:	429c      	cmp	r4, r3
 8006966:	bf08      	it	eq
 8006968:	68ec      	ldreq	r4, [r5, #12]
 800696a:	e7da      	b.n	8006922 <_fflush_r+0x22>
 800696c:	08007c70 	.word	0x08007c70
 8006970:	08007c90 	.word	0x08007c90
 8006974:	08007c50 	.word	0x08007c50

08006978 <std>:
 8006978:	2300      	movs	r3, #0
 800697a:	b510      	push	{r4, lr}
 800697c:	4604      	mov	r4, r0
 800697e:	e9c0 3300 	strd	r3, r3, [r0]
 8006982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006986:	6083      	str	r3, [r0, #8]
 8006988:	8181      	strh	r1, [r0, #12]
 800698a:	6643      	str	r3, [r0, #100]	; 0x64
 800698c:	81c2      	strh	r2, [r0, #14]
 800698e:	6183      	str	r3, [r0, #24]
 8006990:	4619      	mov	r1, r3
 8006992:	2208      	movs	r2, #8
 8006994:	305c      	adds	r0, #92	; 0x5c
 8006996:	f7ff fddb 	bl	8006550 <memset>
 800699a:	4b05      	ldr	r3, [pc, #20]	; (80069b0 <std+0x38>)
 800699c:	6224      	str	r4, [r4, #32]
 800699e:	6263      	str	r3, [r4, #36]	; 0x24
 80069a0:	4b04      	ldr	r3, [pc, #16]	; (80069b4 <std+0x3c>)
 80069a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80069a4:	4b04      	ldr	r3, [pc, #16]	; (80069b8 <std+0x40>)
 80069a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069a8:	4b04      	ldr	r3, [pc, #16]	; (80069bc <std+0x44>)
 80069aa:	6323      	str	r3, [r4, #48]	; 0x30
 80069ac:	bd10      	pop	{r4, pc}
 80069ae:	bf00      	nop
 80069b0:	080073e9 	.word	0x080073e9
 80069b4:	0800740b 	.word	0x0800740b
 80069b8:	08007443 	.word	0x08007443
 80069bc:	08007467 	.word	0x08007467

080069c0 <_cleanup_r>:
 80069c0:	4901      	ldr	r1, [pc, #4]	; (80069c8 <_cleanup_r+0x8>)
 80069c2:	f000 b8af 	b.w	8006b24 <_fwalk_reent>
 80069c6:	bf00      	nop
 80069c8:	08006901 	.word	0x08006901

080069cc <__sfmoreglue>:
 80069cc:	2268      	movs	r2, #104	; 0x68
 80069ce:	b570      	push	{r4, r5, r6, lr}
 80069d0:	1e4d      	subs	r5, r1, #1
 80069d2:	4355      	muls	r5, r2
 80069d4:	460e      	mov	r6, r1
 80069d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80069da:	f000 f993 	bl	8006d04 <_malloc_r>
 80069de:	4604      	mov	r4, r0
 80069e0:	b140      	cbz	r0, 80069f4 <__sfmoreglue+0x28>
 80069e2:	2100      	movs	r1, #0
 80069e4:	e9c0 1600 	strd	r1, r6, [r0]
 80069e8:	300c      	adds	r0, #12
 80069ea:	60a0      	str	r0, [r4, #8]
 80069ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80069f0:	f7ff fdae 	bl	8006550 <memset>
 80069f4:	4620      	mov	r0, r4
 80069f6:	bd70      	pop	{r4, r5, r6, pc}

080069f8 <__sfp_lock_acquire>:
 80069f8:	4801      	ldr	r0, [pc, #4]	; (8006a00 <__sfp_lock_acquire+0x8>)
 80069fa:	f000 b8b3 	b.w	8006b64 <__retarget_lock_acquire_recursive>
 80069fe:	bf00      	nop
 8006a00:	20000255 	.word	0x20000255

08006a04 <__sfp_lock_release>:
 8006a04:	4801      	ldr	r0, [pc, #4]	; (8006a0c <__sfp_lock_release+0x8>)
 8006a06:	f000 b8ae 	b.w	8006b66 <__retarget_lock_release_recursive>
 8006a0a:	bf00      	nop
 8006a0c:	20000255 	.word	0x20000255

08006a10 <__sinit_lock_acquire>:
 8006a10:	4801      	ldr	r0, [pc, #4]	; (8006a18 <__sinit_lock_acquire+0x8>)
 8006a12:	f000 b8a7 	b.w	8006b64 <__retarget_lock_acquire_recursive>
 8006a16:	bf00      	nop
 8006a18:	20000256 	.word	0x20000256

08006a1c <__sinit_lock_release>:
 8006a1c:	4801      	ldr	r0, [pc, #4]	; (8006a24 <__sinit_lock_release+0x8>)
 8006a1e:	f000 b8a2 	b.w	8006b66 <__retarget_lock_release_recursive>
 8006a22:	bf00      	nop
 8006a24:	20000256 	.word	0x20000256

08006a28 <__sinit>:
 8006a28:	b510      	push	{r4, lr}
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	f7ff fff0 	bl	8006a10 <__sinit_lock_acquire>
 8006a30:	69a3      	ldr	r3, [r4, #24]
 8006a32:	b11b      	cbz	r3, 8006a3c <__sinit+0x14>
 8006a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a38:	f7ff bff0 	b.w	8006a1c <__sinit_lock_release>
 8006a3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a40:	6523      	str	r3, [r4, #80]	; 0x50
 8006a42:	4b13      	ldr	r3, [pc, #76]	; (8006a90 <__sinit+0x68>)
 8006a44:	4a13      	ldr	r2, [pc, #76]	; (8006a94 <__sinit+0x6c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a4a:	42a3      	cmp	r3, r4
 8006a4c:	bf08      	it	eq
 8006a4e:	2301      	moveq	r3, #1
 8006a50:	4620      	mov	r0, r4
 8006a52:	bf08      	it	eq
 8006a54:	61a3      	streq	r3, [r4, #24]
 8006a56:	f000 f81f 	bl	8006a98 <__sfp>
 8006a5a:	6060      	str	r0, [r4, #4]
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	f000 f81b 	bl	8006a98 <__sfp>
 8006a62:	60a0      	str	r0, [r4, #8]
 8006a64:	4620      	mov	r0, r4
 8006a66:	f000 f817 	bl	8006a98 <__sfp>
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	2104      	movs	r1, #4
 8006a6e:	60e0      	str	r0, [r4, #12]
 8006a70:	6860      	ldr	r0, [r4, #4]
 8006a72:	f7ff ff81 	bl	8006978 <std>
 8006a76:	2201      	movs	r2, #1
 8006a78:	2109      	movs	r1, #9
 8006a7a:	68a0      	ldr	r0, [r4, #8]
 8006a7c:	f7ff ff7c 	bl	8006978 <std>
 8006a80:	2202      	movs	r2, #2
 8006a82:	2112      	movs	r1, #18
 8006a84:	68e0      	ldr	r0, [r4, #12]
 8006a86:	f7ff ff77 	bl	8006978 <std>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	61a3      	str	r3, [r4, #24]
 8006a8e:	e7d1      	b.n	8006a34 <__sinit+0xc>
 8006a90:	08007c4c 	.word	0x08007c4c
 8006a94:	080069c1 	.word	0x080069c1

08006a98 <__sfp>:
 8006a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9a:	4607      	mov	r7, r0
 8006a9c:	f7ff ffac 	bl	80069f8 <__sfp_lock_acquire>
 8006aa0:	4b1e      	ldr	r3, [pc, #120]	; (8006b1c <__sfp+0x84>)
 8006aa2:	681e      	ldr	r6, [r3, #0]
 8006aa4:	69b3      	ldr	r3, [r6, #24]
 8006aa6:	b913      	cbnz	r3, 8006aae <__sfp+0x16>
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f7ff ffbd 	bl	8006a28 <__sinit>
 8006aae:	3648      	adds	r6, #72	; 0x48
 8006ab0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	d503      	bpl.n	8006ac0 <__sfp+0x28>
 8006ab8:	6833      	ldr	r3, [r6, #0]
 8006aba:	b30b      	cbz	r3, 8006b00 <__sfp+0x68>
 8006abc:	6836      	ldr	r6, [r6, #0]
 8006abe:	e7f7      	b.n	8006ab0 <__sfp+0x18>
 8006ac0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ac4:	b9d5      	cbnz	r5, 8006afc <__sfp+0x64>
 8006ac6:	4b16      	ldr	r3, [pc, #88]	; (8006b20 <__sfp+0x88>)
 8006ac8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006acc:	60e3      	str	r3, [r4, #12]
 8006ace:	6665      	str	r5, [r4, #100]	; 0x64
 8006ad0:	f000 f847 	bl	8006b62 <__retarget_lock_init_recursive>
 8006ad4:	f7ff ff96 	bl	8006a04 <__sfp_lock_release>
 8006ad8:	2208      	movs	r2, #8
 8006ada:	4629      	mov	r1, r5
 8006adc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ae0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ae4:	6025      	str	r5, [r4, #0]
 8006ae6:	61a5      	str	r5, [r4, #24]
 8006ae8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006aec:	f7ff fd30 	bl	8006550 <memset>
 8006af0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006af4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006af8:	4620      	mov	r0, r4
 8006afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006afc:	3468      	adds	r4, #104	; 0x68
 8006afe:	e7d9      	b.n	8006ab4 <__sfp+0x1c>
 8006b00:	2104      	movs	r1, #4
 8006b02:	4638      	mov	r0, r7
 8006b04:	f7ff ff62 	bl	80069cc <__sfmoreglue>
 8006b08:	4604      	mov	r4, r0
 8006b0a:	6030      	str	r0, [r6, #0]
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d1d5      	bne.n	8006abc <__sfp+0x24>
 8006b10:	f7ff ff78 	bl	8006a04 <__sfp_lock_release>
 8006b14:	230c      	movs	r3, #12
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	e7ee      	b.n	8006af8 <__sfp+0x60>
 8006b1a:	bf00      	nop
 8006b1c:	08007c4c 	.word	0x08007c4c
 8006b20:	ffff0001 	.word	0xffff0001

08006b24 <_fwalk_reent>:
 8006b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b28:	4606      	mov	r6, r0
 8006b2a:	4688      	mov	r8, r1
 8006b2c:	2700      	movs	r7, #0
 8006b2e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b36:	f1b9 0901 	subs.w	r9, r9, #1
 8006b3a:	d505      	bpl.n	8006b48 <_fwalk_reent+0x24>
 8006b3c:	6824      	ldr	r4, [r4, #0]
 8006b3e:	2c00      	cmp	r4, #0
 8006b40:	d1f7      	bne.n	8006b32 <_fwalk_reent+0xe>
 8006b42:	4638      	mov	r0, r7
 8006b44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b48:	89ab      	ldrh	r3, [r5, #12]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d907      	bls.n	8006b5e <_fwalk_reent+0x3a>
 8006b4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b52:	3301      	adds	r3, #1
 8006b54:	d003      	beq.n	8006b5e <_fwalk_reent+0x3a>
 8006b56:	4629      	mov	r1, r5
 8006b58:	4630      	mov	r0, r6
 8006b5a:	47c0      	blx	r8
 8006b5c:	4307      	orrs	r7, r0
 8006b5e:	3568      	adds	r5, #104	; 0x68
 8006b60:	e7e9      	b.n	8006b36 <_fwalk_reent+0x12>

08006b62 <__retarget_lock_init_recursive>:
 8006b62:	4770      	bx	lr

08006b64 <__retarget_lock_acquire_recursive>:
 8006b64:	4770      	bx	lr

08006b66 <__retarget_lock_release_recursive>:
 8006b66:	4770      	bx	lr

08006b68 <__swhatbuf_r>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	460e      	mov	r6, r1
 8006b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b70:	4614      	mov	r4, r2
 8006b72:	2900      	cmp	r1, #0
 8006b74:	461d      	mov	r5, r3
 8006b76:	b096      	sub	sp, #88	; 0x58
 8006b78:	da08      	bge.n	8006b8c <__swhatbuf_r+0x24>
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006b80:	602a      	str	r2, [r5, #0]
 8006b82:	061a      	lsls	r2, r3, #24
 8006b84:	d410      	bmi.n	8006ba8 <__swhatbuf_r+0x40>
 8006b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b8a:	e00e      	b.n	8006baa <__swhatbuf_r+0x42>
 8006b8c:	466a      	mov	r2, sp
 8006b8e:	f000 fc91 	bl	80074b4 <_fstat_r>
 8006b92:	2800      	cmp	r0, #0
 8006b94:	dbf1      	blt.n	8006b7a <__swhatbuf_r+0x12>
 8006b96:	9a01      	ldr	r2, [sp, #4]
 8006b98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006ba0:	425a      	negs	r2, r3
 8006ba2:	415a      	adcs	r2, r3
 8006ba4:	602a      	str	r2, [r5, #0]
 8006ba6:	e7ee      	b.n	8006b86 <__swhatbuf_r+0x1e>
 8006ba8:	2340      	movs	r3, #64	; 0x40
 8006baa:	2000      	movs	r0, #0
 8006bac:	6023      	str	r3, [r4, #0]
 8006bae:	b016      	add	sp, #88	; 0x58
 8006bb0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006bb4 <__smakebuf_r>:
 8006bb4:	898b      	ldrh	r3, [r1, #12]
 8006bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006bb8:	079d      	lsls	r5, r3, #30
 8006bba:	4606      	mov	r6, r0
 8006bbc:	460c      	mov	r4, r1
 8006bbe:	d507      	bpl.n	8006bd0 <__smakebuf_r+0x1c>
 8006bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006bc4:	6023      	str	r3, [r4, #0]
 8006bc6:	6123      	str	r3, [r4, #16]
 8006bc8:	2301      	movs	r3, #1
 8006bca:	6163      	str	r3, [r4, #20]
 8006bcc:	b002      	add	sp, #8
 8006bce:	bd70      	pop	{r4, r5, r6, pc}
 8006bd0:	466a      	mov	r2, sp
 8006bd2:	ab01      	add	r3, sp, #4
 8006bd4:	f7ff ffc8 	bl	8006b68 <__swhatbuf_r>
 8006bd8:	9900      	ldr	r1, [sp, #0]
 8006bda:	4605      	mov	r5, r0
 8006bdc:	4630      	mov	r0, r6
 8006bde:	f000 f891 	bl	8006d04 <_malloc_r>
 8006be2:	b948      	cbnz	r0, 8006bf8 <__smakebuf_r+0x44>
 8006be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006be8:	059a      	lsls	r2, r3, #22
 8006bea:	d4ef      	bmi.n	8006bcc <__smakebuf_r+0x18>
 8006bec:	f023 0303 	bic.w	r3, r3, #3
 8006bf0:	f043 0302 	orr.w	r3, r3, #2
 8006bf4:	81a3      	strh	r3, [r4, #12]
 8006bf6:	e7e3      	b.n	8006bc0 <__smakebuf_r+0xc>
 8006bf8:	4b0d      	ldr	r3, [pc, #52]	; (8006c30 <__smakebuf_r+0x7c>)
 8006bfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	6020      	str	r0, [r4, #0]
 8006c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c04:	81a3      	strh	r3, [r4, #12]
 8006c06:	9b00      	ldr	r3, [sp, #0]
 8006c08:	6120      	str	r0, [r4, #16]
 8006c0a:	6163      	str	r3, [r4, #20]
 8006c0c:	9b01      	ldr	r3, [sp, #4]
 8006c0e:	b15b      	cbz	r3, 8006c28 <__smakebuf_r+0x74>
 8006c10:	4630      	mov	r0, r6
 8006c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c16:	f000 fc5f 	bl	80074d8 <_isatty_r>
 8006c1a:	b128      	cbz	r0, 8006c28 <__smakebuf_r+0x74>
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	f043 0301 	orr.w	r3, r3, #1
 8006c26:	81a3      	strh	r3, [r4, #12]
 8006c28:	89a0      	ldrh	r0, [r4, #12]
 8006c2a:	4305      	orrs	r5, r0
 8006c2c:	81a5      	strh	r5, [r4, #12]
 8006c2e:	e7cd      	b.n	8006bcc <__smakebuf_r+0x18>
 8006c30:	080069c1 	.word	0x080069c1

08006c34 <_free_r>:
 8006c34:	b538      	push	{r3, r4, r5, lr}
 8006c36:	4605      	mov	r5, r0
 8006c38:	2900      	cmp	r1, #0
 8006c3a:	d040      	beq.n	8006cbe <_free_r+0x8a>
 8006c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c40:	1f0c      	subs	r4, r1, #4
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	bfb8      	it	lt
 8006c46:	18e4      	addlt	r4, r4, r3
 8006c48:	f000 fc76 	bl	8007538 <__malloc_lock>
 8006c4c:	4a1c      	ldr	r2, [pc, #112]	; (8006cc0 <_free_r+0x8c>)
 8006c4e:	6813      	ldr	r3, [r2, #0]
 8006c50:	b933      	cbnz	r3, 8006c60 <_free_r+0x2c>
 8006c52:	6063      	str	r3, [r4, #4]
 8006c54:	6014      	str	r4, [r2, #0]
 8006c56:	4628      	mov	r0, r5
 8006c58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c5c:	f000 bc72 	b.w	8007544 <__malloc_unlock>
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	d908      	bls.n	8006c76 <_free_r+0x42>
 8006c64:	6820      	ldr	r0, [r4, #0]
 8006c66:	1821      	adds	r1, r4, r0
 8006c68:	428b      	cmp	r3, r1
 8006c6a:	bf01      	itttt	eq
 8006c6c:	6819      	ldreq	r1, [r3, #0]
 8006c6e:	685b      	ldreq	r3, [r3, #4]
 8006c70:	1809      	addeq	r1, r1, r0
 8006c72:	6021      	streq	r1, [r4, #0]
 8006c74:	e7ed      	b.n	8006c52 <_free_r+0x1e>
 8006c76:	461a      	mov	r2, r3
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	b10b      	cbz	r3, 8006c80 <_free_r+0x4c>
 8006c7c:	42a3      	cmp	r3, r4
 8006c7e:	d9fa      	bls.n	8006c76 <_free_r+0x42>
 8006c80:	6811      	ldr	r1, [r2, #0]
 8006c82:	1850      	adds	r0, r2, r1
 8006c84:	42a0      	cmp	r0, r4
 8006c86:	d10b      	bne.n	8006ca0 <_free_r+0x6c>
 8006c88:	6820      	ldr	r0, [r4, #0]
 8006c8a:	4401      	add	r1, r0
 8006c8c:	1850      	adds	r0, r2, r1
 8006c8e:	4283      	cmp	r3, r0
 8006c90:	6011      	str	r1, [r2, #0]
 8006c92:	d1e0      	bne.n	8006c56 <_free_r+0x22>
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	4401      	add	r1, r0
 8006c9a:	6011      	str	r1, [r2, #0]
 8006c9c:	6053      	str	r3, [r2, #4]
 8006c9e:	e7da      	b.n	8006c56 <_free_r+0x22>
 8006ca0:	d902      	bls.n	8006ca8 <_free_r+0x74>
 8006ca2:	230c      	movs	r3, #12
 8006ca4:	602b      	str	r3, [r5, #0]
 8006ca6:	e7d6      	b.n	8006c56 <_free_r+0x22>
 8006ca8:	6820      	ldr	r0, [r4, #0]
 8006caa:	1821      	adds	r1, r4, r0
 8006cac:	428b      	cmp	r3, r1
 8006cae:	bf01      	itttt	eq
 8006cb0:	6819      	ldreq	r1, [r3, #0]
 8006cb2:	685b      	ldreq	r3, [r3, #4]
 8006cb4:	1809      	addeq	r1, r1, r0
 8006cb6:	6021      	streq	r1, [r4, #0]
 8006cb8:	6063      	str	r3, [r4, #4]
 8006cba:	6054      	str	r4, [r2, #4]
 8006cbc:	e7cb      	b.n	8006c56 <_free_r+0x22>
 8006cbe:	bd38      	pop	{r3, r4, r5, pc}
 8006cc0:	20000258 	.word	0x20000258

08006cc4 <sbrk_aligned>:
 8006cc4:	b570      	push	{r4, r5, r6, lr}
 8006cc6:	4e0e      	ldr	r6, [pc, #56]	; (8006d00 <sbrk_aligned+0x3c>)
 8006cc8:	460c      	mov	r4, r1
 8006cca:	6831      	ldr	r1, [r6, #0]
 8006ccc:	4605      	mov	r5, r0
 8006cce:	b911      	cbnz	r1, 8006cd6 <sbrk_aligned+0x12>
 8006cd0:	f000 fb7a 	bl	80073c8 <_sbrk_r>
 8006cd4:	6030      	str	r0, [r6, #0]
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 fb75 	bl	80073c8 <_sbrk_r>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	d00a      	beq.n	8006cf8 <sbrk_aligned+0x34>
 8006ce2:	1cc4      	adds	r4, r0, #3
 8006ce4:	f024 0403 	bic.w	r4, r4, #3
 8006ce8:	42a0      	cmp	r0, r4
 8006cea:	d007      	beq.n	8006cfc <sbrk_aligned+0x38>
 8006cec:	1a21      	subs	r1, r4, r0
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 fb6a 	bl	80073c8 <_sbrk_r>
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d101      	bne.n	8006cfc <sbrk_aligned+0x38>
 8006cf8:	f04f 34ff 	mov.w	r4, #4294967295
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	bd70      	pop	{r4, r5, r6, pc}
 8006d00:	2000025c 	.word	0x2000025c

08006d04 <_malloc_r>:
 8006d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d08:	1ccd      	adds	r5, r1, #3
 8006d0a:	f025 0503 	bic.w	r5, r5, #3
 8006d0e:	3508      	adds	r5, #8
 8006d10:	2d0c      	cmp	r5, #12
 8006d12:	bf38      	it	cc
 8006d14:	250c      	movcc	r5, #12
 8006d16:	2d00      	cmp	r5, #0
 8006d18:	4607      	mov	r7, r0
 8006d1a:	db01      	blt.n	8006d20 <_malloc_r+0x1c>
 8006d1c:	42a9      	cmp	r1, r5
 8006d1e:	d905      	bls.n	8006d2c <_malloc_r+0x28>
 8006d20:	230c      	movs	r3, #12
 8006d22:	2600      	movs	r6, #0
 8006d24:	603b      	str	r3, [r7, #0]
 8006d26:	4630      	mov	r0, r6
 8006d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2c:	4e2e      	ldr	r6, [pc, #184]	; (8006de8 <_malloc_r+0xe4>)
 8006d2e:	f000 fc03 	bl	8007538 <__malloc_lock>
 8006d32:	6833      	ldr	r3, [r6, #0]
 8006d34:	461c      	mov	r4, r3
 8006d36:	bb34      	cbnz	r4, 8006d86 <_malloc_r+0x82>
 8006d38:	4629      	mov	r1, r5
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	f7ff ffc2 	bl	8006cc4 <sbrk_aligned>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	4604      	mov	r4, r0
 8006d44:	d14d      	bne.n	8006de2 <_malloc_r+0xde>
 8006d46:	6834      	ldr	r4, [r6, #0]
 8006d48:	4626      	mov	r6, r4
 8006d4a:	2e00      	cmp	r6, #0
 8006d4c:	d140      	bne.n	8006dd0 <_malloc_r+0xcc>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	4631      	mov	r1, r6
 8006d52:	4638      	mov	r0, r7
 8006d54:	eb04 0803 	add.w	r8, r4, r3
 8006d58:	f000 fb36 	bl	80073c8 <_sbrk_r>
 8006d5c:	4580      	cmp	r8, r0
 8006d5e:	d13a      	bne.n	8006dd6 <_malloc_r+0xd2>
 8006d60:	6821      	ldr	r1, [r4, #0]
 8006d62:	3503      	adds	r5, #3
 8006d64:	1a6d      	subs	r5, r5, r1
 8006d66:	f025 0503 	bic.w	r5, r5, #3
 8006d6a:	3508      	adds	r5, #8
 8006d6c:	2d0c      	cmp	r5, #12
 8006d6e:	bf38      	it	cc
 8006d70:	250c      	movcc	r5, #12
 8006d72:	4638      	mov	r0, r7
 8006d74:	4629      	mov	r1, r5
 8006d76:	f7ff ffa5 	bl	8006cc4 <sbrk_aligned>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d02b      	beq.n	8006dd6 <_malloc_r+0xd2>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	442b      	add	r3, r5
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	e00e      	b.n	8006da4 <_malloc_r+0xa0>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	1b52      	subs	r2, r2, r5
 8006d8a:	d41e      	bmi.n	8006dca <_malloc_r+0xc6>
 8006d8c:	2a0b      	cmp	r2, #11
 8006d8e:	d916      	bls.n	8006dbe <_malloc_r+0xba>
 8006d90:	1961      	adds	r1, r4, r5
 8006d92:	42a3      	cmp	r3, r4
 8006d94:	6025      	str	r5, [r4, #0]
 8006d96:	bf18      	it	ne
 8006d98:	6059      	strne	r1, [r3, #4]
 8006d9a:	6863      	ldr	r3, [r4, #4]
 8006d9c:	bf08      	it	eq
 8006d9e:	6031      	streq	r1, [r6, #0]
 8006da0:	5162      	str	r2, [r4, r5]
 8006da2:	604b      	str	r3, [r1, #4]
 8006da4:	4638      	mov	r0, r7
 8006da6:	f104 060b 	add.w	r6, r4, #11
 8006daa:	f000 fbcb 	bl	8007544 <__malloc_unlock>
 8006dae:	f026 0607 	bic.w	r6, r6, #7
 8006db2:	1d23      	adds	r3, r4, #4
 8006db4:	1af2      	subs	r2, r6, r3
 8006db6:	d0b6      	beq.n	8006d26 <_malloc_r+0x22>
 8006db8:	1b9b      	subs	r3, r3, r6
 8006dba:	50a3      	str	r3, [r4, r2]
 8006dbc:	e7b3      	b.n	8006d26 <_malloc_r+0x22>
 8006dbe:	6862      	ldr	r2, [r4, #4]
 8006dc0:	42a3      	cmp	r3, r4
 8006dc2:	bf0c      	ite	eq
 8006dc4:	6032      	streq	r2, [r6, #0]
 8006dc6:	605a      	strne	r2, [r3, #4]
 8006dc8:	e7ec      	b.n	8006da4 <_malloc_r+0xa0>
 8006dca:	4623      	mov	r3, r4
 8006dcc:	6864      	ldr	r4, [r4, #4]
 8006dce:	e7b2      	b.n	8006d36 <_malloc_r+0x32>
 8006dd0:	4634      	mov	r4, r6
 8006dd2:	6876      	ldr	r6, [r6, #4]
 8006dd4:	e7b9      	b.n	8006d4a <_malloc_r+0x46>
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	4638      	mov	r0, r7
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	f000 fbb2 	bl	8007544 <__malloc_unlock>
 8006de0:	e7a1      	b.n	8006d26 <_malloc_r+0x22>
 8006de2:	6025      	str	r5, [r4, #0]
 8006de4:	e7de      	b.n	8006da4 <_malloc_r+0xa0>
 8006de6:	bf00      	nop
 8006de8:	20000258 	.word	0x20000258

08006dec <__sfputc_r>:
 8006dec:	6893      	ldr	r3, [r2, #8]
 8006dee:	b410      	push	{r4}
 8006df0:	3b01      	subs	r3, #1
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	6093      	str	r3, [r2, #8]
 8006df6:	da07      	bge.n	8006e08 <__sfputc_r+0x1c>
 8006df8:	6994      	ldr	r4, [r2, #24]
 8006dfa:	42a3      	cmp	r3, r4
 8006dfc:	db01      	blt.n	8006e02 <__sfputc_r+0x16>
 8006dfe:	290a      	cmp	r1, #10
 8006e00:	d102      	bne.n	8006e08 <__sfputc_r+0x1c>
 8006e02:	bc10      	pop	{r4}
 8006e04:	f7ff bc3a 	b.w	800667c <__swbuf_r>
 8006e08:	6813      	ldr	r3, [r2, #0]
 8006e0a:	1c58      	adds	r0, r3, #1
 8006e0c:	6010      	str	r0, [r2, #0]
 8006e0e:	7019      	strb	r1, [r3, #0]
 8006e10:	4608      	mov	r0, r1
 8006e12:	bc10      	pop	{r4}
 8006e14:	4770      	bx	lr

08006e16 <__sfputs_r>:
 8006e16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e18:	4606      	mov	r6, r0
 8006e1a:	460f      	mov	r7, r1
 8006e1c:	4614      	mov	r4, r2
 8006e1e:	18d5      	adds	r5, r2, r3
 8006e20:	42ac      	cmp	r4, r5
 8006e22:	d101      	bne.n	8006e28 <__sfputs_r+0x12>
 8006e24:	2000      	movs	r0, #0
 8006e26:	e007      	b.n	8006e38 <__sfputs_r+0x22>
 8006e28:	463a      	mov	r2, r7
 8006e2a:	4630      	mov	r0, r6
 8006e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e30:	f7ff ffdc 	bl	8006dec <__sfputc_r>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d1f3      	bne.n	8006e20 <__sfputs_r+0xa>
 8006e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e3c <_vfiprintf_r>:
 8006e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e40:	460d      	mov	r5, r1
 8006e42:	4614      	mov	r4, r2
 8006e44:	4698      	mov	r8, r3
 8006e46:	4606      	mov	r6, r0
 8006e48:	b09d      	sub	sp, #116	; 0x74
 8006e4a:	b118      	cbz	r0, 8006e54 <_vfiprintf_r+0x18>
 8006e4c:	6983      	ldr	r3, [r0, #24]
 8006e4e:	b90b      	cbnz	r3, 8006e54 <_vfiprintf_r+0x18>
 8006e50:	f7ff fdea 	bl	8006a28 <__sinit>
 8006e54:	4b89      	ldr	r3, [pc, #548]	; (800707c <_vfiprintf_r+0x240>)
 8006e56:	429d      	cmp	r5, r3
 8006e58:	d11b      	bne.n	8006e92 <_vfiprintf_r+0x56>
 8006e5a:	6875      	ldr	r5, [r6, #4]
 8006e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e5e:	07d9      	lsls	r1, r3, #31
 8006e60:	d405      	bmi.n	8006e6e <_vfiprintf_r+0x32>
 8006e62:	89ab      	ldrh	r3, [r5, #12]
 8006e64:	059a      	lsls	r2, r3, #22
 8006e66:	d402      	bmi.n	8006e6e <_vfiprintf_r+0x32>
 8006e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e6a:	f7ff fe7b 	bl	8006b64 <__retarget_lock_acquire_recursive>
 8006e6e:	89ab      	ldrh	r3, [r5, #12]
 8006e70:	071b      	lsls	r3, r3, #28
 8006e72:	d501      	bpl.n	8006e78 <_vfiprintf_r+0x3c>
 8006e74:	692b      	ldr	r3, [r5, #16]
 8006e76:	b9eb      	cbnz	r3, 8006eb4 <_vfiprintf_r+0x78>
 8006e78:	4629      	mov	r1, r5
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	f7ff fc50 	bl	8006720 <__swsetup_r>
 8006e80:	b1c0      	cbz	r0, 8006eb4 <_vfiprintf_r+0x78>
 8006e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e84:	07dc      	lsls	r4, r3, #31
 8006e86:	d50e      	bpl.n	8006ea6 <_vfiprintf_r+0x6a>
 8006e88:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8c:	b01d      	add	sp, #116	; 0x74
 8006e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e92:	4b7b      	ldr	r3, [pc, #492]	; (8007080 <_vfiprintf_r+0x244>)
 8006e94:	429d      	cmp	r5, r3
 8006e96:	d101      	bne.n	8006e9c <_vfiprintf_r+0x60>
 8006e98:	68b5      	ldr	r5, [r6, #8]
 8006e9a:	e7df      	b.n	8006e5c <_vfiprintf_r+0x20>
 8006e9c:	4b79      	ldr	r3, [pc, #484]	; (8007084 <_vfiprintf_r+0x248>)
 8006e9e:	429d      	cmp	r5, r3
 8006ea0:	bf08      	it	eq
 8006ea2:	68f5      	ldreq	r5, [r6, #12]
 8006ea4:	e7da      	b.n	8006e5c <_vfiprintf_r+0x20>
 8006ea6:	89ab      	ldrh	r3, [r5, #12]
 8006ea8:	0598      	lsls	r0, r3, #22
 8006eaa:	d4ed      	bmi.n	8006e88 <_vfiprintf_r+0x4c>
 8006eac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006eae:	f7ff fe5a 	bl	8006b66 <__retarget_lock_release_recursive>
 8006eb2:	e7e9      	b.n	8006e88 <_vfiprintf_r+0x4c>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8006eb8:	2320      	movs	r3, #32
 8006eba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ebe:	2330      	movs	r3, #48	; 0x30
 8006ec0:	f04f 0901 	mov.w	r9, #1
 8006ec4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ec8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007088 <_vfiprintf_r+0x24c>
 8006ecc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ed0:	4623      	mov	r3, r4
 8006ed2:	469a      	mov	sl, r3
 8006ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ed8:	b10a      	cbz	r2, 8006ede <_vfiprintf_r+0xa2>
 8006eda:	2a25      	cmp	r2, #37	; 0x25
 8006edc:	d1f9      	bne.n	8006ed2 <_vfiprintf_r+0x96>
 8006ede:	ebba 0b04 	subs.w	fp, sl, r4
 8006ee2:	d00b      	beq.n	8006efc <_vfiprintf_r+0xc0>
 8006ee4:	465b      	mov	r3, fp
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	4629      	mov	r1, r5
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7ff ff93 	bl	8006e16 <__sfputs_r>
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	f000 80aa 	beq.w	800704a <_vfiprintf_r+0x20e>
 8006ef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ef8:	445a      	add	r2, fp
 8006efa:	9209      	str	r2, [sp, #36]	; 0x24
 8006efc:	f89a 3000 	ldrb.w	r3, [sl]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 80a2 	beq.w	800704a <_vfiprintf_r+0x20e>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f10:	f10a 0a01 	add.w	sl, sl, #1
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	9307      	str	r3, [sp, #28]
 8006f18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f1c:	931a      	str	r3, [sp, #104]	; 0x68
 8006f1e:	4654      	mov	r4, sl
 8006f20:	2205      	movs	r2, #5
 8006f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f26:	4858      	ldr	r0, [pc, #352]	; (8007088 <_vfiprintf_r+0x24c>)
 8006f28:	f000 faf8 	bl	800751c <memchr>
 8006f2c:	9a04      	ldr	r2, [sp, #16]
 8006f2e:	b9d8      	cbnz	r0, 8006f68 <_vfiprintf_r+0x12c>
 8006f30:	06d1      	lsls	r1, r2, #27
 8006f32:	bf44      	itt	mi
 8006f34:	2320      	movmi	r3, #32
 8006f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f3a:	0713      	lsls	r3, r2, #28
 8006f3c:	bf44      	itt	mi
 8006f3e:	232b      	movmi	r3, #43	; 0x2b
 8006f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f44:	f89a 3000 	ldrb.w	r3, [sl]
 8006f48:	2b2a      	cmp	r3, #42	; 0x2a
 8006f4a:	d015      	beq.n	8006f78 <_vfiprintf_r+0x13c>
 8006f4c:	4654      	mov	r4, sl
 8006f4e:	2000      	movs	r0, #0
 8006f50:	f04f 0c0a 	mov.w	ip, #10
 8006f54:	9a07      	ldr	r2, [sp, #28]
 8006f56:	4621      	mov	r1, r4
 8006f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f5c:	3b30      	subs	r3, #48	; 0x30
 8006f5e:	2b09      	cmp	r3, #9
 8006f60:	d94e      	bls.n	8007000 <_vfiprintf_r+0x1c4>
 8006f62:	b1b0      	cbz	r0, 8006f92 <_vfiprintf_r+0x156>
 8006f64:	9207      	str	r2, [sp, #28]
 8006f66:	e014      	b.n	8006f92 <_vfiprintf_r+0x156>
 8006f68:	eba0 0308 	sub.w	r3, r0, r8
 8006f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8006f70:	4313      	orrs	r3, r2
 8006f72:	46a2      	mov	sl, r4
 8006f74:	9304      	str	r3, [sp, #16]
 8006f76:	e7d2      	b.n	8006f1e <_vfiprintf_r+0xe2>
 8006f78:	9b03      	ldr	r3, [sp, #12]
 8006f7a:	1d19      	adds	r1, r3, #4
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	9103      	str	r1, [sp, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	bfbb      	ittet	lt
 8006f84:	425b      	neglt	r3, r3
 8006f86:	f042 0202 	orrlt.w	r2, r2, #2
 8006f8a:	9307      	strge	r3, [sp, #28]
 8006f8c:	9307      	strlt	r3, [sp, #28]
 8006f8e:	bfb8      	it	lt
 8006f90:	9204      	strlt	r2, [sp, #16]
 8006f92:	7823      	ldrb	r3, [r4, #0]
 8006f94:	2b2e      	cmp	r3, #46	; 0x2e
 8006f96:	d10c      	bne.n	8006fb2 <_vfiprintf_r+0x176>
 8006f98:	7863      	ldrb	r3, [r4, #1]
 8006f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8006f9c:	d135      	bne.n	800700a <_vfiprintf_r+0x1ce>
 8006f9e:	9b03      	ldr	r3, [sp, #12]
 8006fa0:	3402      	adds	r4, #2
 8006fa2:	1d1a      	adds	r2, r3, #4
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	9203      	str	r2, [sp, #12]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	bfb8      	it	lt
 8006fac:	f04f 33ff 	movlt.w	r3, #4294967295
 8006fb0:	9305      	str	r3, [sp, #20]
 8006fb2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800708c <_vfiprintf_r+0x250>
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	4650      	mov	r0, sl
 8006fba:	7821      	ldrb	r1, [r4, #0]
 8006fbc:	f000 faae 	bl	800751c <memchr>
 8006fc0:	b140      	cbz	r0, 8006fd4 <_vfiprintf_r+0x198>
 8006fc2:	2340      	movs	r3, #64	; 0x40
 8006fc4:	eba0 000a 	sub.w	r0, r0, sl
 8006fc8:	fa03 f000 	lsl.w	r0, r3, r0
 8006fcc:	9b04      	ldr	r3, [sp, #16]
 8006fce:	3401      	adds	r4, #1
 8006fd0:	4303      	orrs	r3, r0
 8006fd2:	9304      	str	r3, [sp, #16]
 8006fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fd8:	2206      	movs	r2, #6
 8006fda:	482d      	ldr	r0, [pc, #180]	; (8007090 <_vfiprintf_r+0x254>)
 8006fdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006fe0:	f000 fa9c 	bl	800751c <memchr>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d03f      	beq.n	8007068 <_vfiprintf_r+0x22c>
 8006fe8:	4b2a      	ldr	r3, [pc, #168]	; (8007094 <_vfiprintf_r+0x258>)
 8006fea:	bb1b      	cbnz	r3, 8007034 <_vfiprintf_r+0x1f8>
 8006fec:	9b03      	ldr	r3, [sp, #12]
 8006fee:	3307      	adds	r3, #7
 8006ff0:	f023 0307 	bic.w	r3, r3, #7
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	9303      	str	r3, [sp, #12]
 8006ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ffa:	443b      	add	r3, r7
 8006ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ffe:	e767      	b.n	8006ed0 <_vfiprintf_r+0x94>
 8007000:	460c      	mov	r4, r1
 8007002:	2001      	movs	r0, #1
 8007004:	fb0c 3202 	mla	r2, ip, r2, r3
 8007008:	e7a5      	b.n	8006f56 <_vfiprintf_r+0x11a>
 800700a:	2300      	movs	r3, #0
 800700c:	f04f 0c0a 	mov.w	ip, #10
 8007010:	4619      	mov	r1, r3
 8007012:	3401      	adds	r4, #1
 8007014:	9305      	str	r3, [sp, #20]
 8007016:	4620      	mov	r0, r4
 8007018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800701c:	3a30      	subs	r2, #48	; 0x30
 800701e:	2a09      	cmp	r2, #9
 8007020:	d903      	bls.n	800702a <_vfiprintf_r+0x1ee>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d0c5      	beq.n	8006fb2 <_vfiprintf_r+0x176>
 8007026:	9105      	str	r1, [sp, #20]
 8007028:	e7c3      	b.n	8006fb2 <_vfiprintf_r+0x176>
 800702a:	4604      	mov	r4, r0
 800702c:	2301      	movs	r3, #1
 800702e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007032:	e7f0      	b.n	8007016 <_vfiprintf_r+0x1da>
 8007034:	ab03      	add	r3, sp, #12
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	462a      	mov	r2, r5
 800703a:	4630      	mov	r0, r6
 800703c:	4b16      	ldr	r3, [pc, #88]	; (8007098 <_vfiprintf_r+0x25c>)
 800703e:	a904      	add	r1, sp, #16
 8007040:	f3af 8000 	nop.w
 8007044:	4607      	mov	r7, r0
 8007046:	1c78      	adds	r0, r7, #1
 8007048:	d1d6      	bne.n	8006ff8 <_vfiprintf_r+0x1bc>
 800704a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800704c:	07d9      	lsls	r1, r3, #31
 800704e:	d405      	bmi.n	800705c <_vfiprintf_r+0x220>
 8007050:	89ab      	ldrh	r3, [r5, #12]
 8007052:	059a      	lsls	r2, r3, #22
 8007054:	d402      	bmi.n	800705c <_vfiprintf_r+0x220>
 8007056:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007058:	f7ff fd85 	bl	8006b66 <__retarget_lock_release_recursive>
 800705c:	89ab      	ldrh	r3, [r5, #12]
 800705e:	065b      	lsls	r3, r3, #25
 8007060:	f53f af12 	bmi.w	8006e88 <_vfiprintf_r+0x4c>
 8007064:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007066:	e711      	b.n	8006e8c <_vfiprintf_r+0x50>
 8007068:	ab03      	add	r3, sp, #12
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	462a      	mov	r2, r5
 800706e:	4630      	mov	r0, r6
 8007070:	4b09      	ldr	r3, [pc, #36]	; (8007098 <_vfiprintf_r+0x25c>)
 8007072:	a904      	add	r1, sp, #16
 8007074:	f000 f882 	bl	800717c <_printf_i>
 8007078:	e7e4      	b.n	8007044 <_vfiprintf_r+0x208>
 800707a:	bf00      	nop
 800707c:	08007c70 	.word	0x08007c70
 8007080:	08007c90 	.word	0x08007c90
 8007084:	08007c50 	.word	0x08007c50
 8007088:	08007cb0 	.word	0x08007cb0
 800708c:	08007cb6 	.word	0x08007cb6
 8007090:	08007cba 	.word	0x08007cba
 8007094:	00000000 	.word	0x00000000
 8007098:	08006e17 	.word	0x08006e17

0800709c <_printf_common>:
 800709c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a0:	4616      	mov	r6, r2
 80070a2:	4699      	mov	r9, r3
 80070a4:	688a      	ldr	r2, [r1, #8]
 80070a6:	690b      	ldr	r3, [r1, #16]
 80070a8:	4607      	mov	r7, r0
 80070aa:	4293      	cmp	r3, r2
 80070ac:	bfb8      	it	lt
 80070ae:	4613      	movlt	r3, r2
 80070b0:	6033      	str	r3, [r6, #0]
 80070b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070b6:	460c      	mov	r4, r1
 80070b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070bc:	b10a      	cbz	r2, 80070c2 <_printf_common+0x26>
 80070be:	3301      	adds	r3, #1
 80070c0:	6033      	str	r3, [r6, #0]
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	0699      	lsls	r1, r3, #26
 80070c6:	bf42      	ittt	mi
 80070c8:	6833      	ldrmi	r3, [r6, #0]
 80070ca:	3302      	addmi	r3, #2
 80070cc:	6033      	strmi	r3, [r6, #0]
 80070ce:	6825      	ldr	r5, [r4, #0]
 80070d0:	f015 0506 	ands.w	r5, r5, #6
 80070d4:	d106      	bne.n	80070e4 <_printf_common+0x48>
 80070d6:	f104 0a19 	add.w	sl, r4, #25
 80070da:	68e3      	ldr	r3, [r4, #12]
 80070dc:	6832      	ldr	r2, [r6, #0]
 80070de:	1a9b      	subs	r3, r3, r2
 80070e0:	42ab      	cmp	r3, r5
 80070e2:	dc28      	bgt.n	8007136 <_printf_common+0x9a>
 80070e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070e8:	1e13      	subs	r3, r2, #0
 80070ea:	6822      	ldr	r2, [r4, #0]
 80070ec:	bf18      	it	ne
 80070ee:	2301      	movne	r3, #1
 80070f0:	0692      	lsls	r2, r2, #26
 80070f2:	d42d      	bmi.n	8007150 <_printf_common+0xb4>
 80070f4:	4649      	mov	r1, r9
 80070f6:	4638      	mov	r0, r7
 80070f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070fc:	47c0      	blx	r8
 80070fe:	3001      	adds	r0, #1
 8007100:	d020      	beq.n	8007144 <_printf_common+0xa8>
 8007102:	6823      	ldr	r3, [r4, #0]
 8007104:	68e5      	ldr	r5, [r4, #12]
 8007106:	f003 0306 	and.w	r3, r3, #6
 800710a:	2b04      	cmp	r3, #4
 800710c:	bf18      	it	ne
 800710e:	2500      	movne	r5, #0
 8007110:	6832      	ldr	r2, [r6, #0]
 8007112:	f04f 0600 	mov.w	r6, #0
 8007116:	68a3      	ldr	r3, [r4, #8]
 8007118:	bf08      	it	eq
 800711a:	1aad      	subeq	r5, r5, r2
 800711c:	6922      	ldr	r2, [r4, #16]
 800711e:	bf08      	it	eq
 8007120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007124:	4293      	cmp	r3, r2
 8007126:	bfc4      	itt	gt
 8007128:	1a9b      	subgt	r3, r3, r2
 800712a:	18ed      	addgt	r5, r5, r3
 800712c:	341a      	adds	r4, #26
 800712e:	42b5      	cmp	r5, r6
 8007130:	d11a      	bne.n	8007168 <_printf_common+0xcc>
 8007132:	2000      	movs	r0, #0
 8007134:	e008      	b.n	8007148 <_printf_common+0xac>
 8007136:	2301      	movs	r3, #1
 8007138:	4652      	mov	r2, sl
 800713a:	4649      	mov	r1, r9
 800713c:	4638      	mov	r0, r7
 800713e:	47c0      	blx	r8
 8007140:	3001      	adds	r0, #1
 8007142:	d103      	bne.n	800714c <_printf_common+0xb0>
 8007144:	f04f 30ff 	mov.w	r0, #4294967295
 8007148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714c:	3501      	adds	r5, #1
 800714e:	e7c4      	b.n	80070da <_printf_common+0x3e>
 8007150:	2030      	movs	r0, #48	; 0x30
 8007152:	18e1      	adds	r1, r4, r3
 8007154:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007158:	1c5a      	adds	r2, r3, #1
 800715a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800715e:	4422      	add	r2, r4
 8007160:	3302      	adds	r3, #2
 8007162:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007166:	e7c5      	b.n	80070f4 <_printf_common+0x58>
 8007168:	2301      	movs	r3, #1
 800716a:	4622      	mov	r2, r4
 800716c:	4649      	mov	r1, r9
 800716e:	4638      	mov	r0, r7
 8007170:	47c0      	blx	r8
 8007172:	3001      	adds	r0, #1
 8007174:	d0e6      	beq.n	8007144 <_printf_common+0xa8>
 8007176:	3601      	adds	r6, #1
 8007178:	e7d9      	b.n	800712e <_printf_common+0x92>
	...

0800717c <_printf_i>:
 800717c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007180:	7e0f      	ldrb	r7, [r1, #24]
 8007182:	4691      	mov	r9, r2
 8007184:	2f78      	cmp	r7, #120	; 0x78
 8007186:	4680      	mov	r8, r0
 8007188:	460c      	mov	r4, r1
 800718a:	469a      	mov	sl, r3
 800718c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800718e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007192:	d807      	bhi.n	80071a4 <_printf_i+0x28>
 8007194:	2f62      	cmp	r7, #98	; 0x62
 8007196:	d80a      	bhi.n	80071ae <_printf_i+0x32>
 8007198:	2f00      	cmp	r7, #0
 800719a:	f000 80d9 	beq.w	8007350 <_printf_i+0x1d4>
 800719e:	2f58      	cmp	r7, #88	; 0x58
 80071a0:	f000 80a4 	beq.w	80072ec <_printf_i+0x170>
 80071a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80071ac:	e03a      	b.n	8007224 <_printf_i+0xa8>
 80071ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80071b2:	2b15      	cmp	r3, #21
 80071b4:	d8f6      	bhi.n	80071a4 <_printf_i+0x28>
 80071b6:	a101      	add	r1, pc, #4	; (adr r1, 80071bc <_printf_i+0x40>)
 80071b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071bc:	08007215 	.word	0x08007215
 80071c0:	08007229 	.word	0x08007229
 80071c4:	080071a5 	.word	0x080071a5
 80071c8:	080071a5 	.word	0x080071a5
 80071cc:	080071a5 	.word	0x080071a5
 80071d0:	080071a5 	.word	0x080071a5
 80071d4:	08007229 	.word	0x08007229
 80071d8:	080071a5 	.word	0x080071a5
 80071dc:	080071a5 	.word	0x080071a5
 80071e0:	080071a5 	.word	0x080071a5
 80071e4:	080071a5 	.word	0x080071a5
 80071e8:	08007337 	.word	0x08007337
 80071ec:	08007259 	.word	0x08007259
 80071f0:	08007319 	.word	0x08007319
 80071f4:	080071a5 	.word	0x080071a5
 80071f8:	080071a5 	.word	0x080071a5
 80071fc:	08007359 	.word	0x08007359
 8007200:	080071a5 	.word	0x080071a5
 8007204:	08007259 	.word	0x08007259
 8007208:	080071a5 	.word	0x080071a5
 800720c:	080071a5 	.word	0x080071a5
 8007210:	08007321 	.word	0x08007321
 8007214:	682b      	ldr	r3, [r5, #0]
 8007216:	1d1a      	adds	r2, r3, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	602a      	str	r2, [r5, #0]
 800721c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007220:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007224:	2301      	movs	r3, #1
 8007226:	e0a4      	b.n	8007372 <_printf_i+0x1f6>
 8007228:	6820      	ldr	r0, [r4, #0]
 800722a:	6829      	ldr	r1, [r5, #0]
 800722c:	0606      	lsls	r6, r0, #24
 800722e:	f101 0304 	add.w	r3, r1, #4
 8007232:	d50a      	bpl.n	800724a <_printf_i+0xce>
 8007234:	680e      	ldr	r6, [r1, #0]
 8007236:	602b      	str	r3, [r5, #0]
 8007238:	2e00      	cmp	r6, #0
 800723a:	da03      	bge.n	8007244 <_printf_i+0xc8>
 800723c:	232d      	movs	r3, #45	; 0x2d
 800723e:	4276      	negs	r6, r6
 8007240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007244:	230a      	movs	r3, #10
 8007246:	485e      	ldr	r0, [pc, #376]	; (80073c0 <_printf_i+0x244>)
 8007248:	e019      	b.n	800727e <_printf_i+0x102>
 800724a:	680e      	ldr	r6, [r1, #0]
 800724c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007250:	602b      	str	r3, [r5, #0]
 8007252:	bf18      	it	ne
 8007254:	b236      	sxthne	r6, r6
 8007256:	e7ef      	b.n	8007238 <_printf_i+0xbc>
 8007258:	682b      	ldr	r3, [r5, #0]
 800725a:	6820      	ldr	r0, [r4, #0]
 800725c:	1d19      	adds	r1, r3, #4
 800725e:	6029      	str	r1, [r5, #0]
 8007260:	0601      	lsls	r1, r0, #24
 8007262:	d501      	bpl.n	8007268 <_printf_i+0xec>
 8007264:	681e      	ldr	r6, [r3, #0]
 8007266:	e002      	b.n	800726e <_printf_i+0xf2>
 8007268:	0646      	lsls	r6, r0, #25
 800726a:	d5fb      	bpl.n	8007264 <_printf_i+0xe8>
 800726c:	881e      	ldrh	r6, [r3, #0]
 800726e:	2f6f      	cmp	r7, #111	; 0x6f
 8007270:	bf0c      	ite	eq
 8007272:	2308      	moveq	r3, #8
 8007274:	230a      	movne	r3, #10
 8007276:	4852      	ldr	r0, [pc, #328]	; (80073c0 <_printf_i+0x244>)
 8007278:	2100      	movs	r1, #0
 800727a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800727e:	6865      	ldr	r5, [r4, #4]
 8007280:	2d00      	cmp	r5, #0
 8007282:	bfa8      	it	ge
 8007284:	6821      	ldrge	r1, [r4, #0]
 8007286:	60a5      	str	r5, [r4, #8]
 8007288:	bfa4      	itt	ge
 800728a:	f021 0104 	bicge.w	r1, r1, #4
 800728e:	6021      	strge	r1, [r4, #0]
 8007290:	b90e      	cbnz	r6, 8007296 <_printf_i+0x11a>
 8007292:	2d00      	cmp	r5, #0
 8007294:	d04d      	beq.n	8007332 <_printf_i+0x1b6>
 8007296:	4615      	mov	r5, r2
 8007298:	fbb6 f1f3 	udiv	r1, r6, r3
 800729c:	fb03 6711 	mls	r7, r3, r1, r6
 80072a0:	5dc7      	ldrb	r7, [r0, r7]
 80072a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80072a6:	4637      	mov	r7, r6
 80072a8:	42bb      	cmp	r3, r7
 80072aa:	460e      	mov	r6, r1
 80072ac:	d9f4      	bls.n	8007298 <_printf_i+0x11c>
 80072ae:	2b08      	cmp	r3, #8
 80072b0:	d10b      	bne.n	80072ca <_printf_i+0x14e>
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	07de      	lsls	r6, r3, #31
 80072b6:	d508      	bpl.n	80072ca <_printf_i+0x14e>
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	6861      	ldr	r1, [r4, #4]
 80072bc:	4299      	cmp	r1, r3
 80072be:	bfde      	ittt	le
 80072c0:	2330      	movle	r3, #48	; 0x30
 80072c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80072ca:	1b52      	subs	r2, r2, r5
 80072cc:	6122      	str	r2, [r4, #16]
 80072ce:	464b      	mov	r3, r9
 80072d0:	4621      	mov	r1, r4
 80072d2:	4640      	mov	r0, r8
 80072d4:	f8cd a000 	str.w	sl, [sp]
 80072d8:	aa03      	add	r2, sp, #12
 80072da:	f7ff fedf 	bl	800709c <_printf_common>
 80072de:	3001      	adds	r0, #1
 80072e0:	d14c      	bne.n	800737c <_printf_i+0x200>
 80072e2:	f04f 30ff 	mov.w	r0, #4294967295
 80072e6:	b004      	add	sp, #16
 80072e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ec:	4834      	ldr	r0, [pc, #208]	; (80073c0 <_printf_i+0x244>)
 80072ee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80072f2:	6829      	ldr	r1, [r5, #0]
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80072fa:	6029      	str	r1, [r5, #0]
 80072fc:	061d      	lsls	r5, r3, #24
 80072fe:	d514      	bpl.n	800732a <_printf_i+0x1ae>
 8007300:	07df      	lsls	r7, r3, #31
 8007302:	bf44      	itt	mi
 8007304:	f043 0320 	orrmi.w	r3, r3, #32
 8007308:	6023      	strmi	r3, [r4, #0]
 800730a:	b91e      	cbnz	r6, 8007314 <_printf_i+0x198>
 800730c:	6823      	ldr	r3, [r4, #0]
 800730e:	f023 0320 	bic.w	r3, r3, #32
 8007312:	6023      	str	r3, [r4, #0]
 8007314:	2310      	movs	r3, #16
 8007316:	e7af      	b.n	8007278 <_printf_i+0xfc>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	f043 0320 	orr.w	r3, r3, #32
 800731e:	6023      	str	r3, [r4, #0]
 8007320:	2378      	movs	r3, #120	; 0x78
 8007322:	4828      	ldr	r0, [pc, #160]	; (80073c4 <_printf_i+0x248>)
 8007324:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007328:	e7e3      	b.n	80072f2 <_printf_i+0x176>
 800732a:	0659      	lsls	r1, r3, #25
 800732c:	bf48      	it	mi
 800732e:	b2b6      	uxthmi	r6, r6
 8007330:	e7e6      	b.n	8007300 <_printf_i+0x184>
 8007332:	4615      	mov	r5, r2
 8007334:	e7bb      	b.n	80072ae <_printf_i+0x132>
 8007336:	682b      	ldr	r3, [r5, #0]
 8007338:	6826      	ldr	r6, [r4, #0]
 800733a:	1d18      	adds	r0, r3, #4
 800733c:	6961      	ldr	r1, [r4, #20]
 800733e:	6028      	str	r0, [r5, #0]
 8007340:	0635      	lsls	r5, r6, #24
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	d501      	bpl.n	800734a <_printf_i+0x1ce>
 8007346:	6019      	str	r1, [r3, #0]
 8007348:	e002      	b.n	8007350 <_printf_i+0x1d4>
 800734a:	0670      	lsls	r0, r6, #25
 800734c:	d5fb      	bpl.n	8007346 <_printf_i+0x1ca>
 800734e:	8019      	strh	r1, [r3, #0]
 8007350:	2300      	movs	r3, #0
 8007352:	4615      	mov	r5, r2
 8007354:	6123      	str	r3, [r4, #16]
 8007356:	e7ba      	b.n	80072ce <_printf_i+0x152>
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	2100      	movs	r1, #0
 800735c:	1d1a      	adds	r2, r3, #4
 800735e:	602a      	str	r2, [r5, #0]
 8007360:	681d      	ldr	r5, [r3, #0]
 8007362:	6862      	ldr	r2, [r4, #4]
 8007364:	4628      	mov	r0, r5
 8007366:	f000 f8d9 	bl	800751c <memchr>
 800736a:	b108      	cbz	r0, 8007370 <_printf_i+0x1f4>
 800736c:	1b40      	subs	r0, r0, r5
 800736e:	6060      	str	r0, [r4, #4]
 8007370:	6863      	ldr	r3, [r4, #4]
 8007372:	6123      	str	r3, [r4, #16]
 8007374:	2300      	movs	r3, #0
 8007376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800737a:	e7a8      	b.n	80072ce <_printf_i+0x152>
 800737c:	462a      	mov	r2, r5
 800737e:	4649      	mov	r1, r9
 8007380:	4640      	mov	r0, r8
 8007382:	6923      	ldr	r3, [r4, #16]
 8007384:	47d0      	blx	sl
 8007386:	3001      	adds	r0, #1
 8007388:	d0ab      	beq.n	80072e2 <_printf_i+0x166>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	079b      	lsls	r3, r3, #30
 800738e:	d413      	bmi.n	80073b8 <_printf_i+0x23c>
 8007390:	68e0      	ldr	r0, [r4, #12]
 8007392:	9b03      	ldr	r3, [sp, #12]
 8007394:	4298      	cmp	r0, r3
 8007396:	bfb8      	it	lt
 8007398:	4618      	movlt	r0, r3
 800739a:	e7a4      	b.n	80072e6 <_printf_i+0x16a>
 800739c:	2301      	movs	r3, #1
 800739e:	4632      	mov	r2, r6
 80073a0:	4649      	mov	r1, r9
 80073a2:	4640      	mov	r0, r8
 80073a4:	47d0      	blx	sl
 80073a6:	3001      	adds	r0, #1
 80073a8:	d09b      	beq.n	80072e2 <_printf_i+0x166>
 80073aa:	3501      	adds	r5, #1
 80073ac:	68e3      	ldr	r3, [r4, #12]
 80073ae:	9903      	ldr	r1, [sp, #12]
 80073b0:	1a5b      	subs	r3, r3, r1
 80073b2:	42ab      	cmp	r3, r5
 80073b4:	dcf2      	bgt.n	800739c <_printf_i+0x220>
 80073b6:	e7eb      	b.n	8007390 <_printf_i+0x214>
 80073b8:	2500      	movs	r5, #0
 80073ba:	f104 0619 	add.w	r6, r4, #25
 80073be:	e7f5      	b.n	80073ac <_printf_i+0x230>
 80073c0:	08007cc1 	.word	0x08007cc1
 80073c4:	08007cd2 	.word	0x08007cd2

080073c8 <_sbrk_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	2300      	movs	r3, #0
 80073cc:	4d05      	ldr	r5, [pc, #20]	; (80073e4 <_sbrk_r+0x1c>)
 80073ce:	4604      	mov	r4, r0
 80073d0:	4608      	mov	r0, r1
 80073d2:	602b      	str	r3, [r5, #0]
 80073d4:	f7fa ff20 	bl	8002218 <_sbrk>
 80073d8:	1c43      	adds	r3, r0, #1
 80073da:	d102      	bne.n	80073e2 <_sbrk_r+0x1a>
 80073dc:	682b      	ldr	r3, [r5, #0]
 80073de:	b103      	cbz	r3, 80073e2 <_sbrk_r+0x1a>
 80073e0:	6023      	str	r3, [r4, #0]
 80073e2:	bd38      	pop	{r3, r4, r5, pc}
 80073e4:	20000260 	.word	0x20000260

080073e8 <__sread>:
 80073e8:	b510      	push	{r4, lr}
 80073ea:	460c      	mov	r4, r1
 80073ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f0:	f000 f8ae 	bl	8007550 <_read_r>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	bfab      	itete	ge
 80073f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80073fa:	89a3      	ldrhlt	r3, [r4, #12]
 80073fc:	181b      	addge	r3, r3, r0
 80073fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007402:	bfac      	ite	ge
 8007404:	6563      	strge	r3, [r4, #84]	; 0x54
 8007406:	81a3      	strhlt	r3, [r4, #12]
 8007408:	bd10      	pop	{r4, pc}

0800740a <__swrite>:
 800740a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800740e:	461f      	mov	r7, r3
 8007410:	898b      	ldrh	r3, [r1, #12]
 8007412:	4605      	mov	r5, r0
 8007414:	05db      	lsls	r3, r3, #23
 8007416:	460c      	mov	r4, r1
 8007418:	4616      	mov	r6, r2
 800741a:	d505      	bpl.n	8007428 <__swrite+0x1e>
 800741c:	2302      	movs	r3, #2
 800741e:	2200      	movs	r2, #0
 8007420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007424:	f000 f868 	bl	80074f8 <_lseek_r>
 8007428:	89a3      	ldrh	r3, [r4, #12]
 800742a:	4632      	mov	r2, r6
 800742c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007430:	81a3      	strh	r3, [r4, #12]
 8007432:	4628      	mov	r0, r5
 8007434:	463b      	mov	r3, r7
 8007436:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800743a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800743e:	f000 b817 	b.w	8007470 <_write_r>

08007442 <__sseek>:
 8007442:	b510      	push	{r4, lr}
 8007444:	460c      	mov	r4, r1
 8007446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800744a:	f000 f855 	bl	80074f8 <_lseek_r>
 800744e:	1c43      	adds	r3, r0, #1
 8007450:	89a3      	ldrh	r3, [r4, #12]
 8007452:	bf15      	itete	ne
 8007454:	6560      	strne	r0, [r4, #84]	; 0x54
 8007456:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800745a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800745e:	81a3      	strheq	r3, [r4, #12]
 8007460:	bf18      	it	ne
 8007462:	81a3      	strhne	r3, [r4, #12]
 8007464:	bd10      	pop	{r4, pc}

08007466 <__sclose>:
 8007466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800746a:	f000 b813 	b.w	8007494 <_close_r>
	...

08007470 <_write_r>:
 8007470:	b538      	push	{r3, r4, r5, lr}
 8007472:	4604      	mov	r4, r0
 8007474:	4608      	mov	r0, r1
 8007476:	4611      	mov	r1, r2
 8007478:	2200      	movs	r2, #0
 800747a:	4d05      	ldr	r5, [pc, #20]	; (8007490 <_write_r+0x20>)
 800747c:	602a      	str	r2, [r5, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	f7fa fd74 	bl	8001f6c <_write>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	d102      	bne.n	800748e <_write_r+0x1e>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	b103      	cbz	r3, 800748e <_write_r+0x1e>
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	bd38      	pop	{r3, r4, r5, pc}
 8007490:	20000260 	.word	0x20000260

08007494 <_close_r>:
 8007494:	b538      	push	{r3, r4, r5, lr}
 8007496:	2300      	movs	r3, #0
 8007498:	4d05      	ldr	r5, [pc, #20]	; (80074b0 <_close_r+0x1c>)
 800749a:	4604      	mov	r4, r0
 800749c:	4608      	mov	r0, r1
 800749e:	602b      	str	r3, [r5, #0]
 80074a0:	f7fa fe89 	bl	80021b6 <_close>
 80074a4:	1c43      	adds	r3, r0, #1
 80074a6:	d102      	bne.n	80074ae <_close_r+0x1a>
 80074a8:	682b      	ldr	r3, [r5, #0]
 80074aa:	b103      	cbz	r3, 80074ae <_close_r+0x1a>
 80074ac:	6023      	str	r3, [r4, #0]
 80074ae:	bd38      	pop	{r3, r4, r5, pc}
 80074b0:	20000260 	.word	0x20000260

080074b4 <_fstat_r>:
 80074b4:	b538      	push	{r3, r4, r5, lr}
 80074b6:	2300      	movs	r3, #0
 80074b8:	4d06      	ldr	r5, [pc, #24]	; (80074d4 <_fstat_r+0x20>)
 80074ba:	4604      	mov	r4, r0
 80074bc:	4608      	mov	r0, r1
 80074be:	4611      	mov	r1, r2
 80074c0:	602b      	str	r3, [r5, #0]
 80074c2:	f7fa fe83 	bl	80021cc <_fstat>
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	d102      	bne.n	80074d0 <_fstat_r+0x1c>
 80074ca:	682b      	ldr	r3, [r5, #0]
 80074cc:	b103      	cbz	r3, 80074d0 <_fstat_r+0x1c>
 80074ce:	6023      	str	r3, [r4, #0]
 80074d0:	bd38      	pop	{r3, r4, r5, pc}
 80074d2:	bf00      	nop
 80074d4:	20000260 	.word	0x20000260

080074d8 <_isatty_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	2300      	movs	r3, #0
 80074dc:	4d05      	ldr	r5, [pc, #20]	; (80074f4 <_isatty_r+0x1c>)
 80074de:	4604      	mov	r4, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	602b      	str	r3, [r5, #0]
 80074e4:	f7fa fe81 	bl	80021ea <_isatty>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d102      	bne.n	80074f2 <_isatty_r+0x1a>
 80074ec:	682b      	ldr	r3, [r5, #0]
 80074ee:	b103      	cbz	r3, 80074f2 <_isatty_r+0x1a>
 80074f0:	6023      	str	r3, [r4, #0]
 80074f2:	bd38      	pop	{r3, r4, r5, pc}
 80074f4:	20000260 	.word	0x20000260

080074f8 <_lseek_r>:
 80074f8:	b538      	push	{r3, r4, r5, lr}
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	4611      	mov	r1, r2
 8007500:	2200      	movs	r2, #0
 8007502:	4d05      	ldr	r5, [pc, #20]	; (8007518 <_lseek_r+0x20>)
 8007504:	602a      	str	r2, [r5, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	f7fa fe79 	bl	80021fe <_lseek>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	d102      	bne.n	8007516 <_lseek_r+0x1e>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	b103      	cbz	r3, 8007516 <_lseek_r+0x1e>
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	bd38      	pop	{r3, r4, r5, pc}
 8007518:	20000260 	.word	0x20000260

0800751c <memchr>:
 800751c:	4603      	mov	r3, r0
 800751e:	b510      	push	{r4, lr}
 8007520:	b2c9      	uxtb	r1, r1
 8007522:	4402      	add	r2, r0
 8007524:	4293      	cmp	r3, r2
 8007526:	4618      	mov	r0, r3
 8007528:	d101      	bne.n	800752e <memchr+0x12>
 800752a:	2000      	movs	r0, #0
 800752c:	e003      	b.n	8007536 <memchr+0x1a>
 800752e:	7804      	ldrb	r4, [r0, #0]
 8007530:	3301      	adds	r3, #1
 8007532:	428c      	cmp	r4, r1
 8007534:	d1f6      	bne.n	8007524 <memchr+0x8>
 8007536:	bd10      	pop	{r4, pc}

08007538 <__malloc_lock>:
 8007538:	4801      	ldr	r0, [pc, #4]	; (8007540 <__malloc_lock+0x8>)
 800753a:	f7ff bb13 	b.w	8006b64 <__retarget_lock_acquire_recursive>
 800753e:	bf00      	nop
 8007540:	20000254 	.word	0x20000254

08007544 <__malloc_unlock>:
 8007544:	4801      	ldr	r0, [pc, #4]	; (800754c <__malloc_unlock+0x8>)
 8007546:	f7ff bb0e 	b.w	8006b66 <__retarget_lock_release_recursive>
 800754a:	bf00      	nop
 800754c:	20000254 	.word	0x20000254

08007550 <_read_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4604      	mov	r4, r0
 8007554:	4608      	mov	r0, r1
 8007556:	4611      	mov	r1, r2
 8007558:	2200      	movs	r2, #0
 800755a:	4d05      	ldr	r5, [pc, #20]	; (8007570 <_read_r+0x20>)
 800755c:	602a      	str	r2, [r5, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	f7fa fe0c 	bl	800217c <_read>
 8007564:	1c43      	adds	r3, r0, #1
 8007566:	d102      	bne.n	800756e <_read_r+0x1e>
 8007568:	682b      	ldr	r3, [r5, #0]
 800756a:	b103      	cbz	r3, 800756e <_read_r+0x1e>
 800756c:	6023      	str	r3, [r4, #0]
 800756e:	bd38      	pop	{r3, r4, r5, pc}
 8007570:	20000260 	.word	0x20000260

08007574 <_init>:
 8007574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007576:	bf00      	nop
 8007578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800757a:	bc08      	pop	{r3}
 800757c:	469e      	mov	lr, r3
 800757e:	4770      	bx	lr

08007580 <_fini>:
 8007580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007582:	bf00      	nop
 8007584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007586:	bc08      	pop	{r3}
 8007588:	469e      	mov	lr, r3
 800758a:	4770      	bx	lr
