Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALU_tb_isim_beh.exe -prj D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALU_tb_beh.prj work.ALU_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/fullAdder.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/shift.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALCell.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity fullAdder [fulladder_default]
Compiling architecture dataflow of entity ALCell [alcell_default]
Compiling architecture dataflow of entity shift [shift_default]
Compiling architecture rtl of entity ALU [alu_default]
Compiling architecture behavior of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.5/ALU_vers2/ALU_tb_isim_beh.exe
Fuse Memory Usage: 29560 KB
Fuse CPU Usage: 467 ms
