#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov  2 09:57:35 2019
# Process ID: 12888
# Current directory: D:/A fall 2019/eecs31l/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16352 D:\A fall 2019\eecs31l\lab_3\lab_3.xpr
# Log file: D:/A fall 2019/eecs31l/lab_3/vivado.log
# Journal file: D:/A fall 2019/eecs31l/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/A fall 2019/eecs31l/lab_3/lab_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 733.391 ; gain = 53.926
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new
file mkdir {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new}
close [ open {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/MOD-32.vhd} w ]
add_files {{D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/MOD-32.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/MOD-32.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/MOD-32.vhd}}
file delete -force {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/MOD-32.vhd}
close [ open {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} w ]
add_files {{D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Count32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Count32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Count32_behav xil_defaultlib.Count32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 5 [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit count32 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 791.898 ; gain = 4.234
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Count32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Count32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Count32_behav xil_defaultlib.Count32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.count32
Built simulation snapshot Count32_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A -notrace
couldn't read file "D:/A": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  2 15:01:04 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 794.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Count32_behav -key {Behavioral:sim_1:Functional:Count32} -tclbatch {Count32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Count32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Count32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 808.785 ; gain = 14.410
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new
file mkdir {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new}
close [ open {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} w ]
add_files -fileset sim_1 {{D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd}}
update_compile_order -fileset sim_1
set_property top tb_counter32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
ERROR: [VRFC 10-486] character 'A' is not in type bit [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:69]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A -notrace
couldn't read file "D:/A": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  2 15:29:52 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter32_behav -key {Behavioral:sim_1:Functional:tb_counter32} -tclbatch {tb_counter32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_counter32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 826.945 ; gain = 8.645
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 850.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 850.605 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 850.605 ; gain = 0.000
add_force {/tb_counter32/QOUT} -radix bin {00000 0ns}
run all
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:44 . Memory (MB): peak = 850.605 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:01:46 . Memory (MB): peak = 850.605 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd, line 49. Unresolved signal "clk" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port clk does not match with type bit of component port [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:42]
ERROR: [VRFC 10-619] entity port clr does not match with type bit of component port [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:43]
ERROR: [VRFC 10-619] entity port ebl does not match with type bit of component port [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:44]
ERROR: [VRFC 10-619] entity port dir does not match with type bit of component port [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_counter32 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
ERROR: [VRFC 10-1471] type error near clk ; current type bit; expected type std_logic [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:54]
ERROR: [VRFC 10-1471] type error near clr ; current type bit; expected type std_logic [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:55]
ERROR: [VRFC 10-1471] type error near ebl ; current type bit; expected type std_logic [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:56]
ERROR: [VRFC 10-1471] type error near dir ; current type bit; expected type std_logic [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:57]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:39]
INFO: [VRFC 10-240] VHDL file D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 850.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 851.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 852.910 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 855.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 855.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 855.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 855.469 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 855.547 ; gain = 0.078
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 856.961 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 860.477 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 860.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
ERROR: [VRFC 10-91] clr is not declared [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:43]
ERROR: [VRFC 10-283] actual of formal out port qout cannot be an expression [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:43]
ERROR: [VRFC 10-91] clr is not declared [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:67]
ERROR: [VRFC 10-91] clr is not declared [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:71]
ERROR: [VRFC 10-91] clr is not declared [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:15]
INFO: [VRFC 10-240] VHDL file D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_counter_behav xil_defaultlib.test_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] up_down_counter remains a black-box since it has no binding entity [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.test_counter
Built simulation snapshot test_counter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A -notrace
couldn't read file "D:/A": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  3 12:32:27 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 860.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 860.477 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 860.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_counter
ERROR: [VRFC 10-1471] type error near reset ; current type std_logic; expected type boolean [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd:41]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd:29]
INFO: [VRFC 10-240] VHDL file D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_counter_behav xil_defaultlib.test_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.up_down_counter [up_down_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.test_counter
Built simulation snapshot test_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 860.477 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_counter_behav xil_defaultlib.test_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 860.477 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 860.477 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 860.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 860.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.477 ; gain = 0.000
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 29
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 29
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 36
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 35
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 34
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 33
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 32
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 31
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 30
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 29
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 36
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 35
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 34
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 33
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 32
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 30
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 29
remove_bps -file {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} -line 31
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 35
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 34
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 36
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 33
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 32
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 31
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 29
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd} 30
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sources_1/new/Count32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/A' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/A' in the design.

update_compile_order -fileset sources_1
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 54
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 56
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 42
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 43
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 41
add_bp {D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd} 45
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/A' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/A' in the design.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/lab_3/lab_3.srcs/sim_1/new/tb_counter32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a0d3b055330444158842cdfe5fef2265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter32_behav xil_defaultlib.tb_counter32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Count32 [count32_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_counter32
Built simulation snapshot tb_counter32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/A' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/A' in the design.

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 13:09:37 2019...
