INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-163] Analyzing VHDL file "F:/project_test/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
