

================================================================
== Vitis HLS Report for 'IGCN'
================================================================
* Date:           Thu Oct 27 18:21:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        IGCN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffv900-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133  |IGCN_Pipeline_VITIS_LOOP_12_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142  |IGCN_Pipeline_VITIS_LOOP_19_2  |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- IGCN_label0  |      120|      120|        12|          -|          -|    10|        no|
        | + t_label1    |       10|       10|         2|          -|          -|     5|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      74|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|      17|     129|    -|
|Memory           |        2|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|      79|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|      96|     320|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133  |IGCN_Pipeline_VITIS_LOOP_12_1  |        0|   0|  8|  59|    0|
    |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142  |IGCN_Pipeline_VITIS_LOOP_19_2  |        0|   0|  9|  70|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                                     |                               |        0|   0| 17| 129|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outputarr_U  |outputarr_RAM_AUTO_1R1W  |        1|  0|   0|    0|    50|   32|     1|         1600|
    |testarr_U    |testarr_RAM_AUTO_1R1W    |        1|  0|   0|    0|    50|   31|     1|         1550|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   100|   63|     2|         3150|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_226_p2   |         +|   0|  0|  14|           6|           3|
    |add_ln17_fu_174_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln5_fu_205_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln6_1_fu_211_p2  |         +|   0|  0|   7|           6|           6|
    |add_ln6_fu_216_p2    |         +|   0|  0|   7|           6|           6|
    |icmp_ln16_fu_168_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln5_fu_199_p2   |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          38|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  29|          7|    1|          7|
    |i_1_fu_74           |   9|          2|    4|          8|
    |i_3_reg_122         |   9|          2|    6|         12|
    |indvars_iv16_fu_70  |   9|          2|    6|         12|
    |outputarr_address0  |  13|          3|    6|         18|
    |outputarr_ce0       |  13|          3|    1|          3|
    |testarr_address0    |  13|          3|    6|         18|
    |testarr_ce0         |  13|          3|    1|          3|
    |testarr_we0         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 117|         27|   32|         83|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln17_reg_278                                       |   4|   0|    4|          0|
    |add_ln5_reg_301                                        |   6|   0|    6|          0|
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_74                                              |   4|   0|    4|          0|
    |i_3_reg_122                                            |   6|   0|    6|          0|
    |indvars_iv16_fu_70                                     |   6|   0|    6|          0|
    |shl_ln_reg_288                                         |   4|   0|    6|          2|
    |trunc_ln12_reg_270                                     |  31|   0|   31|          0|
    |zext_ln16_reg_283                                      |   4|   0|    6|          2|
    |zext_ln5_reg_293                                       |   6|   0|   64|         58|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  79|   0|  141|         62|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|test             |   in|   32|     ap_none|          test|       pointer|
|size             |   in|   32|     ap_none|          size|        scalar|
|output_r         |  out|   32|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.41ns)   --->   "%testarr = alloca i64 1" [IGCN/igcn.cpp:10]   --->   Operation 10 'alloca' 'testarr' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_1 : Operation 11 [1/1] (2.41ns)   --->   "%outputarr = alloca i64 1" [IGCN/igcn.cpp:11]   --->   Operation 11 'alloca' 'outputarr' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%test_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %test" [IGCN/igcn.cpp:13]   --->   Operation 12 'read' 'test_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %test_read" [IGCN/igcn.cpp:12]   --->   Operation 13 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (4.33ns)   --->   "%call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12" [IGCN/igcn.cpp:12]   --->   Operation 14 'call' 'call_ln12' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [IGCN/igcn.cpp:16]   --->   Operation 15 'store' 'store_ln16' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln16 = store i6 5, i6 %indvars_iv16" [IGCN/igcn.cpp:16]   --->   Operation 16 'store' 'store_ln16' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [IGCN/igcn.cpp:9]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12" [IGCN/igcn.cpp:12]   --->   Operation 24 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc10" [IGCN/igcn.cpp:16]   --->   Operation 25 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [IGCN/igcn.cpp:17]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.08ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i, i4 10" [IGCN/igcn.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.40ns)   --->   "%add_ln17 = add i4 %i, i4 1" [IGCN/igcn.cpp:17]   --->   Operation 29 'add' 'add_ln17' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc10.split, void %for.inc22.preheader" [IGCN/igcn.cpp:16]   --->   Operation 30 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i" [IGCN/igcn.cpp:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/ubuntu/VitisCodes/IGCN/solution1/directives.tcl:7]   --->   Operation 32 'specpipeline' 'specpipeline_ln7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [IGCN/igcn.cpp:16]   --->   Operation 33 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0" [IGCN/igcn.cpp:17]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.14ns)   --->   "%br_ln5 = br void %for.inc.i" [IGCN/igcn.cpp:5]   --->   Operation 35 'br' 'br_ln5' <Predicate = (!icmp_ln16)> <Delay = 1.14>
ST_3 : Operation 36 [2/2] (3.06ns)   --->   "%call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r"   --->   Operation 36 'call' 'call_ln0' <Predicate = (icmp_ln16)> <Delay = 3.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln5, void %for.inc.i.split, i6 0, void %for.inc10.split" [IGCN/igcn.cpp:5]   --->   Operation 37 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv16_load = load i6 %indvars_iv16" [IGCN/igcn.cpp:5]   --->   Operation 38 'load' 'indvars_iv16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i6 %i_3" [IGCN/igcn.cpp:5]   --->   Operation 39 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.20ns)   --->   "%icmp_ln5 = icmp_eq  i6 %i_3, i6 %indvars_iv16_load" [IGCN/igcn.cpp:5]   --->   Operation 40 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.51ns)   --->   "%add_ln5 = add i6 %i_3, i6 1" [IGCN/igcn.cpp:5]   --->   Operation 41 'add' 'add_ln5' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.i.split, void %_Z1tPiiS_.exit" [IGCN/igcn.cpp:5]   --->   Operation 42 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6_1 = add i6 %zext_ln16, i6 %i_3" [IGCN/igcn.cpp:6]   --->   Operation 43 'add' 'add_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln6 = add i6 %add_ln6_1, i6 %shl_ln" [IGCN/igcn.cpp:6]   --->   Operation 44 'add' 'add_ln6' <Predicate = (!icmp_ln5)> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %add_ln6" [IGCN/igcn.cpp:6]   --->   Operation 45 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%testarr_addr = getelementptr i31 %testarr, i64 0, i64 %zext_ln6" [IGCN/igcn.cpp:6]   --->   Operation 46 'getelementptr' 'testarr_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.41ns)   --->   "%testarr_load = load i6 %testarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 47 'load' 'testarr_load' <Predicate = (!icmp_ln5)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_4 : Operation 48 [1/1] (1.51ns)   --->   "%add_ln16 = add i6 %indvars_iv16_load, i6 5" [IGCN/igcn.cpp:16]   --->   Operation 48 'add' 'add_ln16' <Predicate = (icmp_ln5)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.14ns)   --->   "%store_ln16 = store i4 %add_ln17, i4 %i_1" [IGCN/igcn.cpp:16]   --->   Operation 49 'store' 'store_ln16' <Predicate = (icmp_ln5)> <Delay = 1.14>
ST_4 : Operation 50 [1/1] (1.14ns)   --->   "%store_ln16 = store i6 %add_ln16, i6 %indvars_iv16" [IGCN/igcn.cpp:16]   --->   Operation 50 'store' 'store_ln16' <Predicate = (icmp_ln5)> <Delay = 1.14>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc10" [IGCN/igcn.cpp:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/home/ubuntu/VitisCodes/IGCN/solution1/directives.tcl:8]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [IGCN/igcn.cpp:5]   --->   Operation 53 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (2.41ns)   --->   "%testarr_load = load i6 %testarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 54 'load' 'testarr_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %testarr_load, i1 0" [IGCN/igcn.cpp:6]   --->   Operation 55 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%outputarr_addr = getelementptr i32 %outputarr, i64 0, i64 %zext_ln5" [IGCN/igcn.cpp:6]   --->   Operation 56 'getelementptr' 'outputarr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.41ns)   --->   "%store_ln6 = store i32 %shl_ln6, i6 %outputarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 57 'store' 'store_ln6' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc.i" [IGCN/igcn.cpp:5]   --->   Operation 58 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.41>
ST_6 : Operation 59 [1/2] (2.41ns)   --->   "%call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [IGCN/igcn.cpp:24]   --->   Operation 60 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv16          (alloca           ) [ 0111110]
i_1                   (alloca           ) [ 0111110]
size_read             (read             ) [ 0011111]
testarr               (alloca           ) [ 0011110]
outputarr             (alloca           ) [ 0011111]
test_read             (read             ) [ 0000000]
trunc_ln12            (trunc            ) [ 0010000]
store_ln16            (store            ) [ 0000000]
store_ln16            (store            ) [ 0000000]
spectopmodule_ln9     (spectopmodule    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
call_ln12             (call             ) [ 0000000]
br_ln16               (br               ) [ 0000000]
i                     (load             ) [ 0000000]
icmp_ln16             (icmp             ) [ 0001110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
add_ln17              (add              ) [ 0000110]
br_ln16               (br               ) [ 0000000]
zext_ln16             (zext             ) [ 0000110]
specpipeline_ln7      (specpipeline     ) [ 0000000]
specloopname_ln16     (specloopname     ) [ 0000000]
shl_ln                (bitconcatenate   ) [ 0000110]
br_ln5                (br               ) [ 0001110]
i_3                   (phi              ) [ 0000100]
indvars_iv16_load     (load             ) [ 0000000]
zext_ln5              (zext             ) [ 0000010]
icmp_ln5              (icmp             ) [ 0001110]
add_ln5               (add              ) [ 0001110]
br_ln5                (br               ) [ 0000000]
add_ln6_1             (add              ) [ 0000000]
add_ln6               (add              ) [ 0000000]
zext_ln6              (zext             ) [ 0000000]
testarr_addr          (getelementptr    ) [ 0000010]
add_ln16              (add              ) [ 0000000]
store_ln16            (store            ) [ 0000000]
store_ln16            (store            ) [ 0000000]
br_ln16               (br               ) [ 0000000]
speclooptripcount_ln8 (speclooptripcount) [ 0000000]
specloopname_ln5      (specloopname     ) [ 0000000]
testarr_load          (load             ) [ 0000000]
shl_ln6               (bitconcatenate   ) [ 0000000]
outputarr_addr        (getelementptr    ) [ 0000000]
store_ln6             (store            ) [ 0000000]
br_ln5                (br               ) [ 0001110]
call_ln0              (call             ) [ 0000000]
ret_ln24              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IGCN_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IGCN_Pipeline_VITIS_LOOP_19_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="indvars_iv16_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv16/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="testarr_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="testarr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outputarr_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputarr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="size_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="test_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="testarr_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="testarr_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="testarr_load/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outputarr_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="1"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputarr_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln6_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/5 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_3_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_3_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="31" slack="0"/>
<pin id="137" dir="0" index="3" bw="31" slack="0"/>
<pin id="138" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln12_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln16_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln16_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="2"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln16_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln17_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln16_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_ln_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvars_iv16_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="3"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv16_load/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln5_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln6_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_1/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="1"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln16_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln16_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="0" index="1" bw="4" slack="3"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln16_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="3"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="31" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvars_iv16_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv16 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="size_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln12_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="1"/>
<pin id="272" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_ln17_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="283" class="1005" name="zext_ln16_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="288" class="1005" name="shl_ln_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="1"/>
<pin id="290" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="293" class="1005" name="zext_ln5_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln5_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="306" class="1005" name="testarr_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="testarr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="86" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="78" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="153"><net_src comp="92" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="165" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="198"><net_src comp="126" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="126" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="126" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="126" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="230"><net_src comp="192" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="240"><net_src comp="226" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="104" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="253"><net_src comp="70" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="260"><net_src comp="74" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="267"><net_src comp="86" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="273"><net_src comp="150" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="281"><net_src comp="174" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="286"><net_src comp="180" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="291"><net_src comp="184" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="296"><net_src comp="195" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="304"><net_src comp="205" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="309"><net_src comp="98" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 6 }
 - Input state : 
	Port: IGCN : test | {1 }
	Port: IGCN : size | {1 }
  - Chain level:
	State 1
		call_ln12 : 1
		store_ln16 : 1
		store_ln16 : 1
	State 2
	State 3
		icmp_ln16 : 1
		add_ln17 : 1
		br_ln16 : 2
		zext_ln16 : 1
		shl_ln : 1
	State 4
		zext_ln5 : 1
		icmp_ln5 : 1
		add_ln5 : 1
		br_ln5 : 2
		add_ln6_1 : 1
		add_ln6 : 2
		zext_ln6 : 3
		testarr_addr : 4
		testarr_load : 5
		add_ln16 : 1
		store_ln16 : 2
	State 5
		shl_ln6 : 1
		store_ln6 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133 |    0    |    6    |    32   |
|          | grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142 |  1.146  |    12   |    41   |
|----------|------------------------------------------|---------|---------|---------|
|          |              add_ln17_fu_174             |    0    |    0    |    13   |
|          |              add_ln5_fu_205              |    0    |    0    |    14   |
|    add   |             add_ln6_1_fu_211             |    0    |    0    |    7    |
|          |              add_ln6_fu_216              |    0    |    0    |    7    |
|          |              add_ln16_fu_226             |    0    |    0    |    14   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln16_fu_168             |    0    |    0    |    9    |
|          |              icmp_ln5_fu_199             |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|
|   read   |           size_read_read_fu_86           |    0    |    0    |    0    |
|          |           test_read_read_fu_92           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln12_fu_150            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             zext_ln16_fu_180             |    0    |    0    |    0    |
|   zext   |              zext_ln5_fu_195             |    0    |    0    |    0    |
|          |              zext_ln6_fu_221             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|               shl_ln_fu_184              |    0    |    0    |    0    |
|          |              shl_ln6_fu_241              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |  1.146  |    18   |   147   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|outputarr|    1   |    0   |    0   |    0   |
| testarr |    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln17_reg_278  |    4   |
|   add_ln5_reg_301  |    6   |
|     i_1_reg_257    |    4   |
|     i_3_reg_122    |    6   |
|indvars_iv16_reg_250|    6   |
|   shl_ln_reg_288   |    6   |
|  size_read_reg_264 |   32   |
|testarr_addr_reg_306|    6   |
| trunc_ln12_reg_270 |   31   |
|  zext_ln16_reg_283 |    6   |
|  zext_ln5_reg_293  |   64   |
+--------------------+--------+
|        Total       |   171  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_104            |  p0  |   2  |   6  |   12   ||    9    |
| grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133 |  p1  |   2  |  32  |   64   ||    9    |
| grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133 |  p3  |   2  |  31  |   62   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   138  ||  3.438  ||    27   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   18   |   147  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |   171  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   189  |   174  |    0   |
+-----------+--------+--------+--------+--------+--------+
