// Seed: 480152495
module module_0 (
    input  tri  id_0,
    output wire id_1
);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6#(
        .id_17(1 - 1),
        .id_18(id_17)
    ),
    input supply1 id_7,
    output uwire id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    output wire id_15
);
  wire id_19, id_20, id_21, id_22;
  module_0(
      id_9, id_1
  );
endmodule
