;redcode
;assert 1
	SPL 0, <412
	ADD #272, <1
	MOV -1, <-20
	MOV -507, <-20
	ADD 121, 100
	SUB 12, @310
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP <121, #906
	CMP @13, 9
	SUB -207, <-121
	SPL 0, <-742
	SLT @-127, 100
	SLT @-127, 100
	SUB #270, 0
	MOV -1, <-20
	MOV -11, <-25
	SUB -130, 9
	SUB #30, 69
	MOV -11, <-25
	SLT @-127, 100
	SUB 22, @12
	SUB 13, 0
	SUB 0, @212
	SUB 0, @12
	SUB 13, 0
	JMP <121, #906
	SPL 0, <-742
	ADD -130, 9
	CMP @121, 106
	SPL 0, <-742
	ADD -130, 9
	DAT #0, <-742
	SPL 0, <-742
	JMP -1, @-20
	CMP @127, -106
	CMP @127, -106
	CMP @127, -106
	SUB 22, @12
	SPL 0, <412
	SLT 709, @-67
	SPL 0, <412
	ADD #272, <1
	SLT 709, @-67
	MOV -1, <-20
	SUB 12, @310
	MOV -1, <-20
	MOV -507, <-20
	ADD 121, 100
