

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Mon Mar 30 22:58:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32803|  32803|  32803|  32803|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop                              |  32802|  32802|      5467|          -|          -|     6|    no    |
        | + conv_layer1_kernel_1_loop_conv_layer1_kernel_2_loop  |   4502|   4502|         8|          5|          1|   900|    yes   |
        | + conv_layer1_relu_outer_loop                          |    960|    960|        32|          -|          -|    30|    no    |
        |  ++ conv_layer1_relu_inner_loop                        |     30|     30|         2|          -|          -|    15|    no    |
        +--------------------------------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1988|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      35|      10|
|Multiplexer      |        -|      -|       -|     257|
|Register         |        -|      -|     426|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     461|    2255|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U         |conv_layer1_conv_1_biases_V         |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_0_U    |conv_layer1_conv_1_weights_V_0_0    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_1_U  |conv_layer1_conv_1_weights_V_0_0_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_0_2_U  |conv_layer1_conv_1_weights_V_0_0_2  |        0|  2|   1|     6|    2|     1|           12|
    |conv_1_weights_V_0_1_U    |conv_layer1_conv_1_weights_V_0_1    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_1_1_U  |conv_layer1_conv_1_weights_V_0_1_1  |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_1_2_U  |conv_layer1_conv_1_weights_V_0_1_2  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_U    |conv_layer1_conv_1_weights_V_0_2    |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_1_U  |conv_layer1_conv_1_weights_V_0_2_1  |        0|  4|   1|     6|    4|     1|           24|
    |conv_1_weights_V_0_2_2_U  |conv_layer1_conv_1_weights_V_0_2_2  |        0|  3|   1|     6|    3|     1|           18|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                    |        0| 35|  10|    60|   35|    10|          210|
    +--------------------------+------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_0_0_1_fu_827_p2             |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_0_2_fu_1030_p2            |     *    |      0|  0|  41|           2|           8|
    |r_V_12_0_1_1_fu_1339_p2            |     *    |      0|  0|  41|           3|           8|
    |r_V_12_0_1_2_fu_1412_p2            |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_1_fu_1107_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_2_1_fu_1735_p2            |     *    |      0|  0|  41|           4|           8|
    |r_V_12_0_2_2_fu_1978_p2            |     *    |      0|  0|  41|           3|           8|
    |r_V_12_0_2_fu_1666_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_s_fu_758_p2                    |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_0_0_1_fu_949_p2     |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_0_2_fu_1089_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_1_fu_1508_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_2_fu_1595_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_1_fu_1268_p2      |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_1_fu_1907_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_2_fu_2148_p2    |     +    |      0|  0|  15|           8|           8|
    |accumulation_V_0_2_fu_1820_p2      |     +    |      0|  0|  15|           8|           8|
    |col_3_1_fu_2431_p2                 |     +    |      0|  0|  15|           2|           5|
    |indvar_flatten_next_fu_613_p2      |     +    |      0|  0|  17|          10|           1|
    |p_5_fu_483_p2                      |     +    |      0|  0|  12|           3|           1|
    |p_Val2_21_fu_2231_p2               |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_fu_793_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_1_fu_862_p2          |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_0_2_fu_1057_p2         |     +    |      0|  0|  15|           6|           6|
    |p_Val2_29_0_1_1_fu_1378_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_2_fu_1447_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_1_fu_1142_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_1_fu_1770_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_2_fu_2017_p2         |     +    |      0|  0|  15|           8|           8|
    |p_Val2_29_0_2_fu_1701_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_593_p2                 |     +    |      0|  0|  10|           2|           2|
    |ret_V_0_0_1_fu_935_p2              |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_0_2_fu_1075_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_1_fu_1494_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_2_fu_1581_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_1_fu_1254_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_1_fu_1893_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_2_fu_2134_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_0_2_fu_1806_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_7_fu_2218_p2                 |     +    |      0|  0|  16|           9|           9|
    |row_3_fu_2364_p2                   |     +    |      0|  0|  15|           5|           1|
    |tmp_103_fu_912_p2                  |     +    |      0|  0|  11|          13|          13|
    |tmp_104_fu_2374_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_106_fu_2421_p2                 |     +    |      0|  0|  20|          13|          13|
    |tmp_45_fu_647_p2                   |     +    |      0|  0|  15|           2|           5|
    |tmp_71_0_2_mid1_fu_736_p2          |     +    |      0|  0|  15|           2|           5|
    |tmp_71_0_s_fu_723_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp_83_0_0_2_fu_892_p2             |     +    |      0|  0|  15|           1|           5|
    |tmp_91_fu_633_p2                   |     +    |      0|  0|  15|           2|           5|
    |tmp_92_fu_696_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp_105_fu_2395_p2                 |     -    |      0|  0|  20|          13|          13|
    |tmp_90_fu_527_p2                   |     -    |      0|  0|  16|           9|           9|
    |tmp_93_fu_717_p2                   |     -    |      0|  0|  11|          13|          13|
    |p_demorgan_fu_2122_p2              |    and   |      0|  0|  16|          16|          16|
    |tmp_222_fu_2340_p2                 |    and   |      0|  0|  16|          16|          16|
    |underflow_0_0_1_fu_967_p2          |    and   |      0|  0|   6|           1|           1|
    |underflow_0_0_2_fu_1206_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_1_fu_1526_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_2_fu_1614_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_1_fu_1287_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_1_fu_1926_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_2_fu_2166_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_0_2_fu_1838_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_s_fu_2250_p2             |    and   |      0|  0|   6|           1|           1|
    |exitcond2_fu_619_p2                |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_477_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_2358_p2               |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_flatten_fu_607_p2         |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_2401_p2                |   icmp   |      0|  0|  11|           5|           3|
    |tmp_205_fu_2066_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_56_fu_2445_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_70_1_fu_2483_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_221_fu_2116_p2                 |   lshr   |      0|  0|  35|           2|          16|
    |brmerge18_fu_2268_p2               |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_1_fu_985_p2          |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_0_2_fu_1220_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_1_fu_1544_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_2_fu_1632_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_1_fu_1305_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_1_fu_1944_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_2_fu_2184_p2         |    or    |      0|  0|   6|           1|           1|
    |brmerge39_0_2_fu_1856_p2           |    or    |      0|  0|   6|           1|           1|
    |tmp_50_fu_2060_p2                  |    or    |      0|  0|   6|           4|           3|
    |col_mid2_fu_625_p3                 |  select  |      0|  0|   5|           1|           1|
    |p_0306_1_fu_2290_p3                |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_1_fu_1007_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_0_2_fu_1239_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_1_fu_1566_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_2_fu_1654_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_1_fu_1327_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_1_fu_1966_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_2_fu_2206_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0461_5_0_2_fu_1878_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0514_2_fu_2451_p3                |  select  |      0|  0|   7|           1|           7|
    |p_5_0_0_1_fu_999_p3                |  select  |      0|  0|   9|           1|           9|
    |p_5_0_0_2_fu_1232_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_1_fu_1558_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_2_fu_1646_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_1_fu_1319_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_1_fu_1958_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_2_fu_2198_p3               |  select  |      0|  0|   9|           1|           9|
    |p_5_0_2_fu_1870_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_Val2_24_fu_815_p3                |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_0_1_fu_884_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_1_fu_1400_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_2_fu_1469_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_1_fu_1164_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_1_fu_1792_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_2_fu_2039_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_30_0_2_fu_1723_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_cast_fu_581_p3              |  select  |      0|  0|   2|           1|           2|
    |p_mux7_0_0_1_fu_991_p3             |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_0_2_fu_1225_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_1_fu_1550_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_2_fu_1638_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_1_fu_1311_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_1_fu_1950_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_2_fu_2190_p3            |  select  |      0|  0|   8|           1|           7|
    |p_mux7_0_2_fu_1862_p3              |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_2274_p3                   |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_2282_p3                     |  select  |      0|  0|   9|           1|           9|
    |p_v4_fu_1172_p3                    |  select  |      0|  0|   5|           1|           5|
    |p_v_fu_729_p3                      |  select  |      0|  0|   5|           1|           5|
    |phitmp_0_0_1_fu_876_p3             |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_1_fu_1392_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_2_fu_1461_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_1_fu_1156_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_1_fu_1784_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_2_fu_2031_p3            |  select  |      0|  0|   8|           1|           8|
    |phitmp_0_2_fu_1715_p3              |  select  |      0|  0|   8|           1|           8|
    |phitmp_fu_807_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_210_fu_2080_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_211_fu_2088_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_212_fu_2307_p3                 |  select  |      0|  0|   5|           1|           5|
    |tmp_219_fu_2333_p3                 |  select  |      0|  0|  16|           1|          16|
    |tmp_52_mid2_v_fu_639_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_71_s_fu_2489_p3                |  select  |      0|  0|   7|           1|           7|
    |mask_fu_2348_p2                    |    shl   |      0|  0|   6|           1|           2|
    |tmp_217_fu_2317_p2                 |    shl   |      0|  0|  35|          16|          16|
    |tmp_220_fu_2110_p2                 |    shl   |      0|  0|  35|           2|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   6|           1|           2|
    |brmerge38_0_0_1_fu_973_p2          |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_0_2_fu_1211_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_1_fu_1532_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_2_fu_1620_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_1_fu_1293_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_1_fu_1932_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_2_fu_2172_p2         |    xor   |      0|  0|   6|           1|           1|
    |brmerge38_0_2_fu_1844_p2           |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_2256_p2                 |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i122_0_not_1_fu_1626_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_2_fu_1850_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_3_fu_1938_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_4_fu_2178_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_5_fu_1538_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_8_fu_1215_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_9_fu_1299_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_fu_979_p2     |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_i_i77_0_s_fu_2262_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_209_fu_2302_p2                 |    xor   |      0|  0|   6|           5|           4|
    |tmp_213_fu_2096_p2                 |    xor   |      0|  0|   6|           5|           4|
    |tmp_46_fu_2244_p2                  |    xor   |      0|  0|   6|           1|           2|
    |tmp_68_cast_cast_fu_2047_p2        |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_1_fu_961_p2             |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_0_2_fu_1201_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_1_fu_1520_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_2_fu_1608_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_1_fu_1281_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_1_fu_1920_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_2_fu_2160_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_92_0_2_fu_1832_p2              |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1988|         582|        1003|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_col_phi_fu_448_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_425_p4  |   9|          2|   10|         20|
    |ap_phi_mux_row_phi_fu_436_p4             |   9|          2|    5|         10|
    |col2_reg_466                             |   9|          2|    5|         10|
    |col_reg_444                              |   9|          2|    5|         10|
    |indvar_flatten_reg_421                   |   9|          2|   10|         20|
    |input_V_address0                         |  33|          6|   10|         60|
    |input_V_address1                         |  27|          5|   10|         50|
    |output_V_address0                        |  21|          4|   12|         48|
    |output_V_d0                              |  15|          3|   16|         48|
    |output_V_we0                             |  15|          3|    2|          6|
    |p_reg_409                                |   9|          2|    3|          6|
    |row1_reg_455                             |   9|          2|    5|         10|
    |row_reg_432                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 257|         54|  105|        333|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |accumulation_V_0_0_2_reg_2751            |   8|   0|    8|          0|
    |ap_CS_fsm                                |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |col2_reg_466                             |   5|   0|    5|          0|
    |col_3_1_reg_2891                         |   5|   0|    5|          0|
    |col_mid2_reg_2644                        |   5|   0|    5|          0|
    |col_reg_444                              |   5|   0|    5|          0|
    |exitcond2_reg_2638                       |   1|   0|    1|          0|
    |exitcond_flatten_reg_2629                |   1|   0|    1|          0|
    |exitcond_flatten_reg_2629_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_next_reg_2633             |  10|   0|   10|          0|
    |indvar_flatten_reg_421                   |  10|   0|   10|          0|
    |lhs_V_reg_2624                           |   9|   0|    9|          0|
    |mask_reg_2865                            |   2|   0|    2|          0|
    |output_V_addr_reg_2886                   |  12|   0|   12|          0|
    |p_0461_5_0_1_2_reg_2808                  |   8|   0|    8|          0|
    |p_0461_5_0_1_reg_2785                    |   8|   0|    8|          0|
    |p_0461_5_0_2_1_reg_2826                  |   8|   0|    8|          0|
    |p_5_reg_2513                             |   3|   0|    3|          0|
    |p_Val2_22_cast_reg_2619                  |   8|   0|    8|          0|
    |p_Val2_24_reg_2705                       |   8|   0|    8|          0|
    |p_Val2_30_0_0_1_reg_2711                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_1_reg_2791                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_2_reg_2797                 |   8|   0|    8|          0|
    |p_Val2_30_0_1_reg_2764                   |   8|   0|    8|          0|
    |p_Val2_30_0_2_1_reg_2820                 |   8|   0|    8|          0|
    |p_Val2_30_0_2_2_reg_2832                 |   8|   0|    8|          0|
    |p_Val2_30_0_2_reg_2814                   |   8|   0|    8|          0|
    |p_demorgan_reg_2855                      |  16|   0|   16|          0|
    |p_reg_409                                |   3|   0|    3|          0|
    |p_v4_reg_2770                            |   5|   0|    5|          0|
    |p_v_reg_2688                             |   5|   0|    5|          0|
    |row1_reg_455                             |   5|   0|    5|          0|
    |row_3_reg_2873                           |   5|   0|    5|          0|
    |row_reg_432                              |   5|   0|    5|          0|
    |tmp_103_reg_2729                         |  13|   0|   13|          0|
    |tmp_103_reg_2729_pp0_iter1_reg           |  13|   0|   13|          0|
    |tmp_105_reg_2878                         |  13|   0|   13|          0|
    |tmp_169_reg_2744                         |   1|   0|    1|          0|
    |tmp_170_reg_2757                         |   1|   0|    1|          0|
    |tmp_203_reg_2673                         |   1|   0|    1|          0|
    |tmp_204_reg_2678                         |   4|   0|    4|          0|
    |tmp_205_reg_2843                         |   1|   0|    1|          0|
    |tmp_206_reg_2849                         |   1|   0|    5|          4|
    |tmp_222_reg_2860                         |  16|   0|   16|          0|
    |tmp_42_reg_2574                          |  12|   0|   12|          0|
    |tmp_45_reg_2657                          |   5|   0|    5|          0|
    |tmp_52_mid2_v_reg_2651                   |   5|   0|    5|          0|
    |tmp_68_cast_cast_reg_2838                |   1|   0|    1|          0|
    |tmp_71_0_2_mid1_reg_2695                 |   5|   0|    5|          0|
    |tmp_71_0_s_reg_2683                      |   5|   0|    5|          0|
    |tmp_83_0_0_2_reg_2717                    |   5|   0|    5|          0|
    |tmp_86_0_0_1_reg_2579                    |  12|   0|   12|          0|
    |tmp_86_0_0_2_cast_reg_2584               |   2|   0|   10|          8|
    |tmp_86_0_1_1_cast_reg_2594               |  11|   0|   11|          0|
    |tmp_86_0_1_2_reg_2599                    |  12|   0|   12|          0|
    |tmp_86_0_1_reg_2589                      |  12|   0|   12|          0|
    |tmp_86_0_2_1_reg_2609                    |  12|   0|   12|          0|
    |tmp_86_0_2_2_cast_reg_2614               |  11|   0|   11|          0|
    |tmp_86_0_2_reg_2604                      |  12|   0|   12|          0|
    |tmp_91_cast_reg_2568                     |   9|   0|   10|          1|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 426|   0|  439|         13|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|input_V_address1   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce1        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q1         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   16|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |   16|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

