#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-notice' '-line' '+lint=all,noVCDE,noNS,noSVA-UA' '-sverilog' '-timescale=1ns/10ps' '-debug' '-R' '+define+FSDB' '-debug_access' '-o' 'pc_reg_tb.tb' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/pc_reg.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/IF/sim/pc_reg_tb.v' '-top' 'pc_reg_tb' '-l' 'run.log' 2>&1
