// Seed: 3736766777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  timeunit 1ps;
  wire id_7;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2
);
  assign id_4 = id_2;
endmodule
module module_3 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    output tri1 id_11
);
  assign id_11 = !1;
  module_2(
      id_8, id_0, id_8
  );
endmodule
