\hypertarget{classscheduler}{
\section{scheduler Class Reference}
\label{classscheduler}\index{scheduler@{scheduler}}
}


{\ttfamily \#include $<$schedulers.h$>$}



Inheritance diagram for scheduler:


Collaboration diagram for scheduler:
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classscheduler_a68dfbdb71ea0d6ede1229f20536a5485}{scheduler} (\hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&decode\_\-to\_\-scheduler\_\-port, \hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&execution\_\-to\_\-scheduler\_\-port, \hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&memory\_\-to\_\-scheduler\_\-port, \hyperlink{classport}{port}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ \&scheduler\_\-to\_\-execution\_\-port, \hyperlink{classCAMtable}{CAMtable}$<$ \hyperlink{classdynInstruction}{dynInstruction} $\ast$ $>$ $\ast$iROB, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} scheduler\_\-width, \hyperlink{classsysClock}{sysClock} $\ast$\hyperlink{g__objs_8h_afc4784c140eed1743728e83840e91c12}{clk}, string stage\_\-name)
\item 
\hyperlink{classscheduler_a4a0e4c12027ab0a23d8aa9e6d9e87ae0}{$\sim$scheduler} ()
\item 
void \hyperlink{classscheduler_a9d66babacf114134d5511492c5cbdc18}{doSCHEDULER} ()
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classscheduler_a68dfbdb71ea0d6ede1229f20536a5485}{
\index{scheduler@{scheduler}!scheduler@{scheduler}}
\index{scheduler@{scheduler}!scheduler@{scheduler}}
\subsubsection[{scheduler}]{\setlength{\rightskip}{0pt plus 5cm}scheduler::scheduler (
\begin{DoxyParamCaption}
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{decode\_\-to\_\-scheduler\_\-port, }
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{execution\_\-to\_\-scheduler\_\-port, }
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{memory\_\-to\_\-scheduler\_\-port, }
\item[{{\bf port}$<$ {\bf dynInstruction} $\ast$ $>$ \&}]{scheduler\_\-to\_\-execution\_\-port, }
\item[{{\bf CAMtable}$<$ {\bf dynInstruction} $\ast$ $>$ $\ast$}]{iROB, }
\item[{{\bf WIDTH}}]{scheduler\_\-width, }
\item[{{\bf sysClock} $\ast$}]{clk, }
\item[{string}]{stage\_\-name}
\end{DoxyParamCaption}
)}}
\label{classscheduler_a68dfbdb71ea0d6ede1229f20536a5485}

\begin{DoxyCode}
        : stage (scheduler_width, stage_name, g_cfg->_root["cpu"]["backend"]["ino
      _pipe"]["schedule"], clk),
      //_iWindow (iWin_length, CAM_ARRAY, iWin_rd_port, iWin_wr_port, "iWindow") 
      - TODO fix this
      _iWindow (clk, g_cfg->_root["cpu"]["backend"]["table"]["iWindow"], "iWindow
      "),
      s_mem_fwd_cnt (g_stats.newScalarStat (stage_name, "mem_fwd_cnt", "Number of
       memory forwarding events"+stage_name, 0, PRINT_ZERO)),
      s_alu_fwd_cnt (g_stats.newScalarStat (stage_name, "alu_fwd_cnt", "Number of
       ALU forwarding events"+stage_name, 0, PRINT_ZERO))
{
    _decode_to_scheduler_port = &decode_to_scheduler_port;
    _execution_to_scheduler_port = &execution_to_scheduler_port;
    _memory_to_scheduler_port = &memory_to_scheduler_port;
        _scheduler_to_execution_port  = &scheduler_to_execution_port;
    _iROB = iROB;
}
\end{DoxyCode}
\hypertarget{classscheduler_a4a0e4c12027ab0a23d8aa9e6d9e87ae0}{
\index{scheduler@{scheduler}!$\sim$scheduler@{$\sim$scheduler}}
\index{$\sim$scheduler@{$\sim$scheduler}!scheduler@{scheduler}}
\subsubsection[{$\sim$scheduler}]{\setlength{\rightskip}{0pt plus 5cm}scheduler::$\sim$scheduler (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classscheduler_a4a0e4c12027ab0a23d8aa9e6d9e87ae0}

\begin{DoxyCode}
{}
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classscheduler_a9d66babacf114134d5511492c5cbdc18}{
\index{scheduler@{scheduler}!doSCHEDULER@{doSCHEDULER}}
\index{doSCHEDULER@{doSCHEDULER}!scheduler@{scheduler}}
\subsubsection[{doSCHEDULER}]{\setlength{\rightskip}{0pt plus 5cm}void scheduler::doSCHEDULER (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classscheduler_a9d66babacf114134d5511492c5cbdc18}

\begin{DoxyCode}
                             {
    dbg.print (DBG_SCHEDULER, "%s: (cyc: %d)\n", _stage_name.c_str (), _clk->now 
      ());
    /* STAT */
    regStat ();
    PIPE_ACTIVITY pipe_stall = PIPE_STALL;

    /* SQUASH HANDLING */
    if (g_var.g_pipe_state == PIPE_FLUSH) { squash (); }
    if (!(g_var.g_pipe_state == PIPE_WAIT_FLUSH || g_var.g_pipe_state == 
      PIPE_FLUSH)) {
        pipe_stall = schedulerImpl ();
    }
    if (g_cfg->isEnFwd ()) manageCDB ();

    /* STAT */
    if (pipe_stall == PIPE_STALL) s_stall_cycles++;
}
\end{DoxyCode}


Here is the call graph for this function:




Here is the caller graph for this function:




The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2schedulers_8h}{schedulers.h}\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2schedulers_8cpp}{schedulers.cpp}\end{DoxyCompactItemize}
