-intstyle "ise" -incremental -i "C:/HDL/OVL/std_ovl_v2p8" -d "OVL_VERILOG" -d "OVL_ASSERT_ON" -d "OVL_FINISH_OFF" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/HDL/FndtnISEWork/Zynq-7000/ZYBO/IP_test/cdc_vga_axi_slave_v1_00_a/CDC_axi_slave/CDC_axi_slave_tb_isim_beh.exe" -prj "D:/HDL/FndtnISEWork/Zynq-7000/ZYBO/IP_test/cdc_vga_axi_slave_v1_00_a/CDC_axi_slave/CDC_axi_slave_tb_beh.prj" "work.CDC_axi_slave_tb" "work.glbl" -L "accellera_ovl_vlog=C:\HDL\Xilinx\14.7\ISE_DS\ISE\verilog\hdp\nt64\accellera_ovl_vlog" 
