// Seed: 1492339603
module module_0 (
    input supply0 id_0
);
  assign id_2 = 1 === id_2;
  assign id_2 = (id_2);
  integer id_3;
  supply1 id_4;
  supply0 id_5;
  for (id_6 = id_5; id_3; id_6 = id_2) begin
    wire id_7;
    id_8(
        .id_0(1 !=? id_4), .id_1(id_5), .id_2(1 <-> 1), .id_3(0), .id_4(""), .id_5(1)
    );
    wire id_9;
  end
  wire id_10;
  tri1 id_11;
  wire id_12, id_13;
  id_14 :
  assert property (@(negedge 1) id_11)
  else;
  assign id_3 = id_0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output logic id_3,
    output tri0  id_4
);
  always #1;
  module_0(
      id_1
  );
  always id_3 <= id_0;
endmodule
