Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.AND_logic
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU_unit
Compiling module xil_defaultlib.Result_Mux
Compiling module xil_defaultlib.Core_Datapath
Compiling module xil_defaultlib.single_cycle_core
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.single_cycle_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
