5 18 1fd81 3 9 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (disable1.vcd) 2 -o (disable1.cdd) 2 -v (disable1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 disable1.v 1 28 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 disable1.v 5 17 1 
2 2 6 6 6 20005 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 2 11 0 0 2
3 1 main.u$0.u$1 "main.u$0.u$1" 0 disable1.v 6 16 1 
2 3 7 7 7 b000f 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 4 12 12 12 b000f 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$4
2 5 7 7 15 b000d 1 3f 1002 0 0 1 18 0 1 0 0 0 0
4 5 0 0 0 3
4 3 11 4 4 3
4 4 0 5 5 3
3 1 main.u$0.u$1.foo "main.u$0.u$1.foo" 0 disable1.v 7 11 1 
2 6 8 8 8 a000d 1 0 21004 0 0 1 16 0 0
2 7 8 8 8 60006 0 1 1410 0 0 1 1 a
2 8 8 8 8 6000d 1 37 16 6 7
2 9 9 9 9 e000f 1 0 1008 0 0 32 48 14 0
2 10 9 9 9 d000f 1 2c 9002 9 0 32 18 0 ffffffff 0 0 0 0
2 11 10 10 10 110014 0 0 21010 0 0 1 16 1 0
2 12 10 10 10 d000d 0 1 1410 0 0 1 1 a
2 13 10 10 10 d0014 0 37 32 11 12
4 8 11 10 10 8
4 10 0 13 0 8
4 13 0 0 0 8
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 disable1.v 7 7 1 
2 14 7 7 7 b000f 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
4 14 11 0 0 14
3 1 main.u$0.u$1.u$3 "main.u$0.u$1.u$3" 0 disable1.v 12 15 1 
2 15 13 13 13 e000f 1 0 1008 0 0 32 48 13 0
2 16 13 13 13 d000f 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 14 14 14 d0017 1 40 5002 0 0 1 18 0 1 0 0 0 0 foo
4 16 11 17 0 16
4 17 0 0 0 16
3 1 main.u$0.u$1.u$4 "main.u$0.u$1.u$4" 0 disable1.v 12 12 1 
2 18 12 12 12 b000f 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
4 18 11 0 0 18
3 1 main.u$5 "main.u$5" 0 disable1.v 19 26 1 
