print out verilog
generating formality script to verify it hier

