

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Aug 11 21:28:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.172|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2037|  2037|  2037|  2037|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2035|  2035|         9|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    502|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     255|    146|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    261|    -|
|Register         |        0|      -|     580|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     835|   1133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |cnn_mux_332_14_1_1_U55    |cnn_mux_332_14_1_1    |        0|      0|   0|  15|    0|
    |cnn_mux_332_14_1_1_U56    |cnn_mux_332_14_1_1    |        0|      0|   0|  15|    0|
    |cnn_urem_3ns_3ns_jbC_U58  |cnn_urem_3ns_3ns_jbC  |        0|      0|  51|  23|    0|
    |cnn_urem_4ns_3ns_ibs_U57  |cnn_urem_4ns_3ns_ibs  |        0|      0|  68|  31|    0|
    |cnn_urem_4ns_3ns_ibs_U59  |cnn_urem_4ns_3ns_ibs  |        0|      0|  68|  31|    0|
    |cnn_urem_4ns_3ns_ibs_U60  |cnn_urem_4ns_3ns_ibs  |        0|      0|  68|  31|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0| 255| 146|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_1_fu_1319_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln1494_2_fu_1342_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln1494_fu_1267_p2       |     *    |      0|  0|  13|           4|           3|
    |mul_ln203_1_fu_1546_p2      |     *    |      0|  0|  17|           5|           4|
    |mul_ln203_2_fu_1627_p2      |     *    |      0|  0|  17|           5|           4|
    |mul_ln203_fu_1515_p2        |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_1163_p2         |     +    |      0|  0|  14|           1|          10|
    |add_ln13_fu_1232_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln1494_4_fu_1408_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_5_fu_1452_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_6_fu_1470_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_7_fu_1483_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_8_fu_1501_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_1359_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln203_3_fu_1763_p2      |     +    |      0|  0|   8|           6|           6|
    |add_ln203_4_fu_1791_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln203_fu_1670_p2        |     +    |      0|  0|   8|           6|           6|
    |c_fu_1245_p2                |     +    |      0|  0|  13|           4|           1|
    |f_fu_1137_p2                |     +    |      0|  0|  12|           1|           3|
    |r_fu_1193_p2                |     +    |      0|  0|  13|           1|           4|
    |and_ln1494_fu_1187_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_1131_p2        |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_1143_p2        |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_1610_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_1676_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_4_fu_1688_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_1586_p2      |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_1181_p2        |   icmp   |      0|  0|   9|           4|           3|
    |or_ln13_fu_1199_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_1_fu_1426_p2      |    or    |      0|  0|   3|           3|           3|
    |or_ln1494_fu_1377_p2        |    or    |      0|  0|   3|           3|           3|
    |or_ln26_1_fu_1325_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_1258_p2          |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_1442_p2          |    or    |      0|  0|   5|           5|           1|
    |grp_fu_1157_p0              |  select  |      0|  0|   3|           1|           3|
    |grp_fu_1226_p0              |  select  |      0|  0|   4|           1|           1|
    |select_ln13_10_fu_1218_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln13_11_fu_1238_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln13_6_fu_1308_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln13_7_fu_1331_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln13_8_fu_1653_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln13_9_fu_1562_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln1494_2_fu_1287_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln1494_3_fu_1294_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln1494_4_fu_1643_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln1494_5_fu_1536_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln1494_fu_1169_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_1616_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_1681_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_3_fu_1694_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_1592_p3      |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1494_fu_1176_p2       |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 502|         246|         286|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                     |  15|          3|    1|          3|
    |ap_phi_mux_c_0_phi_fu_1096_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_1061_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten29_phi_fu_1049_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_1072_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_1084_p4               |   9|          2|    4|          8|
    |c_0_reg_1092                                |   9|          2|    4|          8|
    |conv_out_0_V_address0                       |  15|          3|   11|         33|
    |conv_out_0_V_address1                       |  15|          3|   11|         33|
    |conv_out_1_V_address0                       |  15|          3|   11|         33|
    |conv_out_1_V_address1                       |  15|          3|   11|         33|
    |conv_out_2_V_address0                       |  15|          3|   11|         33|
    |conv_out_2_V_address1                       |  15|          3|   11|         33|
    |f_0_reg_1057                                |   9|          2|    3|          6|
    |grp_fu_1103_p4                              |  15|          3|   32|         96|
    |grp_fu_1114_p4                              |  15|          3|   32|         96|
    |indvar_flatten29_reg_1045                   |   9|          2|   10|         20|
    |indvar_flatten_reg_1068                     |   9|          2|    8|         16|
    |r_0_reg_1080                                |   9|          2|    4|          8|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 261|         54|  191|        516|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln10_reg_1860          |  10|   0|   10|          0|
    |add_ln1494_8_reg_1938      |  12|   0|   12|          0|
    |and_ln1494_reg_1865        |   1|   0|    1|          0|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |c_0_reg_1092               |   4|   0|    4|          0|
    |c_reg_1898                 |   4|   0|    4|          0|
    |f_0_reg_1057               |   3|   0|    3|          0|
    |icmp_ln10_reg_1837         |   1|   0|    1|          0|
    |icmp_ln13_reg_1841         |   1|   0|    1|          0|
    |indvar_flatten29_reg_1045  |  10|   0|   10|          0|
    |indvar_flatten_reg_1068    |   8|   0|    8|          0|
    |or_ln1494_1_reg_1913       |   3|   0|    3|          0|
    |r_0_reg_1080               |   4|   0|    4|          0|
    |r_reg_1873                 |   4|   0|    4|          0|
    |select_ln13_10_reg_1888    |   4|   0|    4|          0|
    |select_ln13_11_reg_1893    |   8|   0|    8|          0|
    |select_ln13_9_reg_1964     |   4|   0|    4|          0|
    |select_ln13_reg_1880       |   4|   0|    4|          0|
    |select_ln1494_1_reg_1853   |   3|   0|    3|          0|
    |select_ln29_1_reg_2000     |  14|   0|   14|          0|
    |tmp_12_reg_2006            |   4|   0|    4|          0|
    |tmp_8_reg_1918             |   8|   0|    8|          0|
    |trunc_ln203_reg_1953       |   3|   0|    3|          0|
    |urem_ln1494_reg_1903       |   3|   0|    3|          0|
    |zext_ln1494_reg_1958       |   3|   0|   32|         29|
    |and_ln1494_reg_1865        |  64|  32|    1|          0|
    |icmp_ln10_reg_1837         |  64|  32|    1|          0|
    |icmp_ln13_reg_1841         |  64|  32|    1|          0|
    |r_0_reg_1080               |  64|  32|    4|          0|
    |r_reg_1873                 |  64|  32|    4|          0|
    |select_ln13_reg_1880       |  64|  32|    4|          0|
    |select_ln1494_1_reg_1853   |  64|  32|    3|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 580| 224|  179|         29|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      max_pool_1      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      max_pool_1      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      max_pool_1      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      max_pool_1      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      max_pool_1      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      max_pool_1      | return value |
|conv_out_0_V_address0          | out |   11|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_0_V_ce0               | out |    1|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_0_V_q0                |  in |   14|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_0_V_address1          | out |   11|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_0_V_ce1               | out |    1|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_0_V_q1                |  in |   14|  ap_memory |     conv_out_0_V     |     array    |
|conv_out_1_V_address0          | out |   11|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_1_V_ce0               | out |    1|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_1_V_q0                |  in |   14|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_1_V_address1          | out |   11|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_1_V_ce1               | out |    1|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_1_V_q1                |  in |   14|  ap_memory |     conv_out_1_V     |     array    |
|conv_out_2_V_address0          | out |   11|  ap_memory |     conv_out_2_V     |     array    |
|conv_out_2_V_ce0               | out |    1|  ap_memory |     conv_out_2_V     |     array    |
|conv_out_2_V_q0                |  in |   14|  ap_memory |     conv_out_2_V     |     array    |
|conv_out_2_V_address1          | out |   11|  ap_memory |     conv_out_2_V     |     array    |
|conv_out_2_V_ce1               | out |    1|  ap_memory |     conv_out_2_V     |     array    |
|conv_out_2_V_q1                |  in |   14|  ap_memory |     conv_out_2_V     |     array    |
|max_pool_out_0_0_0_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_0_V |     array    |
|max_pool_out_0_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_0_V |     array    |
|max_pool_out_0_0_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_0_V |     array    |
|max_pool_out_0_0_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_0_V |     array    |
|max_pool_out_0_0_1_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_1_V |     array    |
|max_pool_out_0_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_1_V |     array    |
|max_pool_out_0_0_1_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_1_V |     array    |
|max_pool_out_0_0_1_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_1_V |     array    |
|max_pool_out_0_0_2_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_2_V |     array    |
|max_pool_out_0_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_2_V |     array    |
|max_pool_out_0_0_2_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_2_V |     array    |
|max_pool_out_0_0_2_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_2_V |     array    |
|max_pool_out_0_0_3_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_3_V |     array    |
|max_pool_out_0_0_3_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_3_V |     array    |
|max_pool_out_0_0_3_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_3_V |     array    |
|max_pool_out_0_0_3_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_3_V |     array    |
|max_pool_out_0_0_4_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_4_V |     array    |
|max_pool_out_0_0_4_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_4_V |     array    |
|max_pool_out_0_0_4_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_4_V |     array    |
|max_pool_out_0_0_4_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_4_V |     array    |
|max_pool_out_0_0_5_V_address0  | out |    5|  ap_memory | max_pool_out_0_0_5_V |     array    |
|max_pool_out_0_0_5_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_5_V |     array    |
|max_pool_out_0_0_5_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_5_V |     array    |
|max_pool_out_0_0_5_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_5_V |     array    |
|max_pool_out_0_1_0_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_0_V |     array    |
|max_pool_out_0_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_0_V |     array    |
|max_pool_out_0_1_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_0_V |     array    |
|max_pool_out_0_1_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_0_V |     array    |
|max_pool_out_0_1_1_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_1_V |     array    |
|max_pool_out_0_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_1_V |     array    |
|max_pool_out_0_1_1_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_1_V |     array    |
|max_pool_out_0_1_1_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_1_V |     array    |
|max_pool_out_0_1_2_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_2_V |     array    |
|max_pool_out_0_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_2_V |     array    |
|max_pool_out_0_1_2_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_2_V |     array    |
|max_pool_out_0_1_2_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_2_V |     array    |
|max_pool_out_0_1_3_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_3_V |     array    |
|max_pool_out_0_1_3_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_3_V |     array    |
|max_pool_out_0_1_3_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_3_V |     array    |
|max_pool_out_0_1_3_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_3_V |     array    |
|max_pool_out_0_1_4_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_4_V |     array    |
|max_pool_out_0_1_4_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_4_V |     array    |
|max_pool_out_0_1_4_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_4_V |     array    |
|max_pool_out_0_1_4_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_4_V |     array    |
|max_pool_out_0_1_5_V_address0  | out |    5|  ap_memory | max_pool_out_0_1_5_V |     array    |
|max_pool_out_0_1_5_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_5_V |     array    |
|max_pool_out_0_1_5_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_5_V |     array    |
|max_pool_out_0_1_5_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_5_V |     array    |
|max_pool_out_0_2_0_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_0_V |     array    |
|max_pool_out_0_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_0_V |     array    |
|max_pool_out_0_2_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_0_V |     array    |
|max_pool_out_0_2_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_0_V |     array    |
|max_pool_out_0_2_1_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_1_V |     array    |
|max_pool_out_0_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_1_V |     array    |
|max_pool_out_0_2_1_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_1_V |     array    |
|max_pool_out_0_2_1_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_1_V |     array    |
|max_pool_out_0_2_2_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_2_V |     array    |
|max_pool_out_0_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_2_V |     array    |
|max_pool_out_0_2_2_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_2_V |     array    |
|max_pool_out_0_2_2_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_2_V |     array    |
|max_pool_out_0_2_3_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_3_V |     array    |
|max_pool_out_0_2_3_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_3_V |     array    |
|max_pool_out_0_2_3_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_3_V |     array    |
|max_pool_out_0_2_3_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_3_V |     array    |
|max_pool_out_0_2_4_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_4_V |     array    |
|max_pool_out_0_2_4_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_4_V |     array    |
|max_pool_out_0_2_4_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_4_V |     array    |
|max_pool_out_0_2_4_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_4_V |     array    |
|max_pool_out_0_2_5_V_address0  | out |    5|  ap_memory | max_pool_out_0_2_5_V |     array    |
|max_pool_out_0_2_5_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_5_V |     array    |
|max_pool_out_0_2_5_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_5_V |     array    |
|max_pool_out_0_2_5_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_5_V |     array    |
|max_pool_out_1_0_0_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_0_V |     array    |
|max_pool_out_1_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_0_V |     array    |
|max_pool_out_1_0_0_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_0_V |     array    |
|max_pool_out_1_0_0_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_0_V |     array    |
|max_pool_out_1_0_1_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_1_V |     array    |
|max_pool_out_1_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_1_V |     array    |
|max_pool_out_1_0_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_1_V |     array    |
|max_pool_out_1_0_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_1_V |     array    |
|max_pool_out_1_0_2_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_2_V |     array    |
|max_pool_out_1_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_2_V |     array    |
|max_pool_out_1_0_2_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_2_V |     array    |
|max_pool_out_1_0_2_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_2_V |     array    |
|max_pool_out_1_0_3_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_3_V |     array    |
|max_pool_out_1_0_3_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_3_V |     array    |
|max_pool_out_1_0_3_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_3_V |     array    |
|max_pool_out_1_0_3_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_3_V |     array    |
|max_pool_out_1_0_4_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_4_V |     array    |
|max_pool_out_1_0_4_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_4_V |     array    |
|max_pool_out_1_0_4_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_4_V |     array    |
|max_pool_out_1_0_4_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_4_V |     array    |
|max_pool_out_1_0_5_V_address0  | out |    5|  ap_memory | max_pool_out_1_0_5_V |     array    |
|max_pool_out_1_0_5_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_5_V |     array    |
|max_pool_out_1_0_5_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_5_V |     array    |
|max_pool_out_1_0_5_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_5_V |     array    |
|max_pool_out_1_1_0_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_0_V |     array    |
|max_pool_out_1_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_0_V |     array    |
|max_pool_out_1_1_0_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_0_V |     array    |
|max_pool_out_1_1_0_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_0_V |     array    |
|max_pool_out_1_1_1_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_1_V |     array    |
|max_pool_out_1_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_1_V |     array    |
|max_pool_out_1_1_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_1_V |     array    |
|max_pool_out_1_1_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_1_V |     array    |
|max_pool_out_1_1_2_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_2_V |     array    |
|max_pool_out_1_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_2_V |     array    |
|max_pool_out_1_1_2_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_2_V |     array    |
|max_pool_out_1_1_2_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_2_V |     array    |
|max_pool_out_1_1_3_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_3_V |     array    |
|max_pool_out_1_1_3_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_3_V |     array    |
|max_pool_out_1_1_3_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_3_V |     array    |
|max_pool_out_1_1_3_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_3_V |     array    |
|max_pool_out_1_1_4_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_4_V |     array    |
|max_pool_out_1_1_4_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_4_V |     array    |
|max_pool_out_1_1_4_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_4_V |     array    |
|max_pool_out_1_1_4_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_4_V |     array    |
|max_pool_out_1_1_5_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_5_V |     array    |
|max_pool_out_1_1_5_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_5_V |     array    |
|max_pool_out_1_1_5_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_5_V |     array    |
|max_pool_out_1_1_5_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_5_V |     array    |
|max_pool_out_1_2_0_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_0_V |     array    |
|max_pool_out_1_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_0_V |     array    |
|max_pool_out_1_2_0_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_0_V |     array    |
|max_pool_out_1_2_0_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_0_V |     array    |
|max_pool_out_1_2_1_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_1_V |     array    |
|max_pool_out_1_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_1_V |     array    |
|max_pool_out_1_2_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_1_V |     array    |
|max_pool_out_1_2_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_1_V |     array    |
|max_pool_out_1_2_2_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_2_V |     array    |
|max_pool_out_1_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_2_V |     array    |
|max_pool_out_1_2_2_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_2_V |     array    |
|max_pool_out_1_2_2_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_2_V |     array    |
|max_pool_out_1_2_3_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_3_V |     array    |
|max_pool_out_1_2_3_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_3_V |     array    |
|max_pool_out_1_2_3_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_3_V |     array    |
|max_pool_out_1_2_3_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_3_V |     array    |
|max_pool_out_1_2_4_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_4_V |     array    |
|max_pool_out_1_2_4_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_4_V |     array    |
|max_pool_out_1_2_4_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_4_V |     array    |
|max_pool_out_1_2_4_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_4_V |     array    |
|max_pool_out_1_2_5_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_5_V |     array    |
|max_pool_out_1_2_5_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_5_V |     array    |
|max_pool_out_1_2_5_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_5_V |     array    |
|max_pool_out_1_2_5_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_5_V |     array    |
|max_pool_out_2_0_0_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_0_V |     array    |
|max_pool_out_2_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_0_V |     array    |
|max_pool_out_2_0_0_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_0_V |     array    |
|max_pool_out_2_0_0_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_0_V |     array    |
|max_pool_out_2_0_1_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_1_V |     array    |
|max_pool_out_2_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_1_V |     array    |
|max_pool_out_2_0_1_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_1_V |     array    |
|max_pool_out_2_0_1_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_1_V |     array    |
|max_pool_out_2_0_2_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_2_V |     array    |
|max_pool_out_2_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_2_V |     array    |
|max_pool_out_2_0_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_2_V |     array    |
|max_pool_out_2_0_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_2_V |     array    |
|max_pool_out_2_0_3_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_3_V |     array    |
|max_pool_out_2_0_3_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_3_V |     array    |
|max_pool_out_2_0_3_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_3_V |     array    |
|max_pool_out_2_0_3_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_3_V |     array    |
|max_pool_out_2_0_4_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_4_V |     array    |
|max_pool_out_2_0_4_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_4_V |     array    |
|max_pool_out_2_0_4_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_4_V |     array    |
|max_pool_out_2_0_4_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_4_V |     array    |
|max_pool_out_2_0_5_V_address0  | out |    5|  ap_memory | max_pool_out_2_0_5_V |     array    |
|max_pool_out_2_0_5_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_5_V |     array    |
|max_pool_out_2_0_5_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_5_V |     array    |
|max_pool_out_2_0_5_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_5_V |     array    |
|max_pool_out_2_1_0_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_0_V |     array    |
|max_pool_out_2_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_0_V |     array    |
|max_pool_out_2_1_0_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_0_V |     array    |
|max_pool_out_2_1_0_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_0_V |     array    |
|max_pool_out_2_1_1_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_1_V |     array    |
|max_pool_out_2_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_1_V |     array    |
|max_pool_out_2_1_1_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_1_V |     array    |
|max_pool_out_2_1_1_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_1_V |     array    |
|max_pool_out_2_1_2_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_2_V |     array    |
|max_pool_out_2_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_2_V |     array    |
|max_pool_out_2_1_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_2_V |     array    |
|max_pool_out_2_1_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_2_V |     array    |
|max_pool_out_2_1_3_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_3_V |     array    |
|max_pool_out_2_1_3_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_3_V |     array    |
|max_pool_out_2_1_3_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_3_V |     array    |
|max_pool_out_2_1_3_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_3_V |     array    |
|max_pool_out_2_1_4_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_4_V |     array    |
|max_pool_out_2_1_4_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_4_V |     array    |
|max_pool_out_2_1_4_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_4_V |     array    |
|max_pool_out_2_1_4_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_4_V |     array    |
|max_pool_out_2_1_5_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_5_V |     array    |
|max_pool_out_2_1_5_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_5_V |     array    |
|max_pool_out_2_1_5_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_5_V |     array    |
|max_pool_out_2_1_5_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_5_V |     array    |
|max_pool_out_2_2_0_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_0_V |     array    |
|max_pool_out_2_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_0_V |     array    |
|max_pool_out_2_2_0_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_0_V |     array    |
|max_pool_out_2_2_0_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_0_V |     array    |
|max_pool_out_2_2_1_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_1_V |     array    |
|max_pool_out_2_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_1_V |     array    |
|max_pool_out_2_2_1_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_1_V |     array    |
|max_pool_out_2_2_1_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_1_V |     array    |
|max_pool_out_2_2_2_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_2_V |     array    |
|max_pool_out_2_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_2_V |     array    |
|max_pool_out_2_2_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_2_V |     array    |
|max_pool_out_2_2_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_2_V |     array    |
|max_pool_out_2_2_3_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_3_V |     array    |
|max_pool_out_2_2_3_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_3_V |     array    |
|max_pool_out_2_2_3_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_3_V |     array    |
|max_pool_out_2_2_3_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_3_V |     array    |
|max_pool_out_2_2_4_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_4_V |     array    |
|max_pool_out_2_2_4_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_4_V |     array    |
|max_pool_out_2_2_4_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_4_V |     array    |
|max_pool_out_2_2_4_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_4_V |     array    |
|max_pool_out_2_2_5_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_5_V |     array    |
|max_pool_out_2_2_5_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_5_V |     array    |
|max_pool_out_2_2_5_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_5_V |     array    |
|max_pool_out_2_2_5_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_5_V |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

