{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459981830645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459981830645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 18:30:29 2016 " "Processing started: Wed Apr 06 18:30:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459981830645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459981830645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datasubsystem -c Datasubsystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datasubsystem -c Datasubsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459981830645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459981831784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datasubsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datasubsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datasubsystem-generalized " "Found design unit 1: Datasubsystem-generalized" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datasubsystem " "Found entity 1: Datasubsystem" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459981832408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datasubsystem " "Elaborating entity \"Datasubsystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459981832533 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D Datasubsystem.vhd(15) " "VHDL Signal Declaration warning at Datasubsystem.vhd(15): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M_c Datasubsystem.vhd(69) " "VHDL Signal Declaration warning at Datasubsystem.vhd(69): used implicit default value for signal \"M_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sub_c Datasubsystem.vhd(69) " "VHDL Signal Declaration warning at Datasubsystem.vhd(69): used implicit default value for signal \"sub_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ACC_c Datasubsystem.vhd(69) " "VHDL Signal Declaration warning at Datasubsystem.vhd(69): used implicit default value for signal \"ACC_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adder_c Datasubsystem.vhd(69) " "VHDL Signal Declaration warning at Datasubsystem.vhd(69): used implicit default value for signal \"adder_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout Datasubsystem.vhd(69) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(69): object \"Cout\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout1 Datasubsystem.vhd(69) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(69): object \"Cout1\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DO Datasubsystem.vhd(69) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(69): object \"DO\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AO Datasubsystem.vhd(69) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(69): object \"AO\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_bar Datasubsystem.vhd(70) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(70): object \"Q_bar\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QR_bar Datasubsystem.vhd(70) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(70): object \"QR_bar\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q3_bar Datasubsystem.vhd(70) " "Verilog HDL or VHDL warning at Datasubsystem.vhd(70): object \"Q3_bar\" assigned a value but never read" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459981832548 "|Datasubsystem"}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder8.vhd 2 1 " "Using design file full_adder8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER8-structure_view " "Found design unit 1: FULL_ADDER8-structure_view" {  } { { "full_adder8.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832704 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER8 " "Found entity 1: FULL_ADDER8" {  } { { "full_adder8.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981832704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER8 FULL_ADDER8:A1 " "Elaborating entity \"FULL_ADDER8\" for hierarchy \"FULL_ADDER8:A1\"" {  } { { "Datasubsystem.vhd" "A1" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-structure_view " "Found design unit 1: FULL_ADDER-structure_view" {  } { { "full_adder.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832751 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "full_adder.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981832751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER FULL_ADDER8:A1\|FULL_ADDER:FA0 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"FULL_ADDER8:A1\|FULL_ADDER:FA0\"" {  } { { "full_adder8.vhd" "FA0" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder8.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder_struct.vhd 10 5 " "Using design file half_adder_struct.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_gate-behavioral " "Found design unit 3: or_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 exor_gate-behavioral " "Found design unit 4: exor_gate-behavioral" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 half_adder_struct-structure_view " "Found design unit 5: half_adder_struct-structure_view" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_struct " "Found entity 1: half_adder_struct" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate " "Found entity 2: not_gate" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""} { "Info" "ISGN_ENTITY_NAME" "5 exor_gate " "Found entity 5: exor_gate" {  } { { "half_adder_struct.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981832814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981832814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_struct FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0 " "Elaborating entity \"half_adder_struct\" for hierarchy \"FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\"" {  } { { "full_adder.vhd" "HA0" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/full_adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|not_gate:G1 " "Elaborating entity \"not_gate\" for hierarchy \"FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|not_gate:G1\"" {  } { { "half_adder_struct.vhd" "G1" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|and_gate:G3 " "Elaborating entity \"and_gate\" for hierarchy \"FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|and_gate:G3\"" {  } { { "half_adder_struct.vhd" "G3" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|or_gate:G5 " "Elaborating entity \"or_gate\" for hierarchy \"FULL_ADDER8:A1\|FULL_ADDER:FA0\|half_adder_struct:HA0\|or_gate:G5\"" {  } { { "half_adder_struct.vhd" "G5" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/half_adder_struct.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981832845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_8bit.vhd 2 1 " "Using design file register_8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-structure_view " "Found design unit 1: register_8bit-structure_view" {  } { { "register_8bit.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/register_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833110 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/register_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981833110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:R " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:R\"" {  } { { "Datasubsystem.vhd" "R" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_1bit.vhd 2 1 " "Using design file register_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-bhv " "Found design unit 1: register_1bit-bhv" {  } { { "register_1bit.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/register_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833157 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/register_1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981833157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_8bit:R\|register_1bit:R0 " "Elaborating entity \"register_1bit\" for hierarchy \"register_8bit:R\|register_1bit:R0\"" {  } { { "register_8bit.vhd" "R0" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/register_8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator8.vhd 2 1 " "Using design file comparator8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-behavioral " "Found design unit 1: comparator8-behavioral" {  } { { "comparator8.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833250 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981833250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:CP " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:CP\"" {  } { { "Datasubsystem.vhd" "CP" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator1.vhd 2 1 " "Using design file comparator1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator1-behavioral " "Found design unit 1: comparator1-behavioral" {  } { { "comparator1.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator1.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833297 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Found entity 1: comparator1" {  } { { "comparator1.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981833297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator1 comparator8:CP\|comparator1:G1 " "Elaborating entity \"comparator1\" for hierarchy \"comparator8:CP\|comparator1:G1\"" {  } { { "comparator8.vhd" "G1" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator8.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor_gate comparator8:CP\|comparator1:G1\|exor_gate:XO " "Elaborating entity \"exor_gate\" for hierarchy \"comparator8:CP\|comparator1:G1\|exor_gate:XO\"" {  } { { "comparator1.vhd" "XO" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/comparator1.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833344 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1459981833609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-bhv " "Found design unit 1: mux-bhv" {  } { { "mux.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833609 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459981833609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459981833609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:M " "Elaborating entity \"mux\" for hierarchy \"mux:M\"" {  } { { "Datasubsystem.vhd" "M" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459981833609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[0\] GND " "Pin \"P\[0\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[1\] GND " "Pin \"P\[1\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[2\] GND " "Pin \"P\[2\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[3\] GND " "Pin \"P\[3\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[4\] GND " "Pin \"P\[4\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[5\] GND " "Pin \"P\[5\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[6\] GND " "Pin \"P\[6\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[7\] GND " "Pin \"P\[7\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[0\] GND " "Pin \"E\[0\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[1\] GND " "Pin \"E\[1\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[2\] GND " "Pin \"E\[2\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[3\] GND " "Pin \"E\[3\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[4\] GND " "Pin \"E\[4\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[5\] GND " "Pin \"E\[5\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[6\] GND " "Pin \"E\[6\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[7\] GND " "Pin \"E\[7\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|E[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[0\] GND " "Pin \"D\[0\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[1\] GND " "Pin \"D\[1\]\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COOOO GND " "Pin \"COOOO\" is stuck at GND" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|COOOO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQQQQ VCC " "Pin \"EQQQQ\" is stuck at VCC" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459981835185 "|Datasubsystem|EQQQQ"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459981835185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1459981835216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459981836667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836667 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "No output dependent on input pin \"C\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[1\] " "No output dependent on input pin \"V\[1\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[2\] " "No output dependent on input pin \"V\[2\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[3\] " "No output dependent on input pin \"V\[3\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[4\] " "No output dependent on input pin \"V\[4\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[5\] " "No output dependent on input pin \"V\[5\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[6\] " "No output dependent on input pin \"V\[6\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[0\] " "No output dependent on input pin \"V\[0\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[7\] " "No output dependent on input pin \"V\[7\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|V[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[7\] " "No output dependent on input pin \"S1\[7\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[7\] " "No output dependent on input pin \"S0\[7\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "choice " "No output dependent on input pin \"choice\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|choice"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[6\] " "No output dependent on input pin \"S1\[6\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[6\] " "No output dependent on input pin \"S0\[6\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[5\] " "No output dependent on input pin \"S1\[5\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[5\] " "No output dependent on input pin \"S0\[5\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[4\] " "No output dependent on input pin \"S1\[4\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[4\] " "No output dependent on input pin \"S0\[4\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[3\] " "No output dependent on input pin \"S1\[3\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[3\] " "No output dependent on input pin \"S0\[3\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[2\] " "No output dependent on input pin \"S1\[2\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[2\] " "No output dependent on input pin \"S0\[2\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[1\] " "No output dependent on input pin \"S1\[1\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[1\] " "No output dependent on input pin \"S0\[1\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1\[0\] " "No output dependent on input pin \"S1\[0\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0\[0\] " "No output dependent on input pin \"S0\[0\]\"" {  } { { "Datasubsystem.vhd" "" { Text "Z:/yqiu059/Desktop/4137project/4137project/Datasubsystem/Datasubsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459981836979 "|Datasubsystem|S0[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459981836979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459981836979 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459981836979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459981836979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459981837089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 18:30:37 2016 " "Processing ended: Wed Apr 06 18:30:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459981837089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459981837089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459981837089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459981837089 ""}
