# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/config/Os_Cfg.c"
# 1 "D:\\PrjCoreDalCMake\\prjcoredalcmake\\build-ninja//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 4
#define __VERSION__ "4.9.4 build on 2018-10-25"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ long unsigned int
#define __PTRDIFF_TYPE__ long int
#define __WCHAR_TYPE__ int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ long int
#define __UINTPTR_TYPE__ long unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 2147483647
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647L
#define __SIZE_MAX__ 4294967295UL
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647L
#define __UINTPTR_MAX__ 4294967295UL
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __REGISTER_PREFIX__ %
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __HIGHTEC__ 1
#define __tricore 1
#define __tricore__ 1
#define __TRICORE__ 1
#define __TC162__ 1
#define __TRICORE_CORE__ 0x162
#define __TRICORE_HAVE_DIV__ 1
#define __TRICORE_HAVE_FTOIZ__ 1
#define __TRICORE_HAVE_MOV64__ 1
#define __TRICORE_HAVE_POPCNT__ 1
#define __TRICORE_HAVE_LHA__ 1
#define __TRICORE_HAVE_CRCN__ 1
#define __TRICORE_HAVE_SHUFFLE__ 1
#define __TRICORE_HAVE_FTOHP__ 1
#define __TRICORE_HAVE_HPTOF__ 1
#define __TRICORE_HAVE_FLOAT16__ 1
#define __BUILTIN_TRICORE_NOP 1
#define __BUILTIN_TRICORE_LROTATE 1
#define __BUILTIN_TRICORE_RROTATE 1
#define __BUILTIN_TRICORE_INSERT 1
#define __BUILTIN_TRICORE_IMASK 1
#define __BUILTIN_TRICORE_SWAPW 1
#define __BUILTIN_TRICORE_SWAPMSKW 1
#define __BUILTIN_TRICORE_CMPSWAPW 1
#define __BUILTIN_TRICORE_SATB 1
#define __BUILTIN_TRICORE_SATH 1
#define __BUILTIN_TRICORE_SATBU 1
#define __BUILTIN_TRICORE_SATHU 1
#define __BUILTIN_TRICORE_LDMST 1
#define __ELF__ 1
# 1 "<command-line>"
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 3
#define _STDC_PREDEF_H 1
# 42 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 3
#undef __STDC_IEC_559__




#undef __STDC_IEC_559_COMPLEX__





#define __STDC_ISO_10646__ 200009L




#undef __STDC_NO_THREADS__
#define __STDC_NO_THREADS__ 1



#undef __STDC_NO_ATOMICS__
#define __STDC_NO_ATOMICS__ 1
# 1 "<command-line>" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/config/Os_Cfg.c"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 1

#define OS_H 


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define INC_FREERTOS_H 




# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stddef.h" 1 3


#define _STDDEF 

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 1 3


# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\xkeycheck.h" 1 3


#define _XKEYCHECK 
# 4 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 2 3
# 19 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _YVALS 
#define _GCC0X (4 <= __GNUC__ && 3 <= __GNUC_MINOR__)

#define _CPPLIB_VER 530
# 93 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _C99 


#define _ECPP 


#define _NO_MT 
# 112 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#undef __STDC_IEC_559__




#undef __STDC_IEC_559_COMPLEX__
# 127 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define __STDC_LIB_EXT1__ 200509L



#define __STDC_WANT_LIB_EXT1__ 1
# 395 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _D0 3
#define _DLONG 0
#define _LBIAS 0x3fe
#define _LOFF 4
#define _FPP_TYPE _FPP_TRICORE

#define _MACH_PDT __PTRDIFF_TYPE__
#define _GCC_PTRDIFF_T 


#define _MACH_SZT __SIZE_TYPE__
#define _GCC_SIZE_T 


#define _MACH_I32 __INT32_TYPE__



#define _FARDATA __attribute__((fardata))
#define _FARBSS __attribute__((fardata))
# 463 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
typedef long int _Int32t;
typedef unsigned long int _Uint32t;







typedef long int _Ptrdifft;






typedef long unsigned int _Sizet;






#define _LLONG 0



#define _RSIZE_MAX ((_Sizet)(-1) >> 1)
# 503 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#undef _HAS_POSIX_C_LIB

#define _BINARY 0x10000
#define _TEXT 0x0







#define _HAS_C9X 1
# 525 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _IS_WRS 0
# 554 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_C9X_IMAGINARY_TYPE 0



#define _IS_EMBEDDED 1
# 578 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_EXCEPTIONS 1
# 592 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_NAMESPACE 1
# 625 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _MULTI_THREAD 0





#define _GLOBAL_LOCALE 0
#define _FILE_OP_LOCKS 0
#define _IOSTREAM_OP_LOCKS 0


#define _COMPILER_TLS 0
#define _TLS_QUAL 


#define _ADDED_C_LIB 1



#define _HAS_CHAR16_T_LANGUAGE_SUPPORT (defined(__cplusplus) && 4 <= __GNUC__ && 4 <= __GNUC_MINOR__)




#define _HAS_FIXED_POINT 1



#define _HAS_IMMUTABLE_SETS 1
# 662 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_STRICT_CONFORMANCE 0



#define _HAS_TRADITIONAL_IOSTREAMS (!_HAS_STRICT_CONFORMANCE)




#define _HAS_TRADITIONAL_ITERATORS 0



#define _HAS_TRADITIONAL_POS_TYPE 0



#define _HAS_TRADITIONAL_STL (!_HAS_STRICT_CONFORMANCE)




#define _HAS_TR1 0


#define _HAS_TR1_DECLARATIONS _HAS_TR1


#define _HAS_TR1_IMPORTS _HAS_TR1



#define _HAS_CONSTEXPR 0

#define _CONST_DATA const
#define _CONST_FUN 


#define _HAS_CPP0X 0



#define _HAS_DECLTYPE 0



#define _HAS_FUNCTION_DELETE 0



#define _HAS_INITIALIZER_LISTS !_IS_EMBEDDED





#define _HAS_RVALUE_REFERENCES 0
# 730 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_NEW_RVALUE_REFERENCES 0







#define _REFREF &
#define _VALREF 




#define _HAS_STATIC_ASSERT 1
# 756 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _HAS_VARIADIC_TEMPLATES 0

#define _DOTS 





#define _EXP_OP 



#define _USE_EXISTING_SYSTEM_NAMES 1
# 894 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _STD_BEGIN 
#define _STD_END 
#define _STD 

#define _X_STD_BEGIN 
#define _X_STD_END 
#define _XSTD 

#define _C_STD_BEGIN 
#define _C_STD_END 
#define _CSTD 

#define _C_LIB_DECL 
#define _END_C_LIB_DECL 
#define _EXTERN_C 
#define _END_EXTERN_C 





#define _Restrict 
# 931 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdarg.h" 1 3





#define _STDARG 



#undef __need___va_list
#define __GNUC_VA_LIST 
  typedef __builtin_va_list va_list;
#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)
#define va_copy(d,s) __builtin_va_copy(d,s)
# 39 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdarg.h" 3

# 932 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 2 3


#define _CDECL 
#define _CCDECL 
#define _CRTDECL 
#define _CTHIS 
#define _PCDECL 
#define _THIS 

#define _CRTIMP 
#define _CRTIMP2 
#define _CRTIMP2P 
#define _CRTIMPX 
#define _MRTIMP2 _CRTIMP2
#define _MRTIMP2NP 

#define _MRTIMP2_NCEE 
#define _MRTIMP2_NCEEPURE 
#define _MRTIMP2_NPURE_NCEEPURE 

#define _THROW_N(x,y) _THROW_NCEE(x, y)
# 984 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _LONGLONG long long
#define _ULONGLONG unsigned long long
#define _LLONG_MAX 0x7fffffffffffffffLL
#define _ULLONG_MAX 0xffffffffffffffffULL
# 1034 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _DBIAS 0x3fe
#define _DOFF 4
#define _FBIAS 0x7e
#define _FOFF 7


#define _BITS_BYTE 8
#define _C2 1
#define _MBMAX 8
#define _ILONG 1






#define _CSIGN 1


#define _MAX_EXP_DIG 8
#define _MAX_INT_DIG 32
#define _MAX_SIG_DIG 48


typedef long long _Longlong;
typedef unsigned long long _ULonglong;
# 1109 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _WCMIN (-_WCMAX - _C2)
#define _WCMAX 0x7fffffff


typedef int _Wchart;
typedef unsigned int _Wintt;
# 1133 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define NULL ((void *)0)
# 1147 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _SIGABRT 6
#define _SIGMAX 44



typedef va_list _Va_list;
# 1169 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3


#define _EXFAIL 1


void _Atexit(void (*)(void));



#define _FNAMAX 260
#define _FOPMAX 20
#define _TNAMAX 16

#define _FD_TYPE signed char
#undef _FD_TYPE
#define _FD_TYPE signed long
#define _FD_NO(str) ((str)->_Handle)
#define _FD_VALID(fd) (0 <= (fd))
#define _FD_INVALID (-1)
#define _SYSCH(x) x
typedef char _Sysch_t;







#define _MEMBND 3U



#define _CPS 1000
#define _TBIAS ((70 * 365LU + 17) * 86400)

# 1229 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _BEGIN_LOCK(kind) {
#define _END_LOCK() }

#define _Locksyslock(x) (void)0
#define _Unlocksyslock(x) (void)0



#define _LOCK_LOCALE 0
#define _LOCK_MALLOC 1
#define _LOCK_STREAM 2
#define _LOCK_DEBUG 3
#define _MAX_LOCK 4





#define _MAYBE_LOCK if (_Locktype == _LOCK_MALLOC || _Locktype == _LOCK_DEBUG)
# 1353 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _NO_RETURN(fun) void fun __attribute__((__noreturn__))
# 1370 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\yvals.h" 3
#define _NO_RETURN_MEMBER(fun) void fun



#define offsetof(T,M) __builtin_offsetof(T,M)
# 6 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stddef.h" 2 3



# 49 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stddef.h" 3
#define _PTRDIFF_T 
#define _PTRDIFFT 
#define _PTRDIFF_T_DEFINED 
#define _STD_USING_PTRDIFF_T 
typedef _Ptrdifft ptrdiff_t;




#define _SIZE_T 
#define _SIZET 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _STD_USING_SIZE_T 
typedef _Sizet size_t;



#define _WCHART 
#define _WCHAR_T_DEFINED 
typedef _Wchart wchar_t;
# 83 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stddef.h" 3
#define _RSIZE_T_DEFINED 
typedef size_t rsize_t;




# 36 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 2
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdint.h" 1 3


#define _STDINT 
# 19 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdint.h" 3
#define RSIZE_MAX _RSIZE_MAX





#define _FAST8_IS_32 




#define _FAST16_IS_32 

typedef signed char int8_t;
typedef short int int16_t;
typedef long int int32_t;

typedef long long unsigned int uint64_t;

typedef long long int int_least64_t;
typedef long long unsigned int uint_least64_t;
typedef unsigned char uint8_t;
typedef short unsigned int uint16_t;
typedef long unsigned int uint32_t;

typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef long int int_least32_t;
typedef unsigned char uint_least8_t;
typedef short unsigned int uint_least16_t;
typedef long unsigned int uint_least32_t;

typedef int int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;

typedef unsigned int uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;

typedef long long int int_fast64_t;
typedef long long unsigned int uint_fast64_t;
typedef long long int intmax_t;
typedef long long unsigned int uintmax_t;
typedef long long int int64_t;
typedef long int intptr_t;
typedef long unsigned int uintptr_t;

#define INT8_MAX __INT8_MAX__
#define INT16_MAX __INT16_MAX__
#define INT32_MAX __INT32_MAX__
#define UINT8_MAX __UINT8_MAX__
#define UINT16_MAX __UINT16_MAX__
#define UINT32_MAX __UINT32_MAX__

#define INT8_MIN (-INT8_MAX - _C2)
#define INT16_MIN (-INT16_MAX - _C2)
#define INT32_MIN (-INT32_MAX - _C2)

#define INT_LEAST8_MAX __INT_LEAST8_MAX__
#define INT_LEAST16_MAX __INT_LEAST16_MAX__
#define INT_LEAST32_MAX __INT_LEAST32_MAX__
#define UINT_LEAST8_MAX __UINT_LEAST8_MAX__
#define UINT_LEAST16_MAX __UINT_LEAST16_MAX__
#define UINT_LEAST32_MAX __UINT_LEAST32_MAX__

#define INT_LEAST8_MIN (-INT_LEAST8_MAX - _C2)
#define INT_LEAST16_MIN (-INT_LEAST16_MAX - _C2)
#define INT_LEAST32_MIN (-INT_LEAST32_MAX - _C2)

#define INT_FAST8_MAX __INT_FAST8_MAX__
#define INT_FAST16_MAX __INT_FAST16_MAX__
#define INT_FAST32_MAX __INT_FAST32_MAX__
#define UINT_FAST8_MAX __UINT_FAST8_MAX__
#define UINT_FAST16_MAX __UINT_FAST16_MAX__
#define UINT_FAST32_MAX __UINT_FAST32_MAX__

#define INT_FAST8_MIN (-INT_FAST8_MAX - _C2)
#define INT_FAST16_MIN (-INT_FAST16_MAX - _C2)
#define INT_FAST32_MIN (-INT_FAST32_MAX - _C2)

#define INTPTR_MAX __INTPTR_MAX__
#define INTPTR_MIN (-INTPTR_MAX - _C2)
#define UINTPTR_MAX __UINTPTR_MAX__

#define INT8_C(x) __INT8_C(x)
#define INT16_C(x) __INT16_C(x)
#define INT32_C(x) ((x) + (INT32_MAX - INT32_MAX))

#define UINT8_C(x) __UINT8_C(x)
#define UINT16_C(x) __UINT16_C(x)
#define UINT32_C(x) ((x) + (UINT32_MAX - UINT32_MAX))

#define PTRDIFF_MAX __PTRDIFF_MAX__
#define PTRDIFF_MIN (-PTRDIFF_MAX - _C2)
#define SIZE_MAX __SIZE_MAX__

#define SIG_ATOMIC_MIN __SIG_ATOMIC_MIN__
#define SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__

#define WCHAR_MIN __WCHAR_MIN__
#define WCHAR_MAX __WCHAR_MAX__

#define WINT_MIN __WINT_MIN__
#define WINT_MAX __WINT_MAX__

#define INT64_MAX __INT64_MAX__
#define UINT64_MAX __UINT64_MAX__
#define INT64_MIN (-INT64_MAX - _C2)

#define INT_LEAST64_MAX __INT_LEAST64_MAX__
#define UINT_LEAST64_MAX __UINT_LEAST64_MAX__
#define INT_LEAST64_MIN (-INT_LEAST64_MAX - _C2)

#define INT_FAST64_MAX __INT_FAST64_MAX__
#define UINT_FAST64_MAX __UINT_FAST64_MAX__
#define INT_FAST64_MIN (-INT_FAST64_MAX - _C2)

#define INTMAX_MIN INT64_MIN
#define INTMAX_MAX INT64_MAX
#define UINTMAX_MAX UINT64_MAX

#define INT64_C(x) ((x) + (INT64_MAX - INT64_MAX))
#define UINT64_C(x) ((x) + (UINT64_MAX - UINT64_MAX))
#define INTMAX_C(x) INT64_C(x)
#define UINTMAX_C(x) UINT64_C(x)
# 384 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdint.h" 3

# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 2
# 59 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h" 1
# 29 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h"
#define FREERTOS_CONFIG_H 
# 49 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h"
#define configUSE_PREEMPTION 1


#define configCPU_CLOCK_HZ ( ( unsigned long ) 200000000UL )

#define configTICK_RATE_HZ ( ( TickType_t ) 1000UL )
#define configMAX_PRIORITIES 10
#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 128 )
#define configMAX_TASK_NAME_LEN 16
#define configUSE_16_BIT_TICKS 0
#define configIDLE_SHOULD_YIELD 0
#define configUSE_TASK_NOTIFICATIONS 1
#define configTASK_NOTIFICATION_ARRAY_ENTRIES 2
#define configUSE_MUTEXES 1
#define configUSE_RECURSIVE_MUTEXES 1
#define configUSE_COUNTING_SEMAPHORES 1
# 77 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h"
#define configSUPPORT_STATIC_ALLOCATION 1
#define configSUPPORT_DYNAMIC_ALLOCATION 0
#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 4 * 1024U ) )




#define configUSE_IDLE_HOOK 0
#define configUSE_TICK_HOOK 0





#define configGENERATE_RUN_TIME_STATS 1
#define configUSE_TRACE_FACILITY 1




#define configUSE_CO_ROUTINES 0
#define configMAX_CO_ROUTINE_PRIORITIES 2


#define configUSE_TIMERS 1
#define configTIMER_TASK_PRIORITY 3
#define configTIMER_QUEUE_LENGTH 5
#define configTIMER_TASK_STACK_DEPTH configMINIMAL_STACK_SIZE


#define configKERNEL_INTERRUPT_PRIORITY 1
#define configMAX_SYSCALL_INTERRUPT_PRIORITY 64



#define configKERNEL_YIELD_PRIORITY 2


#define configASSERT(x) if( ( x ) == 0 ) { portDISABLE_INTERRUPTS(); for( ;; ); }
# 129 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h"
#define INCLUDE_vTaskPrioritySet 1
#define INCLUDE_uxTaskPriorityGet 1
#define INCLUDE_vTaskDelete 0
#define INCLUDE_vTaskSuspend 1

#define INCLUDE_xTaskDelayUntil 1



#define INCLUDE_uxTaskGetStackHighWaterMark 1
# 147 "D:/PrjCoreDalCMake/prjcoredalcmake/config/FreeRTOS/FreeRTOSConfig.h"
#define configNUM_CORES portNUM_CORES
#define sbSEND_COMPLETED(pxStreamBuffer) vGenerateCore2CoreInterruptNotif( pxStreamBuffer )
#define sbRECEIVE_COMPLETED(pxStreamBuffer) vGenerateCore2CoreInterruptConfirm( pxStreamBuffer )
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/projdefs.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/projdefs.h"
#define PROJDEFS_H 





typedef void (* TaskFunction_t)( void * );





#define pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000U ) )


#define pdFALSE ( ( BaseType_t ) 0 )
#define pdTRUE ( ( BaseType_t ) 1 )

#define pdPASS ( pdTRUE )
#define pdFAIL ( pdFALSE )
#define errQUEUE_EMPTY ( ( BaseType_t ) 0 )
#define errQUEUE_FULL ( ( BaseType_t ) 0 )


#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )
#define errQUEUE_BLOCKED ( -4 )
#define errQUEUE_YIELD ( -5 )



#define configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0





#define pdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL




#define pdFREERTOS_ERRNO_NONE 0
#define pdFREERTOS_ERRNO_ENOENT 2
#define pdFREERTOS_ERRNO_EINTR 4
#define pdFREERTOS_ERRNO_EIO 5
#define pdFREERTOS_ERRNO_ENXIO 6
#define pdFREERTOS_ERRNO_EBADF 9
#define pdFREERTOS_ERRNO_EAGAIN 11
#define pdFREERTOS_ERRNO_EWOULDBLOCK 11
#define pdFREERTOS_ERRNO_ENOMEM 12
#define pdFREERTOS_ERRNO_EACCES 13
#define pdFREERTOS_ERRNO_EFAULT 14
#define pdFREERTOS_ERRNO_EBUSY 16
#define pdFREERTOS_ERRNO_EEXIST 17
#define pdFREERTOS_ERRNO_EXDEV 18
#define pdFREERTOS_ERRNO_ENODEV 19
#define pdFREERTOS_ERRNO_ENOTDIR 20
#define pdFREERTOS_ERRNO_EISDIR 21
#define pdFREERTOS_ERRNO_EINVAL 22
#define pdFREERTOS_ERRNO_ENOSPC 28
#define pdFREERTOS_ERRNO_ESPIPE 29
#define pdFREERTOS_ERRNO_EROFS 30
#define pdFREERTOS_ERRNO_EUNATCH 42
#define pdFREERTOS_ERRNO_EBADE 50
#define pdFREERTOS_ERRNO_EFTYPE 79
#define pdFREERTOS_ERRNO_ENMFILE 89
#define pdFREERTOS_ERRNO_ENOTEMPTY 90
#define pdFREERTOS_ERRNO_ENAMETOOLONG 91
#define pdFREERTOS_ERRNO_EOPNOTSUPP 95
#define pdFREERTOS_ERRNO_ENOBUFS 105
#define pdFREERTOS_ERRNO_ENOPROTOOPT 109
#define pdFREERTOS_ERRNO_EADDRINUSE 112
#define pdFREERTOS_ERRNO_ETIMEDOUT 116
#define pdFREERTOS_ERRNO_EINPROGRESS 119
#define pdFREERTOS_ERRNO_EALREADY 120
#define pdFREERTOS_ERRNO_EADDRNOTAVAIL 125
#define pdFREERTOS_ERRNO_EISCONN 127
#define pdFREERTOS_ERRNO_ENOTCONN 128
#define pdFREERTOS_ERRNO_ENOMEDIUM 135
#define pdFREERTOS_ERRNO_EILSEQ 138
#define pdFREERTOS_ERRNO_ECANCELED 140



#define pdFREERTOS_LITTLE_ENDIAN 0
#define pdFREERTOS_BIG_ENDIAN 1


#define pdLITTLE_ENDIAN pdFREERTOS_LITTLE_ENDIAN
#define pdBIG_ENDIAN pdFREERTOS_BIG_ENDIAN
# 63 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h" 1
# 34 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
#define PORTABLE_H 
# 46 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/deprecated_definitions.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/deprecated_definitions.h"
#define DEPRECATED_DEFINITIONS_H 
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h" 2






# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h"
#define PORTMACRO_H 







# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 1
# 61 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
#define IFXCPU_H 1





# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h" 1
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h"
#define IFXCPU_CFG_H 1





# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_Intrinsics.h" 1
# 45 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_Intrinsics.h"
#define IFXCPU_INTRINSICS_H 

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h" 1
# 43 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h"
#define IFX_TYPES_H 1


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h" 1
# 42 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h"
#define COMPILERS_H 1



# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h"
#define IFX_CFG_H 1





#define IFX_CFG_SCU_XTAL_FREQUENCY (20000000)

#define IFX_CFG_SCU_PLL_FREQUENCY (300000000)


#define IFX_CFG_SCU_PLL1_FREQUENCY (320000000)

#define IFX_CFG_SCU_PLL2_FREQUENCY (200000000)
# 53 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h"
#define IFX_CFG_EXTEND_TRAP_HOOKS 


#define IFX_CFG_SSW_ENABLE_PMS_INIT (0U)
#define IFX_CFG_SSW_ENABLE_PMS_INIT_CHECK (0U)
#define IFX_CFG_SSW_ENABLE_PLL_INIT (0U)
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h" 2



#define IFX_STATIC static



#define IFX_CONST const


#define CONST_CFG const





#define IFX_EXTERN extern






#define NULL_PTR ((void *)0)




#define CFG_LONG_SIZE_T (0)






# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h" 1
# 42 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h"
#define COMPILERGNUC_H 1



# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stddef.h" 1 3
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h" 2







#define IFXCOMPILER_COMMON_LINKER_SYMBOLS() extern unsigned int __A0_MEM[]; extern unsigned int __A1_MEM[]; extern unsigned int __A8_MEM[]; extern unsigned int __A9_MEM[];
# 65 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h"
#define IFXCOMPILER_CORE_LINKER_SYMBOLS(cpu) extern unsigned int __USTACK ##cpu[]; extern unsigned int __ISTACK ##cpu[]; extern unsigned int __INTTAB_CPU ##cpu[]; extern unsigned int __TRAPTAB_CPU ##cpu[]; extern unsigned int __CSA ##cpu[]; extern unsigned int __CSA ##cpu ##_END[];







#define __USTACK(cpu) __USTACK ##cpu
#define __ISTACK(cpu) __ISTACK ##cpu
#define __INTTAB_CPU(cpu) __INTTAB_CPU ##cpu
#define __TRAPTAB_CPU(cpu) __TRAPTAB_CPU ##cpu
#define __CSA(cpu) __CSA ##cpu
#define __CSA_END(cpu) __CSA ##cpu ##_END





#define __INTTAB(cpu) __INTTAB_CPU ##cpu


#define __TRAPTAB(cpu) __TRAPTAB_CPU ##cpu

#define __SDATA1(cpu) __A0_MEM
#define __SDATA2(cpu) __A1_MEM
#define __SDATA3(cpu) __A8_MEM
#define __SDATA4(cpu) __A9_MEM





#define IFX_INLINE static inline __attribute__ ((always_inline))


#define IFX_PACKED __attribute__ ((packed))

#define COMPILER_NAME "GNUC"
#define COMPILER_VERSION __VERSION__

#define COMPILER_REVISION 0

#define IFX_INTERRUPT_FAST IFX_INTERRUPT
# 119 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h"
#define IFX_INTERRUPT(isr,vectabNum,prio) IFX_INTERRUPT_INTERNAL(isr, vectabNum, prio)




#define IFX_INTERRUPT_INTERNAL(isr,vectabNum,prio) __asm__ (".ifndef .intr.entry.include                        \n" ".altmacro                                           \n" ".macro .int_entry.2 intEntryLabel, name # define the section and inttab entry code \n" "	.pushsection .\\intEntryLabel,\"ax\",@progbits   \n" "	__\\intEntryLabel :                              \n" "		svlcx                                        \n" "		movh.a  %a14, hi:\\name                      \n" "		lea     %a14, [%a14]lo:\\name                \n" "		ji      %a14                                 \n" "	.popsection                                      \n" ".endm                                               \n" ".macro .int_entry.1 prio,vectabNum,u,name           \n" ".int_entry.2 intvec_tc\\vectabNum\\u\\prio,(name) # build the unique name \n" ".endm                                               \n" "                                                    \n" ".macro .intr.entry name,vectabNum,prio              \n" ".int_entry.1 %(prio),%(vectabNum),_,name # evaluate the priority and the cpu number \n" ".endm                                               \n" ".intr.entry.include:                                \n" ".endif                                              \n" ".intr.entry "#isr","#vectabNum","#prio );IFX_EXTERN void __attribute__ ((interrupt_handler)) isr(); void isr (void)
# 154 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/CompilerGnuc.h"
#define IFX_ALIGN(n) __attribute__ ((aligned(n)))




#define IFX_FAR_ABS __attribute__((fardata))



#define IFX_NEAR_ABS 



#define IFX_REL_A0 



#define IFX_REL_A1 



#define IFX_REL_A8 



#define IFX_REL_A9 
# 83 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h" 2
# 115 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h"
#define BEGIN_DATA_SECTION(sec) DATA_SECTION(section #sec aw 4)
#define DATA_SECTION(sec) _Pragma(#sec)
#define END_DATA_SECTION DATA_SECTION(section)
# 137 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Platform/Tricore/Compilers/Compilers.h"
void Ifx_C_Init(void);
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Platform_Types.h" 1
# 42 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Platform_Types.h"
#define PLATFORM_TYPES_H 
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Platform_Types.h"
#define PLATFORM_VENDOR_ID (17u)
#define PLATFORM_AR_RELEASE_MAJOR_VERSION (4u)
#define PLATFORM_AR_RELEASE_MINOR_VERSION (2u)
#define PLATFORM_AR_RELEASE_REVISION_VERSION (2u)
#define PLATFORM_SW_MAJOR_VERSION (1u)
#define PLATFORM_SW_MINOR_VERSION (0u)
#define PLATFORM_SW_PATCH_VERSION (0u)



#define CPU_TYPE_8 (8u)
#define CPU_TYPE_16 (16u)
#define CPU_TYPE_32 (32u)

#define CPU_TYPE CPU_TYPE_32





#define MSB_FIRST (0u)
#define LSB_FIRST (1u)

#define CPU_BIT_ORDER LSB_FIRST





#define HIGH_BYTE_FIRST (0u)
#define LOW_BYTE_FIRST (1u)

#define CPU_BYTE_ORDER LOW_BYTE_FIRST






#define TRUE (1u)


#define FALSE (0u)
# 104 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Platform_Types.h"
typedef unsigned char boolean;



typedef unsigned char uint8;



typedef unsigned short uint16;



typedef unsigned long uint32;




typedef unsigned long long uint64;



typedef signed char sint8;



typedef short sint16;




typedef long sint32;






typedef long long sint64;



typedef unsigned long uint8_least;



typedef unsigned long uint16_least;



typedef unsigned long uint32_least;



typedef signed long sint8_least;



typedef signed long sint16_least;



typedef signed long sint32_least;




typedef float float32;




typedef double float64;
# 48 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h" 2





typedef const char *pchar;
typedef void *pvoid;
typedef volatile void *vvoid;
typedef void (*voidfuncvoid) (void);

typedef struct
{
    float32 real;
    float32 imag;
} cfloat32;

typedef struct
{
    sint32 real;
    sint32 imag;
} csint32;

typedef struct
{
    sint16 real;
    sint16 imag;
} csint16;

typedef sint64 Ifx_TickTime;
#define TIME_INFINITE ((Ifx_TickTime)0x7FFFFFFFFFFFFFFFLL)
#define TIME_NULL ((Ifx_TickTime)0x0000000000000000LL)

#define IFX_ONES (0xFFFFFFFFFFFFFFFFU)
#define IFX_ZEROS (0x0000000000000000U)






#define IFX_SIZET_MAX (0x7FFF)
typedef sint16 Ifx_SizeT;



typedef struct
{
    void *base;
    uint16 index;
    uint16 length;
} Ifx_CircularBuffer;

typedef uint16 Ifx_Priority;
typedef uint32 Ifx_TimerValue;
typedef sint32 Ifx_SignedTimerVal;

typedef pvoid Ifx_AddressValue;

typedef struct
{
    uint16 priority;
    uint16 provider;
} Ifx_IsrSetting;


typedef enum
{
    Ifx_ActiveState_low = 0,
    Ifx_ActiveState_high = 1
} Ifx_ActiveState;

typedef enum
{
    Ifx_ParityMode_even = 0,
    Ifx_ParityMode_odd = 1
} Ifx_ParityMode;



typedef enum
{
    Ifx_RxSel_a,
    Ifx_RxSel_b,
    Ifx_RxSel_c,
    Ifx_RxSel_d,
    Ifx_RxSel_e,
    Ifx_RxSel_f,
    Ifx_RxSel_g,
    Ifx_RxSel_h
} Ifx_RxSel;


typedef struct
{
    volatile void *module;
    sint32 index;
} IfxModule_IndexMap;

typedef struct
{
    Ifx_TickTime timestamp;
    uint8 data;
}Ifx_DataBufferMode_TimeStampSingle;
# 161 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h"
typedef enum
{
    Ifx_DataBufferMode_normal = 0,
    Ifx_DataBufferMode_timeStampSingle,

}Ifx_DataBufferMode;
# 175 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h"
typedef enum
{
    Ifx_Pwm_Mode_centerAligned = 0,
    Ifx_Pwm_Mode_centerAlignedInverted = 1,
    Ifx_Pwm_Mode_leftAligned = 2,
    Ifx_Pwm_Mode_rightAligned = 3,
    Ifx_Pwm_Mode_off = 4,
    Ifx_Pwm_Mode_init = 5,
    Ifx_Pwm_Mode_count
} Ifx_Pwm_Mode;
# 193 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_TypesGnuc.h" 1
# 40 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_TypesGnuc.h"
#define IFX_TYPESGNUC_H_ 

#define FRACT_MAX 0x7fffffff

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\cint.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\cint.h" 3
#define __cint_h 





#define MAX_TRAPS 8
#define MAX_INTRS 256







extern void _init_vectab (void);
extern void _init_hnd_chain (void);






extern int _install_int_handler (int intno, void (*handler) (int), int arg);







extern void *_install_chained_int_handler (int intno, void (*handler) (int),
        int arg);





extern int _remove_chained_int_handler (int intno, void *ptr);





extern int _install_trap_handler (int trapno, void (*handler) (int));



#define TrapInit _init_vectab
#define cintsetup _init_vectab
#define cinthandler _install_int_handler
#define ccintsetup _init_hnd_chain
#define ccinthandler _install_chained_int_handler
#define freechain_hnd _remove_chained_int_handler
#define ctraphandler _install_trap_handler
# 45 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_TypesGnuc.h" 2
#define __interrupt(intno) 

typedef long fract;
typedef short sfract;
typedef long long laccum;
typedef long __packb;
typedef unsigned long __upackb;
typedef long __packhw;
typedef unsigned long __upackhw;
# 194 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h" 2
# 205 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h"
typedef struct
{
    fract real;
    fract imag;
} cfract;

typedef struct
{
    sfract real;
    sfract imag;
} csfract;

#define IFX_PI (3.1415926535897932384626433832795f)
#define IFX_TWO_OVER_PI (2.0 / IFX_PI)
#define IFX_ONE_OVER_SQRT_THREE (0.57735026918962576450914878050196f)
#define IFX_SQRT_TWO (1.4142135623730950488016887242097f)
#define IFX_SQRT_THREE (1.7320508075688772935274463415059f)
#define IFX_UNUSED_PARAMETER(x) if(x){}
# 48 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_Intrinsics.h" 2





# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h" 1
# 46 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define IFXCPU_INTRINSICSGNUC_H 





#define IFXCPU_INTRINSICSGNUC_USE_MACHINE_INTRINSICS 1






# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __INTRINSICS_H__ 

#undef __STRINGIFY
#define __STRINGIFY(x) #x
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __bisr(irq_level) __tric_bisr(irq_level)
#define __BISR(irq_level) __tric_bisr(irq_level)

#define __tric_bisr(irq_level) __asm__ volatile ("bisr " __STRINGIFY (irq_level) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _bisr (const unsigned __irq_level)
{
  __asm__ volatile ("bisr %0" :: "i" (__irq_level) : "memory");
}






#define __MFCR(regaddr) __tric_mfcr (regaddr)
#define __mfcr(regaddr) __tric_mfcr (regaddr)

#define __tric_mfcr(regaddr) (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" __STRINGIFY (regaddr) : "=d" (__res) :: "memory"); __res; }))







static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
                    : "=d" (__res) : "i" (__regaddr) : "memory");
  return __res;
}






#define __MTCR(regaddr,val) __tric_mtcr (regaddr, val)
#define __mtcr(regaddr,val) __tric_mtcr (regaddr, val)

#define __tric_mtcr(regaddr,val) do { unsigned __newval = (unsigned) (val); __asm__ volatile ("mtcr LO:" __STRINGIFY (regaddr) ", %0" :: "d" (__newval) : "memory"); } while (0)






static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
                    :: "i" (__regaddr), "d" (__val) : "memory");
}






#define __syscall(service) __tric_syscall (service)
#define __SYSCALL(service) __tric_syscall (service)

#define __tric_syscall(service) __asm__ volatile ("syscall "__STRINGIFY (service) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _syscall (const unsigned __service)
{
  __asm__ volatile ("syscall %0" :: "i" (__service) : "memory");
}






static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _debug (void)
{
  __asm__ volatile ("debug" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _isync (void)
{
  __asm__ volatile ("isync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _dsync (void)
{
  __asm__ volatile ("dsync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rstv (void)
{
  __asm__ volatile ("rstv" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rslcx (void)
{
    __asm__ volatile ("rslcx" ::: "memory",
                      "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
                      "a2", "a3", "a4", "a5", "a6", "a7", "a11");
}


static __inline__ __attribute__((__always_inline__))
void _svlcx (void)
{
  __asm__ volatile ("svlcx" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
}
# 227 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
static __inline__ __attribute__((__always_inline__))
void _restore (const int irqs_on)
{



  if (irqs_on)
    _enable();
  else
    _disable();

}
# 248 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __CLZ(val) __builtin_clz (val)

#define __CTZ(val) __builtin_ctz (val)

#define __ABS(val) __builtin_abs (val)
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h" 2




#define STRINGIFY(x) #x



#define Ifx__non_return_call(fun) __asm__ volatile ("ji %0"::"a"(fun))



static inline __attribute__ ((always_inline)) void Ifx__jump_and_link(void (*fun)(void))
{
 __asm__ volatile ("jli %0"::"a"(fun));
}

static inline __attribute__ ((always_inline)) void Ifx__moveToDataParam0(unsigned int var)
{
 __asm__ volatile ("mov\t %%d4, %0"::"d"(var));
}

static inline __attribute__ ((always_inline)) void Ifx__moveToDataParamRet(unsigned int var)
{
 __asm__ volatile ("mov\t %%d2, %0"::"d"(var));
}

static inline __attribute__ ((always_inline)) unsigned int Ifx__getDataParamRet(void)
{
 unsigned int var;
 __asm__ volatile (" mov\t %0, %%d2":"=d"(var));
 return var;
}

static inline __attribute__ ((always_inline)) void Ifx__moveToAddrParam0(const void *var)
{
 __asm__ volatile ("mov.aa\t %%a4, %0"::"a"(var));
}

static inline __attribute__ ((always_inline)) void Ifx__jumpToFunction(const void *fun)
{
 __asm__ volatile ("ji %0"::"a"(fun));
}

static inline __attribute__ ((always_inline)) void Ifx__jumpToFunctionWithLink(const void *fun)
{
 Ifx__jump_and_link((void (*)(void))fun);
}

static inline __attribute__ ((always_inline)) void Ifx__jumpBackToLink(void)
{
 __asm__ volatile ("ji %a11");
}







#define Ifx__minX(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__maxX(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturateX(X,Min,Max) ( Ifx__minX(Ifx__maxX(X, Min), Max) )
#define Ifx__checkrangeX(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))






#define Ifx__saturate(X,Min,Max) ( Ifx__min(Ifx__max(X, Min), Max) )






#define Ifx__saturateu(X,Min,Max) ( Ifx__minu(Ifx__maxu(X, Min), Max) )
# 148 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint32 Ifx__max(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("max %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__maxs(sint16 a, sint16 b)
{
    sint32 res;
    __asm__ volatile ("max.h %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}


static inline __attribute__ ((always_inline)) uint32 Ifx__maxu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("max.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__min(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("min %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__mins(sint16 a, sint16 b)
{
    sint16 res;
    __asm__ volatile ("min.h %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__minu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("min.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}
# 206 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define Ifx__sqrf(X) ((X) * (X))
#define Ifx__sqrtf(X) sqrtf(X)
#define Ifx__checkrange(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))

#define Ifx__roundf(X) ((((X) - (sint32)(X)) > 0.5) ? (1 + (sint32)(X)) : ((sint32)(X)))
#define Ifx__absf(X) ( ((X) < 0.0) ? -(X) : (X) )
#define Ifx__minf(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__maxf(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturatef(X,Min,Max) ( Ifx__minf(Ifx__maxf(X, Min), Max) )
#define Ifx__checkrangef(X,Min,Max) (((X) >= (Min)) && ((X) <= (Max)))

#define Ifx__abs_stdreal(X) ( ((X) > 0.0) ? (X) : -(X) )
#define Ifx__min_stdreal(X,Y) ( ((X) < (Y)) ? (X) : (Y) )
#define Ifx__max_stdreal(X,Y) ( ((X) > (Y)) ? (X) : (Y) )
#define Ifx__saturate_stdreal(X,Min,Max) ( Ifx__min_stdreal(Ifx__max_stdreal(X, Min), Max) )

#define Ifx__neqf(X,Y) ( ((X) > (Y)) || ((X) < (Y)) )
#define Ifx__leqf(X,Y) ( !((X) > (Y)) )
#define Ifx__geqf(X,Y) ( !((X) < (Y)) )
# 238 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint16 Ifx__clssf(sfract a)
{
    sint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                      cls  %0,%1":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) float Ifx__fract_to_float(fract a)
{
    float res;
    __asm__ volatile ("q31tof  %0,%1,%2":"=d"(res):"d"(a), "d"(0):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) fract Ifx__float_to_fract(float a)
{
    fract res;
    __asm__ volatile ("ftoq31  %0,%1,%2":"=d"(res):"d"(a), "d"(0):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__fract_to_sfract(fract a)
{
    sfract res;
    __asm__ volatile ("mov.u  %0,0x8000        \n                    adds  %0,%1              \n                    extr  %0,%0,0x10,0x10 "


                      :"=&d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__float_to_sfract(float a)
{
    fract tmp = Ifx__float_to_fract(a);
    return Ifx__fract_to_sfract(tmp);
}



static inline __attribute__ ((always_inline)) fract Ifx__getfract(laccum a)
{
    fract res;
    __asm__ volatile ("dextr  %0,%H1,%L1,0x11":"=&d" (res):"d" (a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__mac_r_sf(sfract a, sfract b, sfract c)
{
    sfract res;
    __asm__ volatile ("sh  %1,%1,16        \n                       maddrs.q  %0,%1,%2L,%3L,1        \n                       sh %0,%0,-16":"=d"(res):"d"(a),

                                                       "d"(b), "d"(c):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__mac_sf(sfract a, sfract b, sfract c)
{
    sfract res;
    __asm__ volatile ("sh  %1,%1,16        \n                      madds.q  %0,%1,%2L,%3L,1        \n                      sh %0,%0,-16":"=d"(res):"d"(a),

                                                      "d"(b), "d"(c):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) long Ifx__mulfractfract(fract a, fract b)
{
    long res;
    __asm__ volatile ("mul.q %0,%1,%2,1":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) long Ifx__mulfractlong(fract a, long b)
{
    long res;
    __asm__ volatile ("mul.q %0,%1,%2,1":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__round16(fract a)
{
    sfract res;
    __asm__ volatile ("mov.u  %0,0x8000        \n                    adds  %0,%1              \n                    insert  %0,%0,0,0,0x10 \n					sh  %0,%0,-16"



                      :"=&d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__s16_to_sfract(sint16 a)
{
    sfract res;
    __asm__ volatile ("sh  %0,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__sfract_to_s16(sfract a)
{
    sint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__sfract_to_u16(sfract a)
{
    uint16 res;
    __asm__ volatile ("sh  %1,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}



static inline __attribute__ ((always_inline)) laccum Ifx__shaaccum(laccum a, sint32 b)
{
    laccum res;
    __asm__ volatile ("jge   %2,0,0f        \n                    sha   %H0,%H1,%2     \n                    rsub  %2,%2,0        \n                    dextr %L0,%H1,%L1,%2 \n                    j  1f                \n                    0:dextr %H0,%H1,%L1,%2 \n                    sha   %L0,%L1,%2     \n                    1:"







                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) fract Ifx__shafracts(fract a, sint32 b)
{
    fract res;
    __asm__ volatile ("shas  %0,%1,%2":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__shasfracts(sfract a, sint32 b)
{
    sfract res;
    __asm__ volatile ("shas  %0,%1,%2":"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sfract Ifx__u16_to_sfract(uint16 a)
{
    sfract res;
    __asm__ volatile ("sh  %0,%1,16    \n                       sh  %0,%1,-16":"=d"(res):"d"(a):"memory");

    return res;
}
# 430 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint32 Ifx__extr(sint32 a, uint32 p, uint32 w)
{
    sint32 res;
    __asm__ volatile ("mov %%d14,%2  \n                     mov %%d15,%3  \n                     extr %0,%1,%%e14"


                      : "=d" (res) : "d" (a), "d" (p), "d" (w):"d14", "d15");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__extru(uint32 a, uint32 p, uint32 w)
{
    uint32 res;
    __asm__ volatile ("mov %%d14,%2  \n                     mov %%d15,%3  \n                     extr.u %0,%1,%%e14"


                      : "=d" (res) : "d" (a), "d" (p), "d" (w):"d14", "d15");
    return res;
}




#define Ifx__getbit(address,bitoffset) ((*(address) & (1U << (bitoffset))) != 0)



#define Ifx__imaskldmst(address,value,bitoffset,bits) {long long tmp; __asm__("imask %A0,%1,%2,%3" :"=d"((long long)tmp) :"d"(value),"d"(bitoffset),"i"(bits): "memory"); __asm__("ldmst [%0]0,%A1"::"a"(address),"d"(tmp): "memory");}
# 468 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint32 Ifx__ins(sint32 trg, const sint32 trgbit, sint32 src, const sint32 srcbit)
{
    sint32 res;
    __asm__ volatile ("ins.t %0,%1,%2,%3,%4":"=d"(res):"d"(trg), "i"(trgbit), "d"(src), "i"(srcbit));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__insert(sint32 a, sint32 b, sint32 p, const sint32 w)
{
    sint32 res;
    __asm__ volatile ("mov %%d14,%3  \n                     mov %%d15,%4  \n                     insert %0,%1,%2,%%e14"


                      :"=d"(res):"d"(a), "d"(b), "d"(p), "d"(w):"d14", "d15");
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__insn(sint32 trg, const sint32 trgbit, sint32 src, const sint32 srcbit)
{
    sint32 res;
    __asm__ volatile ("insn.t %0,%1,%2,%3,%4":"=d"(res):"d"(trg), "i"(trgbit), "d"(src), "i"(srcbit));
    return res;
}



#define Ifx__putbit(value,address,bitoffset) Ifx__imaskldmst(address, value, bitoffset,1)
# 516 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define Ifx__disable() __asm__ volatile ("disable" : : : "memory")



static inline __attribute__ ((always_inline)) sint32 Ifx__disable_and_save(void)
{
    sint32 res;
    __asm__ volatile("disable %0":"=d"(res));
    return res;
}



#define Ifx__enable() __asm__ volatile ("enable" : : : "memory")



static inline __attribute__ ((always_inline)) void Ifx__restore(sint32 ie)
{
    __asm__ volatile ("restore %0"::"d"(ie));
}
# 554 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) void Ifx__cacheawi(uint8* p)
{
    __asm__ volatile("cachea.wi [%0]0"::"a"(p));
}


static inline __attribute__ ((always_inline)) void Ifx__cacheiwi(uint8* p)
{
    __asm__ volatile("cachei.wi [%0]0"::"a"(p));
}




static inline __attribute__ ((always_inline)) uint8* Ifx__cacheawi_bo_post_inc(uint8* p)
{
    __asm__ volatile("cachea.wi  [%0+]0"::"a"(p));
    return p;
}





static inline __attribute__ ((always_inline)) sint32 Ifx__mulsc(sint32 a, sint32 b, sint32 offset)
{
    sint32 res;
    __asm__ volatile("mul  %%e12,%1,%2      \n                    dextr  %0,%%d13,%%d12,%3"

                     :"=d"(res):"d"(a), "d"(b), "d"(offset):"d12", "d13");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__rol(uint32 operand, uint32 count)
{
    uint32 res;
    __asm__ volatile("dextr  %0,%1,%1,%2":"=d"(res):"d"(operand), "d"(count):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__ror(uint32 operand, uint32 count)
{
    uint32 res;
    __asm__ volatile("rsub %2,%2,0 \n                    dextr  %0,%1,%1,%2"

                     :"=d"(res):"d"(operand), "d"(count):"memory");
    return res;
}
# 616 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) __packb Ifx__absb(__packb a)
{
    __packb res;
    __asm__ volatile ("abs.b %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__absh(__packhw a)
{
    __packhw res;
    __asm__ volatile ("abs.h %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__abssh(__packhw a)
{
    __packb res;
    __asm__ volatile ("abss.h %0,%1"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte1(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,0,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte2(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,8,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte3(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,16,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__extractbyte4(__packb a)
{
    sint8 res;
    __asm__ volatile ("extr  %0,%1,24,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__extracthw1(__packhw a)
{
    sint16 res;
    __asm__ volatile ("extr  %0,%1,0,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__extracthw2(__packhw a)
{
    sint16 res;
    __asm__ volatile ("extr  %0,%1,16,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte1(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,0,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte2(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,8,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte3(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,16,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__extractubyte4(__upackb a)
{
    uint8 res;
    __asm__ volatile ("extr  %0,%1,24,8"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__extractuhw1(__upackhw a)
{
    uint16 res;
    __asm__ volatile ("extr  %0,%1,0,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__extractuhw2(__upackhw a)
{
    uint16 res;
    __asm__ volatile ("extr  %0,%1,16,16"
                      :"=d"(res):"d"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte1(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte2(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,8,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte3(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint8 Ifx__getbyte4(__packb* a)
{
    sint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,24,8"

                      :"=d"(res):"a"(a):"memory");
    return res;

}



static inline __attribute__ ((always_inline)) sint16 Ifx__gethw1(__packhw* a)
{
    sint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}


static inline __attribute__ ((always_inline)) sint16 Ifx__gethw2(__packhw* a)
{
    sint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte1(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte2(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,8,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte3(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__getubyte4(__upackb* a)
{
    uint8 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,24,8"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__getuhw1(__upackhw* a)
{
    uint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,0,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__getuhw2(__upackhw* a)
{
    uint16 res;
    __asm__ volatile ("ld.w  %0,[%1]0 \n                     extr  %0,%0,16,16"

                      :"=d"(res):"a"(a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__initpackb(sint32 a, sint32 b, sint32 c, sint32 d)
{
    __packb res;
    __asm__ volatile ("insert  %3,%3,%4,8,8   \n                    insert  %4,%1,%2,8,8   \n                    insert  %0,%4,%3,16,16 "


                      :"=d"(res):"d"(a), "d"(b), "d"(c), "d"(d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__initpackbl(long a)
{
    return (__packb) a;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__initpackhw(sint16 a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__initpackhwl(long a)
{
    return a;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__initupackb( uint32 a, uint32 b, uint32 c, uint32 d)
{
    __upackb res;
    __asm__ volatile ("insert  %3,%3,%4,8,8   \n                    insert  %1,%1,%2,8,8   \n                    insert  %0,%1,%3,16,16"


                      :"=d"(res):"d"(a), "d"(b), "d"(c), "d"(d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__initupackhw( uint16 a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte1(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,0,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte2(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,8,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte3(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,16,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__insertbyte4(__packb a, sint8 b)
{
    __packb res;
    __asm__ volatile ("insert  %0,%1,%2,24,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte1( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,0,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte2( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,8,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte3( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,16,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__insertubyte4( __upackb a, uint8 b)
{
    __upackb res;
    __asm__ volatile ("insert  %0,%1,%2,24,8"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__inserthw1(__packhw a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,0,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__inserthw2(__packhw a, sint16 b)
{
    __packhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__insertuhw1( __upackhw a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,0,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__insertuhw2( __upackhw a, uint16 b)
{
    __upackhw res;
    __asm__ volatile ("insert  %0,%1,%2,16,16"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packb Ifx__minb(__packb a, __packb b)
{
    __packb res;
    __asm__ volatile ("min.b %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackb Ifx__minbu( __upackb a, __upackb b)
{
    __upackb res;
    __asm__ volatile ("min.bu %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __packhw Ifx__minh(__packhw a, __packhw b)
{
    __packhw res;
    __asm__ volatile ("min.h %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) __upackhw Ifx__minhu( __upackhw a, __upackhw b)
{
    __upackhw res;
    __asm__ volatile ("min.hu %0,%1,%2"
                      :"=d"(res):"d"(a), "d"(b):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte1(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte2(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,8,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte3(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setbyte4(__packb* a, sint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,24,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__sethw1(__packhw* a, sint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__sethw2(__packhw* a, sint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte1(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte2(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,8,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte3(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setubyte4(__upackb* a, uint8 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,24,8 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setuhw1(__upackhw* a, uint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,0,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__setuhw2(__upackhw* a, uint16 b)
{
    __asm__ volatile ("ld.w  %%d15,[%0] \n                    insert  %%d15,%%d15,%1,16,16 \n                    st.w [%0],%%d15"


                      ::"a"(a), "d"(b):"d15", "memory");
}
# 1247 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define Ifx__abs(a) __builtin_abs(a)



static inline __attribute__ ((always_inline)) sint32 Ifx__absdif(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("absdif %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__abss(sint32 a)
{
    sint32 res;
    __asm__ volatile ("abss %0, %1": "=d" (res) : "d" (a));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__clo(sint32 a)
{
    sint32 res;
    __asm__ volatile ("clo %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__cls(sint32 a)
{
    sint32 res;
    __asm__ volatile ("cls %0,%1":"=d"(res):"d"(a));
    return res;
}



#define Ifx__clz(a) __builtin_clz(a)



static inline __attribute__ ((always_inline)) double Ifx__fabs(double d)
{
    double res;
    __asm__ volatile ("insert  %0,%1,0,31,1": "=d" (res) : "d" (d):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) float Ifx__fabsf(float f)
{
    float res;
    __asm__ volatile ("insert  %0,%1,0,31,1": "=d" (res) : "d" (f):"memory");
    return res;
}
# 1322 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint32 Ifx__parity(sint32 a)
{
    sint32 res;
    __asm__ volatile ("parity  %0,%1": "=d" (res) : "d" (a):"memory");
    return res;
}



static inline __attribute__ ((always_inline)) sint8 Ifx__satb(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.b %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) uint8 Ifx__satbu(sint32 a)
{
    uint8 res;
    __asm__ volatile ("sat.bu %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) sint16 Ifx__sath(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.h %0,%1":"=d"(res):"d"(a));
    return res;
}



static inline __attribute__ ((always_inline)) uint16 Ifx__sathu(sint32 a)
{
    sint8 res;
    __asm__ volatile ("sat.hu %0,%1":"=d"(res):"d"(a));
    return res;
}
# 1375 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) sint32 Ifx__adds(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("adds %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__addsu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("adds.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) sint32 Ifx__subs(sint32 a, sint32 b)
{
    sint32 res;
    __asm__ volatile ("subs %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}



static inline __attribute__ ((always_inline)) uint32 Ifx__subsu(uint32 a, uint32 b)
{
    uint32 res;
    __asm__ volatile ("subs.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
    return res;
}
# 1421 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) void Ifx__debug(void)
{
    __asm__ volatile ("debug" : : : "memory");
}



#define Ifx__mem_barrier __asm__ volatile("":::"memory");



static inline __attribute__ ((always_inline)) void Ifx__dsync(void)
{
    __asm__ volatile ("dsync" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__isync(void)
{
    __asm__ volatile ("isync" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n                  ldmst [%0]0,%A2"

                     ::"a"(address), "d"(mask), "d"((long long)value));
}



static inline __attribute__ ((always_inline)) void Ifx__nop(void)
{
    __asm__ volatile ("nop" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__nops(void* cnt)
{
    __asm__ volatile ("0: nop \n        loop %0,0b"

                      ::"a"(((sint8*)cnt)-1));
}



static inline __attribute__ ((always_inline)) void Ifx__rslcx(void)
{
    __asm__ volatile ("rslcx" : : : "memory");
}



static inline __attribute__ ((always_inline)) void Ifx__svlcx(void)
{
    __asm__ volatile ("svlcx" : : : "memory");
}



static inline __attribute__ ((always_inline)) uint32 Ifx__swap(void* place, uint32 value)
{
    uint32 res;
    __asm__ volatile("swap.w [%1]0,%2":"=d"(res):"a"(place), "0"(value));
    return res;
}



#define Ifx__NOP(n) __asm(".rept " #n "\n\tnop\n\t.endr\n")




#define Ifx__setareg(areg,val) { uint32 reg_val= (uint32)val; __asm__ volatile (" mov.a\t %%"#areg",%0"::"d"(reg_val)); }





static inline __attribute__ ((always_inline)) void Ifx__stopPerfCounters(void)
{
    __asm__ volatile("mov %%d0,0\n                  mtcr 0xFC00,%%d0\n                  isync\n"


            : : :"d0");
}







static inline __attribute__ ((always_inline)) unsigned int Ifx__cmpAndSwap (unsigned int volatile *address,
           unsigned int value, unsigned int condition)
{

  __extension__ unsigned long long reg64
    = value | (unsigned long long) condition << 32;

  __asm__ __volatile__ ("cmpswap.w [%[addr]]0, %A[reg]"
                        : [reg] "+d" (reg64)
                        : [addr] "a" (address)
                        : "memory");
    return reg64;
}
# 1544 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
static inline __attribute__ ((always_inline)) float32 Ifx__fixpoint_to_float32(fract value, sint32 shift)
{
    float32 result;

    __asm__ volatile("q31tof %0, %1, %2": "=d" (result) : "d" (value), "d" (shift));
    return result;
}

static inline __attribute__ ((always_inline)) void* Ifx__getA11(void)
{
    uint32 *res;
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
    return res;
}

static inline __attribute__ ((always_inline)) void Ifx__setStackPointer(void *stackAddr)
{
    __asm__ volatile ("mov.aa %%a10, %0": : "a" (stackAddr) :"a10");
}

static inline __attribute__ ((always_inline)) uint32 Ifx__crc32(uint32 b, uint32 a)
{
    uint32 returnvalue = 0;

    __asm__ volatile ("CRC32B.W %0,%1,%2" : "=d" (returnvalue) : "d"(b), "d"(a));

   return returnvalue;
}

static inline __attribute__ ((always_inline)) uint32 IfxCpu_calculateCrc32(uint32 *startaddress, uint8 length)
{
    uint32 returnvalue = 0;
    for (;length > 0; length--)
    {

        __asm__ ("CRC32B.W %0,%0,%1" : "+d" (returnvalue) : "d" (*startaddress));
        startaddress++;
    }
    return returnvalue;
}

static inline __attribute__ ((always_inline)) uint32 IfxCpu_getRandomVal(uint32 a, uint32 x, uint32 m)
{
 uint32 result;
    __asm("      mul.u     %%e14,%1,%2       # d15 = Eh; d14 = El    \n"
        "        mov       %%d12,%%d14       #   e12 = El            \n"
        "        mov       %%d13, 0          #                       \n"
        "        madd.u    %%e14,%%e12,%%d15, 5 # e14 = El + 5 * d15    \n"
        " cmp_m_%=: jge.u     %%d14,%3,sub_m_%=    #                       \n"
        "        jz        %%d15,done_%=        #                       \n"
        " sub_m_%=: subx      %%d14,%%d14,%3    #  e12=e12-m            \n"
        "        subc      %%d15,%%d15,%%d13 # d13=d13-0             \n"
        "        loopu     cmp_m_%=             #                       \n"
        " done_%=:  mov       %0,%%d14          #                       \n"
        : "=d"(result) : "d"(a), "d"(x), "d"(m) : "d12","d13","d14","d15");
    return result;
}

static inline __attribute__ ((always_inline)) sint32 Ifx__popcnt(sint32 a)
{
 sint32 res;
 __asm__ volatile ("popcnt.w %0,%1":"=d"(res):"d"(a));
  return res;
}



static inline __attribute__ ((always_inline)) void Ifx__cacheai(uint8* p)
{
    __asm__ volatile("cachea.i [%0]0"::"a"(p));
}





#define __non_return_call Ifx__non_return_call



#define __jump_and_link Ifx__jump_and_link



#define __moveToDataParam0 Ifx__moveToDataParam0



#define __moveToDataParamRet Ifx__moveToDataParamRet



#define __getDataParamRet Ifx__getDataParamRet



#define __moveToAddrParam0 Ifx__moveToAddrParam0



#define __jumpToFunction Ifx__jumpToFunction



#define __jumpToFunctionWithLink Ifx__jumpToFunctionWithLink



#define __jumpBackToLink Ifx__jumpBackToLink



#define __minX Ifx__minX



#define __maxX Ifx__maxX



#define __saturateX Ifx__saturateX



#define __checkrangeX Ifx__checkrangeX



#define __saturate Ifx__saturate



#define __saturateu Ifx__saturateu



#define __max Ifx__max



#define __maxs Ifx__maxs



#define __maxu Ifx__maxu



#define __min Ifx__min



#define __mins Ifx__mins



#define __minu Ifx__minu



#define __sqrtf Ifx__sqrtf



#define __sqrf Ifx__sqrf



#define __checkrange Ifx__checkrange



#define __roundf Ifx__roundf



#define __absf Ifx__absf



#define __saturatef Ifx__saturatef



#define __minf Ifx__minf



#define __maxf Ifx__maxf



#define __checkrangef Ifx__checkrangef



#define __abs_stdreal Ifx__abs_stdreal



#define __saturate_stdreal Ifx__saturate_stdreal



#define __min_stdreal Ifx__min_stdreal



#define __max_stdreal Ifx__max_stdreal



#define __neqf Ifx__neqf



#define __leqf Ifx__leqf



#define __geqf Ifx__geqf



#define __clssf Ifx__clssf



#define __fract_to_float Ifx__fract_to_float



#define __fract_to_sfract Ifx__fract_to_sfract



#define __float_to_sfract Ifx__float_to_sfract



#define __float_to_fract Ifx__float_to_fract



#define __getfract Ifx__getfract



#define __mac_r_sf Ifx__mac_r_sf



#define __mac_sf Ifx__mac_sf



#define __mulfractfract Ifx__mulfractfract



#define __mulfractlong Ifx__mulfractlong



#define __round16 Ifx__round16



#define __s16_to_sfract Ifx__s16_to_sfract



#define __sfract_to_s16 Ifx__sfract_to_s16



#define __sfract_to_u16 Ifx__sfract_to_u16



#define __shaaccum Ifx__shaaccum



#define __shafracts Ifx__shafracts



#define __shasfracts Ifx__shasfracts



#define __u16_to_sfract Ifx__u16_to_sfract



#define __extr Ifx__extr



#define __extru Ifx__extru



#define __getbit Ifx__getbit



#define __ins Ifx__ins



#define __insert Ifx__insert



#define __insn Ifx__insn



#define __putbit Ifx__putbit



#define __imaskldmst Ifx__imaskldmst







#define __disable Ifx__disable



#define __disable_and_save Ifx__disable_and_save



#define __enable Ifx__enable



#define __restore Ifx__restore
# 1900 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define __cacheawi Ifx__cacheawi



#define __cacheiwi Ifx__cacheiwi



#define __cacheawi_bo_post_inc Ifx__cacheawi_bo_post_inc



#define __mulsc Ifx__mulsc



#define __rol Ifx__rol



#define __ror Ifx__ror



#define __extractbyte1 Ifx__extractbyte1



#define __extractbyte2 Ifx__extractbyte2



#define __extractbyte3 Ifx__extractbyte3



#define __extractbyte4 Ifx__extractbyte4



#define __extracthw1 Ifx__extracthw1



#define __extracthw2 Ifx__extracthw2



#define __extractubyte1 Ifx__extractubyte1



#define __extractubyte2 Ifx__extractubyte2



#define __extractubyte3 Ifx__extractubyte3



#define __extractubyte4 Ifx__extractubyte4



#define __extractuhw1 Ifx__extractuhw1



#define __extractuhw2 Ifx__extractuhw2



#define __getbyte1 Ifx__getbyte1



#define __getbyte2 Ifx__getbyte2



#define __getbyte3 Ifx__getbyte3



#define __getbyte4 Ifx__getbyte4



#define __gethw1 Ifx__gethw1



#define __gethw2 Ifx__gethw2



#define __getubyte1 Ifx__getubyte1



#define __getubyte2 Ifx__getubyte2



#define __getubyte3 Ifx__getubyte3



#define __getubyte4 Ifx__getubyte4



#define __getuhw1 Ifx__getuhw1



#define __getuhw2 Ifx__getuhw2



#define __setbyte1 Ifx__setbyte1



#define __setbyte2 Ifx__setbyte2



#define __setbyte3 Ifx__setbyte3



#define __setbyte4 Ifx__setbyte4



#define __sethw1 Ifx__sethw1



#define __sethw2 Ifx__sethw2



#define __setubyte1 Ifx__setubyte1



#define __setubyte2 Ifx__setubyte2



#define __setubyte3 Ifx__setubyte3



#define __setubyte4 Ifx__setubyte4



#define __setuhw1 Ifx__setuhw1



#define __setuhw2 Ifx__setuhw2



#define __minhu Ifx__minhu



#define __minh Ifx__minh



#define __minbu Ifx__minbu



#define __minb Ifx__minb



#define __insertuhw2 Ifx__insertuhw2



#define __insertuhw1 Ifx__insertuhw1



#define __inserthw2 Ifx__inserthw2



#define __inserthw1 Ifx__inserthw1



#define __insertubyte4 Ifx__insertubyte4



#define __insertubyte3 Ifx__insertubyte3



#define __insertubyte2 Ifx__insertubyte2



#define __insertubyte1 Ifx__insertubyte1



#define __insertbyte4 Ifx__insertbyte4



#define __insertbyte3 Ifx__insertbyte3



#define __insertbyte2 Ifx__insertbyte2



#define __insertbyte1 Ifx__insertbyte1



#define __initupackhw Ifx__initupackhw



#define __initupackb Ifx__initupackb



#define __initpackhwl Ifx__initpackhwl



#define __initpackhw Ifx__initpackhw



#define __initpackbl Ifx__initpackbl



#define __initpackb Ifx__initpackb



#define __absb Ifx__absb



#define __absh Ifx__absh



#define __abssh Ifx__abssh




#define __abs Ifx__abs



#define __absdif Ifx__absdif



#define __abss Ifx__abss



#define __clo Ifx__clo



#define __cls Ifx__cls



#define __clz Ifx__clz



#define __fabs Ifx__fabs



#define __fabsf Ifx__fabsf
# 2209 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_IntrinsicsGnuc.h"
#define __parity Ifx__parity



#define __satb Ifx__satb



#define __satbu Ifx__satbu



#define __sath Ifx__sath



#define __sathu Ifx__sathu



#define __adds Ifx__adds



#define __addsu Ifx__addsu



#define __subs Ifx__subs



#define __subsu Ifx__subsu



#define __debug Ifx__debug



#define __mem_barrier Ifx__mem_barrier



#define __dsync Ifx__dsync



#define __isync Ifx__isync



#define __ldmst Ifx__ldmst



#define __nop Ifx__nop



#define __nops Ifx__nops



#define __rslcx Ifx__rslcx



#define __svlcx Ifx__svlcx



#define __swap Ifx__swap



#define NOP Ifx__NOP



#define __setareg Ifx__setareg



#define __stopPerfCounters Ifx__stopPerfCounters



#define __cmpAndSwap Ifx__cmpAndSwap



#define __fixpoint_to_float32 Ifx__fixpoint_to_float32



#define __getA11 Ifx__getA11



#define __setStackPointer Ifx__setStackPointer



#define __crc32 Ifx__crc32



#define __popcnt Ifx__popcnt



#define __cacheai Ifx__cacheai
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_Intrinsics.h" 2
# 65 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu_Intrinsics.h"
#define IFX_ALIGN_8 (1)
#define IFX_ALIGN_16 (2)
#define IFX_ALIGN_32 (4)
#define IFX_ALIGN_64 (8)
#define IFX_ALIGN_128 (16)
#define IFX_ALIGN_256 (32)

#define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
#define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
#define Ifx_AlignOn64(Size) ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
#define Ifx_AlignOn32(Size) ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
#define Ifx_AlignOn16(Size) ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
#define Ifx_AlignOn8(Size) ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))

#define Ifx_COUNTOF(x) (sizeof(x) / sizeof(x[0]))







static inline __attribute__ ((always_inline)) void *__cx_to_addr(uint32 cx)
{
    uint32 seg_nr = Ifx__extru(cx, 16, 4);
    return (void *)Ifx__insert(seg_nr << 28, cx, 6, 16);
}






static inline __attribute__ ((always_inline)) uint32 __addr_to_cx(void *addr)
{
    uint32 seg_nr, seg_idx;
    seg_nr = Ifx__extru((int)addr, 28, 4) << 16;
    seg_idx = Ifx__extru((int)addr, 6, 16);
    return seg_nr | seg_idx;
}



static inline __attribute__ ((always_inline)) void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
{
    *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
}




static inline __attribute__ ((always_inline)) uint32 __ld32(void *addr)
{
    return *(volatile uint32 *)addr;
}




static inline __attribute__ ((always_inline)) void __st32(void *addr, uint32 value)
{
    *(volatile uint32 *)addr = value;
}




static inline __attribute__ ((always_inline)) uint64 __ld64(void *addr)
{
    return *(volatile uint64 *)addr;
}




static inline __attribute__ ((always_inline)) void __st64(void *addr, uint64 value)
{
    *(volatile uint64 *)addr = value;
}




static inline __attribute__ ((always_inline)) void __ld64_lu(void *addr, uint32 *valueLower, uint32 *valueUpper)
{
    register uint64 value;
    value = __ld64(addr);
    *valueLower = (uint32)value;
    *valueUpper = (uint32)(value >> 32);
}




static inline __attribute__ ((always_inline)) void __st64_lu(void *addr, uint32 valueLower, uint32 valueUpper)
{
    register uint64 value = ((uint64)valueUpper << 32) | valueLower;
    __st64(addr, value);
}
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h" 1
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h"
#define IFXCPU_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
#define IFXCPU_REGDEF_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h" 1
# 71 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
#define IFX_TYPESREG_H 
# 84 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
#define Ifx_Strict_16Bit volatile unsigned short
#define Ifx_Strict_32Bit volatile unsigned int
# 96 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
typedef unsigned char Ifx_UReg_8Bit;
typedef unsigned short Ifx_UReg_16Bit;
typedef unsigned int Ifx_UReg_32Bit;
typedef signed char Ifx_SReg_8Bit;
typedef signed short Ifx_SReg_16Bit;
typedef signed int Ifx_SReg_32Bit;
# 58 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h" 2
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef struct _Ifx_CPU_A_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_A_Bits;


typedef struct _Ifx_CPU_BIV_Bits
{
    volatile unsigned int VSS:1;
    volatile unsigned int BIV:31;
} Ifx_CPU_BIV_Bits;


typedef struct _Ifx_CPU_BLK_OMASK_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int OMASK:12;
    volatile unsigned int ONE:11;
    volatile unsigned int reserved_28:4;
} Ifx_CPU_BLK_OMASK_Bits;


typedef struct _Ifx_CPU_BLK_OTAR_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int TBASE:23;
    volatile unsigned int reserved_28:4;
} Ifx_CPU_BLK_OTAR_Bits;


typedef struct _Ifx_CPU_BLK_RABR_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int OBASE:17;
    volatile unsigned int reserved_22:2;
    volatile unsigned int OMEM:4;
    volatile unsigned int reserved_28:3;
    volatile unsigned int OVEN:1;
} Ifx_CPU_BLK_RABR_Bits;


typedef struct _Ifx_CPU_BTV_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int BTV:31;
} Ifx_CPU_BTV_Bits;


typedef struct _Ifx_CPU_CCNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_CCNT_Bits;


typedef struct _Ifx_CPU_CCTRL_Bits
{
    volatile unsigned int CM:1;
    volatile unsigned int CE:1;
    volatile unsigned int M1:3;
    volatile unsigned int M2:3;
    volatile unsigned int M3:3;
    volatile unsigned int reserved_11:21;
} Ifx_CPU_CCTRL_Bits;


typedef struct _Ifx_CPU_COMPAT_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int RM:1;
    volatile unsigned int SP:1;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_COMPAT_Bits;


typedef struct _Ifx_CPU_CORE_ID_Bits
{
    volatile unsigned int CORE_ID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CORE_ID_Bits;


typedef struct _Ifx_CPU_CPR_L_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int LOWBND:27;
} Ifx_CPU_CPR_L_Bits;


typedef struct _Ifx_CPU_CPR_U_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int UPPBND:27;
} Ifx_CPU_CPR_U_Bits;


typedef struct _Ifx_CPU_CPU_ID_Bits
{
    volatile unsigned int MOD_REV:8;
    volatile unsigned int MOD_32B:8;
    volatile unsigned int MOD:16;
} Ifx_CPU_CPU_ID_Bits;


typedef struct _Ifx_CPU_CPXE_Bits
{
    volatile unsigned int XE_N:10;
    volatile unsigned int reserved_10:22;
} Ifx_CPU_CPXE_Bits;


typedef struct _Ifx_CPU_CREVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CREVT_Bits;


typedef struct _Ifx_CPU_CUS_ID_Bits
{
    volatile unsigned int CID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CUS_ID_Bits;


typedef struct _Ifx_CPU_D_Bits
{
    volatile unsigned int DATA:32;
} Ifx_CPU_D_Bits;


typedef struct _Ifx_CPU_DATR_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int SBE:1;
    volatile unsigned int reserved_4:5;
    volatile unsigned int CWE:1;
    volatile unsigned int CFE:1;
    volatile unsigned int reserved_11:3;
    volatile unsigned int SOE:1;
    volatile unsigned int reserved_15:1;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DATR_Bits;


typedef struct _Ifx_CPU_DBGSR_Bits
{
    volatile unsigned int DE:1;
    volatile unsigned int HALT:2;
    volatile unsigned int SIH:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int reserved_5:1;
    volatile unsigned int PREVSUSP:1;
    volatile unsigned int PEVT:1;
    volatile unsigned int EVTSRC:5;
    volatile unsigned int reserved_13:19;
} Ifx_CPU_DBGSR_Bits;


typedef struct _Ifx_CPU_DBGTCR_Bits
{
    volatile unsigned int DTA:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_DBGTCR_Bits;


typedef struct _Ifx_CPU_DCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_DCON0_Bits;


typedef struct _Ifx_CPU_DCON2_Bits
{
    volatile unsigned int DCACHE_SZE:16;
    volatile unsigned int DSCRATCH_SZE:16;
} Ifx_CPU_DCON2_Bits;


typedef struct _Ifx_CPU_DCX_Bits
{
    volatile unsigned int reserved_0:6;
    volatile unsigned int DCXVALUE:26;
} Ifx_CPU_DCX_Bits;


typedef struct _Ifx_CPU_DEADD_Bits
{
    volatile unsigned int ERROR_ADDRESS:32;
} Ifx_CPU_DEADD_Bits;


typedef struct _Ifx_CPU_DIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_DIEAR_Bits;


typedef struct _Ifx_CPU_DIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_UNC:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int IE_DLMU:1;
    volatile unsigned int IE_LPB:1;
    volatile unsigned int IE_MTMV:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_DIETR_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNLA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_DLMU_SPROT_RGNLA_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNUA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_DLMU_SPROT_RGNUA_Bits;


typedef struct _Ifx_CPU_DMS_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DMSVALUE:31;
} Ifx_CPU_DMS_Bits;


typedef struct _Ifx_CPU_DPRE_Bits
{
    volatile unsigned int RE_N:18;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_DPRE_Bits;


typedef struct _Ifx_CPU_DPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_DPR_L_Bits;


typedef struct _Ifx_CPU_DPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_DPR_U_Bits;


typedef struct _Ifx_CPU_DPWE_Bits
{
    volatile unsigned int WE_N:18;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_DPWE_Bits;


typedef struct _Ifx_CPU_DSTR_Bits
{
    volatile unsigned int SRE:1;
    volatile unsigned int GAE:1;
    volatile unsigned int LBE:1;
    volatile unsigned int DRE:1;
    volatile unsigned int reserved_4:2;
    volatile unsigned int CRE:1;
    volatile unsigned int reserved_7:7;
    volatile unsigned int DTME:1;
    volatile unsigned int LOE:1;
    volatile unsigned int SDE:1;
    volatile unsigned int SCE:1;
    volatile unsigned int CAC:1;
    volatile unsigned int MPE:1;
    volatile unsigned int CLE:1;
    volatile unsigned int reserved_21:3;
    volatile unsigned int ALN:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_DSTR_Bits;


typedef struct _Ifx_CPU_EXEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_EXEVT_Bits;


typedef struct _Ifx_CPU_FCX_Bits
{
    volatile unsigned int FCXO:16;
    volatile unsigned int FCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FCX_Bits;


typedef struct _Ifx_CPU_FLASHCON0_Bits
{
    volatile unsigned int TAG1:6;
    volatile unsigned int reserved_6:2;
    volatile unsigned int TAG2:6;
    volatile unsigned int reserved_14:2;
    volatile unsigned int TAG3:6;
    volatile unsigned int reserved_22:2;
    volatile unsigned int TAG4:6;
    volatile unsigned int reserved_30:2;
} Ifx_CPU_FLASHCON0_Bits;


typedef struct _Ifx_CPU_FLASHCON1_Bits
{
    volatile unsigned int STALL:1;
    volatile unsigned int reserved_1:15;
    volatile unsigned int MASKUECC:2;
    volatile unsigned int reserved_18:6;
    volatile unsigned int reserved_24:2;
    volatile unsigned int reserved_26:6;
} Ifx_CPU_FLASHCON1_Bits;


typedef struct _Ifx_CPU_FLASHCON2_Bits
{
    volatile unsigned int RECDIS:2;
    volatile unsigned int ECCCORDIS:2;
    volatile unsigned int reserved_4:4;
    volatile unsigned int HMARGIN:2;
    volatile unsigned int MSEL:2;
    volatile unsigned int reserved_12:4;
    volatile unsigned int ECCSCLR:2;
    volatile unsigned int reserved_18:6;
    volatile unsigned int SBABCLR:2;
    volatile unsigned int DBABCLR:2;
    volatile unsigned int MBABCLR:2;
    volatile unsigned int ZBABCLR:2;
} Ifx_CPU_FLASHCON2_Bits;


typedef struct _Ifx_CPU_FLASHCON3_Bits
{
    volatile unsigned int ECCERRINJ:1;
    volatile unsigned int EDCERRINJ:1;
    volatile unsigned int SBABERRINJ:1;
    volatile unsigned int DBABERRINJ:1;
    volatile unsigned int MBABERRINJ:1;
    volatile unsigned int ZBABERRINJ:1;
    volatile unsigned int SBERERRINJ:1;
    volatile unsigned int DBERERRINJ:1;
    volatile unsigned int NVMCERRINJ:1;
    volatile unsigned int FLCONERRINJ:1;
    volatile unsigned int reserved_10:22;
} Ifx_CPU_FLASHCON3_Bits;


typedef struct _Ifx_CPU_FLASHCON4_Bits
{
    volatile unsigned int DDIS:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_FLASHCON4_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_CON_Bits
{
    volatile unsigned int TST:1;
    volatile unsigned int TCL:1;
    volatile unsigned int reserved_2:6;
    volatile unsigned int RM:2;
    volatile unsigned int reserved_10:8;
    volatile unsigned int FXE:1;
    volatile unsigned int FUE:1;
    volatile unsigned int FZE:1;
    volatile unsigned int FVE:1;
    volatile unsigned int FIE:1;
    volatile unsigned int reserved_23:3;
    volatile unsigned int FX:1;
    volatile unsigned int FU:1;
    volatile unsigned int FZ:1;
    volatile unsigned int FV:1;
    volatile unsigned int FI:1;
    volatile unsigned int reserved_31:1;
} Ifx_CPU_FPU_TRAP_CON_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_OPC_Bits
{
    volatile unsigned int OPC:8;
    volatile unsigned int FMT:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int DREG:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FPU_TRAP_OPC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_PC_Bits
{
    volatile unsigned int PC:32;
} Ifx_CPU_FPU_TRAP_PC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC1_Bits
{
    volatile unsigned int SRC1:32;
} Ifx_CPU_FPU_TRAP_SRC1_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC2_Bits
{
    volatile unsigned int SRC2:32;
} Ifx_CPU_FPU_TRAP_SRC2_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC3_Bits
{
    volatile unsigned int SRC3:32;
} Ifx_CPU_FPU_TRAP_SRC3_Bits;


typedef struct _Ifx_CPU_ICNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_ICNT_Bits;


typedef struct _Ifx_CPU_ICR_Bits
{
    volatile unsigned int CCPN:8;
    volatile unsigned int reserved_8:7;
    volatile unsigned int IE:1;
    volatile unsigned int PIPN:8;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_ICR_Bits;


typedef struct _Ifx_CPU_ISP_Bits
{
    volatile unsigned int ISP:32;
} Ifx_CPU_ISP_Bits;


typedef struct _Ifx_CPU_KRST0_Bits
{
    volatile unsigned int RST:1;
    volatile unsigned int RSTSTAT:2;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_KRST0_Bits;


typedef struct _Ifx_CPU_KRST1_Bits
{
    volatile unsigned int RST:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_KRST1_Bits;


typedef struct _Ifx_CPU_KRSTCLR_Bits
{
    volatile unsigned int CLR:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_KRSTCLR_Bits;


typedef struct _Ifx_CPU_LCX_Bits
{
    volatile unsigned int LCXO:16;
    volatile unsigned int LCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_LCX_Bits;


typedef struct _Ifx_CPU_LPB_SPROT_ACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_LPB_SPROT_ACCENA_R_Bits;


typedef struct _Ifx_CPU_LPB_SPROT_ACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_LPB_SPROT_ACCENB_R_Bits;


typedef struct _Ifx_CPU_M1CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M1CNT_Bits;


typedef struct _Ifx_CPU_M2CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M2CNT_Bits;


typedef struct _Ifx_CPU_M3CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M3CNT_Bits;


typedef struct _Ifx_CPU_OSEL_Bits
{
    volatile unsigned int SHOVEN_X:32;
} Ifx_CPU_OSEL_Bits;


typedef struct _Ifx_CPU_PC_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PC:31;
} Ifx_CPU_PC_Bits;


typedef struct _Ifx_CPU_PCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON0_Bits;


typedef struct _Ifx_CPU_PCON1_Bits
{
    volatile unsigned int PCINV:1;
    volatile unsigned int PBINV:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON1_Bits;


typedef struct _Ifx_CPU_PCON2_Bits
{
    volatile unsigned int PCACHE_SZE:16;
    volatile unsigned int PSCRATCH_SZE:16;
} Ifx_CPU_PCON2_Bits;


typedef struct _Ifx_CPU_PCXI_Bits
{
    volatile unsigned int PCXO:16;
    volatile unsigned int PCXS:4;
    volatile unsigned int UL:1;
    volatile unsigned int PIE:1;
    volatile unsigned int PCPN:8;
    volatile unsigned int reserved_30:2;
} Ifx_CPU_PCXI_Bits;


typedef struct _Ifx_CPU_PIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_PIEAR_Bits;


typedef struct _Ifx_CPU_PIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_UNC:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int IE_ADDR:1;
    volatile unsigned int IE_LPB:1;
    volatile unsigned int IE_MTMV:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_PIETR_Bits;


typedef struct _Ifx_CPU_PMA0_Bits
{
    volatile unsigned int DAC:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA0_Bits;


typedef struct _Ifx_CPU_PMA1_Bits
{
    volatile unsigned int CAC:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA1_Bits;


typedef struct _Ifx_CPU_PMA2_Bits
{
    volatile unsigned int PSI:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA2_Bits;


typedef struct _Ifx_CPU_PSTR_Bits
{
    volatile unsigned int FRE:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int FBE:1;
    volatile unsigned int reserved_3:9;
    volatile unsigned int FPE:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int FME:1;
    volatile unsigned int reserved_15:17;
} Ifx_CPU_PSTR_Bits;


typedef struct _Ifx_CPU_PSW_Bits
{
    volatile unsigned int CDC:7;
    volatile unsigned int CDE:1;
    volatile unsigned int GW:1;
    volatile unsigned int IS:1;
    volatile unsigned int IO:2;
    volatile unsigned int PRS:2;
    volatile unsigned int S:1;
    volatile unsigned int PRS2:1;
    volatile unsigned int reserved_16:8;
    volatile unsigned int USB:8;
} Ifx_CPU_PSW_Bits;


typedef struct _Ifx_CPU_RGN_ACCENA_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_RGN_ACCENA_Bits;


typedef struct _Ifx_CPU_RGN_ACCENB_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_RGN_ACCENB_Bits;


typedef struct _Ifx_CPU_RGN_LA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_RGN_LA_Bits;


typedef struct _Ifx_CPU_RGN_UA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_RGN_UA_Bits;


typedef struct _Ifx_CPU_SEGEN_Bits
{
    volatile unsigned int ADFLIP:8;
    volatile unsigned int ADTYPE:2;
    volatile unsigned int reserved_10:21;
    volatile unsigned int AE:1;
} Ifx_CPU_SEGEN_Bits;


typedef struct _Ifx_CPU_SFR_SPROT_ACCENA_W_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_SFR_SPROT_ACCENA_W_Bits;


typedef struct _Ifx_CPU_SFR_SPROT_ACCENB_W_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_SFR_SPROT_ACCENB_W_Bits;


typedef struct _Ifx_CPU_SMACON_Bits
{
    volatile unsigned int reserved_0:24;
    volatile unsigned int IODT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SMACON_Bits;


typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits;


typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits;


typedef struct _Ifx_CPU_SWEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_SWEVT_Bits;


typedef struct _Ifx_CPU_SYSCON_Bits
{
    volatile unsigned int FCDSF:1;
    volatile unsigned int PROTEN:1;
    volatile unsigned int TPROTEN:1;
    volatile unsigned int IS:1;
    volatile unsigned int TS:1;
    volatile unsigned int reserved_5:3;
    volatile unsigned int ESDIS:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int U1_IED:1;
    volatile unsigned int U1_IOS:1;
    volatile unsigned int reserved_18:6;
    volatile unsigned int BHALT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SYSCON_Bits;


typedef struct _Ifx_CPU_TASK_ASI_Bits
{
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_TASK_ASI_Bits;


typedef struct _Ifx_CPU_TPS_CON_Bits
{
    volatile unsigned int TEXP0:1;
    volatile unsigned int TEXP1:1;
    volatile unsigned int TEXP2:1;
    volatile unsigned int reserved_3:13;
    volatile unsigned int TTRAP:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_TPS_CON_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits
{
    volatile unsigned int EXTIM_CLASS_EN:8;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits
{
    volatile unsigned int ENTRY_CVAL:12;
    volatile unsigned int reserved_12:20;
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits
{
    volatile unsigned int reserved_0:4;
    volatile unsigned int ENTRY_LVAL:8;
    volatile unsigned int reserved_12:20;
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits
{
    volatile unsigned int EXIT_CVAL:24;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits
{
    volatile unsigned int reserved_0:4;
    volatile unsigned int EXIT_LVAL:20;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_FCX_Bits
{
    volatile unsigned int EXIT_FCX:20;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_TPS_EXTIM_FCX_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_STAT_Bits
{
    volatile unsigned int EXIT_TIN:8;
    volatile unsigned int EXIT_CLASS:3;
    volatile unsigned int reserved_11:4;
    volatile unsigned int EXIT_AT:1;
    volatile unsigned int ENTRY_TIN:8;
    volatile unsigned int ENTRY_CLASS:3;
    volatile unsigned int reserved_27:4;
    volatile unsigned int ENTRY_AT:1;
} Ifx_CPU_TPS_EXTIM_STAT_Bits;


typedef struct _Ifx_CPU_TPS_TIMER_Bits
{
    volatile unsigned int TIMER:32;
} Ifx_CPU_TPS_TIMER_Bits;


typedef struct _Ifx_CPU_TRIG_ACC_Bits
{
    volatile unsigned int T0:1;
    volatile unsigned int T1:1;
    volatile unsigned int T2:1;
    volatile unsigned int T3:1;
    volatile unsigned int T4:1;
    volatile unsigned int T5:1;
    volatile unsigned int T6:1;
    volatile unsigned int T7:1;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TRIG_ACC_Bits;


typedef struct _Ifx_CPU_TR_ADR_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_TR_ADR_Bits;


typedef struct _Ifx_CPU_TR_EVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:4;
    volatile unsigned int TYP:1;
    volatile unsigned int RNG:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int ASI_EN:1;
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_21:6;
    volatile unsigned int AST:1;
    volatile unsigned int ALD:1;
    volatile unsigned int reserved_29:3;
} Ifx_CPU_TR_EVT_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_A_Bits B;
} Ifx_CPU_A;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BIV_Bits B;
} Ifx_CPU_BIV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_OMASK_Bits B;
} Ifx_CPU_BLK_OMASK;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_OTAR_Bits B;
} Ifx_CPU_BLK_OTAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_RABR_Bits B;
} Ifx_CPU_BLK_RABR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BTV_Bits B;
} Ifx_CPU_BTV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CCNT_Bits B;
} Ifx_CPU_CCNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CCTRL_Bits B;
} Ifx_CPU_CCTRL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_COMPAT_Bits B;
} Ifx_CPU_COMPAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CORE_ID_Bits B;
} Ifx_CPU_CORE_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPR_L_Bits B;
} Ifx_CPU_CPR_L;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPR_U_Bits B;
} Ifx_CPU_CPR_U;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPU_ID_Bits B;
} Ifx_CPU_CPU_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPXE_Bits B;
} Ifx_CPU_CPXE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CREVT_Bits B;
} Ifx_CPU_CREVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CUS_ID_Bits B;
} Ifx_CPU_CUS_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_D_Bits B;
} Ifx_CPU_D;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DATR_Bits B;
} Ifx_CPU_DATR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DBGSR_Bits B;
} Ifx_CPU_DBGSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DBGTCR_Bits B;
} Ifx_CPU_DBGTCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCON0_Bits B;
} Ifx_CPU_DCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCON2_Bits B;
} Ifx_CPU_DCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCX_Bits B;
} Ifx_CPU_DCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DEADD_Bits B;
} Ifx_CPU_DEADD;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DIEAR_Bits B;
} Ifx_CPU_DIEAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DIETR_Bits B;
} Ifx_CPU_DIETR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNLA_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNLA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNUA_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNUA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DMS_Bits B;
} Ifx_CPU_DMS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPRE_Bits B;
} Ifx_CPU_DPRE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPR_L_Bits B;
} Ifx_CPU_DPR_L;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPR_U_Bits B;
} Ifx_CPU_DPR_U;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPWE_Bits B;
} Ifx_CPU_DPWE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DSTR_Bits B;
} Ifx_CPU_DSTR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_EXEVT_Bits B;
} Ifx_CPU_EXEVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FCX_Bits B;
} Ifx_CPU_FCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON0_Bits B;
} Ifx_CPU_FLASHCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON1_Bits B;
} Ifx_CPU_FLASHCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON2_Bits B;
} Ifx_CPU_FLASHCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON3_Bits B;
} Ifx_CPU_FLASHCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON4_Bits B;
} Ifx_CPU_FLASHCON4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_CON_Bits B;
} Ifx_CPU_FPU_TRAP_CON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_OPC_Bits B;
} Ifx_CPU_FPU_TRAP_OPC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_PC_Bits B;
} Ifx_CPU_FPU_TRAP_PC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC1_Bits B;
} Ifx_CPU_FPU_TRAP_SRC1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC2_Bits B;
} Ifx_CPU_FPU_TRAP_SRC2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC3_Bits B;
} Ifx_CPU_FPU_TRAP_SRC3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ICNT_Bits B;
} Ifx_CPU_ICNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ICR_Bits B;
} Ifx_CPU_ICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ISP_Bits B;
} Ifx_CPU_ISP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRST0_Bits B;
} Ifx_CPU_KRST0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRST1_Bits B;
} Ifx_CPU_KRST1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRSTCLR_Bits B;
} Ifx_CPU_KRSTCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LCX_Bits B;
} Ifx_CPU_LCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LPB_SPROT_ACCENA_R_Bits B;
} Ifx_CPU_LPB_SPROT_ACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LPB_SPROT_ACCENB_R_Bits B;
} Ifx_CPU_LPB_SPROT_ACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M1CNT_Bits B;
} Ifx_CPU_M1CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M2CNT_Bits B;
} Ifx_CPU_M2CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M3CNT_Bits B;
} Ifx_CPU_M3CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_OSEL_Bits B;
} Ifx_CPU_OSEL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PC_Bits B;
} Ifx_CPU_PC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON0_Bits B;
} Ifx_CPU_PCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON1_Bits B;
} Ifx_CPU_PCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON2_Bits B;
} Ifx_CPU_PCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCXI_Bits B;
} Ifx_CPU_PCXI;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PIEAR_Bits B;
} Ifx_CPU_PIEAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PIETR_Bits B;
} Ifx_CPU_PIETR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA0_Bits B;
} Ifx_CPU_PMA0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA1_Bits B;
} Ifx_CPU_PMA1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA2_Bits B;
} Ifx_CPU_PMA2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PSTR_Bits B;
} Ifx_CPU_PSTR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PSW_Bits B;
} Ifx_CPU_PSW;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_ACCENA_Bits B;
} Ifx_CPU_RGN_ACCENA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_ACCENB_Bits B;
} Ifx_CPU_RGN_ACCENB;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_LA_Bits B;
} Ifx_CPU_RGN_LA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_UA_Bits B;
} Ifx_CPU_RGN_UA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SEGEN_Bits B;
} Ifx_CPU_SEGEN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SFR_SPROT_ACCENA_W_Bits B;
} Ifx_CPU_SFR_SPROT_ACCENA_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SFR_SPROT_ACCENB_W_Bits B;
} Ifx_CPU_SFR_SPROT_ACCENB_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SMACON_Bits B;
} Ifx_CPU_SMACON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits B;
} Ifx_CPU_SPR_SPROT_RGNACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits B;
} Ifx_CPU_SPR_SPROT_RGNACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SWEVT_Bits B;
} Ifx_CPU_SWEVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SYSCON_Bits B;
} Ifx_CPU_SYSCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TASK_ASI_Bits B;
} Ifx_CPU_TASK_ASI;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_CON_Bits B;
} Ifx_CPU_TPS_CON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits B;
} Ifx_CPU_TPS_EXTIM_CLASS_EN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_FCX_Bits B;
} Ifx_CPU_TPS_EXTIM_FCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_STAT_Bits B;
} Ifx_CPU_TPS_EXTIM_STAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_TIMER_Bits B;
} Ifx_CPU_TPS_TIMER;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TRIG_ACC_Bits B;
} Ifx_CPU_TRIG_ACC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TR_ADR_Bits B;
} Ifx_CPU_TR_ADR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TR_EVT_Bits B;
} Ifx_CPU_TR_EVT;
# 2141 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_RGN
{
       Ifx_CPU_RGN_LA LA;
       Ifx_CPU_RGN_UA UA;
       Ifx_CPU_RGN_ACCENA ACCENA;
       Ifx_CPU_RGN_ACCENB ACCENB;
} Ifx_CPU_RGN;
# 2162 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_BLK
{
       Ifx_CPU_BLK_RABR RABR;
       Ifx_CPU_BLK_OTAR OTAR;
       Ifx_CPU_BLK_OMASK OMASK;
} Ifx_CPU_BLK;
# 2182 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_FPU_TRAP
{
       Ifx_CPU_FPU_TRAP_CON CON;
       Ifx_CPU_FPU_TRAP_PC PC;
       Ifx_CPU_FPU_TRAP_OPC OPC;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_CPU_FPU_TRAP_SRC1 SRC1;
       Ifx_CPU_FPU_TRAP_SRC2 SRC2;
       Ifx_CPU_FPU_TRAP_SRC3 SRC3;
} Ifx_CPU_FPU_TRAP;
# 2206 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_DPR
{
       Ifx_CPU_DPR_L L;
       Ifx_CPU_DPR_U U;
} Ifx_CPU_DPR;
# 2225 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_CPR
{
       Ifx_CPU_CPR_L L;
       Ifx_CPU_CPR_U U;
} Ifx_CPU_CPR;
# 2244 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TPS
{
       Ifx_CPU_TPS_CON CON;
       Ifx_CPU_TPS_TIMER TIMER[3];
} Ifx_CPU_TPS;
# 2263 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TPS_EXTIM
{
       Ifx_CPU_TPS_EXTIM_ENTRY_LVAL ENTRY_LVAL;
       Ifx_CPU_TPS_EXTIM_ENTRY_CVAL ENTRY_CVAL;
       Ifx_CPU_TPS_EXTIM_EXIT_LVAL EXIT_LVAL;
       Ifx_CPU_TPS_EXTIM_EXIT_CVAL EXIT_CVAL;
       Ifx_CPU_TPS_EXTIM_CLASS_EN CLASS_EN;
       Ifx_CPU_TPS_EXTIM_STAT STAT;
       Ifx_CPU_TPS_EXTIM_FCX FCX;
} Ifx_CPU_TPS_EXTIM;
# 2287 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TR
{
       Ifx_CPU_TR_EVT EVT;
       Ifx_CPU_TR_ADR ADR;
} Ifx_CPU_TR;
# 2306 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU
{
       Ifx_UReg_8Bit reserved_0[4352];
       Ifx_CPU_FLASHCON0 FLASHCON0;
       Ifx_CPU_FLASHCON1 FLASHCON1;
       Ifx_CPU_FLASHCON2 FLASHCON2;
       Ifx_CPU_FLASHCON3 FLASHCON3;
       Ifx_CPU_FLASHCON4 FLASHCON4;
       Ifx_UReg_8Bit reserved_1114[48876];
       Ifx_CPU_KRST0 KRST0;
       Ifx_CPU_KRST1 KRST1;
       Ifx_CPU_KRSTCLR KRSTCLR;
       Ifx_UReg_8Bit reserved_D00C[4084];
       Ifx_CPU_RGN RGN[8];
       Ifx_UReg_8Bit reserved_E080[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R0;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R0;
       Ifx_UReg_8Bit reserved_E090[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R1;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R1;
       Ifx_UReg_8Bit reserved_E0A0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R2;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R2;
       Ifx_UReg_8Bit reserved_E0B0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R3;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R3;
       Ifx_UReg_8Bit reserved_E0C0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R4;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R4;
       Ifx_UReg_8Bit reserved_E0D0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R5;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R5;
       Ifx_UReg_8Bit reserved_E0E0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R6;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R6;
       Ifx_UReg_8Bit reserved_E0F0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R7;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R7;
       Ifx_CPU_SFR_SPROT_ACCENA_W SFR_SPROT_ACCENA_W;
       Ifx_CPU_SFR_SPROT_ACCENB_W SFR_SPROT_ACCENB_W;
       Ifx_UReg_8Bit reserved_E108[8];
       Ifx_CPU_LPB_SPROT_ACCENA_R LPB_SPROT_ACCENA_R;
       Ifx_CPU_LPB_SPROT_ACCENB_R LPB_SPROT_ACCENB_R;
       Ifx_UReg_8Bit reserved_E118[232];
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA0;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA0;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W0;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W0;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA1;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA1;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W1;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W1;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA2;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA2;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W2;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W2;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA3;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA3;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W3;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W3;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA4;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA4;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W4;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W4;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA5;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA5;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W5;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W5;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA6;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA6;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W6;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W6;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA7;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA7;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W7;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W7;
       Ifx_UReg_8Bit reserved_E280[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R0;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R0;
       Ifx_UReg_8Bit reserved_E290[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R1;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R1;
       Ifx_UReg_8Bit reserved_E2A0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R2;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R2;
       Ifx_UReg_8Bit reserved_E2B0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R3;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R3;
       Ifx_UReg_8Bit reserved_E2C0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R4;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R4;
       Ifx_UReg_8Bit reserved_E2D0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R5;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R5;
       Ifx_UReg_8Bit reserved_E2E0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R6;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R6;
       Ifx_UReg_8Bit reserved_E2F0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R7;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R7;
       Ifx_UReg_8Bit reserved_E300[6144];
       Ifx_CPU_OSEL OSEL;
       Ifx_UReg_8Bit reserved_FB04[12];
       Ifx_CPU_BLK BLK[32];
       Ifx_UReg_8Bit reserved_FC90[5024];
       Ifx_CPU_SEGEN SEGEN;
       Ifx_UReg_8Bit reserved_11034[28624];
       Ifx_CPU_TASK_ASI TASK_ASI;
       Ifx_UReg_8Bit reserved_18008[248];
       Ifx_CPU_PMA0 PMA0;
       Ifx_CPU_PMA1 PMA1;
       Ifx_CPU_PMA2 PMA2;
       Ifx_UReg_8Bit reserved_1810C[3828];
       Ifx_CPU_DCON2 DCON2;
       Ifx_UReg_8Bit reserved_19004[8];
       Ifx_CPU_SMACON SMACON;
       Ifx_CPU_DSTR DSTR;
       Ifx_UReg_8Bit reserved_19014[4];
       Ifx_CPU_DATR DATR;
       Ifx_CPU_DEADD DEADD;
       Ifx_CPU_DIEAR DIEAR;
       Ifx_CPU_DIETR DIETR;
       Ifx_UReg_8Bit reserved_19028[24];
       Ifx_CPU_DCON0 DCON0;
       Ifx_UReg_8Bit reserved_19044[444];
       Ifx_CPU_PSTR PSTR;
       Ifx_CPU_PCON1 PCON1;
       Ifx_CPU_PCON2 PCON2;
       Ifx_CPU_PCON0 PCON0;
       Ifx_CPU_PIEAR PIEAR;
       Ifx_CPU_PIETR PIETR;
       Ifx_UReg_8Bit reserved_19218[488];
       Ifx_CPU_COMPAT COMPAT;
       Ifx_UReg_8Bit reserved_19404[3068];
       Ifx_CPU_FPU_TRAP FPU_TRAP;
       Ifx_UReg_8Bit reserved_1A01C[8164];
       Ifx_CPU_DPR DPR[18];
       Ifx_UReg_8Bit reserved_1C090[3952];
       Ifx_CPU_CPR CPR[10];
       Ifx_UReg_8Bit reserved_1D050[4016];
       Ifx_CPU_CPXE CPXE_0;
       Ifx_CPU_CPXE CPXE_1;
       Ifx_CPU_CPXE CPXE_2;
       Ifx_CPU_CPXE CPXE_3;
       Ifx_CPU_DPRE DPRE_0;
       Ifx_CPU_DPRE DPRE_1;
       Ifx_CPU_DPRE DPRE_2;
       Ifx_CPU_DPRE DPRE_3;
       Ifx_CPU_DPWE DPWE_0;
       Ifx_CPU_DPWE DPWE_1;
       Ifx_CPU_DPWE DPWE_2;
       Ifx_CPU_DPWE DPWE_3;
       Ifx_UReg_8Bit reserved_1E030[16];
       Ifx_CPU_CPXE CPXE_4;
       Ifx_CPU_CPXE CPXE_5;
       Ifx_UReg_8Bit reserved_1E048[8];
       Ifx_CPU_DPRE DPRE_4;
       Ifx_CPU_DPRE DPRE_5;
       Ifx_UReg_8Bit reserved_1E058[8];
       Ifx_CPU_DPWE DPWE_4;
       Ifx_CPU_DPWE DPWE_5;
       Ifx_UReg_8Bit reserved_1E068[920];
       Ifx_CPU_TPS TPS;
       Ifx_UReg_8Bit reserved_1E410[48];
       Ifx_CPU_TPS_EXTIM TPS_EXTIM;
       Ifx_UReg_8Bit reserved_1E45C[2980];
       Ifx_CPU_TR TR[8];
       Ifx_UReg_8Bit reserved_1F040[3008];
       Ifx_CPU_CCTRL CCTRL;
       Ifx_CPU_CCNT CCNT;
       Ifx_CPU_ICNT ICNT;
       Ifx_CPU_M1CNT M1CNT;
       Ifx_CPU_M2CNT M2CNT;
       Ifx_CPU_M3CNT M3CNT;
       Ifx_UReg_8Bit reserved_1FC18[232];
       Ifx_CPU_DBGSR DBGSR;
       Ifx_UReg_8Bit reserved_1FD04[4];
       Ifx_CPU_EXEVT EXEVT;
       Ifx_CPU_CREVT CREVT;
       Ifx_CPU_SWEVT SWEVT;
       Ifx_UReg_8Bit reserved_1FD14[28];
       Ifx_CPU_TRIG_ACC TRIG_ACC;
       Ifx_UReg_8Bit reserved_1FD34[12];
       Ifx_CPU_DMS DMS;
       Ifx_CPU_DCX DCX;
       Ifx_CPU_DBGTCR DBGTCR;
       Ifx_UReg_8Bit reserved_1FD4C[180];
       Ifx_CPU_PCXI PCXI;
       Ifx_CPU_PSW PSW;
       Ifx_CPU_PC PC;
       Ifx_UReg_8Bit reserved_1FE0C[8];
       Ifx_CPU_SYSCON SYSCON;
       Ifx_CPU_CPU_ID CPU_ID;
       Ifx_CPU_CORE_ID CORE_ID;
       Ifx_CPU_BIV BIV;
       Ifx_CPU_BTV BTV;
       Ifx_CPU_ISP ISP;
       Ifx_CPU_ICR ICR;
       Ifx_UReg_8Bit reserved_1FE30[8];
       Ifx_CPU_FCX FCX;
       Ifx_CPU_LCX LCX;
       Ifx_UReg_8Bit reserved_1FE40[16];
       Ifx_CPU_CUS_ID CUS_ID;
       Ifx_UReg_8Bit reserved_1FE54[172];
       Ifx_CPU_D D[16];
       Ifx_UReg_8Bit reserved_1FF40[64];
       Ifx_CPU_A A[16];
       Ifx_UReg_8Bit reserved_1FFC0[64];
} Ifx_CPU;
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h" 2
# 70 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h"
#define MODULE_CPU0 ((*(Ifx_CPU*)0xF8800000u))
#define MODULE_CPU1 ((*(Ifx_CPU*)0xF8820000u))



#define CPU_SEGEN 0x1030


#define CPU_TASK_ASI 0x8004


#define CPU_PMA0 0x8100


#define CPU_PMA1 0x8104


#define CPU_PMA2 0x8108


#define CPU_DCON2 0x9000


#define CPU_SMACON 0x900C


#define CPU_DSTR 0x9010


#define CPU_DATR 0x9018


#define CPU_DEADD 0x901C


#define CPU_DIEAR 0x9020


#define CPU_DIETR 0x9024


#define CPU_DCON0 0x9040


#define CPU_PSTR 0x9200


#define CPU_PCON1 0x9204


#define CPU_PCON2 0x9208


#define CPU_PCON0 0x920C


#define CPU_PIEAR 0x9210


#define CPU_PIETR 0x9214


#define CPU_COMPAT 0x9400


#define CPU_FPU_TRAP_CON 0xA000


#define CPU_FPU_TRAP_PC 0xA004


#define CPU_FPU_TRAP_OPC 0xA008


#define CPU_FPU_TRAP_SRC1 0xA010


#define CPU_FPU_TRAP_SRC2 0xA014


#define CPU_FPU_TRAP_SRC3 0xA018


#define CPU_DPR0_L 0xC000


#define CPU_DPR0_U 0xC004


#define CPU_DPR1_L 0xC008


#define CPU_DPR1_U 0xC00C


#define CPU_DPR2_L 0xC010


#define CPU_DPR2_U 0xC014


#define CPU_DPR3_L 0xC018


#define CPU_DPR3_U 0xC01C


#define CPU_DPR4_L 0xC020


#define CPU_DPR4_U 0xC024


#define CPU_DPR5_L 0xC028


#define CPU_DPR5_U 0xC02C


#define CPU_DPR6_L 0xC030


#define CPU_DPR6_U 0xC034


#define CPU_DPR7_L 0xC038


#define CPU_DPR7_U 0xC03C


#define CPU_DPR8_L 0xC040


#define CPU_DPR8_U 0xC044


#define CPU_DPR9_L 0xC048


#define CPU_DPR9_U 0xC04C


#define CPU_DPR10_L 0xC050


#define CPU_DPR10_U 0xC054


#define CPU_DPR11_L 0xC058


#define CPU_DPR11_U 0xC05C


#define CPU_DPR12_L 0xC060


#define CPU_DPR12_U 0xC064


#define CPU_DPR13_L 0xC068


#define CPU_DPR13_U 0xC06C


#define CPU_DPR14_L 0xC070


#define CPU_DPR14_U 0xC074


#define CPU_DPR15_L 0xC078


#define CPU_DPR15_U 0xC07C


#define CPU_DPR16_L 0xC080


#define CPU_DPR16_U 0xC084


#define CPU_DPR17_L 0xC088


#define CPU_DPR17_U 0xC08C


#define CPU_CPR0_L 0xD000


#define CPU_CPR0_U 0xD004


#define CPU_CPR1_L 0xD008


#define CPU_CPR1_U 0xD00C


#define CPU_CPR2_L 0xD010


#define CPU_CPR2_U 0xD014


#define CPU_CPR3_L 0xD018


#define CPU_CPR3_U 0xD01C


#define CPU_CPR4_L 0xD020


#define CPU_CPR4_U 0xD024


#define CPU_CPR5_L 0xD028


#define CPU_CPR5_U 0xD02C


#define CPU_CPR6_L 0xD030


#define CPU_CPR6_U 0xD034


#define CPU_CPR7_L 0xD038


#define CPU_CPR7_U 0xD03C


#define CPU_CPR8_L 0xD040


#define CPU_CPR8_U 0xD044


#define CPU_CPR9_L 0xD048


#define CPU_CPR9_U 0xD04C


#define CPU_CPXE_0 0xE000


#define CPU_CPXE_1 0xE004


#define CPU_CPXE_2 0xE008


#define CPU_CPXE_3 0xE00C


#define CPU_DPRE_0 0xE010


#define CPU_DPRE_1 0xE014


#define CPU_DPRE_2 0xE018


#define CPU_DPRE_3 0xE01C


#define CPU_DPWE_0 0xE020


#define CPU_DPWE_1 0xE024


#define CPU_DPWE_2 0xE028


#define CPU_DPWE_3 0xE02C


#define CPU_CPXE_4 0xE040


#define CPU_CPXE_5 0xE044


#define CPU_DPRE_4 0xE050


#define CPU_DPRE_5 0xE054


#define CPU_DPWE_4 0xE060


#define CPU_DPWE_5 0xE064


#define CPU_TPS_CON 0xE400


#define CPU_TPS_TIMER0 0xE404


#define CPU_TPS_TIMER1 0xE408


#define CPU_TPS_TIMER2 0xE40C


#define CPU_TPS_EXTIM_ENTRY_LVAL 0xE440


#define CPU_TPS_EXTIM_ENTRY_CVAL 0xE444


#define CPU_TPS_EXTIM_EXIT_LVAL 0xE448


#define CPU_TPS_EXTIM_EXIT_CVAL 0xE44C


#define CPU_TPS_EXTIM_CLASS_EN 0xE450


#define CPU_TPS_EXTIM_STAT 0xE454


#define CPU_TPS_EXTIM_FCX 0xE458


#define CPU_TR0_EVT 0xF000



#define CPU_TR0EVT (CPU_TR0_EVT)


#define CPU_TR0_ADR 0xF004



#define CPU_TR0ADR (CPU_TR0_ADR)


#define CPU_TR1_EVT 0xF008



#define CPU_TR1EVT (CPU_TR1_EVT)


#define CPU_TR1_ADR 0xF00C



#define CPU_TR1ADR (CPU_TR1_ADR)


#define CPU_TR2_EVT 0xF010



#define CPU_TR2EVT (CPU_TR2_EVT)


#define CPU_TR2_ADR 0xF014



#define CPU_TR2ADR (CPU_TR2_ADR)


#define CPU_TR3_EVT 0xF018



#define CPU_TR3EVT (CPU_TR3_EVT)


#define CPU_TR3_ADR 0xF01C



#define CPU_TR3ADR (CPU_TR3_ADR)


#define CPU_TR4_EVT 0xF020



#define CPU_TR4EVT (CPU_TR4_EVT)


#define CPU_TR4_ADR 0xF024



#define CPU_TR4ADR (CPU_TR4_ADR)


#define CPU_TR5_EVT 0xF028



#define CPU_TR5EVT (CPU_TR5_EVT)


#define CPU_TR5_ADR 0xF02C



#define CPU_TR5ADR (CPU_TR5_ADR)


#define CPU_TR6_EVT 0xF030



#define CPU_TR6EVT (CPU_TR6_EVT)


#define CPU_TR6_ADR 0xF034



#define CPU_TR6ADR (CPU_TR6_ADR)


#define CPU_TR7_EVT 0xF038



#define CPU_TR7EVT (CPU_TR7_EVT)


#define CPU_TR7_ADR 0xF03C



#define CPU_TR7ADR (CPU_TR7_ADR)


#define CPU_CCTRL 0xFC00


#define CPU_CCNT 0xFC04


#define CPU_ICNT 0xFC08


#define CPU_M1CNT 0xFC0C


#define CPU_M2CNT 0xFC10


#define CPU_M3CNT 0xFC14


#define CPU_DBGSR 0xFD00


#define CPU_EXEVT 0xFD08


#define CPU_CREVT 0xFD0C


#define CPU_SWEVT 0xFD10


#define CPU_TRIG_ACC 0xFD30


#define CPU_DMS 0xFD40


#define CPU_DCX 0xFD44


#define CPU_DBGTCR 0xFD48


#define CPU_PCXI 0xFE00


#define CPU_PSW 0xFE04


#define CPU_PC 0xFE08


#define CPU_SYSCON 0xFE14


#define CPU_CPU_ID 0xFE18


#define CPU_CORE_ID 0xFE1C


#define CPU_BIV 0xFE20


#define CPU_BTV 0xFE24


#define CPU_ISP 0xFE28


#define CPU_ICR 0xFE2C


#define CPU_FCX 0xFE38


#define CPU_LCX 0xFE3C


#define CPU_CUS_ID 0xFE50


#define CPU_D0 0xFF00


#define CPU_D1 0xFF04


#define CPU_D2 0xFF08


#define CPU_D3 0xFF0C


#define CPU_D4 0xFF10


#define CPU_D5 0xFF14


#define CPU_D6 0xFF18


#define CPU_D7 0xFF1C


#define CPU_D8 0xFF20


#define CPU_D9 0xFF24


#define CPU_D10 0xFF28


#define CPU_D11 0xFF2C


#define CPU_D12 0xFF30


#define CPU_D13 0xFF34


#define CPU_D14 0xFF38


#define CPU_D15 0xFF3C


#define CPU_A0 0xFF80


#define CPU_A1 0xFF84


#define CPU_A2 0xFF88


#define CPU_A3 0xFF8C


#define CPU_A4 0xFF90


#define CPU_A5 0xFF94


#define CPU_A6 0xFF98


#define CPU_A7 0xFF9C


#define CPU_A8 0xFFA0


#define CPU_A9 0xFFA4


#define CPU_A10 0xFFA8


#define CPU_A11 0xFFAC


#define CPU_A12 0xFFB0


#define CPU_A13 0xFFB4


#define CPU_A14 0xFFB8


#define CPU_A15 0xFFBC







#define CPU0_FLASHCON0 (*(volatile Ifx_CPU_FLASHCON0*)0xF8801100u)


#define CPU0_FLASHCON1 (*(volatile Ifx_CPU_FLASHCON1*)0xF8801104u)


#define CPU0_FLASHCON2 (*(volatile Ifx_CPU_FLASHCON2*)0xF8801108u)


#define CPU0_FLASHCON3 (*(volatile Ifx_CPU_FLASHCON3*)0xF880110Cu)


#define CPU0_FLASHCON4 (*(volatile Ifx_CPU_FLASHCON4*)0xF8801110u)


#define CPU0_KRST0 (*(volatile Ifx_CPU_KRST0*)0xF880D000u)


#define CPU0_KRST1 (*(volatile Ifx_CPU_KRST1*)0xF880D004u)


#define CPU0_KRSTCLR (*(volatile Ifx_CPU_KRSTCLR*)0xF880D008u)


#define CPU0_RGN0_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E000u)



#define CPU0_SPR_SPROT_RGNLA0 (CPU0_RGN0_LA)


#define CPU0_RGN0_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E004u)



#define CPU0_SPR_SPROT_RGNUA0 (CPU0_RGN0_UA)


#define CPU0_RGN0_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E008u)



#define CPU0_SPR_SPROT_RGNACCENA0_W (CPU0_RGN0_ACCENA)


#define CPU0_RGN0_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E00Cu)



#define CPU0_SPR_SPROT_RGNACCENB0_W (CPU0_RGN0_ACCENB)


#define CPU0_RGN1_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E010u)



#define CPU0_SPR_SPROT_RGNLA1 (CPU0_RGN1_LA)


#define CPU0_RGN1_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E014u)



#define CPU0_SPR_SPROT_RGNUA1 (CPU0_RGN1_UA)


#define CPU0_RGN1_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E018u)



#define CPU0_SPR_SPROT_RGNACCENA1_W (CPU0_RGN1_ACCENA)


#define CPU0_RGN1_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E01Cu)



#define CPU0_SPR_SPROT_RGNACCENB1_W (CPU0_RGN1_ACCENB)


#define CPU0_RGN2_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E020u)



#define CPU0_SPR_SPROT_RGNLA2 (CPU0_RGN2_LA)


#define CPU0_RGN2_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E024u)



#define CPU0_SPR_SPROT_RGNUA2 (CPU0_RGN2_UA)


#define CPU0_RGN2_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E028u)



#define CPU0_SPR_SPROT_RGNACCENA2_W (CPU0_RGN2_ACCENA)


#define CPU0_RGN2_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E02Cu)



#define CPU0_SPR_SPROT_RGNACCENB2_W (CPU0_RGN2_ACCENB)


#define CPU0_RGN3_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E030u)



#define CPU0_SPR_SPROT_RGNLA3 (CPU0_RGN3_LA)


#define CPU0_RGN3_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E034u)



#define CPU0_SPR_SPROT_RGNUA3 (CPU0_RGN3_UA)


#define CPU0_RGN3_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E038u)



#define CPU0_SPR_SPROT_RGNACCENA3_W (CPU0_RGN3_ACCENA)


#define CPU0_RGN3_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E03Cu)



#define CPU0_SPR_SPROT_RGNACCENB3_W (CPU0_RGN3_ACCENB)


#define CPU0_RGN4_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E040u)



#define CPU0_SPR_SPROT_RGNLA4 (CPU0_RGN4_LA)


#define CPU0_RGN4_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E044u)



#define CPU0_SPR_SPROT_RGNUA4 (CPU0_RGN4_UA)


#define CPU0_RGN4_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E048u)



#define CPU0_SPR_SPROT_RGNACCENA4_W (CPU0_RGN4_ACCENA)


#define CPU0_RGN4_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E04Cu)



#define CPU0_SPR_SPROT_RGNACCENB4_W (CPU0_RGN4_ACCENB)


#define CPU0_RGN5_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E050u)



#define CPU0_SPR_SPROT_RGNLA5 (CPU0_RGN5_LA)


#define CPU0_RGN5_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E054u)



#define CPU0_SPR_SPROT_RGNUA5 (CPU0_RGN5_UA)


#define CPU0_RGN5_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E058u)



#define CPU0_SPR_SPROT_RGNACCENA5_W (CPU0_RGN5_ACCENA)


#define CPU0_RGN5_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E05Cu)



#define CPU0_SPR_SPROT_RGNACCENB5_W (CPU0_RGN5_ACCENB)


#define CPU0_RGN6_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E060u)



#define CPU0_SPR_SPROT_RGNLA6 (CPU0_RGN6_LA)


#define CPU0_RGN6_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E064u)



#define CPU0_SPR_SPROT_RGNUA6 (CPU0_RGN6_UA)


#define CPU0_RGN6_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E068u)



#define CPU0_SPR_SPROT_RGNACCENA6_W (CPU0_RGN6_ACCENA)


#define CPU0_RGN6_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E06Cu)



#define CPU0_SPR_SPROT_RGNACCENB6_W (CPU0_RGN6_ACCENB)


#define CPU0_RGN7_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E070u)



#define CPU0_SPR_SPROT_RGNLA7 (CPU0_RGN7_LA)


#define CPU0_RGN7_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E074u)



#define CPU0_SPR_SPROT_RGNUA7 (CPU0_RGN7_UA)


#define CPU0_RGN7_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E078u)



#define CPU0_SPR_SPROT_RGNACCENA7_W (CPU0_RGN7_ACCENA)


#define CPU0_RGN7_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E07Cu)



#define CPU0_SPR_SPROT_RGNACCENB7_W (CPU0_RGN7_ACCENB)


#define CPU0_SPR_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E088u)



#define CPU0_SPR_SPROT_RGNACCENA0_R (CPU0_SPR_SPROT_RGNACCENA_R0)


#define CPU0_SPR_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E08Cu)



#define CPU0_SPR_SPROT_RGNACCENB0_R (CPU0_SPR_SPROT_RGNACCENB_R0)


#define CPU0_SPR_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E098u)



#define CPU0_SPR_SPROT_RGNACCENA1_R (CPU0_SPR_SPROT_RGNACCENA_R1)


#define CPU0_SPR_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E09Cu)



#define CPU0_SPR_SPROT_RGNACCENB1_R (CPU0_SPR_SPROT_RGNACCENB_R1)


#define CPU0_SPR_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0A8u)



#define CPU0_SPR_SPROT_RGNACCENA2_R (CPU0_SPR_SPROT_RGNACCENA_R2)


#define CPU0_SPR_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ACu)



#define CPU0_SPR_SPROT_RGNACCENB2_R (CPU0_SPR_SPROT_RGNACCENB_R2)


#define CPU0_SPR_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0B8u)



#define CPU0_SPR_SPROT_RGNACCENA3_R (CPU0_SPR_SPROT_RGNACCENA_R3)


#define CPU0_SPR_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0BCu)



#define CPU0_SPR_SPROT_RGNACCENB3_R (CPU0_SPR_SPROT_RGNACCENB_R3)


#define CPU0_SPR_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0C8u)



#define CPU0_SPR_SPROT_RGNACCENA4_R (CPU0_SPR_SPROT_RGNACCENA_R4)


#define CPU0_SPR_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0CCu)



#define CPU0_SPR_SPROT_RGNACCENB4_R (CPU0_SPR_SPROT_RGNACCENB_R4)


#define CPU0_SPR_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0D8u)



#define CPU0_SPR_SPROT_RGNACCENA5_R (CPU0_SPR_SPROT_RGNACCENA_R5)


#define CPU0_SPR_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0DCu)



#define CPU0_SPR_SPROT_RGNACCENB5_R (CPU0_SPR_SPROT_RGNACCENB_R5)


#define CPU0_SPR_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0E8u)



#define CPU0_SPR_SPROT_RGNACCENA6_R (CPU0_SPR_SPROT_RGNACCENA_R6)


#define CPU0_SPR_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ECu)



#define CPU0_SPR_SPROT_RGNACCENB6_R (CPU0_SPR_SPROT_RGNACCENB_R6)


#define CPU0_SPR_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0F8u)



#define CPU0_SPR_SPROT_RGNACCENA7_R (CPU0_SPR_SPROT_RGNACCENA_R7)


#define CPU0_SPR_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0FCu)



#define CPU0_SPR_SPROT_RGNACCENB7_R (CPU0_SPR_SPROT_RGNACCENB_R7)


#define CPU0_SFR_SPROT_ACCENA_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF880E100u)


#define CPU0_SFR_SPROT_ACCENB_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF880E104u)


#define CPU0_LPB_SPROT_ACCENA_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF880E110u)


#define CPU0_LPB_SPROT_ACCENB_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF880E114u)


#define CPU0_DLMU_SPROT_RGNLA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E200u)


#define CPU0_DLMU_SPROT_RGNUA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E204u)


#define CPU0_DLMU_SPROT_RGNACCENA_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E208u)



#define CPU0_DLMU_SPROT_RGNACCENA0_W (CPU0_DLMU_SPROT_RGNACCENA_W0)


#define CPU0_DLMU_SPROT_RGNACCENB_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E20Cu)



#define CPU0_DLMU_SPROT_RGNACCENB0_W (CPU0_DLMU_SPROT_RGNACCENB_W0)


#define CPU0_DLMU_SPROT_RGNLA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E210u)


#define CPU0_DLMU_SPROT_RGNUA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E214u)


#define CPU0_DLMU_SPROT_RGNACCENA_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E218u)



#define CPU0_DLMU_SPROT_RGNACCENA1_W (CPU0_DLMU_SPROT_RGNACCENA_W1)


#define CPU0_DLMU_SPROT_RGNACCENB_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E21Cu)



#define CPU0_DLMU_SPROT_RGNACCENB1_W (CPU0_DLMU_SPROT_RGNACCENB_W1)


#define CPU0_DLMU_SPROT_RGNLA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E220u)


#define CPU0_DLMU_SPROT_RGNUA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E224u)


#define CPU0_DLMU_SPROT_RGNACCENA_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E228u)



#define CPU0_DLMU_SPROT_RGNACCENA2_W (CPU0_DLMU_SPROT_RGNACCENA_W2)


#define CPU0_DLMU_SPROT_RGNACCENB_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E22Cu)



#define CPU0_DLMU_SPROT_RGNACCENB2_W (CPU0_DLMU_SPROT_RGNACCENB_W2)


#define CPU0_DLMU_SPROT_RGNLA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E230u)


#define CPU0_DLMU_SPROT_RGNUA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E234u)


#define CPU0_DLMU_SPROT_RGNACCENA_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E238u)



#define CPU0_DLMU_SPROT_RGNACCENA3_W (CPU0_DLMU_SPROT_RGNACCENA_W3)


#define CPU0_DLMU_SPROT_RGNACCENB_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E23Cu)



#define CPU0_DLMU_SPROT_RGNACCENB3_W (CPU0_DLMU_SPROT_RGNACCENB_W3)


#define CPU0_DLMU_SPROT_RGNLA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E240u)


#define CPU0_DLMU_SPROT_RGNUA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E244u)


#define CPU0_DLMU_SPROT_RGNACCENA_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E248u)



#define CPU0_DLMU_SPROT_RGNACCENA4_W (CPU0_DLMU_SPROT_RGNACCENA_W4)


#define CPU0_DLMU_SPROT_RGNACCENB_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E24Cu)



#define CPU0_DLMU_SPROT_RGNACCENB4_W (CPU0_DLMU_SPROT_RGNACCENB_W4)


#define CPU0_DLMU_SPROT_RGNLA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E250u)


#define CPU0_DLMU_SPROT_RGNUA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E254u)


#define CPU0_DLMU_SPROT_RGNACCENA_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E258u)



#define CPU0_DLMU_SPROT_RGNACCENA5_W (CPU0_DLMU_SPROT_RGNACCENA_W5)


#define CPU0_DLMU_SPROT_RGNACCENB_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E25Cu)



#define CPU0_DLMU_SPROT_RGNACCENB5_W (CPU0_DLMU_SPROT_RGNACCENB_W5)


#define CPU0_DLMU_SPROT_RGNLA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E260u)


#define CPU0_DLMU_SPROT_RGNUA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E264u)


#define CPU0_DLMU_SPROT_RGNACCENA_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E268u)



#define CPU0_DLMU_SPROT_RGNACCENA6_W (CPU0_DLMU_SPROT_RGNACCENA_W6)


#define CPU0_DLMU_SPROT_RGNACCENB_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E26Cu)



#define CPU0_DLMU_SPROT_RGNACCENB6_W (CPU0_DLMU_SPROT_RGNACCENB_W6)


#define CPU0_DLMU_SPROT_RGNLA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E270u)


#define CPU0_DLMU_SPROT_RGNUA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E274u)


#define CPU0_DLMU_SPROT_RGNACCENA_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E278u)



#define CPU0_DLMU_SPROT_RGNACCENA7_W (CPU0_DLMU_SPROT_RGNACCENA_W7)


#define CPU0_DLMU_SPROT_RGNACCENB_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E27Cu)



#define CPU0_DLMU_SPROT_RGNACCENB7_W (CPU0_DLMU_SPROT_RGNACCENB_W7)


#define CPU0_DLMU_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E288u)



#define CPU0_DLMU_SPROT_RGNACCENA0_R (CPU0_DLMU_SPROT_RGNACCENA_R0)


#define CPU0_DLMU_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E28Cu)



#define CPU0_DLMU_SPROT_RGNACCENB0_R (CPU0_DLMU_SPROT_RGNACCENB_R0)


#define CPU0_DLMU_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E298u)



#define CPU0_DLMU_SPROT_RGNACCENA1_R (CPU0_DLMU_SPROT_RGNACCENA_R1)


#define CPU0_DLMU_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E29Cu)



#define CPU0_DLMU_SPROT_RGNACCENB1_R (CPU0_DLMU_SPROT_RGNACCENB_R1)


#define CPU0_DLMU_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2A8u)



#define CPU0_DLMU_SPROT_RGNACCENA2_R (CPU0_DLMU_SPROT_RGNACCENA_R2)


#define CPU0_DLMU_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ACu)



#define CPU0_DLMU_SPROT_RGNACCENB2_R (CPU0_DLMU_SPROT_RGNACCENB_R2)


#define CPU0_DLMU_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2B8u)



#define CPU0_DLMU_SPROT_RGNACCENA3_R (CPU0_DLMU_SPROT_RGNACCENA_R3)


#define CPU0_DLMU_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2BCu)



#define CPU0_DLMU_SPROT_RGNACCENB3_R (CPU0_DLMU_SPROT_RGNACCENB_R3)


#define CPU0_DLMU_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2C8u)



#define CPU0_DLMU_SPROT_RGNACCENA4_R (CPU0_DLMU_SPROT_RGNACCENA_R4)


#define CPU0_DLMU_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2CCu)



#define CPU0_DLMU_SPROT_RGNACCENB4_R (CPU0_DLMU_SPROT_RGNACCENB_R4)


#define CPU0_DLMU_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2D8u)



#define CPU0_DLMU_SPROT_RGNACCENA5_R (CPU0_DLMU_SPROT_RGNACCENA_R5)


#define CPU0_DLMU_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2DCu)



#define CPU0_DLMU_SPROT_RGNACCENB5_R (CPU0_DLMU_SPROT_RGNACCENB_R5)


#define CPU0_DLMU_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2E8u)



#define CPU0_DLMU_SPROT_RGNACCENA6_R (CPU0_DLMU_SPROT_RGNACCENA_R6)


#define CPU0_DLMU_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ECu)



#define CPU0_DLMU_SPROT_RGNACCENB6_R (CPU0_DLMU_SPROT_RGNACCENB_R6)


#define CPU0_DLMU_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2F8u)



#define CPU0_DLMU_SPROT_RGNACCENA7_R (CPU0_DLMU_SPROT_RGNACCENA_R7)


#define CPU0_DLMU_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2FCu)



#define CPU0_DLMU_SPROT_RGNACCENB7_R (CPU0_DLMU_SPROT_RGNACCENB_R7)


#define CPU0_OSEL (*(volatile Ifx_CPU_OSEL*)0xF880FB00u)


#define CPU0_BLK0_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB10u)



#define CPU0_RABR0 (CPU0_BLK0_RABR)


#define CPU0_BLK0_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB14u)



#define CPU0_OTAR0 (CPU0_BLK0_OTAR)


#define CPU0_BLK0_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB18u)



#define CPU0_OMASK0 (CPU0_BLK0_OMASK)


#define CPU0_BLK1_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB1Cu)



#define CPU0_RABR1 (CPU0_BLK1_RABR)


#define CPU0_BLK1_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB20u)



#define CPU0_OTAR1 (CPU0_BLK1_OTAR)


#define CPU0_BLK1_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB24u)



#define CPU0_OMASK1 (CPU0_BLK1_OMASK)


#define CPU0_BLK2_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB28u)



#define CPU0_RABR2 (CPU0_BLK2_RABR)


#define CPU0_BLK2_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB2Cu)



#define CPU0_OTAR2 (CPU0_BLK2_OTAR)


#define CPU0_BLK2_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB30u)



#define CPU0_OMASK2 (CPU0_BLK2_OMASK)


#define CPU0_BLK3_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB34u)



#define CPU0_RABR3 (CPU0_BLK3_RABR)


#define CPU0_BLK3_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB38u)



#define CPU0_OTAR3 (CPU0_BLK3_OTAR)


#define CPU0_BLK3_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB3Cu)



#define CPU0_OMASK3 (CPU0_BLK3_OMASK)


#define CPU0_BLK4_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB40u)



#define CPU0_RABR4 (CPU0_BLK4_RABR)


#define CPU0_BLK4_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB44u)



#define CPU0_OTAR4 (CPU0_BLK4_OTAR)


#define CPU0_BLK4_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB48u)



#define CPU0_OMASK4 (CPU0_BLK4_OMASK)


#define CPU0_BLK5_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB4Cu)



#define CPU0_RABR5 (CPU0_BLK5_RABR)


#define CPU0_BLK5_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB50u)



#define CPU0_OTAR5 (CPU0_BLK5_OTAR)


#define CPU0_BLK5_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB54u)



#define CPU0_OMASK5 (CPU0_BLK5_OMASK)


#define CPU0_BLK6_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB58u)



#define CPU0_RABR6 (CPU0_BLK6_RABR)


#define CPU0_BLK6_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB5Cu)



#define CPU0_OTAR6 (CPU0_BLK6_OTAR)


#define CPU0_BLK6_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB60u)



#define CPU0_OMASK6 (CPU0_BLK6_OMASK)


#define CPU0_BLK7_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB64u)



#define CPU0_RABR7 (CPU0_BLK7_RABR)


#define CPU0_BLK7_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB68u)



#define CPU0_OTAR7 (CPU0_BLK7_OTAR)


#define CPU0_BLK7_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB6Cu)



#define CPU0_OMASK7 (CPU0_BLK7_OMASK)


#define CPU0_BLK8_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB70u)



#define CPU0_RABR8 (CPU0_BLK8_RABR)


#define CPU0_BLK8_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB74u)



#define CPU0_OTAR8 (CPU0_BLK8_OTAR)


#define CPU0_BLK8_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB78u)



#define CPU0_OMASK8 (CPU0_BLK8_OMASK)


#define CPU0_BLK9_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB7Cu)



#define CPU0_RABR9 (CPU0_BLK9_RABR)


#define CPU0_BLK9_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB80u)



#define CPU0_OTAR9 (CPU0_BLK9_OTAR)


#define CPU0_BLK9_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB84u)



#define CPU0_OMASK9 (CPU0_BLK9_OMASK)


#define CPU0_BLK10_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB88u)



#define CPU0_RABR10 (CPU0_BLK10_RABR)


#define CPU0_BLK10_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB8Cu)



#define CPU0_OTAR10 (CPU0_BLK10_OTAR)


#define CPU0_BLK10_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB90u)



#define CPU0_OMASK10 (CPU0_BLK10_OMASK)


#define CPU0_BLK11_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB94u)



#define CPU0_RABR11 (CPU0_BLK11_RABR)


#define CPU0_BLK11_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB98u)



#define CPU0_OTAR11 (CPU0_BLK11_OTAR)


#define CPU0_BLK11_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB9Cu)



#define CPU0_OMASK11 (CPU0_BLK11_OMASK)


#define CPU0_BLK12_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBA0u)



#define CPU0_RABR12 (CPU0_BLK12_RABR)


#define CPU0_BLK12_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBA4u)



#define CPU0_OTAR12 (CPU0_BLK12_OTAR)


#define CPU0_BLK12_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBA8u)



#define CPU0_OMASK12 (CPU0_BLK12_OMASK)


#define CPU0_BLK13_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBACu)



#define CPU0_RABR13 (CPU0_BLK13_RABR)


#define CPU0_BLK13_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBB0u)



#define CPU0_OTAR13 (CPU0_BLK13_OTAR)


#define CPU0_BLK13_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBB4u)



#define CPU0_OMASK13 (CPU0_BLK13_OMASK)


#define CPU0_BLK14_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBB8u)



#define CPU0_RABR14 (CPU0_BLK14_RABR)


#define CPU0_BLK14_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBBCu)



#define CPU0_OTAR14 (CPU0_BLK14_OTAR)


#define CPU0_BLK14_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBC0u)



#define CPU0_OMASK14 (CPU0_BLK14_OMASK)


#define CPU0_BLK15_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBC4u)



#define CPU0_RABR15 (CPU0_BLK15_RABR)


#define CPU0_BLK15_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBC8u)



#define CPU0_OTAR15 (CPU0_BLK15_OTAR)


#define CPU0_BLK15_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBCCu)



#define CPU0_OMASK15 (CPU0_BLK15_OMASK)


#define CPU0_BLK16_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBD0u)



#define CPU0_RABR16 (CPU0_BLK16_RABR)


#define CPU0_BLK16_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBD4u)



#define CPU0_OTAR16 (CPU0_BLK16_OTAR)


#define CPU0_BLK16_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBD8u)



#define CPU0_OMASK16 (CPU0_BLK16_OMASK)


#define CPU0_BLK17_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBDCu)



#define CPU0_RABR17 (CPU0_BLK17_RABR)


#define CPU0_BLK17_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBE0u)



#define CPU0_OTAR17 (CPU0_BLK17_OTAR)


#define CPU0_BLK17_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBE4u)



#define CPU0_OMASK17 (CPU0_BLK17_OMASK)


#define CPU0_BLK18_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBE8u)



#define CPU0_RABR18 (CPU0_BLK18_RABR)


#define CPU0_BLK18_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBECu)



#define CPU0_OTAR18 (CPU0_BLK18_OTAR)


#define CPU0_BLK18_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBF0u)



#define CPU0_OMASK18 (CPU0_BLK18_OMASK)


#define CPU0_BLK19_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBF4u)



#define CPU0_RABR19 (CPU0_BLK19_RABR)


#define CPU0_BLK19_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBF8u)



#define CPU0_OTAR19 (CPU0_BLK19_OTAR)


#define CPU0_BLK19_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBFCu)



#define CPU0_OMASK19 (CPU0_BLK19_OMASK)


#define CPU0_BLK20_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC00u)



#define CPU0_RABR20 (CPU0_BLK20_RABR)


#define CPU0_BLK20_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC04u)



#define CPU0_OTAR20 (CPU0_BLK20_OTAR)


#define CPU0_BLK20_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC08u)



#define CPU0_OMASK20 (CPU0_BLK20_OMASK)


#define CPU0_BLK21_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC0Cu)



#define CPU0_RABR21 (CPU0_BLK21_RABR)


#define CPU0_BLK21_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC10u)



#define CPU0_OTAR21 (CPU0_BLK21_OTAR)


#define CPU0_BLK21_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC14u)



#define CPU0_OMASK21 (CPU0_BLK21_OMASK)


#define CPU0_BLK22_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC18u)



#define CPU0_RABR22 (CPU0_BLK22_RABR)


#define CPU0_BLK22_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC1Cu)



#define CPU0_OTAR22 (CPU0_BLK22_OTAR)


#define CPU0_BLK22_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC20u)



#define CPU0_OMASK22 (CPU0_BLK22_OMASK)


#define CPU0_BLK23_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC24u)



#define CPU0_RABR23 (CPU0_BLK23_RABR)


#define CPU0_BLK23_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC28u)



#define CPU0_OTAR23 (CPU0_BLK23_OTAR)


#define CPU0_BLK23_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC2Cu)



#define CPU0_OMASK23 (CPU0_BLK23_OMASK)


#define CPU0_BLK24_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC30u)



#define CPU0_RABR24 (CPU0_BLK24_RABR)


#define CPU0_BLK24_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC34u)



#define CPU0_OTAR24 (CPU0_BLK24_OTAR)


#define CPU0_BLK24_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC38u)



#define CPU0_OMASK24 (CPU0_BLK24_OMASK)


#define CPU0_BLK25_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC3Cu)



#define CPU0_RABR25 (CPU0_BLK25_RABR)


#define CPU0_BLK25_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC40u)



#define CPU0_OTAR25 (CPU0_BLK25_OTAR)


#define CPU0_BLK25_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC44u)



#define CPU0_OMASK25 (CPU0_BLK25_OMASK)


#define CPU0_BLK26_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC48u)



#define CPU0_RABR26 (CPU0_BLK26_RABR)


#define CPU0_BLK26_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC4Cu)



#define CPU0_OTAR26 (CPU0_BLK26_OTAR)


#define CPU0_BLK26_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC50u)



#define CPU0_OMASK26 (CPU0_BLK26_OMASK)


#define CPU0_BLK27_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC54u)



#define CPU0_RABR27 (CPU0_BLK27_RABR)


#define CPU0_BLK27_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC58u)



#define CPU0_OTAR27 (CPU0_BLK27_OTAR)


#define CPU0_BLK27_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC5Cu)



#define CPU0_OMASK27 (CPU0_BLK27_OMASK)


#define CPU0_BLK28_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC60u)



#define CPU0_RABR28 (CPU0_BLK28_RABR)


#define CPU0_BLK28_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC64u)



#define CPU0_OTAR28 (CPU0_BLK28_OTAR)


#define CPU0_BLK28_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC68u)



#define CPU0_OMASK28 (CPU0_BLK28_OMASK)


#define CPU0_BLK29_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC6Cu)



#define CPU0_RABR29 (CPU0_BLK29_RABR)


#define CPU0_BLK29_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC70u)



#define CPU0_OTAR29 (CPU0_BLK29_OTAR)


#define CPU0_BLK29_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC74u)



#define CPU0_OMASK29 (CPU0_BLK29_OMASK)


#define CPU0_BLK30_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC78u)



#define CPU0_RABR30 (CPU0_BLK30_RABR)


#define CPU0_BLK30_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC7Cu)



#define CPU0_OTAR30 (CPU0_BLK30_OTAR)


#define CPU0_BLK30_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC80u)



#define CPU0_OMASK30 (CPU0_BLK30_OMASK)


#define CPU0_BLK31_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC84u)



#define CPU0_RABR31 (CPU0_BLK31_RABR)


#define CPU0_BLK31_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC88u)



#define CPU0_OTAR31 (CPU0_BLK31_OTAR)


#define CPU0_BLK31_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC8Cu)



#define CPU0_OMASK31 (CPU0_BLK31_OMASK)


#define CPU0_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8811030u)


#define CPU0_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8818004u)


#define CPU0_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8818100u)


#define CPU0_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8818104u)


#define CPU0_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8818108u)


#define CPU0_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8819000u)


#define CPU0_SMACON (*(volatile Ifx_CPU_SMACON*)0xF881900Cu)


#define CPU0_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8819010u)


#define CPU0_DATR (*(volatile Ifx_CPU_DATR*)0xF8819018u)


#define CPU0_DEADD (*(volatile Ifx_CPU_DEADD*)0xF881901Cu)


#define CPU0_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8819020u)


#define CPU0_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8819024u)


#define CPU0_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8819040u)


#define CPU0_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8819200u)


#define CPU0_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8819204u)


#define CPU0_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8819208u)


#define CPU0_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF881920Cu)


#define CPU0_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8819210u)


#define CPU0_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8819214u)


#define CPU0_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8819400u)


#define CPU0_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF881A000u)


#define CPU0_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF881A004u)


#define CPU0_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF881A008u)


#define CPU0_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF881A010u)


#define CPU0_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF881A014u)


#define CPU0_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF881A018u)


#define CPU0_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF881C000u)


#define CPU0_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF881C004u)


#define CPU0_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF881C008u)


#define CPU0_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF881C00Cu)


#define CPU0_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF881C010u)


#define CPU0_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF881C014u)


#define CPU0_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF881C018u)


#define CPU0_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF881C01Cu)


#define CPU0_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF881C020u)


#define CPU0_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF881C024u)


#define CPU0_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF881C028u)


#define CPU0_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF881C02Cu)


#define CPU0_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF881C030u)


#define CPU0_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF881C034u)


#define CPU0_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF881C038u)


#define CPU0_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF881C03Cu)


#define CPU0_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF881C040u)


#define CPU0_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF881C044u)


#define CPU0_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF881C048u)


#define CPU0_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF881C04Cu)


#define CPU0_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF881C050u)


#define CPU0_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF881C054u)


#define CPU0_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF881C058u)


#define CPU0_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF881C05Cu)


#define CPU0_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF881C060u)


#define CPU0_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF881C064u)


#define CPU0_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF881C068u)


#define CPU0_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF881C06Cu)


#define CPU0_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF881C070u)


#define CPU0_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF881C074u)


#define CPU0_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF881C078u)


#define CPU0_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF881C07Cu)


#define CPU0_DPR16_L (*(volatile Ifx_CPU_DPR_L*)0xF881C080u)


#define CPU0_DPR16_U (*(volatile Ifx_CPU_DPR_U*)0xF881C084u)


#define CPU0_DPR17_L (*(volatile Ifx_CPU_DPR_L*)0xF881C088u)


#define CPU0_DPR17_U (*(volatile Ifx_CPU_DPR_U*)0xF881C08Cu)


#define CPU0_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF881D000u)


#define CPU0_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF881D004u)


#define CPU0_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF881D008u)


#define CPU0_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF881D00Cu)


#define CPU0_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF881D010u)


#define CPU0_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF881D014u)


#define CPU0_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF881D018u)


#define CPU0_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF881D01Cu)


#define CPU0_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF881D020u)


#define CPU0_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF881D024u)


#define CPU0_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF881D028u)


#define CPU0_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF881D02Cu)


#define CPU0_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF881D030u)


#define CPU0_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF881D034u)


#define CPU0_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF881D038u)


#define CPU0_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF881D03Cu)


#define CPU0_CPR8_L (*(volatile Ifx_CPU_CPR_L*)0xF881D040u)


#define CPU0_CPR8_U (*(volatile Ifx_CPU_CPR_U*)0xF881D044u)


#define CPU0_CPR9_L (*(volatile Ifx_CPU_CPR_L*)0xF881D048u)


#define CPU0_CPR9_U (*(volatile Ifx_CPU_CPR_U*)0xF881D04Cu)


#define CPU0_CPXE_0 (*(volatile Ifx_CPU_CPXE*)0xF881E000u)


#define CPU0_CPXE_1 (*(volatile Ifx_CPU_CPXE*)0xF881E004u)


#define CPU0_CPXE_2 (*(volatile Ifx_CPU_CPXE*)0xF881E008u)


#define CPU0_CPXE_3 (*(volatile Ifx_CPU_CPXE*)0xF881E00Cu)


#define CPU0_DPRE_0 (*(volatile Ifx_CPU_DPRE*)0xF881E010u)


#define CPU0_DPRE_1 (*(volatile Ifx_CPU_DPRE*)0xF881E014u)


#define CPU0_DPRE_2 (*(volatile Ifx_CPU_DPRE*)0xF881E018u)


#define CPU0_DPRE_3 (*(volatile Ifx_CPU_DPRE*)0xF881E01Cu)


#define CPU0_DPWE_0 (*(volatile Ifx_CPU_DPWE*)0xF881E020u)


#define CPU0_DPWE_1 (*(volatile Ifx_CPU_DPWE*)0xF881E024u)


#define CPU0_DPWE_2 (*(volatile Ifx_CPU_DPWE*)0xF881E028u)


#define CPU0_DPWE_3 (*(volatile Ifx_CPU_DPWE*)0xF881E02Cu)


#define CPU0_CPXE_4 (*(volatile Ifx_CPU_CPXE*)0xF881E040u)


#define CPU0_CPXE_5 (*(volatile Ifx_CPU_CPXE*)0xF881E044u)


#define CPU0_DPRE_4 (*(volatile Ifx_CPU_DPRE*)0xF881E050u)


#define CPU0_DPRE_5 (*(volatile Ifx_CPU_DPRE*)0xF881E054u)


#define CPU0_DPWE_4 (*(volatile Ifx_CPU_DPWE*)0xF881E060u)


#define CPU0_DPWE_5 (*(volatile Ifx_CPU_DPWE*)0xF881E064u)


#define CPU0_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF881E400u)


#define CPU0_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E404u)


#define CPU0_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E408u)


#define CPU0_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E40Cu)


#define CPU0_TPS_EXTIM_ENTRY_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF881E440u)


#define CPU0_TPS_EXTIM_ENTRY_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF881E444u)


#define CPU0_TPS_EXTIM_EXIT_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF881E448u)


#define CPU0_TPS_EXTIM_EXIT_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF881E44Cu)


#define CPU0_TPS_EXTIM_CLASS_EN (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF881E450u)


#define CPU0_TPS_EXTIM_STAT (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF881E454u)


#define CPU0_TPS_EXTIM_FCX (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF881E458u)


#define CPU0_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F000u)



#define CPU0_TR0EVT (CPU0_TR0_EVT)


#define CPU0_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F004u)



#define CPU0_TR0ADR (CPU0_TR0_ADR)


#define CPU0_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F008u)



#define CPU0_TR1EVT (CPU0_TR1_EVT)


#define CPU0_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F00Cu)



#define CPU0_TR1ADR (CPU0_TR1_ADR)


#define CPU0_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F010u)



#define CPU0_TR2EVT (CPU0_TR2_EVT)


#define CPU0_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F014u)



#define CPU0_TR2ADR (CPU0_TR2_ADR)


#define CPU0_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F018u)



#define CPU0_TR3EVT (CPU0_TR3_EVT)


#define CPU0_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F01Cu)



#define CPU0_TR3ADR (CPU0_TR3_ADR)


#define CPU0_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F020u)



#define CPU0_TR4EVT (CPU0_TR4_EVT)


#define CPU0_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F024u)



#define CPU0_TR4ADR (CPU0_TR4_ADR)


#define CPU0_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F028u)



#define CPU0_TR5EVT (CPU0_TR5_EVT)


#define CPU0_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F02Cu)



#define CPU0_TR5ADR (CPU0_TR5_ADR)


#define CPU0_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F030u)



#define CPU0_TR6EVT (CPU0_TR6_EVT)


#define CPU0_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F034u)



#define CPU0_TR6ADR (CPU0_TR6_ADR)


#define CPU0_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F038u)



#define CPU0_TR7EVT (CPU0_TR7_EVT)


#define CPU0_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F03Cu)



#define CPU0_TR7ADR (CPU0_TR7_ADR)


#define CPU0_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF881FC00u)


#define CPU0_CCNT (*(volatile Ifx_CPU_CCNT*)0xF881FC04u)


#define CPU0_ICNT (*(volatile Ifx_CPU_ICNT*)0xF881FC08u)


#define CPU0_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF881FC0Cu)


#define CPU0_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF881FC10u)


#define CPU0_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF881FC14u)


#define CPU0_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF881FD00u)


#define CPU0_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF881FD08u)


#define CPU0_CREVT (*(volatile Ifx_CPU_CREVT*)0xF881FD0Cu)


#define CPU0_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF881FD10u)


#define CPU0_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF881FD30u)


#define CPU0_DMS (*(volatile Ifx_CPU_DMS*)0xF881FD40u)


#define CPU0_DCX (*(volatile Ifx_CPU_DCX*)0xF881FD44u)


#define CPU0_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF881FD48u)


#define CPU0_PCXI (*(volatile Ifx_CPU_PCXI*)0xF881FE00u)


#define CPU0_PSW (*(volatile Ifx_CPU_PSW*)0xF881FE04u)


#define CPU0_PC (*(volatile Ifx_CPU_PC*)0xF881FE08u)


#define CPU0_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF881FE14u)


#define CPU0_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF881FE18u)


#define CPU0_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF881FE1Cu)


#define CPU0_BIV (*(volatile Ifx_CPU_BIV*)0xF881FE20u)


#define CPU0_BTV (*(volatile Ifx_CPU_BTV*)0xF881FE24u)


#define CPU0_ISP (*(volatile Ifx_CPU_ISP*)0xF881FE28u)


#define CPU0_ICR (*(volatile Ifx_CPU_ICR*)0xF881FE2Cu)


#define CPU0_FCX (*(volatile Ifx_CPU_FCX*)0xF881FE38u)


#define CPU0_LCX (*(volatile Ifx_CPU_LCX*)0xF881FE3Cu)


#define CPU0_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF881FE50u)


#define CPU0_D0 (*(volatile Ifx_CPU_D*)0xF881FF00u)


#define CPU0_D1 (*(volatile Ifx_CPU_D*)0xF881FF04u)


#define CPU0_D2 (*(volatile Ifx_CPU_D*)0xF881FF08u)


#define CPU0_D3 (*(volatile Ifx_CPU_D*)0xF881FF0Cu)


#define CPU0_D4 (*(volatile Ifx_CPU_D*)0xF881FF10u)


#define CPU0_D5 (*(volatile Ifx_CPU_D*)0xF881FF14u)


#define CPU0_D6 (*(volatile Ifx_CPU_D*)0xF881FF18u)


#define CPU0_D7 (*(volatile Ifx_CPU_D*)0xF881FF1Cu)


#define CPU0_D8 (*(volatile Ifx_CPU_D*)0xF881FF20u)


#define CPU0_D9 (*(volatile Ifx_CPU_D*)0xF881FF24u)


#define CPU0_D10 (*(volatile Ifx_CPU_D*)0xF881FF28u)


#define CPU0_D11 (*(volatile Ifx_CPU_D*)0xF881FF2Cu)


#define CPU0_D12 (*(volatile Ifx_CPU_D*)0xF881FF30u)


#define CPU0_D13 (*(volatile Ifx_CPU_D*)0xF881FF34u)


#define CPU0_D14 (*(volatile Ifx_CPU_D*)0xF881FF38u)


#define CPU0_D15 (*(volatile Ifx_CPU_D*)0xF881FF3Cu)


#define CPU0_A0 (*(volatile Ifx_CPU_A*)0xF881FF80u)


#define CPU0_A1 (*(volatile Ifx_CPU_A*)0xF881FF84u)


#define CPU0_A2 (*(volatile Ifx_CPU_A*)0xF881FF88u)


#define CPU0_A3 (*(volatile Ifx_CPU_A*)0xF881FF8Cu)


#define CPU0_A4 (*(volatile Ifx_CPU_A*)0xF881FF90u)


#define CPU0_A5 (*(volatile Ifx_CPU_A*)0xF881FF94u)


#define CPU0_A6 (*(volatile Ifx_CPU_A*)0xF881FF98u)


#define CPU0_A7 (*(volatile Ifx_CPU_A*)0xF881FF9Cu)


#define CPU0_A8 (*(volatile Ifx_CPU_A*)0xF881FFA0u)


#define CPU0_A9 (*(volatile Ifx_CPU_A*)0xF881FFA4u)


#define CPU0_A10 (*(volatile Ifx_CPU_A*)0xF881FFA8u)


#define CPU0_A11 (*(volatile Ifx_CPU_A*)0xF881FFACu)


#define CPU0_A12 (*(volatile Ifx_CPU_A*)0xF881FFB0u)


#define CPU0_A13 (*(volatile Ifx_CPU_A*)0xF881FFB4u)


#define CPU0_A14 (*(volatile Ifx_CPU_A*)0xF881FFB8u)


#define CPU0_A15 (*(volatile Ifx_CPU_A*)0xF881FFBCu)






#define CPU1_FLASHCON0 (*(volatile Ifx_CPU_FLASHCON0*)0xF8821100u)


#define CPU1_FLASHCON1 (*(volatile Ifx_CPU_FLASHCON1*)0xF8821104u)


#define CPU1_FLASHCON2 (*(volatile Ifx_CPU_FLASHCON2*)0xF8821108u)


#define CPU1_FLASHCON3 (*(volatile Ifx_CPU_FLASHCON3*)0xF882110Cu)


#define CPU1_FLASHCON4 (*(volatile Ifx_CPU_FLASHCON4*)0xF8821110u)


#define CPU1_KRST0 (*(volatile Ifx_CPU_KRST0*)0xF882D000u)


#define CPU1_KRST1 (*(volatile Ifx_CPU_KRST1*)0xF882D004u)


#define CPU1_KRSTCLR (*(volatile Ifx_CPU_KRSTCLR*)0xF882D008u)


#define CPU1_RGN0_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E000u)



#define CPU1_SPR_SPROT_RGNLA0 (CPU1_RGN0_LA)


#define CPU1_RGN0_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E004u)



#define CPU1_SPR_SPROT_RGNUA0 (CPU1_RGN0_UA)


#define CPU1_RGN0_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E008u)



#define CPU1_SPR_SPROT_RGNACCENA0_W (CPU1_RGN0_ACCENA)


#define CPU1_RGN0_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E00Cu)



#define CPU1_SPR_SPROT_RGNACCENB0_W (CPU1_RGN0_ACCENB)


#define CPU1_RGN1_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E010u)



#define CPU1_SPR_SPROT_RGNLA1 (CPU1_RGN1_LA)


#define CPU1_RGN1_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E014u)



#define CPU1_SPR_SPROT_RGNUA1 (CPU1_RGN1_UA)


#define CPU1_RGN1_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E018u)



#define CPU1_SPR_SPROT_RGNACCENA1_W (CPU1_RGN1_ACCENA)


#define CPU1_RGN1_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E01Cu)



#define CPU1_SPR_SPROT_RGNACCENB1_W (CPU1_RGN1_ACCENB)


#define CPU1_RGN2_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E020u)



#define CPU1_SPR_SPROT_RGNLA2 (CPU1_RGN2_LA)


#define CPU1_RGN2_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E024u)



#define CPU1_SPR_SPROT_RGNUA2 (CPU1_RGN2_UA)


#define CPU1_RGN2_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E028u)



#define CPU1_SPR_SPROT_RGNACCENA2_W (CPU1_RGN2_ACCENA)


#define CPU1_RGN2_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E02Cu)



#define CPU1_SPR_SPROT_RGNACCENB2_W (CPU1_RGN2_ACCENB)


#define CPU1_RGN3_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E030u)



#define CPU1_SPR_SPROT_RGNLA3 (CPU1_RGN3_LA)


#define CPU1_RGN3_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E034u)



#define CPU1_SPR_SPROT_RGNUA3 (CPU1_RGN3_UA)


#define CPU1_RGN3_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E038u)



#define CPU1_SPR_SPROT_RGNACCENA3_W (CPU1_RGN3_ACCENA)


#define CPU1_RGN3_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E03Cu)



#define CPU1_SPR_SPROT_RGNACCENB3_W (CPU1_RGN3_ACCENB)


#define CPU1_RGN4_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E040u)



#define CPU1_SPR_SPROT_RGNLA4 (CPU1_RGN4_LA)


#define CPU1_RGN4_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E044u)



#define CPU1_SPR_SPROT_RGNUA4 (CPU1_RGN4_UA)


#define CPU1_RGN4_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E048u)



#define CPU1_SPR_SPROT_RGNACCENA4_W (CPU1_RGN4_ACCENA)


#define CPU1_RGN4_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E04Cu)



#define CPU1_SPR_SPROT_RGNACCENB4_W (CPU1_RGN4_ACCENB)


#define CPU1_RGN5_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E050u)



#define CPU1_SPR_SPROT_RGNLA5 (CPU1_RGN5_LA)


#define CPU1_RGN5_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E054u)



#define CPU1_SPR_SPROT_RGNUA5 (CPU1_RGN5_UA)


#define CPU1_RGN5_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E058u)



#define CPU1_SPR_SPROT_RGNACCENA5_W (CPU1_RGN5_ACCENA)


#define CPU1_RGN5_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E05Cu)



#define CPU1_SPR_SPROT_RGNACCENB5_W (CPU1_RGN5_ACCENB)


#define CPU1_RGN6_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E060u)



#define CPU1_SPR_SPROT_RGNLA6 (CPU1_RGN6_LA)


#define CPU1_RGN6_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E064u)



#define CPU1_SPR_SPROT_RGNUA6 (CPU1_RGN6_UA)


#define CPU1_RGN6_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E068u)



#define CPU1_SPR_SPROT_RGNACCENA6_W (CPU1_RGN6_ACCENA)


#define CPU1_RGN6_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E06Cu)



#define CPU1_SPR_SPROT_RGNACCENB6_W (CPU1_RGN6_ACCENB)


#define CPU1_RGN7_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E070u)



#define CPU1_SPR_SPROT_RGNLA7 (CPU1_RGN7_LA)


#define CPU1_RGN7_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E074u)



#define CPU1_SPR_SPROT_RGNUA7 (CPU1_RGN7_UA)


#define CPU1_RGN7_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E078u)



#define CPU1_SPR_SPROT_RGNACCENA7_W (CPU1_RGN7_ACCENA)


#define CPU1_RGN7_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E07Cu)



#define CPU1_SPR_SPROT_RGNACCENB7_W (CPU1_RGN7_ACCENB)


#define CPU1_SPR_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E088u)



#define CPU1_SPR_SPROT_RGNACCENA0_R (CPU1_SPR_SPROT_RGNACCENA_R0)


#define CPU1_SPR_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E08Cu)



#define CPU1_SPR_SPROT_RGNACCENB0_R (CPU1_SPR_SPROT_RGNACCENB_R0)


#define CPU1_SPR_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E098u)



#define CPU1_SPR_SPROT_RGNACCENA1_R (CPU1_SPR_SPROT_RGNACCENA_R1)


#define CPU1_SPR_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E09Cu)



#define CPU1_SPR_SPROT_RGNACCENB1_R (CPU1_SPR_SPROT_RGNACCENB_R1)


#define CPU1_SPR_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0A8u)



#define CPU1_SPR_SPROT_RGNACCENA2_R (CPU1_SPR_SPROT_RGNACCENA_R2)


#define CPU1_SPR_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ACu)



#define CPU1_SPR_SPROT_RGNACCENB2_R (CPU1_SPR_SPROT_RGNACCENB_R2)


#define CPU1_SPR_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0B8u)



#define CPU1_SPR_SPROT_RGNACCENA3_R (CPU1_SPR_SPROT_RGNACCENA_R3)


#define CPU1_SPR_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0BCu)



#define CPU1_SPR_SPROT_RGNACCENB3_R (CPU1_SPR_SPROT_RGNACCENB_R3)


#define CPU1_SPR_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0C8u)



#define CPU1_SPR_SPROT_RGNACCENA4_R (CPU1_SPR_SPROT_RGNACCENA_R4)


#define CPU1_SPR_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0CCu)



#define CPU1_SPR_SPROT_RGNACCENB4_R (CPU1_SPR_SPROT_RGNACCENB_R4)


#define CPU1_SPR_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0D8u)



#define CPU1_SPR_SPROT_RGNACCENA5_R (CPU1_SPR_SPROT_RGNACCENA_R5)


#define CPU1_SPR_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0DCu)



#define CPU1_SPR_SPROT_RGNACCENB5_R (CPU1_SPR_SPROT_RGNACCENB_R5)


#define CPU1_SPR_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0E8u)



#define CPU1_SPR_SPROT_RGNACCENA6_R (CPU1_SPR_SPROT_RGNACCENA_R6)


#define CPU1_SPR_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ECu)



#define CPU1_SPR_SPROT_RGNACCENB6_R (CPU1_SPR_SPROT_RGNACCENB_R6)


#define CPU1_SPR_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0F8u)



#define CPU1_SPR_SPROT_RGNACCENA7_R (CPU1_SPR_SPROT_RGNACCENA_R7)


#define CPU1_SPR_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0FCu)



#define CPU1_SPR_SPROT_RGNACCENB7_R (CPU1_SPR_SPROT_RGNACCENB_R7)


#define CPU1_SFR_SPROT_ACCENA_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF882E100u)


#define CPU1_SFR_SPROT_ACCENB_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF882E104u)


#define CPU1_LPB_SPROT_ACCENA_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF882E110u)


#define CPU1_LPB_SPROT_ACCENB_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF882E114u)


#define CPU1_DLMU_SPROT_RGNLA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E200u)


#define CPU1_DLMU_SPROT_RGNUA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E204u)


#define CPU1_DLMU_SPROT_RGNACCENA_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E208u)



#define CPU1_DLMU_SPROT_RGNACCENA0_W (CPU1_DLMU_SPROT_RGNACCENA_W0)


#define CPU1_DLMU_SPROT_RGNACCENB_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E20Cu)



#define CPU1_DLMU_SPROT_RGNACCENB0_W (CPU1_DLMU_SPROT_RGNACCENB_W0)


#define CPU1_DLMU_SPROT_RGNLA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E210u)


#define CPU1_DLMU_SPROT_RGNUA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E214u)


#define CPU1_DLMU_SPROT_RGNACCENA_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E218u)



#define CPU1_DLMU_SPROT_RGNACCENA1_W (CPU1_DLMU_SPROT_RGNACCENA_W1)


#define CPU1_DLMU_SPROT_RGNACCENB_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E21Cu)



#define CPU1_DLMU_SPROT_RGNACCENB1_W (CPU1_DLMU_SPROT_RGNACCENB_W1)


#define CPU1_DLMU_SPROT_RGNLA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E220u)


#define CPU1_DLMU_SPROT_RGNUA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E224u)


#define CPU1_DLMU_SPROT_RGNACCENA_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E228u)



#define CPU1_DLMU_SPROT_RGNACCENA2_W (CPU1_DLMU_SPROT_RGNACCENA_W2)


#define CPU1_DLMU_SPROT_RGNACCENB_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E22Cu)



#define CPU1_DLMU_SPROT_RGNACCENB2_W (CPU1_DLMU_SPROT_RGNACCENB_W2)


#define CPU1_DLMU_SPROT_RGNLA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E230u)


#define CPU1_DLMU_SPROT_RGNUA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E234u)


#define CPU1_DLMU_SPROT_RGNACCENA_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E238u)



#define CPU1_DLMU_SPROT_RGNACCENA3_W (CPU1_DLMU_SPROT_RGNACCENA_W3)


#define CPU1_DLMU_SPROT_RGNACCENB_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E23Cu)



#define CPU1_DLMU_SPROT_RGNACCENB3_W (CPU1_DLMU_SPROT_RGNACCENB_W3)


#define CPU1_DLMU_SPROT_RGNLA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E240u)


#define CPU1_DLMU_SPROT_RGNUA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E244u)


#define CPU1_DLMU_SPROT_RGNACCENA_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E248u)



#define CPU1_DLMU_SPROT_RGNACCENA4_W (CPU1_DLMU_SPROT_RGNACCENA_W4)


#define CPU1_DLMU_SPROT_RGNACCENB_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E24Cu)



#define CPU1_DLMU_SPROT_RGNACCENB4_W (CPU1_DLMU_SPROT_RGNACCENB_W4)


#define CPU1_DLMU_SPROT_RGNLA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E250u)


#define CPU1_DLMU_SPROT_RGNUA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E254u)


#define CPU1_DLMU_SPROT_RGNACCENA_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E258u)



#define CPU1_DLMU_SPROT_RGNACCENA5_W (CPU1_DLMU_SPROT_RGNACCENA_W5)


#define CPU1_DLMU_SPROT_RGNACCENB_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E25Cu)



#define CPU1_DLMU_SPROT_RGNACCENB5_W (CPU1_DLMU_SPROT_RGNACCENB_W5)


#define CPU1_DLMU_SPROT_RGNLA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E260u)


#define CPU1_DLMU_SPROT_RGNUA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E264u)


#define CPU1_DLMU_SPROT_RGNACCENA_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E268u)



#define CPU1_DLMU_SPROT_RGNACCENA6_W (CPU1_DLMU_SPROT_RGNACCENA_W6)


#define CPU1_DLMU_SPROT_RGNACCENB_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E26Cu)



#define CPU1_DLMU_SPROT_RGNACCENB6_W (CPU1_DLMU_SPROT_RGNACCENB_W6)


#define CPU1_DLMU_SPROT_RGNLA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E270u)


#define CPU1_DLMU_SPROT_RGNUA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E274u)


#define CPU1_DLMU_SPROT_RGNACCENA_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E278u)



#define CPU1_DLMU_SPROT_RGNACCENA7_W (CPU1_DLMU_SPROT_RGNACCENA_W7)


#define CPU1_DLMU_SPROT_RGNACCENB_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E27Cu)



#define CPU1_DLMU_SPROT_RGNACCENB7_W (CPU1_DLMU_SPROT_RGNACCENB_W7)


#define CPU1_DLMU_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E288u)



#define CPU1_DLMU_SPROT_RGNACCENA0_R (CPU1_DLMU_SPROT_RGNACCENA_R0)


#define CPU1_DLMU_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E28Cu)



#define CPU1_DLMU_SPROT_RGNACCENB0_R (CPU1_DLMU_SPROT_RGNACCENB_R0)


#define CPU1_DLMU_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E298u)



#define CPU1_DLMU_SPROT_RGNACCENA1_R (CPU1_DLMU_SPROT_RGNACCENA_R1)


#define CPU1_DLMU_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E29Cu)



#define CPU1_DLMU_SPROT_RGNACCENB1_R (CPU1_DLMU_SPROT_RGNACCENB_R1)


#define CPU1_DLMU_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2A8u)



#define CPU1_DLMU_SPROT_RGNACCENA2_R (CPU1_DLMU_SPROT_RGNACCENA_R2)


#define CPU1_DLMU_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ACu)



#define CPU1_DLMU_SPROT_RGNACCENB2_R (CPU1_DLMU_SPROT_RGNACCENB_R2)


#define CPU1_DLMU_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2B8u)



#define CPU1_DLMU_SPROT_RGNACCENA3_R (CPU1_DLMU_SPROT_RGNACCENA_R3)


#define CPU1_DLMU_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2BCu)



#define CPU1_DLMU_SPROT_RGNACCENB3_R (CPU1_DLMU_SPROT_RGNACCENB_R3)


#define CPU1_DLMU_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2C8u)



#define CPU1_DLMU_SPROT_RGNACCENA4_R (CPU1_DLMU_SPROT_RGNACCENA_R4)


#define CPU1_DLMU_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2CCu)



#define CPU1_DLMU_SPROT_RGNACCENB4_R (CPU1_DLMU_SPROT_RGNACCENB_R4)


#define CPU1_DLMU_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2D8u)



#define CPU1_DLMU_SPROT_RGNACCENA5_R (CPU1_DLMU_SPROT_RGNACCENA_R5)


#define CPU1_DLMU_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2DCu)



#define CPU1_DLMU_SPROT_RGNACCENB5_R (CPU1_DLMU_SPROT_RGNACCENB_R5)


#define CPU1_DLMU_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2E8u)



#define CPU1_DLMU_SPROT_RGNACCENA6_R (CPU1_DLMU_SPROT_RGNACCENA_R6)


#define CPU1_DLMU_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ECu)



#define CPU1_DLMU_SPROT_RGNACCENB6_R (CPU1_DLMU_SPROT_RGNACCENB_R6)


#define CPU1_DLMU_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2F8u)



#define CPU1_DLMU_SPROT_RGNACCENA7_R (CPU1_DLMU_SPROT_RGNACCENA_R7)


#define CPU1_DLMU_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2FCu)



#define CPU1_DLMU_SPROT_RGNACCENB7_R (CPU1_DLMU_SPROT_RGNACCENB_R7)


#define CPU1_OSEL (*(volatile Ifx_CPU_OSEL*)0xF882FB00u)


#define CPU1_BLK0_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB10u)



#define CPU1_RABR0 (CPU1_BLK0_RABR)


#define CPU1_BLK0_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB14u)



#define CPU1_OTAR0 (CPU1_BLK0_OTAR)


#define CPU1_BLK0_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB18u)



#define CPU1_OMASK0 (CPU1_BLK0_OMASK)


#define CPU1_BLK1_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB1Cu)



#define CPU1_RABR1 (CPU1_BLK1_RABR)


#define CPU1_BLK1_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB20u)



#define CPU1_OTAR1 (CPU1_BLK1_OTAR)


#define CPU1_BLK1_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB24u)



#define CPU1_OMASK1 (CPU1_BLK1_OMASK)


#define CPU1_BLK2_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB28u)



#define CPU1_RABR2 (CPU1_BLK2_RABR)


#define CPU1_BLK2_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB2Cu)



#define CPU1_OTAR2 (CPU1_BLK2_OTAR)


#define CPU1_BLK2_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB30u)



#define CPU1_OMASK2 (CPU1_BLK2_OMASK)


#define CPU1_BLK3_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB34u)



#define CPU1_RABR3 (CPU1_BLK3_RABR)


#define CPU1_BLK3_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB38u)



#define CPU1_OTAR3 (CPU1_BLK3_OTAR)


#define CPU1_BLK3_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB3Cu)



#define CPU1_OMASK3 (CPU1_BLK3_OMASK)


#define CPU1_BLK4_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB40u)



#define CPU1_RABR4 (CPU1_BLK4_RABR)


#define CPU1_BLK4_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB44u)



#define CPU1_OTAR4 (CPU1_BLK4_OTAR)


#define CPU1_BLK4_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB48u)



#define CPU1_OMASK4 (CPU1_BLK4_OMASK)


#define CPU1_BLK5_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB4Cu)



#define CPU1_RABR5 (CPU1_BLK5_RABR)


#define CPU1_BLK5_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB50u)



#define CPU1_OTAR5 (CPU1_BLK5_OTAR)


#define CPU1_BLK5_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB54u)



#define CPU1_OMASK5 (CPU1_BLK5_OMASK)


#define CPU1_BLK6_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB58u)



#define CPU1_RABR6 (CPU1_BLK6_RABR)


#define CPU1_BLK6_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB5Cu)



#define CPU1_OTAR6 (CPU1_BLK6_OTAR)


#define CPU1_BLK6_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB60u)



#define CPU1_OMASK6 (CPU1_BLK6_OMASK)


#define CPU1_BLK7_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB64u)



#define CPU1_RABR7 (CPU1_BLK7_RABR)


#define CPU1_BLK7_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB68u)



#define CPU1_OTAR7 (CPU1_BLK7_OTAR)


#define CPU1_BLK7_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB6Cu)



#define CPU1_OMASK7 (CPU1_BLK7_OMASK)


#define CPU1_BLK8_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB70u)



#define CPU1_RABR8 (CPU1_BLK8_RABR)


#define CPU1_BLK8_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB74u)



#define CPU1_OTAR8 (CPU1_BLK8_OTAR)


#define CPU1_BLK8_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB78u)



#define CPU1_OMASK8 (CPU1_BLK8_OMASK)


#define CPU1_BLK9_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB7Cu)



#define CPU1_RABR9 (CPU1_BLK9_RABR)


#define CPU1_BLK9_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB80u)



#define CPU1_OTAR9 (CPU1_BLK9_OTAR)


#define CPU1_BLK9_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB84u)



#define CPU1_OMASK9 (CPU1_BLK9_OMASK)


#define CPU1_BLK10_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB88u)



#define CPU1_RABR10 (CPU1_BLK10_RABR)


#define CPU1_BLK10_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB8Cu)



#define CPU1_OTAR10 (CPU1_BLK10_OTAR)


#define CPU1_BLK10_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB90u)



#define CPU1_OMASK10 (CPU1_BLK10_OMASK)


#define CPU1_BLK11_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB94u)



#define CPU1_RABR11 (CPU1_BLK11_RABR)


#define CPU1_BLK11_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB98u)



#define CPU1_OTAR11 (CPU1_BLK11_OTAR)


#define CPU1_BLK11_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB9Cu)



#define CPU1_OMASK11 (CPU1_BLK11_OMASK)


#define CPU1_BLK12_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBA0u)



#define CPU1_RABR12 (CPU1_BLK12_RABR)


#define CPU1_BLK12_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBA4u)



#define CPU1_OTAR12 (CPU1_BLK12_OTAR)


#define CPU1_BLK12_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBA8u)



#define CPU1_OMASK12 (CPU1_BLK12_OMASK)


#define CPU1_BLK13_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBACu)



#define CPU1_RABR13 (CPU1_BLK13_RABR)


#define CPU1_BLK13_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBB0u)



#define CPU1_OTAR13 (CPU1_BLK13_OTAR)


#define CPU1_BLK13_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBB4u)



#define CPU1_OMASK13 (CPU1_BLK13_OMASK)


#define CPU1_BLK14_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBB8u)



#define CPU1_RABR14 (CPU1_BLK14_RABR)


#define CPU1_BLK14_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBBCu)



#define CPU1_OTAR14 (CPU1_BLK14_OTAR)


#define CPU1_BLK14_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBC0u)



#define CPU1_OMASK14 (CPU1_BLK14_OMASK)


#define CPU1_BLK15_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBC4u)



#define CPU1_RABR15 (CPU1_BLK15_RABR)


#define CPU1_BLK15_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBC8u)



#define CPU1_OTAR15 (CPU1_BLK15_OTAR)


#define CPU1_BLK15_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBCCu)



#define CPU1_OMASK15 (CPU1_BLK15_OMASK)


#define CPU1_BLK16_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBD0u)



#define CPU1_RABR16 (CPU1_BLK16_RABR)


#define CPU1_BLK16_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBD4u)



#define CPU1_OTAR16 (CPU1_BLK16_OTAR)


#define CPU1_BLK16_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBD8u)



#define CPU1_OMASK16 (CPU1_BLK16_OMASK)


#define CPU1_BLK17_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBDCu)



#define CPU1_RABR17 (CPU1_BLK17_RABR)


#define CPU1_BLK17_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBE0u)



#define CPU1_OTAR17 (CPU1_BLK17_OTAR)


#define CPU1_BLK17_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBE4u)



#define CPU1_OMASK17 (CPU1_BLK17_OMASK)


#define CPU1_BLK18_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBE8u)



#define CPU1_RABR18 (CPU1_BLK18_RABR)


#define CPU1_BLK18_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBECu)



#define CPU1_OTAR18 (CPU1_BLK18_OTAR)


#define CPU1_BLK18_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBF0u)



#define CPU1_OMASK18 (CPU1_BLK18_OMASK)


#define CPU1_BLK19_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBF4u)



#define CPU1_RABR19 (CPU1_BLK19_RABR)


#define CPU1_BLK19_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBF8u)



#define CPU1_OTAR19 (CPU1_BLK19_OTAR)


#define CPU1_BLK19_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBFCu)



#define CPU1_OMASK19 (CPU1_BLK19_OMASK)


#define CPU1_BLK20_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC00u)



#define CPU1_RABR20 (CPU1_BLK20_RABR)


#define CPU1_BLK20_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC04u)



#define CPU1_OTAR20 (CPU1_BLK20_OTAR)


#define CPU1_BLK20_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC08u)



#define CPU1_OMASK20 (CPU1_BLK20_OMASK)


#define CPU1_BLK21_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC0Cu)



#define CPU1_RABR21 (CPU1_BLK21_RABR)


#define CPU1_BLK21_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC10u)



#define CPU1_OTAR21 (CPU1_BLK21_OTAR)


#define CPU1_BLK21_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC14u)



#define CPU1_OMASK21 (CPU1_BLK21_OMASK)


#define CPU1_BLK22_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC18u)



#define CPU1_RABR22 (CPU1_BLK22_RABR)


#define CPU1_BLK22_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC1Cu)



#define CPU1_OTAR22 (CPU1_BLK22_OTAR)


#define CPU1_BLK22_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC20u)



#define CPU1_OMASK22 (CPU1_BLK22_OMASK)


#define CPU1_BLK23_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC24u)



#define CPU1_RABR23 (CPU1_BLK23_RABR)


#define CPU1_BLK23_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC28u)



#define CPU1_OTAR23 (CPU1_BLK23_OTAR)


#define CPU1_BLK23_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC2Cu)



#define CPU1_OMASK23 (CPU1_BLK23_OMASK)


#define CPU1_BLK24_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC30u)



#define CPU1_RABR24 (CPU1_BLK24_RABR)


#define CPU1_BLK24_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC34u)



#define CPU1_OTAR24 (CPU1_BLK24_OTAR)


#define CPU1_BLK24_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC38u)



#define CPU1_OMASK24 (CPU1_BLK24_OMASK)


#define CPU1_BLK25_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC3Cu)



#define CPU1_RABR25 (CPU1_BLK25_RABR)


#define CPU1_BLK25_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC40u)



#define CPU1_OTAR25 (CPU1_BLK25_OTAR)


#define CPU1_BLK25_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC44u)



#define CPU1_OMASK25 (CPU1_BLK25_OMASK)


#define CPU1_BLK26_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC48u)



#define CPU1_RABR26 (CPU1_BLK26_RABR)


#define CPU1_BLK26_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC4Cu)



#define CPU1_OTAR26 (CPU1_BLK26_OTAR)


#define CPU1_BLK26_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC50u)



#define CPU1_OMASK26 (CPU1_BLK26_OMASK)


#define CPU1_BLK27_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC54u)



#define CPU1_RABR27 (CPU1_BLK27_RABR)


#define CPU1_BLK27_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC58u)



#define CPU1_OTAR27 (CPU1_BLK27_OTAR)


#define CPU1_BLK27_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC5Cu)



#define CPU1_OMASK27 (CPU1_BLK27_OMASK)


#define CPU1_BLK28_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC60u)



#define CPU1_RABR28 (CPU1_BLK28_RABR)


#define CPU1_BLK28_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC64u)



#define CPU1_OTAR28 (CPU1_BLK28_OTAR)


#define CPU1_BLK28_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC68u)



#define CPU1_OMASK28 (CPU1_BLK28_OMASK)


#define CPU1_BLK29_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC6Cu)



#define CPU1_RABR29 (CPU1_BLK29_RABR)


#define CPU1_BLK29_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC70u)



#define CPU1_OTAR29 (CPU1_BLK29_OTAR)


#define CPU1_BLK29_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC74u)



#define CPU1_OMASK29 (CPU1_BLK29_OMASK)


#define CPU1_BLK30_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC78u)



#define CPU1_RABR30 (CPU1_BLK30_RABR)


#define CPU1_BLK30_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC7Cu)



#define CPU1_OTAR30 (CPU1_BLK30_OTAR)


#define CPU1_BLK30_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC80u)



#define CPU1_OMASK30 (CPU1_BLK30_OMASK)


#define CPU1_BLK31_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC84u)



#define CPU1_RABR31 (CPU1_BLK31_RABR)


#define CPU1_BLK31_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC88u)



#define CPU1_OTAR31 (CPU1_BLK31_OTAR)


#define CPU1_BLK31_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC8Cu)



#define CPU1_OMASK31 (CPU1_BLK31_OMASK)


#define CPU1_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8831030u)


#define CPU1_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8838004u)


#define CPU1_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8838100u)


#define CPU1_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8838104u)


#define CPU1_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8838108u)


#define CPU1_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8839000u)


#define CPU1_SMACON (*(volatile Ifx_CPU_SMACON*)0xF883900Cu)


#define CPU1_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8839010u)


#define CPU1_DATR (*(volatile Ifx_CPU_DATR*)0xF8839018u)


#define CPU1_DEADD (*(volatile Ifx_CPU_DEADD*)0xF883901Cu)


#define CPU1_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8839020u)


#define CPU1_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8839024u)


#define CPU1_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8839040u)


#define CPU1_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8839200u)


#define CPU1_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8839204u)


#define CPU1_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8839208u)


#define CPU1_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF883920Cu)


#define CPU1_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8839210u)


#define CPU1_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8839214u)


#define CPU1_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8839400u)


#define CPU1_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF883A000u)


#define CPU1_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF883A004u)


#define CPU1_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF883A008u)


#define CPU1_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF883A010u)


#define CPU1_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF883A014u)


#define CPU1_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF883A018u)


#define CPU1_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF883C000u)


#define CPU1_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF883C004u)


#define CPU1_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF883C008u)


#define CPU1_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF883C00Cu)


#define CPU1_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF883C010u)


#define CPU1_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF883C014u)


#define CPU1_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF883C018u)


#define CPU1_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF883C01Cu)


#define CPU1_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF883C020u)


#define CPU1_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF883C024u)


#define CPU1_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF883C028u)


#define CPU1_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF883C02Cu)


#define CPU1_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF883C030u)


#define CPU1_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF883C034u)


#define CPU1_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF883C038u)


#define CPU1_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF883C03Cu)


#define CPU1_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF883C040u)


#define CPU1_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF883C044u)


#define CPU1_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF883C048u)


#define CPU1_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF883C04Cu)


#define CPU1_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF883C050u)


#define CPU1_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF883C054u)


#define CPU1_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF883C058u)


#define CPU1_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF883C05Cu)


#define CPU1_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF883C060u)


#define CPU1_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF883C064u)


#define CPU1_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF883C068u)


#define CPU1_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF883C06Cu)


#define CPU1_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF883C070u)


#define CPU1_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF883C074u)


#define CPU1_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF883C078u)


#define CPU1_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF883C07Cu)


#define CPU1_DPR16_L (*(volatile Ifx_CPU_DPR_L*)0xF883C080u)


#define CPU1_DPR16_U (*(volatile Ifx_CPU_DPR_U*)0xF883C084u)


#define CPU1_DPR17_L (*(volatile Ifx_CPU_DPR_L*)0xF883C088u)


#define CPU1_DPR17_U (*(volatile Ifx_CPU_DPR_U*)0xF883C08Cu)


#define CPU1_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF883D000u)


#define CPU1_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF883D004u)


#define CPU1_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF883D008u)


#define CPU1_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF883D00Cu)


#define CPU1_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF883D010u)


#define CPU1_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF883D014u)


#define CPU1_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF883D018u)


#define CPU1_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF883D01Cu)


#define CPU1_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF883D020u)


#define CPU1_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF883D024u)


#define CPU1_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF883D028u)


#define CPU1_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF883D02Cu)


#define CPU1_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF883D030u)


#define CPU1_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF883D034u)


#define CPU1_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF883D038u)


#define CPU1_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF883D03Cu)


#define CPU1_CPR8_L (*(volatile Ifx_CPU_CPR_L*)0xF883D040u)


#define CPU1_CPR8_U (*(volatile Ifx_CPU_CPR_U*)0xF883D044u)


#define CPU1_CPR9_L (*(volatile Ifx_CPU_CPR_L*)0xF883D048u)


#define CPU1_CPR9_U (*(volatile Ifx_CPU_CPR_U*)0xF883D04Cu)


#define CPU1_CPXE_0 (*(volatile Ifx_CPU_CPXE*)0xF883E000u)


#define CPU1_CPXE_1 (*(volatile Ifx_CPU_CPXE*)0xF883E004u)


#define CPU1_CPXE_2 (*(volatile Ifx_CPU_CPXE*)0xF883E008u)


#define CPU1_CPXE_3 (*(volatile Ifx_CPU_CPXE*)0xF883E00Cu)


#define CPU1_DPRE_0 (*(volatile Ifx_CPU_DPRE*)0xF883E010u)


#define CPU1_DPRE_1 (*(volatile Ifx_CPU_DPRE*)0xF883E014u)


#define CPU1_DPRE_2 (*(volatile Ifx_CPU_DPRE*)0xF883E018u)


#define CPU1_DPRE_3 (*(volatile Ifx_CPU_DPRE*)0xF883E01Cu)


#define CPU1_DPWE_0 (*(volatile Ifx_CPU_DPWE*)0xF883E020u)


#define CPU1_DPWE_1 (*(volatile Ifx_CPU_DPWE*)0xF883E024u)


#define CPU1_DPWE_2 (*(volatile Ifx_CPU_DPWE*)0xF883E028u)


#define CPU1_DPWE_3 (*(volatile Ifx_CPU_DPWE*)0xF883E02Cu)


#define CPU1_CPXE_4 (*(volatile Ifx_CPU_CPXE*)0xF883E040u)


#define CPU1_CPXE_5 (*(volatile Ifx_CPU_CPXE*)0xF883E044u)


#define CPU1_DPRE_4 (*(volatile Ifx_CPU_DPRE*)0xF883E050u)


#define CPU1_DPRE_5 (*(volatile Ifx_CPU_DPRE*)0xF883E054u)


#define CPU1_DPWE_4 (*(volatile Ifx_CPU_DPWE*)0xF883E060u)


#define CPU1_DPWE_5 (*(volatile Ifx_CPU_DPWE*)0xF883E064u)


#define CPU1_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF883E400u)


#define CPU1_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E404u)


#define CPU1_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E408u)


#define CPU1_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E40Cu)


#define CPU1_TPS_EXTIM_ENTRY_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF883E440u)


#define CPU1_TPS_EXTIM_ENTRY_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF883E444u)


#define CPU1_TPS_EXTIM_EXIT_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF883E448u)


#define CPU1_TPS_EXTIM_EXIT_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF883E44Cu)


#define CPU1_TPS_EXTIM_CLASS_EN (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF883E450u)


#define CPU1_TPS_EXTIM_STAT (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF883E454u)


#define CPU1_TPS_EXTIM_FCX (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF883E458u)


#define CPU1_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F000u)



#define CPU1_TR0EVT (CPU1_TR0_EVT)


#define CPU1_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F004u)



#define CPU1_TR0ADR (CPU1_TR0_ADR)


#define CPU1_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F008u)



#define CPU1_TR1EVT (CPU1_TR1_EVT)


#define CPU1_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F00Cu)



#define CPU1_TR1ADR (CPU1_TR1_ADR)


#define CPU1_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F010u)



#define CPU1_TR2EVT (CPU1_TR2_EVT)


#define CPU1_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F014u)



#define CPU1_TR2ADR (CPU1_TR2_ADR)


#define CPU1_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F018u)



#define CPU1_TR3EVT (CPU1_TR3_EVT)


#define CPU1_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F01Cu)



#define CPU1_TR3ADR (CPU1_TR3_ADR)


#define CPU1_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F020u)



#define CPU1_TR4EVT (CPU1_TR4_EVT)


#define CPU1_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F024u)



#define CPU1_TR4ADR (CPU1_TR4_ADR)


#define CPU1_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F028u)



#define CPU1_TR5EVT (CPU1_TR5_EVT)


#define CPU1_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F02Cu)



#define CPU1_TR5ADR (CPU1_TR5_ADR)


#define CPU1_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F030u)



#define CPU1_TR6EVT (CPU1_TR6_EVT)


#define CPU1_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F034u)



#define CPU1_TR6ADR (CPU1_TR6_ADR)


#define CPU1_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F038u)



#define CPU1_TR7EVT (CPU1_TR7_EVT)


#define CPU1_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F03Cu)



#define CPU1_TR7ADR (CPU1_TR7_ADR)


#define CPU1_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF883FC00u)


#define CPU1_CCNT (*(volatile Ifx_CPU_CCNT*)0xF883FC04u)


#define CPU1_ICNT (*(volatile Ifx_CPU_ICNT*)0xF883FC08u)


#define CPU1_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF883FC0Cu)


#define CPU1_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF883FC10u)


#define CPU1_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF883FC14u)


#define CPU1_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF883FD00u)


#define CPU1_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF883FD08u)


#define CPU1_CREVT (*(volatile Ifx_CPU_CREVT*)0xF883FD0Cu)


#define CPU1_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF883FD10u)


#define CPU1_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF883FD30u)


#define CPU1_DMS (*(volatile Ifx_CPU_DMS*)0xF883FD40u)


#define CPU1_DCX (*(volatile Ifx_CPU_DCX*)0xF883FD44u)


#define CPU1_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF883FD48u)


#define CPU1_PCXI (*(volatile Ifx_CPU_PCXI*)0xF883FE00u)


#define CPU1_PSW (*(volatile Ifx_CPU_PSW*)0xF883FE04u)


#define CPU1_PC (*(volatile Ifx_CPU_PC*)0xF883FE08u)


#define CPU1_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF883FE14u)


#define CPU1_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF883FE18u)


#define CPU1_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF883FE1Cu)


#define CPU1_BIV (*(volatile Ifx_CPU_BIV*)0xF883FE20u)


#define CPU1_BTV (*(volatile Ifx_CPU_BTV*)0xF883FE24u)


#define CPU1_ISP (*(volatile Ifx_CPU_ISP*)0xF883FE28u)


#define CPU1_ICR (*(volatile Ifx_CPU_ICR*)0xF883FE2Cu)


#define CPU1_FCX (*(volatile Ifx_CPU_FCX*)0xF883FE38u)


#define CPU1_LCX (*(volatile Ifx_CPU_LCX*)0xF883FE3Cu)


#define CPU1_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF883FE50u)


#define CPU1_D0 (*(volatile Ifx_CPU_D*)0xF883FF00u)


#define CPU1_D1 (*(volatile Ifx_CPU_D*)0xF883FF04u)


#define CPU1_D2 (*(volatile Ifx_CPU_D*)0xF883FF08u)


#define CPU1_D3 (*(volatile Ifx_CPU_D*)0xF883FF0Cu)


#define CPU1_D4 (*(volatile Ifx_CPU_D*)0xF883FF10u)


#define CPU1_D5 (*(volatile Ifx_CPU_D*)0xF883FF14u)


#define CPU1_D6 (*(volatile Ifx_CPU_D*)0xF883FF18u)


#define CPU1_D7 (*(volatile Ifx_CPU_D*)0xF883FF1Cu)


#define CPU1_D8 (*(volatile Ifx_CPU_D*)0xF883FF20u)


#define CPU1_D9 (*(volatile Ifx_CPU_D*)0xF883FF24u)


#define CPU1_D10 (*(volatile Ifx_CPU_D*)0xF883FF28u)


#define CPU1_D11 (*(volatile Ifx_CPU_D*)0xF883FF2Cu)


#define CPU1_D12 (*(volatile Ifx_CPU_D*)0xF883FF30u)


#define CPU1_D13 (*(volatile Ifx_CPU_D*)0xF883FF34u)


#define CPU1_D14 (*(volatile Ifx_CPU_D*)0xF883FF38u)


#define CPU1_D15 (*(volatile Ifx_CPU_D*)0xF883FF3Cu)


#define CPU1_A0 (*(volatile Ifx_CPU_A*)0xF883FF80u)


#define CPU1_A1 (*(volatile Ifx_CPU_A*)0xF883FF84u)


#define CPU1_A2 (*(volatile Ifx_CPU_A*)0xF883FF88u)


#define CPU1_A3 (*(volatile Ifx_CPU_A*)0xF883FF8Cu)


#define CPU1_A4 (*(volatile Ifx_CPU_A*)0xF883FF90u)


#define CPU1_A5 (*(volatile Ifx_CPU_A*)0xF883FF94u)


#define CPU1_A6 (*(volatile Ifx_CPU_A*)0xF883FF98u)


#define CPU1_A7 (*(volatile Ifx_CPU_A*)0xF883FF9Cu)


#define CPU1_A8 (*(volatile Ifx_CPU_A*)0xF883FFA0u)


#define CPU1_A9 (*(volatile Ifx_CPU_A*)0xF883FFA4u)


#define CPU1_A10 (*(volatile Ifx_CPU_A*)0xF883FFA8u)


#define CPU1_A11 (*(volatile Ifx_CPU_A*)0xF883FFACu)


#define CPU1_A12 (*(volatile Ifx_CPU_A*)0xF883FFB0u)


#define CPU1_A13 (*(volatile Ifx_CPU_A*)0xF883FFB4u)


#define CPU1_A14 (*(volatile Ifx_CPU_A*)0xF883FFB8u)


#define CPU1_A15 (*(volatile Ifx_CPU_A*)0xF883FFBCu)
# 58 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h" 2







#define IFXCPU_NUM_MODULES (2)



#define IFXCPU_CACHABLE_FLASH_SEGMENT (8)



#define IFXCPU_CACHABLE_LMU_SEGMENT (9)
# 95 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h"
#define IFXCPU_CFG_ALLCORE_DONE (0x3)





#define IFXCPU_ALLCORE_DONE IFXCPU_CFG_ALLCORE_DONE
# 116 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxCpu_cfg.h"
typedef enum
{
    IfxCpu_DBGST_HALT_run = 0,
    IfxCpu_DBGST_HALT_halt = 1
} IfxCpu_DBGST_HALT;



typedef enum
{
    IfxCpu_Id_0 = 0,
    IfxCpu_Id_1 = 1,
    IfxCpu_Id_none
} IfxCpu_Id;



typedef enum
{
    IfxCpu_Index_0 = 0,
    IfxCpu_Index_1 = 1,
    IfxCpu_Index_none
} IfxCpu_Index;



typedef enum
{
    IfxCpu_PMCSR_PMST_normalMode = 1,
    IfxCpu_PMCSR_PMST_idleModeRequest = 2,
    IfxCpu_PMCSR_PMST_idleMode = 3,
    IfxCpu_PMCSR_PMST_sleepModeRequest = 4,
    IfxCpu_PMCSR_PMST_standbyModeRequest = 6
} IfxCpu_PMCSR_PMST;



typedef enum
{
    IfxCpu_ResourceCpu_0 = IfxCpu_Index_0,
    IfxCpu_ResourceCpu_1 = IfxCpu_Index_1,
    IfxCpu_ResourceCpu_none = IfxCpu_Index_none
} IfxCpu_ResourceCpu;





extern const IfxModule_IndexMap IfxCpu_cfg_indexMap[(2)];
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_reg.h" 1
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_reg.h"
#define IFXSRC_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
#define IFXSRC_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef struct _Ifx_SRC_SRCR_Bits
{
    Ifx_UReg_32Bit SRPN:8;
    Ifx_UReg_32Bit reserved_8:2;
    Ifx_UReg_32Bit SRE:1;
    Ifx_UReg_32Bit TOS:3;
    Ifx_UReg_32Bit reserved_14:2;
    Ifx_UReg_32Bit ECC:5;
    Ifx_UReg_32Bit reserved_21:3;
    Ifx_UReg_32Bit SRR:1;
    Ifx_UReg_32Bit CLRR:1;
    Ifx_UReg_32Bit SETR:1;
    Ifx_UReg_32Bit IOV:1;
    Ifx_UReg_32Bit IOVCLR:1;
    Ifx_UReg_32Bit SWS:1;
    Ifx_UReg_32Bit SWSCLR:1;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SRC_SRCR_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SRC_SRCR_Bits B;
} Ifx_SRC_SRCR;
# 110 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CPU_CPU
{
       Ifx_SRC_SRCR SB;
} Ifx_SRC_CPU_CPU;
# 128 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CPU
{
       Ifx_SRC_CPU_CPU CPU[2];
} Ifx_SRC_CPU;
# 146 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CERBERUS_CERBERUS
{
       Ifx_SRC_SRCR SR[2];
} Ifx_SRC_CERBERUS_CERBERUS;
# 164 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CERBERUS
{
       Ifx_SRC_CERBERUS_CERBERUS CERBERUS;
} Ifx_SRC_CERBERUS;
# 182 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_ASCLIN_ASCLIN
{
       Ifx_SRC_SRCR TX;
       Ifx_SRC_SRCR RX;
       Ifx_SRC_SRCR ERR;
} Ifx_SRC_ASCLIN_ASCLIN;
# 202 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_ASCLIN
{
       Ifx_SRC_ASCLIN_ASCLIN ASCLIN[12];
} Ifx_SRC_ASCLIN;
# 220 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_QSPI_QSPI
{
       Ifx_SRC_SRCR TX;
       Ifx_SRC_SRCR RX;
       Ifx_SRC_SRCR ERR;
       Ifx_SRC_SRCR PT;
       Ifx_SRC_SRCR U;
} Ifx_SRC_QSPI_QSPI;
# 242 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_QSPI
{
       Ifx_SRC_QSPI_QSPI QSPI[4];
} Ifx_SRC_QSPI;
# 260 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSCT_HSCT
{
       Ifx_SRC_SRCR SR;
} Ifx_SRC_HSCT_HSCT;
# 278 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSCT
{
       Ifx_SRC_HSCT_HSCT HSCT[1];
} Ifx_SRC_HSCT;
# 296 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSSL_HSSL_CH
{
       Ifx_SRC_SRCR COK;
       Ifx_SRC_SRCR RDI;
       Ifx_SRC_SRCR ERR;
       Ifx_SRC_SRCR TRG;
} Ifx_SRC_HSSL_HSSL_CH;
# 317 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSSL_HSSL
{
       Ifx_SRC_HSSL_HSSL_CH CH[4];
       Ifx_SRC_SRCR EXI;
} Ifx_SRC_HSSL_HSSL;
# 336 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSSL
{
       Ifx_SRC_HSSL_HSSL HSSL[1];
} Ifx_SRC_HSSL;
# 354 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_I2C_I2C
{
       Ifx_SRC_SRCR DTR;
       Ifx_SRC_SRCR ERR;
       Ifx_SRC_SRCR P;
       Ifx_UReg_8Bit reserved_C[4];
} Ifx_SRC_I2C_I2C;
# 375 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_I2C
{
       Ifx_SRC_I2C_I2C I2C[1];
} Ifx_SRC_I2C;
# 393 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_SENT_SENT
{
       Ifx_SRC_SRCR SR;
} Ifx_SRC_SENT_SENT;
# 411 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_SENT
{
       Ifx_SRC_SENT_SENT SENT[10];
} Ifx_SRC_SENT;
# 429 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_MSC_MSC
{
       Ifx_SRC_SRCR SR[5];
} Ifx_SRC_MSC_MSC;
# 447 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_MSC
{
       Ifx_SRC_MSC_MSC MSC[1];
} Ifx_SRC_MSC;
# 465 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CCU6_CCU
{
       Ifx_SRC_SRCR SR[4];
} Ifx_SRC_CCU6_CCU;
# 483 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CCU6
{
       Ifx_SRC_CCU6_CCU CCU[2];
} Ifx_SRC_CCU6;
# 501 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GPT12_GPT12
{
       Ifx_SRC_SRCR CIRQ;
       Ifx_SRC_SRCR T2;
       Ifx_SRC_SRCR T3;
       Ifx_SRC_SRCR T4;
       Ifx_SRC_SRCR T5;
       Ifx_SRC_SRCR T6;
} Ifx_SRC_GPT12_GPT12;
# 524 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GPT12
{
       Ifx_SRC_GPT12_GPT12 GPT12[1];
} Ifx_SRC_GPT12;
# 542 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_STM_STM
{
       Ifx_SRC_SRCR SR[2];
} Ifx_SRC_STM_STM;
# 560 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_STM
{
       Ifx_SRC_STM_STM STM[2];
} Ifx_SRC_STM;
# 578 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_FCE_FCE0
{
       Ifx_SRC_SRCR SR;
} Ifx_SRC_FCE_FCE0;
# 596 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_FCE
{
       Ifx_SRC_FCE_FCE0 FCE0;
} Ifx_SRC_FCE;
# 614 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_DMA_DMA
{
       Ifx_SRC_SRCR ERR[4];
       Ifx_UReg_8Bit reserved_10[32];
       Ifx_SRC_SRCR CH[64];
} Ifx_SRC_DMA_DMA;
# 634 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_DMA
{
       Ifx_SRC_DMA_DMA DMA[1];
} Ifx_SRC_DMA;
# 652 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GETH_GETH
{
       Ifx_SRC_SRCR SR[10];
} Ifx_SRC_GETH_GETH;
# 670 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GETH
{
       Ifx_SRC_GETH_GETH GETH[1];
} Ifx_SRC_GETH;
# 688 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CAN_CAN
{
       Ifx_SRC_SRCR INT[16];
} Ifx_SRC_CAN_CAN;
# 706 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_CAN
{
       Ifx_SRC_CAN_CAN CAN[2];
} Ifx_SRC_CAN;
# 724 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_VADC_G
{
       Ifx_SRC_SRCR SR0;
       Ifx_SRC_SRCR SR1;
       Ifx_SRC_SRCR SR2;
       Ifx_SRC_SRCR SR3;
} Ifx_SRC_VADC_G;
# 747 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_VADC_FC
{
       Ifx_SRC_SRCR SR0;
} Ifx_SRC_VADC_FC;
# 766 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_VADC
{
       Ifx_SRC_VADC_G G[4];
       Ifx_UReg_8Bit reserved_40[64];
       Ifx_SRC_VADC_G G8;
       Ifx_SRC_VADC_G G9;
       Ifx_UReg_8Bit reserved_A0[32];
       Ifx_SRC_VADC_FC FC[2];
       Ifx_UReg_8Bit reserved_C8[24];
       Ifx_SRC_VADC_G CG[2];
} Ifx_SRC_VADC;
# 791 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_DSADC_DSADC
{
       Ifx_SRC_SRCR SRM;
       Ifx_SRC_SRCR SRA;
} Ifx_SRC_DSADC_DSADC;
# 810 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_DSADC
{
       Ifx_SRC_DSADC_DSADC DSADC[4];
} Ifx_SRC_DSADC;
# 828 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_ERAY_ERAY
{
       Ifx_SRC_SRCR INT0;
       Ifx_SRC_SRCR INT1;
       Ifx_SRC_SRCR TINT0;
       Ifx_SRC_SRCR TINT1;
       Ifx_SRC_SRCR NDAT0;
       Ifx_SRC_SRCR NDAT1;
       Ifx_SRC_SRCR MBSC0;
       Ifx_SRC_SRCR MBSC1;
       Ifx_SRC_SRCR OBUSY;
       Ifx_SRC_SRCR IBUSY;
       Ifx_UReg_8Bit reserved_28[8];
} Ifx_SRC_ERAY_ERAY;
# 856 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_ERAY
{
       Ifx_SRC_ERAY_ERAY ERAY[1];
} Ifx_SRC_ERAY;
# 874 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSM_HSM
{
       Ifx_SRC_SRCR HSM[2];
} Ifx_SRC_HSM_HSM;
# 892 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_HSM
{
       Ifx_SRC_HSM_HSM HSM[1];
} Ifx_SRC_HSM;
# 910 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_SCU
{
       Ifx_SRC_SRCR SCUERU[4];
} Ifx_SRC_SCU;
# 928 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PMS_PMS
{
       Ifx_SRC_SRCR SR;
} Ifx_SRC_PMS_PMS;
# 946 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PMS
{
       Ifx_SRC_PMS_PMS PMS[4];
} Ifx_SRC_PMS;
# 964 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_SMU_SMU
{
       Ifx_SRC_SRCR SR[3];
} Ifx_SRC_SMU_SMU;
# 982 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_SMU
{
       Ifx_SRC_SMU_SMU SMU[1];
} Ifx_SRC_SMU;
# 1000 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PSI5_PSI5
{
       Ifx_SRC_SRCR SR[8];
} Ifx_SRC_PSI5_PSI5;
# 1018 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PSI5
{
       Ifx_SRC_PSI5_PSI5 PSI5[1];
} Ifx_SRC_PSI5;
# 1036 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PSI5S_PSI5S
{
       Ifx_SRC_SRCR SR[8];
} Ifx_SRC_PSI5S_PSI5S;
# 1054 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_PSI5S
{
       Ifx_SRC_PSI5S_PSI5S PSI5S[1];
} Ifx_SRC_PSI5S;
# 1072 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GPSR_GPSR
{
       Ifx_SRC_SRCR SR[8];
} Ifx_SRC_GPSR_GPSR;
# 1090 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC_GPSR
{
       Ifx_SRC_GPSR_GPSR GPSR[2];
} Ifx_SRC_GPSR;
# 1108 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_regdef.h"
typedef volatile struct _Ifx_SRC
{
       Ifx_SRC_CPU CPU;
       Ifx_UReg_8Bit reserved_8[24];
       Ifx_SRC_SRCR SBCU;
       Ifx_UReg_8Bit reserved_24[12];
       Ifx_SRC_SRCR XBAR0;
       Ifx_UReg_8Bit reserved_34[12];
       Ifx_SRC_CERBERUS CERBERUS;
       Ifx_UReg_8Bit reserved_48[8];
       Ifx_SRC_ASCLIN ASCLIN;
       Ifx_UReg_8Bit reserved_E0[12];
       Ifx_SRC_SRCR MTUDONE;
       Ifx_SRC_QSPI QSPI;
       Ifx_UReg_8Bit reserved_140[64];
       Ifx_SRC_HSCT HSCT;
       Ifx_UReg_8Bit reserved_184[12];
       Ifx_SRC_HSSL HSSL;
       Ifx_UReg_8Bit reserved_1D4[76];
       Ifx_SRC_I2C I2C;
       Ifx_UReg_8Bit reserved_230[16];
       Ifx_SRC_SENT SENT;
       Ifx_UReg_8Bit reserved_268[8];
       Ifx_SRC_MSC MSC;
       Ifx_UReg_8Bit reserved_284[60];
       Ifx_SRC_CCU6 CCU6;
       Ifx_SRC_GPT12 GPT12;
       Ifx_UReg_8Bit reserved_2F8[8];
       Ifx_SRC_STM STM;
       Ifx_UReg_8Bit reserved_310[32];
       Ifx_SRC_FCE FCE;
       Ifx_UReg_8Bit reserved_334[12];
       Ifx_SRC_DMA DMA;
       Ifx_UReg_8Bit reserved_470[272];
       Ifx_SRC_GETH GETH;
       Ifx_UReg_8Bit reserved_5A8[8];
       Ifx_SRC_CAN CAN;
       Ifx_UReg_8Bit reserved_630[64];
       Ifx_SRC_VADC VADC;
       Ifx_SRC_DSADC DSADC;
       Ifx_UReg_8Bit reserved_790[112];
       Ifx_SRC_ERAY ERAY;
       Ifx_UReg_8Bit reserved_830[48];
       Ifx_SRC_SRCR DMUHOST;
       Ifx_SRC_SRCR DMUFSI;
       Ifx_UReg_8Bit reserved_868[8];
       Ifx_SRC_HSM HSM;
       Ifx_UReg_8Bit reserved_878[8];
       Ifx_SRC_SCU SCU;
       Ifx_UReg_8Bit reserved_890[28];
       Ifx_SRC_SRCR PMSDTS;
       Ifx_SRC_PMS PMS;
       Ifx_SRC_SRCR SCR;
       Ifx_UReg_8Bit reserved_8C4[12];
       Ifx_SRC_SMU SMU;
       Ifx_UReg_8Bit reserved_8DC[4];
       Ifx_SRC_PSI5 PSI5;
       Ifx_UReg_8Bit reserved_900[80];
       Ifx_SRC_PSI5S PSI5S;
       Ifx_UReg_8Bit reserved_970[32];
       Ifx_SRC_GPSR GPSR;
       Ifx_UReg_8Bit reserved_9D0[160];
       Ifx_SRC_SRCR GTM_AEIIRQ;
       Ifx_SRC_SRCR GTM_ARUIRQ[3];
       Ifx_SRC_SRCR GTM_BRCIRQ;
       Ifx_SRC_SRCR GTM_CMBIRQ;
       Ifx_SRC_SRCR GTM_SPEIRQ[2];
       Ifx_UReg_8Bit reserved_A90[16];
       Ifx_SRC_SRCR GTM_PSM[1][8];
       Ifx_UReg_8Bit reserved_AC0[64];
       Ifx_SRC_SRCR GTM_DPLL[27];
       Ifx_UReg_8Bit reserved_B6C[4];
       Ifx_SRC_SRCR GTM_ERR;
       Ifx_UReg_8Bit reserved_B74[28];
       Ifx_SRC_SRCR GTM_TIM[3][8];
       Ifx_UReg_8Bit reserved_BF0[192];
       Ifx_SRC_SRCR GTM_MCS[3][8];
       Ifx_UReg_8Bit reserved_D10[256];
       Ifx_SRC_SRCR GTM_TOM[2][8];
       Ifx_UReg_8Bit reserved_E50[160];
       Ifx_SRC_SRCR GTM_ATOM[4][4];
       Ifx_UReg_8Bit reserved_F30[160];
       Ifx_SRC_SRCR GTM_MCSW[10];
       Ifx_UReg_8Bit reserved_FF8[4104];
} Ifx_SRC;
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_reg.h" 2
# 67 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_reg.h"
#define MODULE_SRC ((*(Ifx_SRC*)0xF0038000u))
# 76 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSrc_reg.h"
#define SRC_CPU_CPU0_SB (*(volatile Ifx_SRC_SRCR*)0xF0038000u)



#define SRC_CPU0SB (SRC_CPU_CPU0_SB)


#define SRC_CPU_CPU1_SB (*(volatile Ifx_SRC_SRCR*)0xF0038004u)



#define SRC_CPU1SB (SRC_CPU_CPU1_SB)


#define SRC_SBCU (*(volatile Ifx_SRC_SRCR*)0xF0038020u)



#define SRC_BCUSPB (SRC_SBCU)


#define SRC_XBAR0 (*(volatile Ifx_SRC_SRCR*)0xF0038030u)


#define SRC_CERBERUS_CERBERUS_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038040u)



#define SRC_CERBERUS0 (SRC_CERBERUS_CERBERUS_SR0)


#define SRC_CERBERUS_CERBERUS_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038044u)



#define SRC_CERBERUS1 (SRC_CERBERUS_CERBERUS_SR1)


#define SRC_ASCLIN_ASCLIN0_TX (*(volatile Ifx_SRC_SRCR*)0xF0038050u)



#define SRC_ASCLIN0TX (SRC_ASCLIN_ASCLIN0_TX)


#define SRC_ASCLIN_ASCLIN0_RX (*(volatile Ifx_SRC_SRCR*)0xF0038054u)



#define SRC_ASCLIN0RX (SRC_ASCLIN_ASCLIN0_RX)


#define SRC_ASCLIN_ASCLIN0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038058u)



#define SRC_ASCLIN0ERR (SRC_ASCLIN_ASCLIN0_ERR)


#define SRC_ASCLIN_ASCLIN1_TX (*(volatile Ifx_SRC_SRCR*)0xF003805Cu)



#define SRC_ASCLIN1TX (SRC_ASCLIN_ASCLIN1_TX)


#define SRC_ASCLIN_ASCLIN1_RX (*(volatile Ifx_SRC_SRCR*)0xF0038060u)



#define SRC_ASCLIN1RX (SRC_ASCLIN_ASCLIN1_RX)


#define SRC_ASCLIN_ASCLIN1_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038064u)



#define SRC_ASCLIN1ERR (SRC_ASCLIN_ASCLIN1_ERR)


#define SRC_ASCLIN_ASCLIN2_TX (*(volatile Ifx_SRC_SRCR*)0xF0038068u)



#define SRC_ASCLIN2TX (SRC_ASCLIN_ASCLIN2_TX)


#define SRC_ASCLIN_ASCLIN2_RX (*(volatile Ifx_SRC_SRCR*)0xF003806Cu)



#define SRC_ASCLIN2RX (SRC_ASCLIN_ASCLIN2_RX)


#define SRC_ASCLIN_ASCLIN2_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038070u)



#define SRC_ASCLIN2ERR (SRC_ASCLIN_ASCLIN2_ERR)


#define SRC_ASCLIN_ASCLIN3_TX (*(volatile Ifx_SRC_SRCR*)0xF0038074u)



#define SRC_ASCLIN3TX (SRC_ASCLIN_ASCLIN3_TX)


#define SRC_ASCLIN_ASCLIN3_RX (*(volatile Ifx_SRC_SRCR*)0xF0038078u)



#define SRC_ASCLIN3RX (SRC_ASCLIN_ASCLIN3_RX)


#define SRC_ASCLIN_ASCLIN3_ERR (*(volatile Ifx_SRC_SRCR*)0xF003807Cu)



#define SRC_ASCLIN3ERR (SRC_ASCLIN_ASCLIN3_ERR)


#define SRC_ASCLIN_ASCLIN4_TX (*(volatile Ifx_SRC_SRCR*)0xF0038080u)



#define SRC_ASCLIN4TX (SRC_ASCLIN_ASCLIN4_TX)


#define SRC_ASCLIN_ASCLIN4_RX (*(volatile Ifx_SRC_SRCR*)0xF0038084u)



#define SRC_ASCLIN4RX (SRC_ASCLIN_ASCLIN4_RX)


#define SRC_ASCLIN_ASCLIN4_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038088u)



#define SRC_ASCLIN4ERR (SRC_ASCLIN_ASCLIN4_ERR)


#define SRC_ASCLIN_ASCLIN5_TX (*(volatile Ifx_SRC_SRCR*)0xF003808Cu)



#define SRC_ASCLIN5TX (SRC_ASCLIN_ASCLIN5_TX)


#define SRC_ASCLIN_ASCLIN5_RX (*(volatile Ifx_SRC_SRCR*)0xF0038090u)



#define SRC_ASCLIN5RX (SRC_ASCLIN_ASCLIN5_RX)


#define SRC_ASCLIN_ASCLIN5_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038094u)



#define SRC_ASCLIN5ERR (SRC_ASCLIN_ASCLIN5_ERR)


#define SRC_ASCLIN_ASCLIN6_TX (*(volatile Ifx_SRC_SRCR*)0xF0038098u)



#define SRC_ASCLIN6TX (SRC_ASCLIN_ASCLIN6_TX)


#define SRC_ASCLIN_ASCLIN6_RX (*(volatile Ifx_SRC_SRCR*)0xF003809Cu)



#define SRC_ASCLIN6RX (SRC_ASCLIN_ASCLIN6_RX)


#define SRC_ASCLIN_ASCLIN6_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380A0u)



#define SRC_ASCLIN6ERR (SRC_ASCLIN_ASCLIN6_ERR)


#define SRC_ASCLIN_ASCLIN7_TX (*(volatile Ifx_SRC_SRCR*)0xF00380A4u)



#define SRC_ASCLIN7TX (SRC_ASCLIN_ASCLIN7_TX)


#define SRC_ASCLIN_ASCLIN7_RX (*(volatile Ifx_SRC_SRCR*)0xF00380A8u)



#define SRC_ASCLIN7RX (SRC_ASCLIN_ASCLIN7_RX)


#define SRC_ASCLIN_ASCLIN7_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380ACu)



#define SRC_ASCLIN7ERR (SRC_ASCLIN_ASCLIN7_ERR)


#define SRC_ASCLIN_ASCLIN8_TX (*(volatile Ifx_SRC_SRCR*)0xF00380B0u)



#define SRC_ASCLIN8TX (SRC_ASCLIN_ASCLIN8_TX)


#define SRC_ASCLIN_ASCLIN8_RX (*(volatile Ifx_SRC_SRCR*)0xF00380B4u)



#define SRC_ASCLIN8RX (SRC_ASCLIN_ASCLIN8_RX)


#define SRC_ASCLIN_ASCLIN8_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380B8u)



#define SRC_ASCLIN8ERR (SRC_ASCLIN_ASCLIN8_ERR)


#define SRC_ASCLIN_ASCLIN9_TX (*(volatile Ifx_SRC_SRCR*)0xF00380BCu)



#define SRC_ASCLIN9TX (SRC_ASCLIN_ASCLIN9_TX)


#define SRC_ASCLIN_ASCLIN9_RX (*(volatile Ifx_SRC_SRCR*)0xF00380C0u)



#define SRC_ASCLIN9RX (SRC_ASCLIN_ASCLIN9_RX)


#define SRC_ASCLIN_ASCLIN9_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380C4u)



#define SRC_ASCLIN9ERR (SRC_ASCLIN_ASCLIN9_ERR)


#define SRC_ASCLIN_ASCLIN10_TX (*(volatile Ifx_SRC_SRCR*)0xF00380C8u)



#define SRC_ASCLIN10TX (SRC_ASCLIN_ASCLIN10_TX)


#define SRC_ASCLIN_ASCLIN10_RX (*(volatile Ifx_SRC_SRCR*)0xF00380CCu)



#define SRC_ASCLIN10RX (SRC_ASCLIN_ASCLIN10_RX)


#define SRC_ASCLIN_ASCLIN10_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380D0u)



#define SRC_ASCLIN10ERR (SRC_ASCLIN_ASCLIN10_ERR)


#define SRC_ASCLIN_ASCLIN11_TX (*(volatile Ifx_SRC_SRCR*)0xF00380D4u)



#define SRC_ASCLIN11TX (SRC_ASCLIN_ASCLIN11_TX)


#define SRC_ASCLIN_ASCLIN11_RX (*(volatile Ifx_SRC_SRCR*)0xF00380D8u)



#define SRC_ASCLIN11RX (SRC_ASCLIN_ASCLIN11_RX)


#define SRC_ASCLIN_ASCLIN11_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380DCu)



#define SRC_ASCLIN11ERR (SRC_ASCLIN_ASCLIN11_ERR)


#define SRC_MTUDONE (*(volatile Ifx_SRC_SRCR*)0xF00380ECu)


#define SRC_QSPI_QSPI0_TX (*(volatile Ifx_SRC_SRCR*)0xF00380F0u)



#define SRC_QSPI0TX (SRC_QSPI_QSPI0_TX)


#define SRC_QSPI_QSPI0_RX (*(volatile Ifx_SRC_SRCR*)0xF00380F4u)



#define SRC_QSPI0RX (SRC_QSPI_QSPI0_RX)


#define SRC_QSPI_QSPI0_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380F8u)



#define SRC_QSPI0ERR (SRC_QSPI_QSPI0_ERR)


#define SRC_QSPI_QSPI0_PT (*(volatile Ifx_SRC_SRCR*)0xF00380FCu)



#define SRC_QSPI0PT (SRC_QSPI_QSPI0_PT)


#define SRC_QSPI_QSPI0_U (*(volatile Ifx_SRC_SRCR*)0xF0038100u)



#define SRC_QSPI0U (SRC_QSPI_QSPI0_U)


#define SRC_QSPI_QSPI1_TX (*(volatile Ifx_SRC_SRCR*)0xF0038104u)



#define SRC_QSPI1TX (SRC_QSPI_QSPI1_TX)


#define SRC_QSPI_QSPI1_RX (*(volatile Ifx_SRC_SRCR*)0xF0038108u)



#define SRC_QSPI1RX (SRC_QSPI_QSPI1_RX)


#define SRC_QSPI_QSPI1_ERR (*(volatile Ifx_SRC_SRCR*)0xF003810Cu)



#define SRC_QSPI1ERR (SRC_QSPI_QSPI1_ERR)


#define SRC_QSPI_QSPI1_PT (*(volatile Ifx_SRC_SRCR*)0xF0038110u)



#define SRC_QSPI1PT (SRC_QSPI_QSPI1_PT)


#define SRC_QSPI_QSPI1_U (*(volatile Ifx_SRC_SRCR*)0xF0038114u)



#define SRC_QSPI1U (SRC_QSPI_QSPI1_U)


#define SRC_QSPI_QSPI2_TX (*(volatile Ifx_SRC_SRCR*)0xF0038118u)



#define SRC_QSPI2TX (SRC_QSPI_QSPI2_TX)


#define SRC_QSPI_QSPI2_RX (*(volatile Ifx_SRC_SRCR*)0xF003811Cu)



#define SRC_QSPI2RX (SRC_QSPI_QSPI2_RX)


#define SRC_QSPI_QSPI2_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038120u)



#define SRC_QSPI2ERR (SRC_QSPI_QSPI2_ERR)


#define SRC_QSPI_QSPI2_PT (*(volatile Ifx_SRC_SRCR*)0xF0038124u)



#define SRC_QSPI2PT (SRC_QSPI_QSPI2_PT)


#define SRC_QSPI_QSPI2_U (*(volatile Ifx_SRC_SRCR*)0xF0038128u)



#define SRC_QSPI2U (SRC_QSPI_QSPI2_U)


#define SRC_QSPI_QSPI3_TX (*(volatile Ifx_SRC_SRCR*)0xF003812Cu)



#define SRC_QSPI3TX (SRC_QSPI_QSPI3_TX)


#define SRC_QSPI_QSPI3_RX (*(volatile Ifx_SRC_SRCR*)0xF0038130u)



#define SRC_QSPI3RX (SRC_QSPI_QSPI3_RX)


#define SRC_QSPI_QSPI3_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038134u)



#define SRC_QSPI3ERR (SRC_QSPI_QSPI3_ERR)


#define SRC_QSPI_QSPI3_PT (*(volatile Ifx_SRC_SRCR*)0xF0038138u)



#define SRC_QSPI3PT (SRC_QSPI_QSPI3_PT)


#define SRC_QSPI_QSPI3_U (*(volatile Ifx_SRC_SRCR*)0xF003813Cu)



#define SRC_QSPI3U (SRC_QSPI_QSPI3_U)


#define SRC_HSCT_HSCT0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038180u)



#define SRC_HSCT0 (SRC_HSCT_HSCT0_SR)


#define SRC_HSSL_HSSL0_CH0_COK (*(volatile Ifx_SRC_SRCR*)0xF0038190u)



#define SRC_HSSL0COK0 (SRC_HSSL_HSSL0_CH0_COK)


#define SRC_HSSL_HSSL0_CH0_RDI (*(volatile Ifx_SRC_SRCR*)0xF0038194u)



#define SRC_HSSL0RDI0 (SRC_HSSL_HSSL0_CH0_RDI)


#define SRC_HSSL_HSSL0_CH0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038198u)



#define SRC_HSSL0ERR0 (SRC_HSSL_HSSL0_CH0_ERR)


#define SRC_HSSL_HSSL0_CH0_TRG (*(volatile Ifx_SRC_SRCR*)0xF003819Cu)



#define SRC_HSSL0TRG0 (SRC_HSSL_HSSL0_CH0_TRG)


#define SRC_HSSL_HSSL0_CH1_COK (*(volatile Ifx_SRC_SRCR*)0xF00381A0u)



#define SRC_HSSL0COK1 (SRC_HSSL_HSSL0_CH1_COK)


#define SRC_HSSL_HSSL0_CH1_RDI (*(volatile Ifx_SRC_SRCR*)0xF00381A4u)



#define SRC_HSSL0RDI1 (SRC_HSSL_HSSL0_CH1_RDI)


#define SRC_HSSL_HSSL0_CH1_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381A8u)



#define SRC_HSSL0ERR1 (SRC_HSSL_HSSL0_CH1_ERR)


#define SRC_HSSL_HSSL0_CH1_TRG (*(volatile Ifx_SRC_SRCR*)0xF00381ACu)



#define SRC_HSSL0TRG1 (SRC_HSSL_HSSL0_CH1_TRG)


#define SRC_HSSL_HSSL0_CH2_COK (*(volatile Ifx_SRC_SRCR*)0xF00381B0u)



#define SRC_HSSL0COK2 (SRC_HSSL_HSSL0_CH2_COK)


#define SRC_HSSL_HSSL0_CH2_RDI (*(volatile Ifx_SRC_SRCR*)0xF00381B4u)



#define SRC_HSSL0RDI2 (SRC_HSSL_HSSL0_CH2_RDI)


#define SRC_HSSL_HSSL0_CH2_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381B8u)



#define SRC_HSSL0ERR2 (SRC_HSSL_HSSL0_CH2_ERR)


#define SRC_HSSL_HSSL0_CH2_TRG (*(volatile Ifx_SRC_SRCR*)0xF00381BCu)



#define SRC_HSSL0TRG2 (SRC_HSSL_HSSL0_CH2_TRG)


#define SRC_HSSL_HSSL0_CH3_COK (*(volatile Ifx_SRC_SRCR*)0xF00381C0u)



#define SRC_HSSL0COK3 (SRC_HSSL_HSSL0_CH3_COK)


#define SRC_HSSL_HSSL0_CH3_RDI (*(volatile Ifx_SRC_SRCR*)0xF00381C4u)



#define SRC_HSSL0RDI3 (SRC_HSSL_HSSL0_CH3_RDI)


#define SRC_HSSL_HSSL0_CH3_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381C8u)



#define SRC_HSSL0ERR3 (SRC_HSSL_HSSL0_CH3_ERR)


#define SRC_HSSL_HSSL0_CH3_TRG (*(volatile Ifx_SRC_SRCR*)0xF00381CCu)



#define SRC_HSSL0TRG3 (SRC_HSSL_HSSL0_CH3_TRG)


#define SRC_HSSL_HSSL0_EXI (*(volatile Ifx_SRC_SRCR*)0xF00381D0u)



#define SRC_HSSL0EXI (SRC_HSSL_HSSL0_EXI)


#define SRC_I2C_I2C0_DTR (*(volatile Ifx_SRC_SRCR*)0xF0038220u)



#define SRC_I2C0DTR (SRC_I2C_I2C0_DTR)


#define SRC_I2C_I2C0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038224u)



#define SRC_I2C0ERR (SRC_I2C_I2C0_ERR)


#define SRC_I2C_I2C0_P (*(volatile Ifx_SRC_SRCR*)0xF0038228u)



#define SRC_I2C0P (SRC_I2C_I2C0_P)


#define SRC_SENT_SENT0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038240u)



#define SRC_SENT0 (SRC_SENT_SENT0_SR)


#define SRC_SENT_SENT1_SR (*(volatile Ifx_SRC_SRCR*)0xF0038244u)



#define SRC_SENT1 (SRC_SENT_SENT1_SR)


#define SRC_SENT_SENT2_SR (*(volatile Ifx_SRC_SRCR*)0xF0038248u)



#define SRC_SENT2 (SRC_SENT_SENT2_SR)


#define SRC_SENT_SENT3_SR (*(volatile Ifx_SRC_SRCR*)0xF003824Cu)



#define SRC_SENT3 (SRC_SENT_SENT3_SR)


#define SRC_SENT_SENT4_SR (*(volatile Ifx_SRC_SRCR*)0xF0038250u)



#define SRC_SENT4 (SRC_SENT_SENT4_SR)


#define SRC_SENT_SENT5_SR (*(volatile Ifx_SRC_SRCR*)0xF0038254u)



#define SRC_SENT5 (SRC_SENT_SENT5_SR)


#define SRC_SENT_SENT6_SR (*(volatile Ifx_SRC_SRCR*)0xF0038258u)



#define SRC_SENT6 (SRC_SENT_SENT6_SR)


#define SRC_SENT_SENT7_SR (*(volatile Ifx_SRC_SRCR*)0xF003825Cu)



#define SRC_SENT7 (SRC_SENT_SENT7_SR)


#define SRC_SENT_SENT8_SR (*(volatile Ifx_SRC_SRCR*)0xF0038260u)



#define SRC_SENT8 (SRC_SENT_SENT8_SR)


#define SRC_SENT_SENT9_SR (*(volatile Ifx_SRC_SRCR*)0xF0038264u)



#define SRC_SENT9 (SRC_SENT_SENT9_SR)


#define SRC_MSC_MSC0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038270u)



#define SRC_MSC0SR0 (SRC_MSC_MSC0_SR0)


#define SRC_MSC_MSC0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038274u)



#define SRC_MSC0SR1 (SRC_MSC_MSC0_SR1)


#define SRC_MSC_MSC0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038278u)



#define SRC_MSC0SR2 (SRC_MSC_MSC0_SR2)


#define SRC_MSC_MSC0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003827Cu)



#define SRC_MSC0SR3 (SRC_MSC_MSC0_SR3)


#define SRC_MSC_MSC0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038280u)



#define SRC_MSC0SR4 (SRC_MSC_MSC0_SR4)


#define SRC_CCU6_CCU0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00382C0u)



#define SRC_CCU60SR0 (SRC_CCU6_CCU0_SR0)


#define SRC_CCU6_CCU0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00382C4u)



#define SRC_CCU60SR1 (SRC_CCU6_CCU0_SR1)


#define SRC_CCU6_CCU0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00382C8u)



#define SRC_CCU60SR2 (SRC_CCU6_CCU0_SR2)


#define SRC_CCU6_CCU0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00382CCu)



#define SRC_CCU60SR3 (SRC_CCU6_CCU0_SR3)


#define SRC_CCU6_CCU1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00382D0u)



#define SRC_CCU61SR0 (SRC_CCU6_CCU1_SR0)


#define SRC_CCU6_CCU1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00382D4u)



#define SRC_CCU61SR1 (SRC_CCU6_CCU1_SR1)


#define SRC_CCU6_CCU1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00382D8u)



#define SRC_CCU61SR2 (SRC_CCU6_CCU1_SR2)


#define SRC_CCU6_CCU1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00382DCu)



#define SRC_CCU61SR3 (SRC_CCU6_CCU1_SR3)


#define SRC_GPT12_GPT120_CIRQ (*(volatile Ifx_SRC_SRCR*)0xF00382E0u)



#define SRC_GPT120CIRQ (SRC_GPT12_GPT120_CIRQ)


#define SRC_GPT12_GPT120_T2 (*(volatile Ifx_SRC_SRCR*)0xF00382E4u)



#define SRC_GPT120T2 (SRC_GPT12_GPT120_T2)


#define SRC_GPT12_GPT120_T3 (*(volatile Ifx_SRC_SRCR*)0xF00382E8u)



#define SRC_GPT120T3 (SRC_GPT12_GPT120_T3)


#define SRC_GPT12_GPT120_T4 (*(volatile Ifx_SRC_SRCR*)0xF00382ECu)



#define SRC_GPT120T4 (SRC_GPT12_GPT120_T4)


#define SRC_GPT12_GPT120_T5 (*(volatile Ifx_SRC_SRCR*)0xF00382F0u)



#define SRC_GPT120T5 (SRC_GPT12_GPT120_T5)


#define SRC_GPT12_GPT120_T6 (*(volatile Ifx_SRC_SRCR*)0xF00382F4u)



#define SRC_GPT120T6 (SRC_GPT12_GPT120_T6)


#define SRC_STM_STM0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038300u)



#define SRC_STM0SR0 (SRC_STM_STM0_SR0)


#define SRC_STM_STM0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038304u)



#define SRC_STM0SR1 (SRC_STM_STM0_SR1)


#define SRC_STM_STM1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038308u)



#define SRC_STM1SR0 (SRC_STM_STM1_SR0)


#define SRC_STM_STM1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF003830Cu)



#define SRC_STM1SR1 (SRC_STM_STM1_SR1)


#define SRC_FCE_FCE0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038330u)



#define SRC_FCE0 (SRC_FCE_FCE0_SR)


#define SRC_DMA_DMA0_ERR0 (*(volatile Ifx_SRC_SRCR*)0xF0038340u)



#define SRC_DMAERR0 (SRC_DMA_DMA0_ERR0)


#define SRC_DMA_DMA0_ERR1 (*(volatile Ifx_SRC_SRCR*)0xF0038344u)



#define SRC_DMAERR1 (SRC_DMA_DMA0_ERR1)


#define SRC_DMA_DMA0_ERR2 (*(volatile Ifx_SRC_SRCR*)0xF0038348u)



#define SRC_DMAERR2 (SRC_DMA_DMA0_ERR2)


#define SRC_DMA_DMA0_ERR3 (*(volatile Ifx_SRC_SRCR*)0xF003834Cu)



#define SRC_DMAERR3 (SRC_DMA_DMA0_ERR3)


#define SRC_DMA_DMA0_CH0 (*(volatile Ifx_SRC_SRCR*)0xF0038370u)



#define SRC_DMACH0 (SRC_DMA_DMA0_CH0)


#define SRC_DMA_DMA0_CH1 (*(volatile Ifx_SRC_SRCR*)0xF0038374u)



#define SRC_DMACH1 (SRC_DMA_DMA0_CH1)


#define SRC_DMA_DMA0_CH2 (*(volatile Ifx_SRC_SRCR*)0xF0038378u)



#define SRC_DMACH2 (SRC_DMA_DMA0_CH2)


#define SRC_DMA_DMA0_CH3 (*(volatile Ifx_SRC_SRCR*)0xF003837Cu)



#define SRC_DMACH3 (SRC_DMA_DMA0_CH3)


#define SRC_DMA_DMA0_CH4 (*(volatile Ifx_SRC_SRCR*)0xF0038380u)



#define SRC_DMACH4 (SRC_DMA_DMA0_CH4)


#define SRC_DMA_DMA0_CH5 (*(volatile Ifx_SRC_SRCR*)0xF0038384u)



#define SRC_DMACH5 (SRC_DMA_DMA0_CH5)


#define SRC_DMA_DMA0_CH6 (*(volatile Ifx_SRC_SRCR*)0xF0038388u)



#define SRC_DMACH6 (SRC_DMA_DMA0_CH6)


#define SRC_DMA_DMA0_CH7 (*(volatile Ifx_SRC_SRCR*)0xF003838Cu)



#define SRC_DMACH7 (SRC_DMA_DMA0_CH7)


#define SRC_DMA_DMA0_CH8 (*(volatile Ifx_SRC_SRCR*)0xF0038390u)



#define SRC_DMACH8 (SRC_DMA_DMA0_CH8)


#define SRC_DMA_DMA0_CH9 (*(volatile Ifx_SRC_SRCR*)0xF0038394u)



#define SRC_DMACH9 (SRC_DMA_DMA0_CH9)


#define SRC_DMA_DMA0_CH10 (*(volatile Ifx_SRC_SRCR*)0xF0038398u)



#define SRC_DMACH10 (SRC_DMA_DMA0_CH10)


#define SRC_DMA_DMA0_CH11 (*(volatile Ifx_SRC_SRCR*)0xF003839Cu)



#define SRC_DMACH11 (SRC_DMA_DMA0_CH11)


#define SRC_DMA_DMA0_CH12 (*(volatile Ifx_SRC_SRCR*)0xF00383A0u)



#define SRC_DMACH12 (SRC_DMA_DMA0_CH12)


#define SRC_DMA_DMA0_CH13 (*(volatile Ifx_SRC_SRCR*)0xF00383A4u)



#define SRC_DMACH13 (SRC_DMA_DMA0_CH13)


#define SRC_DMA_DMA0_CH14 (*(volatile Ifx_SRC_SRCR*)0xF00383A8u)



#define SRC_DMACH14 (SRC_DMA_DMA0_CH14)


#define SRC_DMA_DMA0_CH15 (*(volatile Ifx_SRC_SRCR*)0xF00383ACu)



#define SRC_DMACH15 (SRC_DMA_DMA0_CH15)


#define SRC_DMA_DMA0_CH16 (*(volatile Ifx_SRC_SRCR*)0xF00383B0u)



#define SRC_DMACH16 (SRC_DMA_DMA0_CH16)


#define SRC_DMA_DMA0_CH17 (*(volatile Ifx_SRC_SRCR*)0xF00383B4u)



#define SRC_DMACH17 (SRC_DMA_DMA0_CH17)


#define SRC_DMA_DMA0_CH18 (*(volatile Ifx_SRC_SRCR*)0xF00383B8u)



#define SRC_DMACH18 (SRC_DMA_DMA0_CH18)


#define SRC_DMA_DMA0_CH19 (*(volatile Ifx_SRC_SRCR*)0xF00383BCu)



#define SRC_DMACH19 (SRC_DMA_DMA0_CH19)


#define SRC_DMA_DMA0_CH20 (*(volatile Ifx_SRC_SRCR*)0xF00383C0u)



#define SRC_DMACH20 (SRC_DMA_DMA0_CH20)


#define SRC_DMA_DMA0_CH21 (*(volatile Ifx_SRC_SRCR*)0xF00383C4u)



#define SRC_DMACH21 (SRC_DMA_DMA0_CH21)


#define SRC_DMA_DMA0_CH22 (*(volatile Ifx_SRC_SRCR*)0xF00383C8u)



#define SRC_DMACH22 (SRC_DMA_DMA0_CH22)


#define SRC_DMA_DMA0_CH23 (*(volatile Ifx_SRC_SRCR*)0xF00383CCu)



#define SRC_DMACH23 (SRC_DMA_DMA0_CH23)


#define SRC_DMA_DMA0_CH24 (*(volatile Ifx_SRC_SRCR*)0xF00383D0u)



#define SRC_DMACH24 (SRC_DMA_DMA0_CH24)


#define SRC_DMA_DMA0_CH25 (*(volatile Ifx_SRC_SRCR*)0xF00383D4u)



#define SRC_DMACH25 (SRC_DMA_DMA0_CH25)


#define SRC_DMA_DMA0_CH26 (*(volatile Ifx_SRC_SRCR*)0xF00383D8u)



#define SRC_DMACH26 (SRC_DMA_DMA0_CH26)


#define SRC_DMA_DMA0_CH27 (*(volatile Ifx_SRC_SRCR*)0xF00383DCu)



#define SRC_DMACH27 (SRC_DMA_DMA0_CH27)


#define SRC_DMA_DMA0_CH28 (*(volatile Ifx_SRC_SRCR*)0xF00383E0u)



#define SRC_DMACH28 (SRC_DMA_DMA0_CH28)


#define SRC_DMA_DMA0_CH29 (*(volatile Ifx_SRC_SRCR*)0xF00383E4u)



#define SRC_DMACH29 (SRC_DMA_DMA0_CH29)


#define SRC_DMA_DMA0_CH30 (*(volatile Ifx_SRC_SRCR*)0xF00383E8u)



#define SRC_DMACH30 (SRC_DMA_DMA0_CH30)


#define SRC_DMA_DMA0_CH31 (*(volatile Ifx_SRC_SRCR*)0xF00383ECu)



#define SRC_DMACH31 (SRC_DMA_DMA0_CH31)


#define SRC_DMA_DMA0_CH32 (*(volatile Ifx_SRC_SRCR*)0xF00383F0u)



#define SRC_DMACH32 (SRC_DMA_DMA0_CH32)


#define SRC_DMA_DMA0_CH33 (*(volatile Ifx_SRC_SRCR*)0xF00383F4u)



#define SRC_DMACH33 (SRC_DMA_DMA0_CH33)


#define SRC_DMA_DMA0_CH34 (*(volatile Ifx_SRC_SRCR*)0xF00383F8u)



#define SRC_DMACH34 (SRC_DMA_DMA0_CH34)


#define SRC_DMA_DMA0_CH35 (*(volatile Ifx_SRC_SRCR*)0xF00383FCu)



#define SRC_DMACH35 (SRC_DMA_DMA0_CH35)


#define SRC_DMA_DMA0_CH36 (*(volatile Ifx_SRC_SRCR*)0xF0038400u)



#define SRC_DMACH36 (SRC_DMA_DMA0_CH36)


#define SRC_DMA_DMA0_CH37 (*(volatile Ifx_SRC_SRCR*)0xF0038404u)



#define SRC_DMACH37 (SRC_DMA_DMA0_CH37)


#define SRC_DMA_DMA0_CH38 (*(volatile Ifx_SRC_SRCR*)0xF0038408u)



#define SRC_DMACH38 (SRC_DMA_DMA0_CH38)


#define SRC_DMA_DMA0_CH39 (*(volatile Ifx_SRC_SRCR*)0xF003840Cu)



#define SRC_DMACH39 (SRC_DMA_DMA0_CH39)


#define SRC_DMA_DMA0_CH40 (*(volatile Ifx_SRC_SRCR*)0xF0038410u)



#define SRC_DMACH40 (SRC_DMA_DMA0_CH40)


#define SRC_DMA_DMA0_CH41 (*(volatile Ifx_SRC_SRCR*)0xF0038414u)



#define SRC_DMACH41 (SRC_DMA_DMA0_CH41)


#define SRC_DMA_DMA0_CH42 (*(volatile Ifx_SRC_SRCR*)0xF0038418u)



#define SRC_DMACH42 (SRC_DMA_DMA0_CH42)


#define SRC_DMA_DMA0_CH43 (*(volatile Ifx_SRC_SRCR*)0xF003841Cu)



#define SRC_DMACH43 (SRC_DMA_DMA0_CH43)


#define SRC_DMA_DMA0_CH44 (*(volatile Ifx_SRC_SRCR*)0xF0038420u)



#define SRC_DMACH44 (SRC_DMA_DMA0_CH44)


#define SRC_DMA_DMA0_CH45 (*(volatile Ifx_SRC_SRCR*)0xF0038424u)



#define SRC_DMACH45 (SRC_DMA_DMA0_CH45)


#define SRC_DMA_DMA0_CH46 (*(volatile Ifx_SRC_SRCR*)0xF0038428u)



#define SRC_DMACH46 (SRC_DMA_DMA0_CH46)


#define SRC_DMA_DMA0_CH47 (*(volatile Ifx_SRC_SRCR*)0xF003842Cu)



#define SRC_DMACH47 (SRC_DMA_DMA0_CH47)


#define SRC_DMA_DMA0_CH48 (*(volatile Ifx_SRC_SRCR*)0xF0038430u)



#define SRC_DMACH48 (SRC_DMA_DMA0_CH48)


#define SRC_DMA_DMA0_CH49 (*(volatile Ifx_SRC_SRCR*)0xF0038434u)



#define SRC_DMACH49 (SRC_DMA_DMA0_CH49)


#define SRC_DMA_DMA0_CH50 (*(volatile Ifx_SRC_SRCR*)0xF0038438u)



#define SRC_DMACH50 (SRC_DMA_DMA0_CH50)


#define SRC_DMA_DMA0_CH51 (*(volatile Ifx_SRC_SRCR*)0xF003843Cu)



#define SRC_DMACH51 (SRC_DMA_DMA0_CH51)


#define SRC_DMA_DMA0_CH52 (*(volatile Ifx_SRC_SRCR*)0xF0038440u)



#define SRC_DMACH52 (SRC_DMA_DMA0_CH52)


#define SRC_DMA_DMA0_CH53 (*(volatile Ifx_SRC_SRCR*)0xF0038444u)



#define SRC_DMACH53 (SRC_DMA_DMA0_CH53)


#define SRC_DMA_DMA0_CH54 (*(volatile Ifx_SRC_SRCR*)0xF0038448u)



#define SRC_DMACH54 (SRC_DMA_DMA0_CH54)


#define SRC_DMA_DMA0_CH55 (*(volatile Ifx_SRC_SRCR*)0xF003844Cu)



#define SRC_DMACH55 (SRC_DMA_DMA0_CH55)


#define SRC_DMA_DMA0_CH56 (*(volatile Ifx_SRC_SRCR*)0xF0038450u)



#define SRC_DMACH56 (SRC_DMA_DMA0_CH56)


#define SRC_DMA_DMA0_CH57 (*(volatile Ifx_SRC_SRCR*)0xF0038454u)



#define SRC_DMACH57 (SRC_DMA_DMA0_CH57)


#define SRC_DMA_DMA0_CH58 (*(volatile Ifx_SRC_SRCR*)0xF0038458u)



#define SRC_DMACH58 (SRC_DMA_DMA0_CH58)


#define SRC_DMA_DMA0_CH59 (*(volatile Ifx_SRC_SRCR*)0xF003845Cu)



#define SRC_DMACH59 (SRC_DMA_DMA0_CH59)


#define SRC_DMA_DMA0_CH60 (*(volatile Ifx_SRC_SRCR*)0xF0038460u)



#define SRC_DMACH60 (SRC_DMA_DMA0_CH60)


#define SRC_DMA_DMA0_CH61 (*(volatile Ifx_SRC_SRCR*)0xF0038464u)



#define SRC_DMACH61 (SRC_DMA_DMA0_CH61)


#define SRC_DMA_DMA0_CH62 (*(volatile Ifx_SRC_SRCR*)0xF0038468u)



#define SRC_DMACH62 (SRC_DMA_DMA0_CH62)


#define SRC_DMA_DMA0_CH63 (*(volatile Ifx_SRC_SRCR*)0xF003846Cu)



#define SRC_DMACH63 (SRC_DMA_DMA0_CH63)


#define SRC_GETH_GETH0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038580u)



#define SRC_GETH0 (SRC_GETH_GETH0_SR0)


#define SRC_GETH_GETH0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038584u)



#define SRC_GETH1 (SRC_GETH_GETH0_SR1)


#define SRC_GETH_GETH0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038588u)



#define SRC_GETH2 (SRC_GETH_GETH0_SR2)


#define SRC_GETH_GETH0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003858Cu)



#define SRC_GETH3 (SRC_GETH_GETH0_SR3)


#define SRC_GETH_GETH0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038590u)



#define SRC_GETH4 (SRC_GETH_GETH0_SR4)


#define SRC_GETH_GETH0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038594u)



#define SRC_GETH5 (SRC_GETH_GETH0_SR5)


#define SRC_GETH_GETH0_SR6 (*(volatile Ifx_SRC_SRCR*)0xF0038598u)



#define SRC_GETH6 (SRC_GETH_GETH0_SR6)


#define SRC_GETH_GETH0_SR7 (*(volatile Ifx_SRC_SRCR*)0xF003859Cu)



#define SRC_GETH7 (SRC_GETH_GETH0_SR7)


#define SRC_GETH_GETH0_SR8 (*(volatile Ifx_SRC_SRCR*)0xF00385A0u)



#define SRC_GETH8 (SRC_GETH_GETH0_SR8)


#define SRC_GETH_GETH0_SR9 (*(volatile Ifx_SRC_SRCR*)0xF00385A4u)



#define SRC_GETH9 (SRC_GETH_GETH0_SR9)


#define SRC_CAN_CAN0_INT0 (*(volatile Ifx_SRC_SRCR*)0xF00385B0u)



#define SRC_CAN0INT0 (SRC_CAN_CAN0_INT0)


#define SRC_CAN_CAN0_INT1 (*(volatile Ifx_SRC_SRCR*)0xF00385B4u)



#define SRC_CAN0INT1 (SRC_CAN_CAN0_INT1)


#define SRC_CAN_CAN0_INT2 (*(volatile Ifx_SRC_SRCR*)0xF00385B8u)



#define SRC_CAN0INT2 (SRC_CAN_CAN0_INT2)


#define SRC_CAN_CAN0_INT3 (*(volatile Ifx_SRC_SRCR*)0xF00385BCu)



#define SRC_CAN0INT3 (SRC_CAN_CAN0_INT3)


#define SRC_CAN_CAN0_INT4 (*(volatile Ifx_SRC_SRCR*)0xF00385C0u)



#define SRC_CAN0INT4 (SRC_CAN_CAN0_INT4)


#define SRC_CAN_CAN0_INT5 (*(volatile Ifx_SRC_SRCR*)0xF00385C4u)



#define SRC_CAN0INT5 (SRC_CAN_CAN0_INT5)


#define SRC_CAN_CAN0_INT6 (*(volatile Ifx_SRC_SRCR*)0xF00385C8u)



#define SRC_CAN0INT6 (SRC_CAN_CAN0_INT6)


#define SRC_CAN_CAN0_INT7 (*(volatile Ifx_SRC_SRCR*)0xF00385CCu)



#define SRC_CAN0INT7 (SRC_CAN_CAN0_INT7)


#define SRC_CAN_CAN0_INT8 (*(volatile Ifx_SRC_SRCR*)0xF00385D0u)



#define SRC_CAN0INT8 (SRC_CAN_CAN0_INT8)


#define SRC_CAN_CAN0_INT9 (*(volatile Ifx_SRC_SRCR*)0xF00385D4u)



#define SRC_CAN0INT9 (SRC_CAN_CAN0_INT9)


#define SRC_CAN_CAN0_INT10 (*(volatile Ifx_SRC_SRCR*)0xF00385D8u)



#define SRC_CAN0INT10 (SRC_CAN_CAN0_INT10)


#define SRC_CAN_CAN0_INT11 (*(volatile Ifx_SRC_SRCR*)0xF00385DCu)



#define SRC_CAN0INT11 (SRC_CAN_CAN0_INT11)


#define SRC_CAN_CAN0_INT12 (*(volatile Ifx_SRC_SRCR*)0xF00385E0u)



#define SRC_CAN0INT12 (SRC_CAN_CAN0_INT12)


#define SRC_CAN_CAN0_INT13 (*(volatile Ifx_SRC_SRCR*)0xF00385E4u)



#define SRC_CAN0INT13 (SRC_CAN_CAN0_INT13)


#define SRC_CAN_CAN0_INT14 (*(volatile Ifx_SRC_SRCR*)0xF00385E8u)



#define SRC_CAN0INT14 (SRC_CAN_CAN0_INT14)


#define SRC_CAN_CAN0_INT15 (*(volatile Ifx_SRC_SRCR*)0xF00385ECu)



#define SRC_CAN0INT15 (SRC_CAN_CAN0_INT15)


#define SRC_CAN_CAN1_INT0 (*(volatile Ifx_SRC_SRCR*)0xF00385F0u)



#define SRC_CAN1INT0 (SRC_CAN_CAN1_INT0)


#define SRC_CAN_CAN1_INT1 (*(volatile Ifx_SRC_SRCR*)0xF00385F4u)



#define SRC_CAN1INT1 (SRC_CAN_CAN1_INT1)


#define SRC_CAN_CAN1_INT2 (*(volatile Ifx_SRC_SRCR*)0xF00385F8u)



#define SRC_CAN1INT2 (SRC_CAN_CAN1_INT2)


#define SRC_CAN_CAN1_INT3 (*(volatile Ifx_SRC_SRCR*)0xF00385FCu)



#define SRC_CAN1INT3 (SRC_CAN_CAN1_INT3)


#define SRC_CAN_CAN1_INT4 (*(volatile Ifx_SRC_SRCR*)0xF0038600u)



#define SRC_CAN1INT4 (SRC_CAN_CAN1_INT4)


#define SRC_CAN_CAN1_INT5 (*(volatile Ifx_SRC_SRCR*)0xF0038604u)



#define SRC_CAN1INT5 (SRC_CAN_CAN1_INT5)


#define SRC_CAN_CAN1_INT6 (*(volatile Ifx_SRC_SRCR*)0xF0038608u)



#define SRC_CAN1INT6 (SRC_CAN_CAN1_INT6)


#define SRC_CAN_CAN1_INT7 (*(volatile Ifx_SRC_SRCR*)0xF003860Cu)



#define SRC_CAN1INT7 (SRC_CAN_CAN1_INT7)


#define SRC_CAN_CAN1_INT8 (*(volatile Ifx_SRC_SRCR*)0xF0038610u)



#define SRC_CAN1INT8 (SRC_CAN_CAN1_INT8)


#define SRC_CAN_CAN1_INT9 (*(volatile Ifx_SRC_SRCR*)0xF0038614u)



#define SRC_CAN1INT9 (SRC_CAN_CAN1_INT9)


#define SRC_CAN_CAN1_INT10 (*(volatile Ifx_SRC_SRCR*)0xF0038618u)



#define SRC_CAN1INT10 (SRC_CAN_CAN1_INT10)


#define SRC_CAN_CAN1_INT11 (*(volatile Ifx_SRC_SRCR*)0xF003861Cu)



#define SRC_CAN1INT11 (SRC_CAN_CAN1_INT11)


#define SRC_CAN_CAN1_INT12 (*(volatile Ifx_SRC_SRCR*)0xF0038620u)



#define SRC_CAN1INT12 (SRC_CAN_CAN1_INT12)


#define SRC_CAN_CAN1_INT13 (*(volatile Ifx_SRC_SRCR*)0xF0038624u)



#define SRC_CAN1INT13 (SRC_CAN_CAN1_INT13)


#define SRC_CAN_CAN1_INT14 (*(volatile Ifx_SRC_SRCR*)0xF0038628u)



#define SRC_CAN1INT14 (SRC_CAN_CAN1_INT14)


#define SRC_CAN_CAN1_INT15 (*(volatile Ifx_SRC_SRCR*)0xF003862Cu)



#define SRC_CAN1INT15 (SRC_CAN_CAN1_INT15)


#define SRC_VADC_G0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038670u)



#define SRC_VADCG0SR0 (SRC_VADC_G0_SR0)


#define SRC_VADC_G0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038674u)



#define SRC_VADCG0SR1 (SRC_VADC_G0_SR1)


#define SRC_VADC_G0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038678u)



#define SRC_VADCG0SR2 (SRC_VADC_G0_SR2)


#define SRC_VADC_G0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003867Cu)



#define SRC_VADCG0SR3 (SRC_VADC_G0_SR3)


#define SRC_VADC_G1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038680u)



#define SRC_VADCG1SR0 (SRC_VADC_G1_SR0)


#define SRC_VADC_G1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038684u)



#define SRC_VADCG1SR1 (SRC_VADC_G1_SR1)


#define SRC_VADC_G1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038688u)



#define SRC_VADCG1SR2 (SRC_VADC_G1_SR2)


#define SRC_VADC_G1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003868Cu)



#define SRC_VADCG1SR3 (SRC_VADC_G1_SR3)


#define SRC_VADC_G2_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038690u)



#define SRC_VADCG2SR0 (SRC_VADC_G2_SR0)


#define SRC_VADC_G2_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038694u)



#define SRC_VADCG2SR1 (SRC_VADC_G2_SR1)


#define SRC_VADC_G2_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038698u)



#define SRC_VADCG2SR2 (SRC_VADC_G2_SR2)


#define SRC_VADC_G2_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003869Cu)



#define SRC_VADCG2SR3 (SRC_VADC_G2_SR3)


#define SRC_VADC_G3_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00386A0u)



#define SRC_VADCG3SR0 (SRC_VADC_G3_SR0)


#define SRC_VADC_G3_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00386A4u)



#define SRC_VADCG3SR1 (SRC_VADC_G3_SR1)


#define SRC_VADC_G3_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00386A8u)



#define SRC_VADCG3SR2 (SRC_VADC_G3_SR2)


#define SRC_VADC_G3_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00386ACu)



#define SRC_VADCG3SR3 (SRC_VADC_G3_SR3)


#define SRC_VADC_G8_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00386F0u)



#define SRC_VADCG8SR0 (SRC_VADC_G8_SR0)


#define SRC_VADC_G8_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00386F4u)



#define SRC_VADCG8SR1 (SRC_VADC_G8_SR1)


#define SRC_VADC_G8_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00386F8u)



#define SRC_VADCG8SR2 (SRC_VADC_G8_SR2)


#define SRC_VADC_G8_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00386FCu)



#define SRC_VADCG8SR3 (SRC_VADC_G8_SR3)


#define SRC_VADC_G9_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038700u)



#define SRC_VADCG9SR0 (SRC_VADC_G9_SR0)


#define SRC_VADC_G9_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038704u)



#define SRC_VADCG9SR1 (SRC_VADC_G9_SR1)


#define SRC_VADC_G9_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038708u)



#define SRC_VADCG9SR2 (SRC_VADC_G9_SR2)


#define SRC_VADC_G9_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003870Cu)



#define SRC_VADCG9SR3 (SRC_VADC_G9_SR3)


#define SRC_VADC_FC0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038730u)



#define SRC_VADCFC0SR0 (SRC_VADC_FC0_SR0)


#define SRC_VADC_FC1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038734u)



#define SRC_VADCFC1SR0 (SRC_VADC_FC1_SR0)


#define SRC_VADC_CG0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038750u)



#define SRC_VADCCG0SR0 (SRC_VADC_CG0_SR0)


#define SRC_VADC_CG0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038754u)



#define SRC_VADCCG0SR1 (SRC_VADC_CG0_SR1)


#define SRC_VADC_CG0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038758u)



#define SRC_VADCCG0SR2 (SRC_VADC_CG0_SR2)


#define SRC_VADC_CG0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003875Cu)



#define SRC_VADCCG0SR3 (SRC_VADC_CG0_SR3)


#define SRC_VADC_CG1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038760u)



#define SRC_VADCCG1SR0 (SRC_VADC_CG1_SR0)


#define SRC_VADC_CG1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038764u)



#define SRC_VADCCG1SR1 (SRC_VADC_CG1_SR1)


#define SRC_VADC_CG1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038768u)



#define SRC_VADCCG1SR2 (SRC_VADC_CG1_SR2)


#define SRC_VADC_CG1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003876Cu)



#define SRC_VADCCG1SR3 (SRC_VADC_CG1_SR3)


#define SRC_DSADC_DSADC0_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038770u)



#define SRC_DSADCSRM0 (SRC_DSADC_DSADC0_SRM)


#define SRC_DSADC_DSADC0_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038774u)



#define SRC_DSADCSRA0 (SRC_DSADC_DSADC0_SRA)


#define SRC_DSADC_DSADC1_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038778u)



#define SRC_DSADCSRM1 (SRC_DSADC_DSADC1_SRM)


#define SRC_DSADC_DSADC1_SRA (*(volatile Ifx_SRC_SRCR*)0xF003877Cu)



#define SRC_DSADCSRA1 (SRC_DSADC_DSADC1_SRA)


#define SRC_DSADC_DSADC2_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038780u)



#define SRC_DSADCSRM2 (SRC_DSADC_DSADC2_SRM)


#define SRC_DSADC_DSADC2_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038784u)



#define SRC_DSADCSRA2 (SRC_DSADC_DSADC2_SRA)


#define SRC_DSADC_DSADC3_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038788u)



#define SRC_DSADCSRM3 (SRC_DSADC_DSADC3_SRM)


#define SRC_DSADC_DSADC3_SRA (*(volatile Ifx_SRC_SRCR*)0xF003878Cu)



#define SRC_DSADCSRA3 (SRC_DSADC_DSADC3_SRA)


#define SRC_ERAY_ERAY0_INT0 (*(volatile Ifx_SRC_SRCR*)0xF0038800u)



#define SRC_ERAY0INT0 (SRC_ERAY_ERAY0_INT0)


#define SRC_ERAY_ERAY0_INT1 (*(volatile Ifx_SRC_SRCR*)0xF0038804u)



#define SRC_ERAY0INT1 (SRC_ERAY_ERAY0_INT1)


#define SRC_ERAY_ERAY0_TINT0 (*(volatile Ifx_SRC_SRCR*)0xF0038808u)



#define SRC_ERAY0TINT0 (SRC_ERAY_ERAY0_TINT0)


#define SRC_ERAY_ERAY0_TINT1 (*(volatile Ifx_SRC_SRCR*)0xF003880Cu)



#define SRC_ERAY0TINT1 (SRC_ERAY_ERAY0_TINT1)


#define SRC_ERAY_ERAY0_NDAT0 (*(volatile Ifx_SRC_SRCR*)0xF0038810u)



#define SRC_ERAY0NDAT0 (SRC_ERAY_ERAY0_NDAT0)


#define SRC_ERAY_ERAY0_NDAT1 (*(volatile Ifx_SRC_SRCR*)0xF0038814u)



#define SRC_ERAY0NDAT1 (SRC_ERAY_ERAY0_NDAT1)


#define SRC_ERAY_ERAY0_MBSC0 (*(volatile Ifx_SRC_SRCR*)0xF0038818u)



#define SRC_ERAY0MBSC0 (SRC_ERAY_ERAY0_MBSC0)


#define SRC_ERAY_ERAY0_MBSC1 (*(volatile Ifx_SRC_SRCR*)0xF003881Cu)



#define SRC_ERAY0MBSC1 (SRC_ERAY_ERAY0_MBSC1)


#define SRC_ERAY_ERAY0_OBUSY (*(volatile Ifx_SRC_SRCR*)0xF0038820u)



#define SRC_ERAY0OBUSY (SRC_ERAY_ERAY0_OBUSY)


#define SRC_ERAY_ERAY0_IBUSY (*(volatile Ifx_SRC_SRCR*)0xF0038824u)



#define SRC_ERAY0IBUSY (SRC_ERAY_ERAY0_IBUSY)


#define SRC_DMUHOST (*(volatile Ifx_SRC_SRCR*)0xF0038860u)


#define SRC_DMUFSI (*(volatile Ifx_SRC_SRCR*)0xF0038864u)


#define SRC_HSM_HSM0_HSM0 (*(volatile Ifx_SRC_SRCR*)0xF0038870u)



#define SRC_HSM0 (SRC_HSM_HSM0_HSM0)


#define SRC_HSM_HSM0_HSM1 (*(volatile Ifx_SRC_SRCR*)0xF0038874u)



#define SRC_HSM1 (SRC_HSM_HSM0_HSM1)


#define SRC_SCU_SCUERU0 (*(volatile Ifx_SRC_SRCR*)0xF0038880u)



#define SRC_SCUERU0 (SRC_SCU_SCUERU0)


#define SRC_SCU_SCUERU1 (*(volatile Ifx_SRC_SRCR*)0xF0038884u)



#define SRC_SCUERU1 (SRC_SCU_SCUERU1)


#define SRC_SCU_SCUERU2 (*(volatile Ifx_SRC_SRCR*)0xF0038888u)



#define SRC_SCUERU2 (SRC_SCU_SCUERU2)


#define SRC_SCU_SCUERU3 (*(volatile Ifx_SRC_SRCR*)0xF003888Cu)



#define SRC_SCUERU3 (SRC_SCU_SCUERU3)


#define SRC_PMSDTS (*(volatile Ifx_SRC_SRCR*)0xF00388ACu)


#define SRC_PMS_PMS0_SR (*(volatile Ifx_SRC_SRCR*)0xF00388B0u)



#define SRC_PMS0 (SRC_PMS_PMS0_SR)


#define SRC_PMS_PMS1_SR (*(volatile Ifx_SRC_SRCR*)0xF00388B4u)



#define SRC_PMS1 (SRC_PMS_PMS1_SR)


#define SRC_PMS_PMS2_SR (*(volatile Ifx_SRC_SRCR*)0xF00388B8u)



#define SRC_PMS2 (SRC_PMS_PMS2_SR)


#define SRC_PMS_PMS3_SR (*(volatile Ifx_SRC_SRCR*)0xF00388BCu)



#define SRC_PMS3 (SRC_PMS_PMS3_SR)


#define SRC_SCR (*(volatile Ifx_SRC_SRCR*)0xF00388C0u)


#define SRC_SMU_SMU0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00388D0u)



#define SRC_SMU0 (SRC_SMU_SMU0_SR0)


#define SRC_SMU_SMU0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00388D4u)



#define SRC_SMU1 (SRC_SMU_SMU0_SR1)


#define SRC_SMU_SMU0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00388D8u)



#define SRC_SMU2 (SRC_SMU_SMU0_SR2)


#define SRC_PSI5_PSI50_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00388E0u)



#define SRC_PSI50 (SRC_PSI5_PSI50_SR0)


#define SRC_PSI5_PSI50_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00388E4u)



#define SRC_PSI51 (SRC_PSI5_PSI50_SR1)


#define SRC_PSI5_PSI50_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00388E8u)



#define SRC_PSI52 (SRC_PSI5_PSI50_SR2)


#define SRC_PSI5_PSI50_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00388ECu)



#define SRC_PSI53 (SRC_PSI5_PSI50_SR3)


#define SRC_PSI5_PSI50_SR4 (*(volatile Ifx_SRC_SRCR*)0xF00388F0u)



#define SRC_PSI54 (SRC_PSI5_PSI50_SR4)


#define SRC_PSI5_PSI50_SR5 (*(volatile Ifx_SRC_SRCR*)0xF00388F4u)



#define SRC_PSI55 (SRC_PSI5_PSI50_SR5)


#define SRC_PSI5_PSI50_SR6 (*(volatile Ifx_SRC_SRCR*)0xF00388F8u)



#define SRC_PSI56 (SRC_PSI5_PSI50_SR6)


#define SRC_PSI5_PSI50_SR7 (*(volatile Ifx_SRC_SRCR*)0xF00388FCu)



#define SRC_PSI57 (SRC_PSI5_PSI50_SR7)


#define SRC_PSI5S_PSI5S0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038950u)



#define SRC_PSI5S0 (SRC_PSI5S_PSI5S0_SR0)


#define SRC_PSI5S_PSI5S0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038954u)



#define SRC_PSI5S1 (SRC_PSI5S_PSI5S0_SR1)


#define SRC_PSI5S_PSI5S0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038958u)



#define SRC_PSI5S2 (SRC_PSI5S_PSI5S0_SR2)


#define SRC_PSI5S_PSI5S0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003895Cu)



#define SRC_PSI5S3 (SRC_PSI5S_PSI5S0_SR3)


#define SRC_PSI5S_PSI5S0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038960u)



#define SRC_PSI5S4 (SRC_PSI5S_PSI5S0_SR4)


#define SRC_PSI5S_PSI5S0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038964u)



#define SRC_PSI5S5 (SRC_PSI5S_PSI5S0_SR5)


#define SRC_PSI5S_PSI5S0_SR6 (*(volatile Ifx_SRC_SRCR*)0xF0038968u)



#define SRC_PSI5S6 (SRC_PSI5S_PSI5S0_SR6)


#define SRC_PSI5S_PSI5S0_SR7 (*(volatile Ifx_SRC_SRCR*)0xF003896Cu)



#define SRC_PSI5S7 (SRC_PSI5S_PSI5S0_SR7)


#define SRC_GPSR_GPSR0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038990u)



#define SRC_GPSR00 (SRC_GPSR_GPSR0_SR0)


#define SRC_GPSR_GPSR0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038994u)



#define SRC_GPSR01 (SRC_GPSR_GPSR0_SR1)


#define SRC_GPSR_GPSR0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038998u)



#define SRC_GPSR02 (SRC_GPSR_GPSR0_SR2)


#define SRC_GPSR_GPSR0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003899Cu)



#define SRC_GPSR03 (SRC_GPSR_GPSR0_SR3)


#define SRC_GPSR_GPSR0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF00389A0u)



#define SRC_GPSR04 (SRC_GPSR_GPSR0_SR4)


#define SRC_GPSR_GPSR0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF00389A4u)



#define SRC_GPSR05 (SRC_GPSR_GPSR0_SR5)


#define SRC_GPSR_GPSR0_SR6 (*(volatile Ifx_SRC_SRCR*)0xF00389A8u)



#define SRC_GPSR06 (SRC_GPSR_GPSR0_SR6)


#define SRC_GPSR_GPSR0_SR7 (*(volatile Ifx_SRC_SRCR*)0xF00389ACu)



#define SRC_GPSR07 (SRC_GPSR_GPSR0_SR7)


#define SRC_GPSR_GPSR1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389B0u)



#define SRC_GPSR10 (SRC_GPSR_GPSR1_SR0)


#define SRC_GPSR_GPSR1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389B4u)



#define SRC_GPSR11 (SRC_GPSR_GPSR1_SR1)


#define SRC_GPSR_GPSR1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389B8u)



#define SRC_GPSR12 (SRC_GPSR_GPSR1_SR2)


#define SRC_GPSR_GPSR1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389BCu)



#define SRC_GPSR13 (SRC_GPSR_GPSR1_SR3)


#define SRC_GPSR_GPSR1_SR4 (*(volatile Ifx_SRC_SRCR*)0xF00389C0u)



#define SRC_GPSR14 (SRC_GPSR_GPSR1_SR4)


#define SRC_GPSR_GPSR1_SR5 (*(volatile Ifx_SRC_SRCR*)0xF00389C4u)



#define SRC_GPSR15 (SRC_GPSR_GPSR1_SR5)


#define SRC_GPSR_GPSR1_SR6 (*(volatile Ifx_SRC_SRCR*)0xF00389C8u)



#define SRC_GPSR16 (SRC_GPSR_GPSR1_SR6)


#define SRC_GPSR_GPSR1_SR7 (*(volatile Ifx_SRC_SRCR*)0xF00389CCu)



#define SRC_GPSR17 (SRC_GPSR_GPSR1_SR7)


#define SRC_GTM_AEIIRQ (*(volatile Ifx_SRC_SRCR*)0xF0038A70u)



#define SRC_GTMAEIIRQ (SRC_GTM_AEIIRQ)


#define SRC_GTM_ARUIRQ0 (*(volatile Ifx_SRC_SRCR*)0xF0038A74u)



#define SRC_GTMARUIRQ0 (SRC_GTM_ARUIRQ0)


#define SRC_GTM_ARUIRQ1 (*(volatile Ifx_SRC_SRCR*)0xF0038A78u)



#define SRC_GTMARUIRQ1 (SRC_GTM_ARUIRQ1)


#define SRC_GTM_ARUIRQ2 (*(volatile Ifx_SRC_SRCR*)0xF0038A7Cu)



#define SRC_GTMARUIRQ2 (SRC_GTM_ARUIRQ2)


#define SRC_GTM_BRCIRQ (*(volatile Ifx_SRC_SRCR*)0xF0038A80u)



#define SRC_GTMBRCIRQ (SRC_GTM_BRCIRQ)


#define SRC_GTM_CMBIRQ (*(volatile Ifx_SRC_SRCR*)0xF0038A84u)



#define SRC_GTMCMPIRQ (SRC_GTM_CMBIRQ)


#define SRC_GTM_SPEIRQ0 (*(volatile Ifx_SRC_SRCR*)0xF0038A88u)



#define SRC_GTMSPE0IRQ (SRC_GTM_SPEIRQ0)


#define SRC_GTM_SPEIRQ1 (*(volatile Ifx_SRC_SRCR*)0xF0038A8Cu)



#define SRC_GTMSPE1IRQ (SRC_GTM_SPEIRQ1)


#define SRC_GTM_PSM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0038AA0u)



#define SRC_GTMPSM00 (SRC_GTM_PSM0_0)


#define SRC_GTM_PSM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0038AA4u)



#define SRC_GTMPSM01 (SRC_GTM_PSM0_1)


#define SRC_GTM_PSM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0038AA8u)



#define SRC_GTMPSM02 (SRC_GTM_PSM0_2)


#define SRC_GTM_PSM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0038AACu)



#define SRC_GTMPSM03 (SRC_GTM_PSM0_3)


#define SRC_GTM_PSM0_4 (*(volatile Ifx_SRC_SRCR*)0xF0038AB0u)



#define SRC_GTMPSM04 (SRC_GTM_PSM0_4)


#define SRC_GTM_PSM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0038AB4u)



#define SRC_GTMPSM05 (SRC_GTM_PSM0_5)


#define SRC_GTM_PSM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0038AB8u)



#define SRC_GTMPSM06 (SRC_GTM_PSM0_6)


#define SRC_GTM_PSM0_7 (*(volatile Ifx_SRC_SRCR*)0xF0038ABCu)



#define SRC_GTMPSM07 (SRC_GTM_PSM0_7)


#define SRC_GTM_DPLL0 (*(volatile Ifx_SRC_SRCR*)0xF0038B00u)



#define SRC_GTMDPLL0 (SRC_GTM_DPLL0)


#define SRC_GTM_DPLL1 (*(volatile Ifx_SRC_SRCR*)0xF0038B04u)



#define SRC_GTMDPLL1 (SRC_GTM_DPLL1)


#define SRC_GTM_DPLL2 (*(volatile Ifx_SRC_SRCR*)0xF0038B08u)



#define SRC_GTMDPLL2 (SRC_GTM_DPLL2)


#define SRC_GTM_DPLL3 (*(volatile Ifx_SRC_SRCR*)0xF0038B0Cu)



#define SRC_GTMDPLL3 (SRC_GTM_DPLL3)


#define SRC_GTM_DPLL4 (*(volatile Ifx_SRC_SRCR*)0xF0038B10u)



#define SRC_GTMDPLL4 (SRC_GTM_DPLL4)


#define SRC_GTM_DPLL5 (*(volatile Ifx_SRC_SRCR*)0xF0038B14u)



#define SRC_GTMDPLL5 (SRC_GTM_DPLL5)


#define SRC_GTM_DPLL6 (*(volatile Ifx_SRC_SRCR*)0xF0038B18u)



#define SRC_GTMDPLL6 (SRC_GTM_DPLL6)


#define SRC_GTM_DPLL7 (*(volatile Ifx_SRC_SRCR*)0xF0038B1Cu)



#define SRC_GTMDPLL7 (SRC_GTM_DPLL7)


#define SRC_GTM_DPLL8 (*(volatile Ifx_SRC_SRCR*)0xF0038B20u)



#define SRC_GTMDPLL8 (SRC_GTM_DPLL8)


#define SRC_GTM_DPLL9 (*(volatile Ifx_SRC_SRCR*)0xF0038B24u)



#define SRC_GTMDPLL9 (SRC_GTM_DPLL9)


#define SRC_GTM_DPLL10 (*(volatile Ifx_SRC_SRCR*)0xF0038B28u)



#define SRC_GTMDPLL10 (SRC_GTM_DPLL10)


#define SRC_GTM_DPLL11 (*(volatile Ifx_SRC_SRCR*)0xF0038B2Cu)



#define SRC_GTMDPLL11 (SRC_GTM_DPLL11)


#define SRC_GTM_DPLL12 (*(volatile Ifx_SRC_SRCR*)0xF0038B30u)



#define SRC_GTMDPLL12 (SRC_GTM_DPLL12)


#define SRC_GTM_DPLL13 (*(volatile Ifx_SRC_SRCR*)0xF0038B34u)



#define SRC_GTMDPLL13 (SRC_GTM_DPLL13)


#define SRC_GTM_DPLL14 (*(volatile Ifx_SRC_SRCR*)0xF0038B38u)



#define SRC_GTMDPLL14 (SRC_GTM_DPLL14)


#define SRC_GTM_DPLL15 (*(volatile Ifx_SRC_SRCR*)0xF0038B3Cu)



#define SRC_GTMDPLL15 (SRC_GTM_DPLL15)


#define SRC_GTM_DPLL16 (*(volatile Ifx_SRC_SRCR*)0xF0038B40u)



#define SRC_GTMDPLL16 (SRC_GTM_DPLL16)


#define SRC_GTM_DPLL17 (*(volatile Ifx_SRC_SRCR*)0xF0038B44u)



#define SRC_GTMDPLL17 (SRC_GTM_DPLL17)


#define SRC_GTM_DPLL18 (*(volatile Ifx_SRC_SRCR*)0xF0038B48u)



#define SRC_GTMDPLL18 (SRC_GTM_DPLL18)


#define SRC_GTM_DPLL19 (*(volatile Ifx_SRC_SRCR*)0xF0038B4Cu)



#define SRC_GTMDPLL19 (SRC_GTM_DPLL19)


#define SRC_GTM_DPLL20 (*(volatile Ifx_SRC_SRCR*)0xF0038B50u)



#define SRC_GTMDPLL20 (SRC_GTM_DPLL20)


#define SRC_GTM_DPLL21 (*(volatile Ifx_SRC_SRCR*)0xF0038B54u)



#define SRC_GTMDPLL21 (SRC_GTM_DPLL21)


#define SRC_GTM_DPLL22 (*(volatile Ifx_SRC_SRCR*)0xF0038B58u)



#define SRC_GTMDPLL22 (SRC_GTM_DPLL22)


#define SRC_GTM_DPLL23 (*(volatile Ifx_SRC_SRCR*)0xF0038B5Cu)



#define SRC_GTMDPLL23 (SRC_GTM_DPLL23)


#define SRC_GTM_DPLL24 (*(volatile Ifx_SRC_SRCR*)0xF0038B60u)



#define SRC_GTMDPLL24 (SRC_GTM_DPLL24)


#define SRC_GTM_DPLL25 (*(volatile Ifx_SRC_SRCR*)0xF0038B64u)



#define SRC_GTMDPLL25 (SRC_GTM_DPLL25)


#define SRC_GTM_DPLL26 (*(volatile Ifx_SRC_SRCR*)0xF0038B68u)



#define SRC_GTMDPLL26 (SRC_GTM_DPLL26)


#define SRC_GTM_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038B70u)



#define SRC_GTMERR (SRC_GTM_ERR)


#define SRC_GTM_TIM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0038B90u)



#define SRC_GTMTIM00 (SRC_GTM_TIM0_0)


#define SRC_GTM_TIM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0038B94u)



#define SRC_GTMTIM01 (SRC_GTM_TIM0_1)


#define SRC_GTM_TIM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0038B98u)



#define SRC_GTMTIM02 (SRC_GTM_TIM0_2)


#define SRC_GTM_TIM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0038B9Cu)



#define SRC_GTMTIM03 (SRC_GTM_TIM0_3)


#define SRC_GTM_TIM0_4 (*(volatile Ifx_SRC_SRCR*)0xF0038BA0u)



#define SRC_GTMTIM04 (SRC_GTM_TIM0_4)


#define SRC_GTM_TIM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0038BA4u)



#define SRC_GTMTIM05 (SRC_GTM_TIM0_5)


#define SRC_GTM_TIM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0038BA8u)



#define SRC_GTMTIM06 (SRC_GTM_TIM0_6)


#define SRC_GTM_TIM0_7 (*(volatile Ifx_SRC_SRCR*)0xF0038BACu)



#define SRC_GTMTIM07 (SRC_GTM_TIM0_7)


#define SRC_GTM_TIM1_0 (*(volatile Ifx_SRC_SRCR*)0xF0038BB0u)



#define SRC_GTMTIM10 (SRC_GTM_TIM1_0)


#define SRC_GTM_TIM1_1 (*(volatile Ifx_SRC_SRCR*)0xF0038BB4u)



#define SRC_GTMTIM11 (SRC_GTM_TIM1_1)


#define SRC_GTM_TIM1_2 (*(volatile Ifx_SRC_SRCR*)0xF0038BB8u)



#define SRC_GTMTIM12 (SRC_GTM_TIM1_2)


#define SRC_GTM_TIM1_3 (*(volatile Ifx_SRC_SRCR*)0xF0038BBCu)



#define SRC_GTMTIM13 (SRC_GTM_TIM1_3)


#define SRC_GTM_TIM1_4 (*(volatile Ifx_SRC_SRCR*)0xF0038BC0u)



#define SRC_GTMTIM14 (SRC_GTM_TIM1_4)


#define SRC_GTM_TIM1_5 (*(volatile Ifx_SRC_SRCR*)0xF0038BC4u)



#define SRC_GTMTIM15 (SRC_GTM_TIM1_5)


#define SRC_GTM_TIM1_6 (*(volatile Ifx_SRC_SRCR*)0xF0038BC8u)



#define SRC_GTMTIM16 (SRC_GTM_TIM1_6)


#define SRC_GTM_TIM1_7 (*(volatile Ifx_SRC_SRCR*)0xF0038BCCu)



#define SRC_GTMTIM17 (SRC_GTM_TIM1_7)


#define SRC_GTM_TIM2_0 (*(volatile Ifx_SRC_SRCR*)0xF0038BD0u)



#define SRC_GTMTIM20 (SRC_GTM_TIM2_0)


#define SRC_GTM_TIM2_1 (*(volatile Ifx_SRC_SRCR*)0xF0038BD4u)



#define SRC_GTMTIM21 (SRC_GTM_TIM2_1)


#define SRC_GTM_TIM2_2 (*(volatile Ifx_SRC_SRCR*)0xF0038BD8u)



#define SRC_GTMTIM22 (SRC_GTM_TIM2_2)


#define SRC_GTM_TIM2_3 (*(volatile Ifx_SRC_SRCR*)0xF0038BDCu)



#define SRC_GTMTIM23 (SRC_GTM_TIM2_3)


#define SRC_GTM_TIM2_4 (*(volatile Ifx_SRC_SRCR*)0xF0038BE0u)



#define SRC_GTMTIM24 (SRC_GTM_TIM2_4)


#define SRC_GTM_TIM2_5 (*(volatile Ifx_SRC_SRCR*)0xF0038BE4u)



#define SRC_GTMTIM25 (SRC_GTM_TIM2_5)


#define SRC_GTM_TIM2_6 (*(volatile Ifx_SRC_SRCR*)0xF0038BE8u)



#define SRC_GTMTIM26 (SRC_GTM_TIM2_6)


#define SRC_GTM_TIM2_7 (*(volatile Ifx_SRC_SRCR*)0xF0038BECu)



#define SRC_GTMTIM27 (SRC_GTM_TIM2_7)


#define SRC_GTM_MCS0_0 (*(volatile Ifx_SRC_SRCR*)0xF0038CB0u)



#define SRC_GTMMCS00 (SRC_GTM_MCS0_0)


#define SRC_GTM_MCS0_1 (*(volatile Ifx_SRC_SRCR*)0xF0038CB4u)



#define SRC_GTMMCS01 (SRC_GTM_MCS0_1)


#define SRC_GTM_MCS0_2 (*(volatile Ifx_SRC_SRCR*)0xF0038CB8u)



#define SRC_GTMMCS02 (SRC_GTM_MCS0_2)


#define SRC_GTM_MCS0_3 (*(volatile Ifx_SRC_SRCR*)0xF0038CBCu)



#define SRC_GTMMCS03 (SRC_GTM_MCS0_3)


#define SRC_GTM_MCS0_4 (*(volatile Ifx_SRC_SRCR*)0xF0038CC0u)



#define SRC_GTMMCS04 (SRC_GTM_MCS0_4)


#define SRC_GTM_MCS0_5 (*(volatile Ifx_SRC_SRCR*)0xF0038CC4u)



#define SRC_GTMMCS05 (SRC_GTM_MCS0_5)


#define SRC_GTM_MCS0_6 (*(volatile Ifx_SRC_SRCR*)0xF0038CC8u)



#define SRC_GTMMCS06 (SRC_GTM_MCS0_6)


#define SRC_GTM_MCS0_7 (*(volatile Ifx_SRC_SRCR*)0xF0038CCCu)



#define SRC_GTMMCS07 (SRC_GTM_MCS0_7)


#define SRC_GTM_MCS1_0 (*(volatile Ifx_SRC_SRCR*)0xF0038CD0u)



#define SRC_GTMMCS10 (SRC_GTM_MCS1_0)


#define SRC_GTM_MCS1_1 (*(volatile Ifx_SRC_SRCR*)0xF0038CD4u)



#define SRC_GTMMCS11 (SRC_GTM_MCS1_1)


#define SRC_GTM_MCS1_2 (*(volatile Ifx_SRC_SRCR*)0xF0038CD8u)



#define SRC_GTMMCS12 (SRC_GTM_MCS1_2)


#define SRC_GTM_MCS1_3 (*(volatile Ifx_SRC_SRCR*)0xF0038CDCu)



#define SRC_GTMMCS13 (SRC_GTM_MCS1_3)


#define SRC_GTM_MCS1_4 (*(volatile Ifx_SRC_SRCR*)0xF0038CE0u)



#define SRC_GTMMCS14 (SRC_GTM_MCS1_4)


#define SRC_GTM_MCS1_5 (*(volatile Ifx_SRC_SRCR*)0xF0038CE4u)



#define SRC_GTMMCS15 (SRC_GTM_MCS1_5)


#define SRC_GTM_MCS1_6 (*(volatile Ifx_SRC_SRCR*)0xF0038CE8u)



#define SRC_GTMMCS16 (SRC_GTM_MCS1_6)


#define SRC_GTM_MCS1_7 (*(volatile Ifx_SRC_SRCR*)0xF0038CECu)



#define SRC_GTMMCS17 (SRC_GTM_MCS1_7)


#define SRC_GTM_MCS2_0 (*(volatile Ifx_SRC_SRCR*)0xF0038CF0u)



#define SRC_GTMMCS20 (SRC_GTM_MCS2_0)


#define SRC_GTM_MCS2_1 (*(volatile Ifx_SRC_SRCR*)0xF0038CF4u)



#define SRC_GTMMCS21 (SRC_GTM_MCS2_1)


#define SRC_GTM_MCS2_2 (*(volatile Ifx_SRC_SRCR*)0xF0038CF8u)



#define SRC_GTMMCS22 (SRC_GTM_MCS2_2)


#define SRC_GTM_MCS2_3 (*(volatile Ifx_SRC_SRCR*)0xF0038CFCu)



#define SRC_GTMMCS23 (SRC_GTM_MCS2_3)


#define SRC_GTM_MCS2_4 (*(volatile Ifx_SRC_SRCR*)0xF0038D00u)



#define SRC_GTMMCS24 (SRC_GTM_MCS2_4)


#define SRC_GTM_MCS2_5 (*(volatile Ifx_SRC_SRCR*)0xF0038D04u)



#define SRC_GTMMCS25 (SRC_GTM_MCS2_5)


#define SRC_GTM_MCS2_6 (*(volatile Ifx_SRC_SRCR*)0xF0038D08u)



#define SRC_GTMMCS26 (SRC_GTM_MCS2_6)


#define SRC_GTM_MCS2_7 (*(volatile Ifx_SRC_SRCR*)0xF0038D0Cu)



#define SRC_GTMMCS27 (SRC_GTM_MCS2_7)


#define SRC_GTM_TOM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0038E10u)



#define SRC_GTMTOM00 (SRC_GTM_TOM0_0)


#define SRC_GTM_TOM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0038E14u)



#define SRC_GTMTOM01 (SRC_GTM_TOM0_1)


#define SRC_GTM_TOM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0038E18u)



#define SRC_GTMTOM02 (SRC_GTM_TOM0_2)


#define SRC_GTM_TOM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0038E1Cu)



#define SRC_GTMTOM03 (SRC_GTM_TOM0_3)


#define SRC_GTM_TOM0_4 (*(volatile Ifx_SRC_SRCR*)0xF0038E20u)



#define SRC_GTMTOM04 (SRC_GTM_TOM0_4)


#define SRC_GTM_TOM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0038E24u)



#define SRC_GTMTOM05 (SRC_GTM_TOM0_5)


#define SRC_GTM_TOM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0038E28u)



#define SRC_GTMTOM06 (SRC_GTM_TOM0_6)


#define SRC_GTM_TOM0_7 (*(volatile Ifx_SRC_SRCR*)0xF0038E2Cu)



#define SRC_GTMTOM07 (SRC_GTM_TOM0_7)


#define SRC_GTM_TOM1_0 (*(volatile Ifx_SRC_SRCR*)0xF0038E30u)



#define SRC_GTMTOM10 (SRC_GTM_TOM1_0)


#define SRC_GTM_TOM1_1 (*(volatile Ifx_SRC_SRCR*)0xF0038E34u)



#define SRC_GTMTOM11 (SRC_GTM_TOM1_1)


#define SRC_GTM_TOM1_2 (*(volatile Ifx_SRC_SRCR*)0xF0038E38u)



#define SRC_GTMTOM12 (SRC_GTM_TOM1_2)


#define SRC_GTM_TOM1_3 (*(volatile Ifx_SRC_SRCR*)0xF0038E3Cu)



#define SRC_GTMTOM13 (SRC_GTM_TOM1_3)


#define SRC_GTM_TOM1_4 (*(volatile Ifx_SRC_SRCR*)0xF0038E40u)



#define SRC_GTMTOM14 (SRC_GTM_TOM1_4)


#define SRC_GTM_TOM1_5 (*(volatile Ifx_SRC_SRCR*)0xF0038E44u)



#define SRC_GTMTOM15 (SRC_GTM_TOM1_5)


#define SRC_GTM_TOM1_6 (*(volatile Ifx_SRC_SRCR*)0xF0038E48u)



#define SRC_GTMTOM16 (SRC_GTM_TOM1_6)


#define SRC_GTM_TOM1_7 (*(volatile Ifx_SRC_SRCR*)0xF0038E4Cu)



#define SRC_GTMTOM17 (SRC_GTM_TOM1_7)


#define SRC_GTM_ATOM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0038EF0u)



#define SRC_GTMATOM00 (SRC_GTM_ATOM0_0)


#define SRC_GTM_ATOM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0038EF4u)



#define SRC_GTMATOM01 (SRC_GTM_ATOM0_1)


#define SRC_GTM_ATOM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0038EF8u)



#define SRC_GTMATOM02 (SRC_GTM_ATOM0_2)


#define SRC_GTM_ATOM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0038EFCu)



#define SRC_GTMATOM03 (SRC_GTM_ATOM0_3)


#define SRC_GTM_ATOM1_0 (*(volatile Ifx_SRC_SRCR*)0xF0038F00u)



#define SRC_GTMATOM10 (SRC_GTM_ATOM1_0)


#define SRC_GTM_ATOM1_1 (*(volatile Ifx_SRC_SRCR*)0xF0038F04u)



#define SRC_GTMATOM11 (SRC_GTM_ATOM1_1)


#define SRC_GTM_ATOM1_2 (*(volatile Ifx_SRC_SRCR*)0xF0038F08u)



#define SRC_GTMATOM12 (SRC_GTM_ATOM1_2)


#define SRC_GTM_ATOM1_3 (*(volatile Ifx_SRC_SRCR*)0xF0038F0Cu)



#define SRC_GTMATOM13 (SRC_GTM_ATOM1_3)


#define SRC_GTM_ATOM2_0 (*(volatile Ifx_SRC_SRCR*)0xF0038F10u)



#define SRC_GTMATOM20 (SRC_GTM_ATOM2_0)


#define SRC_GTM_ATOM2_1 (*(volatile Ifx_SRC_SRCR*)0xF0038F14u)



#define SRC_GTMATOM21 (SRC_GTM_ATOM2_1)


#define SRC_GTM_ATOM2_2 (*(volatile Ifx_SRC_SRCR*)0xF0038F18u)



#define SRC_GTMATOM22 (SRC_GTM_ATOM2_2)


#define SRC_GTM_ATOM2_3 (*(volatile Ifx_SRC_SRCR*)0xF0038F1Cu)



#define SRC_GTMATOM23 (SRC_GTM_ATOM2_3)


#define SRC_GTM_ATOM3_0 (*(volatile Ifx_SRC_SRCR*)0xF0038F20u)



#define SRC_GTMATOM30 (SRC_GTM_ATOM3_0)


#define SRC_GTM_ATOM3_1 (*(volatile Ifx_SRC_SRCR*)0xF0038F24u)



#define SRC_GTMATOM31 (SRC_GTM_ATOM3_1)


#define SRC_GTM_ATOM3_2 (*(volatile Ifx_SRC_SRCR*)0xF0038F28u)



#define SRC_GTMATOM32 (SRC_GTM_ATOM3_2)


#define SRC_GTM_ATOM3_3 (*(volatile Ifx_SRC_SRCR*)0xF0038F2Cu)



#define SRC_GTMATOM33 (SRC_GTM_ATOM3_3)


#define SRC_GTM_MCSW0 (*(volatile Ifx_SRC_SRCR*)0xF0038FD0u)



#define SRC_GTMMCSW0 (SRC_GTM_MCSW0)


#define SRC_GTM_MCSW1 (*(volatile Ifx_SRC_SRCR*)0xF0038FD4u)



#define SRC_GTMMCSW1 (SRC_GTM_MCSW1)


#define SRC_GTM_MCSW2 (*(volatile Ifx_SRC_SRCR*)0xF0038FD8u)



#define SRC_GTMMCSW2 (SRC_GTM_MCSW2)


#define SRC_GTM_MCSW3 (*(volatile Ifx_SRC_SRCR*)0xF0038FDCu)



#define SRC_GTMMCSW3 (SRC_GTM_MCSW3)


#define SRC_GTM_MCSW4 (*(volatile Ifx_SRC_SRCR*)0xF0038FE0u)



#define SRC_GTMMCSW4 (SRC_GTM_MCSW4)


#define SRC_GTM_MCSW5 (*(volatile Ifx_SRC_SRCR*)0xF0038FE4u)



#define SRC_GTMMCSW5 (SRC_GTM_MCSW5)


#define SRC_GTM_MCSW6 (*(volatile Ifx_SRC_SRCR*)0xF0038FE8u)



#define SRC_GTMMCSW6 (SRC_GTM_MCSW6)


#define SRC_GTM_MCSW7 (*(volatile Ifx_SRC_SRCR*)0xF0038FECu)



#define SRC_GTMMCSW7 (SRC_GTM_MCSW7)


#define SRC_GTM_MCSW8 (*(volatile Ifx_SRC_SRCR*)0xF0038FF0u)



#define SRC_GTMMCSW8 (SRC_GTM_MCSW8)


#define SRC_GTM_MCSW9 (*(volatile Ifx_SRC_SRCR*)0xF0038FF4u)



#define SRC_GTMMCSW9 (SRC_GTM_MCSW9)
# 69 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h" 1
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define IFXSCU_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
#define IFXSCU_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef struct _Ifx_SCU_ACCEN00_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_SCU_ACCEN00_Bits;


typedef struct _Ifx_SCU_ACCEN01_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_ACCEN01_Bits;


typedef struct _Ifx_SCU_ACCEN10_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_SCU_ACCEN10_Bits;


typedef struct _Ifx_SCU_ACCEN11_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_ACCEN11_Bits;


typedef struct _Ifx_SCU_ARSTDIS_Bits
{
    Ifx_UReg_32Bit STM0DIS:1;
    Ifx_UReg_32Bit STM1DIS:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_ARSTDIS_Bits;


typedef struct _Ifx_SCU_CCUCON0_Bits
{
    Ifx_UReg_32Bit STMDIV:4;
    Ifx_UReg_32Bit GTMDIV:4;
    Ifx_UReg_32Bit SRIDIV:4;
    Ifx_UReg_32Bit LPDIV:3;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit SPBDIV:4;
    Ifx_UReg_32Bit BBBDIV:4;
    Ifx_UReg_32Bit FSIDIV:2;
    Ifx_UReg_32Bit FSI2DIV:2;
    Ifx_UReg_32Bit CLKSEL:2;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON0_Bits;


typedef struct _Ifx_SCU_CCUCON1_Bits
{
    Ifx_UReg_32Bit MCANDIV:4;
    Ifx_UReg_32Bit CLKSELMCAN:2;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit PLL1DIVDIS:1;
    Ifx_UReg_32Bit I2CDIV:4;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit MSCDIV:4;
    Ifx_UReg_32Bit CLKSELMSC:2;
    Ifx_UReg_32Bit reserved_22:2;
    Ifx_UReg_32Bit QSPIDIV:4;
    Ifx_UReg_32Bit CLKSELQSPI:2;
    Ifx_UReg_32Bit reserved_30:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON1_Bits;


typedef struct _Ifx_SCU_CCUCON2_Bits
{
    Ifx_UReg_32Bit ASCLINFDIV:4;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit ASCLINSDIV:4;
    Ifx_UReg_32Bit CLKSELASCLINS:2;
    Ifx_UReg_32Bit reserved_14:10;
    Ifx_UReg_32Bit reserved_24:1;
    Ifx_UReg_32Bit ERAYPERON:1;
    Ifx_UReg_32Bit reserved_26:1;
    Ifx_UReg_32Bit reserved_27:4;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON2_Bits;


typedef struct _Ifx_SCU_CCUCON3_Bits
{
    Ifx_UReg_32Bit PLL0MONEN:1;
    Ifx_UReg_32Bit PLL1MONEN:1;
    Ifx_UReg_32Bit PLL2MONEN:1;
    Ifx_UReg_32Bit SPBMONEN:1;
    Ifx_UReg_32Bit BACKMONEN:1;
    Ifx_UReg_32Bit reserved_5:3;
    Ifx_UReg_32Bit PLL0MONTST:1;
    Ifx_UReg_32Bit PLL1MONTST:1;
    Ifx_UReg_32Bit PLL2MONTST:1;
    Ifx_UReg_32Bit SPBMONTST:1;
    Ifx_UReg_32Bit BACKMONTST:1;
    Ifx_UReg_32Bit reserved_13:11;
    Ifx_UReg_32Bit reserved_24:6;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON3_Bits;


typedef struct _Ifx_SCU_CCUCON4_Bits
{
    Ifx_UReg_32Bit LOTHR:12;
    Ifx_UReg_32Bit UPTHR:12;
    Ifx_UReg_32Bit MONEN:1;
    Ifx_UReg_32Bit MONTST:1;
    Ifx_UReg_32Bit reserved_26:4;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON4_Bits;


typedef struct _Ifx_SCU_CCUCON5_Bits
{
    Ifx_UReg_32Bit GETHDIV:4;
    Ifx_UReg_32Bit MCANHDIV:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit reserved_12:18;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON5_Bits;


typedef struct _Ifx_SCU_CCUCON6_Bits
{
    Ifx_UReg_32Bit CPU0DIV:6;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_CCUCON6_Bits;


typedef struct _Ifx_SCU_CCUCON7_Bits
{
    Ifx_UReg_32Bit CPU1DIV:6;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_CCUCON7_Bits;


typedef struct _Ifx_SCU_CHIPID_Bits
{
    Ifx_UReg_32Bit CHREV:6;
    Ifx_UReg_32Bit CHTEC:2;
    Ifx_UReg_32Bit CHPK:4;
    Ifx_UReg_32Bit CHID:4;
    Ifx_UReg_32Bit EEA:1;
    Ifx_UReg_32Bit UCODE:7;
    Ifx_UReg_32Bit FSIZE:4;
    Ifx_UReg_32Bit VART:3;
    Ifx_UReg_32Bit SEC:1;
} Ifx_SCU_CHIPID_Bits;


typedef struct _Ifx_SCU_DTSCLIM_Bits
{
    Ifx_UReg_32Bit LOWER:12;
    Ifx_UReg_32Bit reserved_12:1;
    Ifx_UReg_32Bit BGPOK:1;
    Ifx_UReg_32Bit EN:1;
    Ifx_UReg_32Bit LLU:1;
    Ifx_UReg_32Bit UPPER:12;
    Ifx_UReg_32Bit INTEN:1;
    Ifx_UReg_32Bit reserved_29:1;
    Ifx_UReg_32Bit INT:1;
    Ifx_UReg_32Bit UOF:1;
} Ifx_SCU_DTSCLIM_Bits;


typedef struct _Ifx_SCU_DTSCSTAT_Bits
{
    Ifx_UReg_32Bit RESULT:12;
    Ifx_UReg_32Bit reserved_12:20;
} Ifx_SCU_DTSCSTAT_Bits;


typedef struct _Ifx_SCU_EICON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int ENDINIT:1;
    volatile unsigned int EPW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_EICON0_Bits;


typedef struct _Ifx_SCU_EICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_EICON1_Bits;


typedef struct _Ifx_SCU_EICR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit EXIS0:3;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit FEN0:1;
    Ifx_UReg_32Bit REN0:1;
    Ifx_UReg_32Bit LDEN0:1;
    Ifx_UReg_32Bit EIEN0:1;
    Ifx_UReg_32Bit INP0:3;
    Ifx_UReg_32Bit reserved_15:5;
    Ifx_UReg_32Bit EXIS1:3;
    Ifx_UReg_32Bit reserved_23:1;
    Ifx_UReg_32Bit FEN1:1;
    Ifx_UReg_32Bit REN1:1;
    Ifx_UReg_32Bit LDEN1:1;
    Ifx_UReg_32Bit EIEN1:1;
    Ifx_UReg_32Bit INP1:3;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_EICR_Bits;


typedef struct _Ifx_SCU_EIFILT_Bits
{
    Ifx_UReg_32Bit FILRQ0A:1;
    Ifx_UReg_32Bit FILRQ5A:1;
    Ifx_UReg_32Bit FILRQ2A:1;
    Ifx_UReg_32Bit FILRQ3A:1;
    Ifx_UReg_32Bit FILRQ0C:1;
    Ifx_UReg_32Bit FILRQ1C:1;
    Ifx_UReg_32Bit FILRQ3C:1;
    Ifx_UReg_32Bit FILRQ2C:1;
    Ifx_UReg_32Bit FILRQ4A:1;
    Ifx_UReg_32Bit FILRQ6A:1;
    Ifx_UReg_32Bit FILRQ1A:1;
    Ifx_UReg_32Bit FILRQ7A:1;
    Ifx_UReg_32Bit FILRQ6D:1;
    Ifx_UReg_32Bit FILRQ4D:1;
    Ifx_UReg_32Bit FILRQ2B:1;
    Ifx_UReg_32Bit FILRQ3B:1;
    Ifx_UReg_32Bit FILRQ7C:1;
    Ifx_UReg_32Bit reserved_17:7;
    Ifx_UReg_32Bit FILTDIV:4;
    Ifx_UReg_32Bit DEPTH:4;
} Ifx_SCU_EIFILT_Bits;


typedef struct _Ifx_SCU_EIFR_Bits
{
    Ifx_UReg_32Bit INTF0:1;
    Ifx_UReg_32Bit INTF1:1;
    Ifx_UReg_32Bit INTF2:1;
    Ifx_UReg_32Bit INTF3:1;
    Ifx_UReg_32Bit INTF4:1;
    Ifx_UReg_32Bit INTF5:1;
    Ifx_UReg_32Bit INTF6:1;
    Ifx_UReg_32Bit INTF7:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_EIFR_Bits;


typedef struct _Ifx_SCU_EISR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_EISR_Bits;


typedef struct _Ifx_SCU_EMSR_Bits
{
    Ifx_UReg_32Bit POL:1;
    Ifx_UReg_32Bit MODE:1;
    Ifx_UReg_32Bit ENON:1;
    Ifx_UReg_32Bit PSEL:1;
    Ifx_UReg_32Bit reserved_4:12;
    Ifx_UReg_32Bit EMSF:1;
    Ifx_UReg_32Bit SEMSF:1;
    Ifx_UReg_32Bit reserved_18:14;
} Ifx_SCU_EMSR_Bits;


typedef struct _Ifx_SCU_EMSSW_Bits
{
    Ifx_UReg_32Bit reserved_0:24;
    Ifx_UReg_32Bit EMSFM:2;
    Ifx_UReg_32Bit SEMSFM:2;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_EMSSW_Bits;


typedef struct _Ifx_SCU_ESRCFGX_ESRCFGX_Bits
{
    Ifx_UReg_32Bit reserved_0:7;
    Ifx_UReg_32Bit EDCON:2;
    Ifx_UReg_32Bit reserved_9:23;
} Ifx_SCU_ESRCFGX_ESRCFGX_Bits;


typedef struct _Ifx_SCU_ESROCFG_Bits
{
    Ifx_UReg_32Bit ARI:1;
    Ifx_UReg_32Bit ARC:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_ESROCFG_Bits;


typedef struct _Ifx_SCU_EXTCON_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit SEL0:4;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit NSEL:1;
    Ifx_UReg_32Bit SEL1:4;
    Ifx_UReg_32Bit reserved_22:2;
    Ifx_UReg_32Bit DIV1:8;
} Ifx_SCU_EXTCON_Bits;


typedef struct _Ifx_SCU_FDR_Bits
{
    Ifx_UReg_32Bit STEP:10;
    Ifx_UReg_32Bit reserved_10:4;
    Ifx_UReg_32Bit DM:2;
    Ifx_UReg_32Bit RESULT:10;
    Ifx_UReg_32Bit reserved_26:5;
    Ifx_UReg_32Bit DISCLK:1;
} Ifx_SCU_FDR_Bits;


typedef struct _Ifx_SCU_FMR_Bits
{
    Ifx_UReg_32Bit FS0:1;
    Ifx_UReg_32Bit FS1:1;
    Ifx_UReg_32Bit FS2:1;
    Ifx_UReg_32Bit FS3:1;
    Ifx_UReg_32Bit FS4:1;
    Ifx_UReg_32Bit FS5:1;
    Ifx_UReg_32Bit FS6:1;
    Ifx_UReg_32Bit FS7:1;
    Ifx_UReg_32Bit reserved_8:8;
    Ifx_UReg_32Bit FC0:1;
    Ifx_UReg_32Bit FC1:1;
    Ifx_UReg_32Bit FC2:1;
    Ifx_UReg_32Bit FC3:1;
    Ifx_UReg_32Bit FC4:1;
    Ifx_UReg_32Bit FC5:1;
    Ifx_UReg_32Bit FC6:1;
    Ifx_UReg_32Bit FC7:1;
    Ifx_UReg_32Bit reserved_24:8;
} Ifx_SCU_FMR_Bits;


typedef struct _Ifx_SCU_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;
    Ifx_UReg_32Bit MODTYPE:8;
    Ifx_UReg_32Bit MODNUMBER:16;
} Ifx_SCU_ID_Bits;


typedef struct _Ifx_SCU_IGCR_Bits
{
    Ifx_UReg_32Bit IPEN00:1;
    Ifx_UReg_32Bit IPEN01:1;
    Ifx_UReg_32Bit IPEN02:1;
    Ifx_UReg_32Bit IPEN03:1;
    Ifx_UReg_32Bit IPEN04:1;
    Ifx_UReg_32Bit IPEN05:1;
    Ifx_UReg_32Bit IPEN06:1;
    Ifx_UReg_32Bit IPEN07:1;
    Ifx_UReg_32Bit reserved_8:5;
    Ifx_UReg_32Bit GEEN0:1;
    Ifx_UReg_32Bit IGP0:2;
    Ifx_UReg_32Bit IPEN10:1;
    Ifx_UReg_32Bit IPEN11:1;
    Ifx_UReg_32Bit IPEN12:1;
    Ifx_UReg_32Bit IPEN13:1;
    Ifx_UReg_32Bit IPEN14:1;
    Ifx_UReg_32Bit IPEN15:1;
    Ifx_UReg_32Bit IPEN16:1;
    Ifx_UReg_32Bit IPEN17:1;
    Ifx_UReg_32Bit reserved_24:5;
    Ifx_UReg_32Bit GEEN1:1;
    Ifx_UReg_32Bit IGP1:2;
} Ifx_SCU_IGCR_Bits;


typedef struct _Ifx_SCU_IN_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_IN_Bits;


typedef struct _Ifx_SCU_IOCR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit PC0:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit PC1:4;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_IOCR_Bits;


typedef struct _Ifx_SCU_LBISTCTRL0_Bits
{
    Ifx_UReg_32Bit LBISTREQ:1;
    Ifx_UReg_32Bit LBISTRES:1;
    Ifx_UReg_32Bit PATTERNS:18;
    Ifx_UReg_32Bit reserved_20:8;
    Ifx_UReg_32Bit LBISTDONE:1;
    Ifx_UReg_32Bit reserved_29:1;
    Ifx_UReg_32Bit LBISTERRINJ:1;
    Ifx_UReg_32Bit LBISTREQRED:1;
} Ifx_SCU_LBISTCTRL0_Bits;


typedef struct _Ifx_SCU_LBISTCTRL1_Bits
{
    Ifx_UReg_32Bit SEED:19;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit SPLITSH:3;
    Ifx_UReg_32Bit BODY:1;
    Ifx_UReg_32Bit LBISTFREQU:4;
} Ifx_SCU_LBISTCTRL1_Bits;


typedef struct _Ifx_SCU_LBISTCTRL2_Bits
{
    Ifx_UReg_32Bit LENGTH:12;
    Ifx_UReg_32Bit reserved_12:20;
} Ifx_SCU_LBISTCTRL2_Bits;


typedef struct _Ifx_SCU_LBISTCTRL3_Bits
{
    Ifx_UReg_32Bit SIGNATURE:32;
} Ifx_SCU_LBISTCTRL3_Bits;


typedef struct _Ifx_SCU_LCLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:14;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit LS0:1;
    Ifx_UReg_32Bit reserved_17:14;
    Ifx_UReg_32Bit LSEN0:1;
} Ifx_SCU_LCLCON0_Bits;


typedef struct _Ifx_SCU_LCLCON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:14;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit LS1:1;
    Ifx_UReg_32Bit reserved_17:14;
    Ifx_UReg_32Bit LSEN1:1;
} Ifx_SCU_LCLCON1_Bits;


typedef struct _Ifx_SCU_LCLTEST_Bits
{
    Ifx_UReg_32Bit LCLT0:1;
    Ifx_UReg_32Bit LCLT1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit PLCLT0:1;
    Ifx_UReg_32Bit PLCLT1:1;
    Ifx_UReg_32Bit reserved_18:1;
    Ifx_UReg_32Bit reserved_19:1;
    Ifx_UReg_32Bit reserved_20:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:10;
} Ifx_SCU_LCLTEST_Bits;


typedef struct _Ifx_SCU_MANID_Bits
{
    Ifx_UReg_32Bit DEPT:5;
    Ifx_UReg_32Bit MANUF:11;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_MANID_Bits;


typedef struct _Ifx_SCU_OMR_Bits
{
    Ifx_UReg_32Bit PS0:1;
    Ifx_UReg_32Bit PS1:1;
    Ifx_UReg_32Bit reserved_2:14;
    Ifx_UReg_32Bit PCL0:1;
    Ifx_UReg_32Bit PCL1:1;
    Ifx_UReg_32Bit reserved_18:14;
} Ifx_SCU_OMR_Bits;


typedef struct _Ifx_SCU_OSCCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PLLLV:1;
    Ifx_UReg_32Bit OSCRES:1;
    Ifx_UReg_32Bit GAINSEL:2;
    Ifx_UReg_32Bit MODE:2;
    Ifx_UReg_32Bit SHBY:1;
    Ifx_UReg_32Bit PLLHV:1;
    Ifx_UReg_32Bit HYSEN:1;
    Ifx_UReg_32Bit HYSCTL:2;
    Ifx_UReg_32Bit AMPCTL:2;
    Ifx_UReg_32Bit reserved_14:2;
    Ifx_UReg_32Bit OSCVAL:5;
    Ifx_UReg_32Bit reserved_21:2;
    Ifx_UReg_32Bit APREN:1;
    Ifx_UReg_32Bit CAP0EN:1;
    Ifx_UReg_32Bit CAP1EN:1;
    Ifx_UReg_32Bit CAP2EN:1;
    Ifx_UReg_32Bit CAP3EN:1;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_OSCCON_Bits;


typedef struct _Ifx_SCU_OUT_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_OUT_Bits;


typedef struct _Ifx_SCU_OVCCON_Bits
{
    Ifx_UReg_32Bit CSEL0:1;
    Ifx_UReg_32Bit CSEL1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit OVSTRT:1;
    Ifx_UReg_32Bit OVSTP:1;
    Ifx_UReg_32Bit DCINVAL:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit OVCONF:1;
    Ifx_UReg_32Bit POVCONF:1;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_OVCCON_Bits;


typedef struct _Ifx_SCU_OVCENABLE_Bits
{
    Ifx_UReg_32Bit OVEN0:1;
    Ifx_UReg_32Bit OVEN1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_OVCENABLE_Bits;


typedef struct _Ifx_SCU_PDISC_Bits
{
    Ifx_UReg_32Bit PDIS0:1;
    Ifx_UReg_32Bit PDIS1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_PDISC_Bits;


typedef struct _Ifx_SCU_PDR_Bits
{
    Ifx_UReg_32Bit PD0:2;
    Ifx_UReg_32Bit PL0:2;
    Ifx_UReg_32Bit PD1:2;
    Ifx_UReg_32Bit PL1:2;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_PDR_Bits;


typedef struct _Ifx_SCU_PDRR_Bits
{
    Ifx_UReg_32Bit PDR0:1;
    Ifx_UReg_32Bit PDR1:1;
    Ifx_UReg_32Bit PDR2:1;
    Ifx_UReg_32Bit PDR3:1;
    Ifx_UReg_32Bit PDR4:1;
    Ifx_UReg_32Bit PDR5:1;
    Ifx_UReg_32Bit PDR6:1;
    Ifx_UReg_32Bit PDR7:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_PDRR_Bits;


typedef struct _Ifx_SCU_PERPLLCON0_Bits
{
    Ifx_UReg_32Bit DIVBY:1;
    Ifx_UReg_32Bit reserved_1:8;
    Ifx_UReg_32Bit NDIV:7;
    Ifx_UReg_32Bit PLLPWD:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit RESLD:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit PDIV:3;
    Ifx_UReg_32Bit reserved_27:5;
} Ifx_SCU_PERPLLCON0_Bits;


typedef struct _Ifx_SCU_PERPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;
    Ifx_UReg_32Bit reserved_3:5;
    Ifx_UReg_32Bit K3DIV:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PERPLLCON1_Bits;


typedef struct _Ifx_SCU_PERPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PWDSTAT:1;
    Ifx_UReg_32Bit LOCK:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit K3RDY:1;
    Ifx_UReg_32Bit K2RDY:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit reserved_7:25;
} Ifx_SCU_PERPLLSTAT_Bits;


typedef struct _Ifx_SCU_PMCSR0_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR0_Bits;


typedef struct _Ifx_SCU_PMCSR1_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR1_Bits;


typedef struct _Ifx_SCU_PMCSR2_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR2_Bits;


typedef struct _Ifx_SCU_PMCSR3_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR3_Bits;


typedef struct _Ifx_SCU_PMCSR4_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR4_Bits;


typedef struct _Ifx_SCU_PMCSR5_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR5_Bits;


typedef struct _Ifx_SCU_PMSTAT0_Bits
{
    Ifx_UReg_32Bit CPU0:1;
    Ifx_UReg_32Bit CPU1:1;
    Ifx_UReg_32Bit CPU2:1;
    Ifx_UReg_32Bit CPU3:1;
    Ifx_UReg_32Bit CPU4:1;
    Ifx_UReg_32Bit CPU5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit CPU0LS:1;
    Ifx_UReg_32Bit CPU1LS:1;
    Ifx_UReg_32Bit CPU2LS:1;
    Ifx_UReg_32Bit CPU3LS:1;
    Ifx_UReg_32Bit reserved_20:12;
} Ifx_SCU_PMSTAT0_Bits;


typedef struct _Ifx_SCU_PMSWCR1_Bits
{
    Ifx_UReg_32Bit reserved_0:8;
    Ifx_UReg_32Bit CPUIDLSEL:3;
    Ifx_UReg_32Bit reserved_11:1;
    Ifx_UReg_32Bit IRADIS:1;
    Ifx_UReg_32Bit reserved_13:11;
    Ifx_UReg_32Bit CPUSEL:3;
    Ifx_UReg_32Bit STBYEVEN:1;
    Ifx_UReg_32Bit STBYEV:3;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_PMSWCR1_Bits;


typedef struct _Ifx_SCU_PMTRCSR0_Bits
{
    Ifx_UReg_32Bit LJTEN:1;
    Ifx_UReg_32Bit LJTOVEN:1;
    Ifx_UReg_32Bit LJTOVIEN:1;
    Ifx_UReg_32Bit LJTSTRT:1;
    Ifx_UReg_32Bit LJTSTP:1;
    Ifx_UReg_32Bit LJTCLR:1;
    Ifx_UReg_32Bit reserved_6:6;
    Ifx_UReg_32Bit SDSTEP:4;
    Ifx_UReg_32Bit VDTEN:1;
    Ifx_UReg_32Bit VDTOVEN:1;
    Ifx_UReg_32Bit VDTOVIEN:1;
    Ifx_UReg_32Bit VDTSTRT:1;
    Ifx_UReg_32Bit VDTSTP:1;
    Ifx_UReg_32Bit VDTCLR:1;
    Ifx_UReg_32Bit reserved_22:7;
    Ifx_UReg_32Bit LPSLPEN:1;
    Ifx_UReg_32Bit reserved_30:2;
} Ifx_SCU_PMTRCSR0_Bits;


typedef struct _Ifx_SCU_PMTRCSR1_Bits
{
    Ifx_UReg_32Bit LJTCV:16;
    Ifx_UReg_32Bit VDTCV:10;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_PMTRCSR1_Bits;


typedef struct _Ifx_SCU_PMTRCSR2_Bits
{
    Ifx_UReg_32Bit LDJMPREQ:2;
    Ifx_UReg_32Bit reserved_2:2;
    Ifx_UReg_32Bit LJTRUN:2;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit LJTOV:1;
    Ifx_UReg_32Bit reserved_9:3;
    Ifx_UReg_32Bit LJTOVCLR:1;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit LJTCNT:16;
} Ifx_SCU_PMTRCSR2_Bits;


typedef struct _Ifx_SCU_PMTRCSR3_Bits
{
    Ifx_UReg_32Bit VDROOPREQ:2;
    Ifx_UReg_32Bit reserved_2:2;
    Ifx_UReg_32Bit VDTRUN:2;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit VDTOV:1;
    Ifx_UReg_32Bit reserved_9:3;
    Ifx_UReg_32Bit VDTOVCLR:1;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit VDTCNT:10;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_PMTRCSR3_Bits;


typedef struct _Ifx_SCU_RSTCON_Bits
{
    Ifx_UReg_32Bit ESR0:2;
    Ifx_UReg_32Bit ESR1:2;
    Ifx_UReg_32Bit reserved_4:2;
    Ifx_UReg_32Bit SMU:2;
    Ifx_UReg_32Bit SW:2;
    Ifx_UReg_32Bit STM0:2;
    Ifx_UReg_32Bit STM1:2;
    Ifx_UReg_32Bit reserved_14:2;
    Ifx_UReg_32Bit reserved_16:2;
    Ifx_UReg_32Bit reserved_18:2;
    Ifx_UReg_32Bit reserved_20:2;
    Ifx_UReg_32Bit reserved_22:10;
} Ifx_SCU_RSTCON_Bits;


typedef struct _Ifx_SCU_RSTCON2_Bits
{
    Ifx_UReg_32Bit FRTO:1;
    Ifx_UReg_32Bit CLRC:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit CSSX:6;
    Ifx_UReg_32Bit reserved_13:1;
    Ifx_UReg_32Bit reserved_14:1;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit USRINFO:16;
} Ifx_SCU_RSTCON2_Bits;


typedef struct _Ifx_SCU_RSTCON3_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_RSTCON3_Bits;


typedef struct _Ifx_SCU_RSTSTAT_Bits
{
    Ifx_UReg_32Bit ESR0:1;
    Ifx_UReg_32Bit ESR1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit SMU:1;
    Ifx_UReg_32Bit SW:1;
    Ifx_UReg_32Bit STM0:1;
    Ifx_UReg_32Bit STM1:1;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit reserved_8:1;
    Ifx_UReg_32Bit reserved_9:1;
    Ifx_UReg_32Bit reserved_10:1;
    Ifx_UReg_32Bit reserved_11:5;
    Ifx_UReg_32Bit PORST:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit CB0:1;
    Ifx_UReg_32Bit CB1:1;
    Ifx_UReg_32Bit CB3:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:1;
    Ifx_UReg_32Bit EVRC:1;
    Ifx_UReg_32Bit EVR33:1;
    Ifx_UReg_32Bit SWD:1;
    Ifx_UReg_32Bit HSMS:1;
    Ifx_UReg_32Bit HSMA:1;
    Ifx_UReg_32Bit STBYR:1;
    Ifx_UReg_32Bit LBPORST:1;
    Ifx_UReg_32Bit LBTERM:1;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_RSTSTAT_Bits;


typedef struct _Ifx_SCU_SEICON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int ENDINIT:1;
    volatile unsigned int EPW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_SEICON0_Bits;


typedef struct _Ifx_SCU_SEICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_SEICON1_Bits;


typedef struct _Ifx_SCU_SEISR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_SEISR_Bits;


typedef struct _Ifx_SCU_STCON_Bits
{
    Ifx_UReg_32Bit reserved_0:13;
    Ifx_UReg_32Bit SFCBAE:1;
    Ifx_UReg_32Bit CFCBAE:1;
    Ifx_UReg_32Bit STP:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_STCON_Bits;


typedef struct _Ifx_SCU_STMEM1_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM1_Bits;


typedef struct _Ifx_SCU_STMEM2_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM2_Bits;


typedef struct _Ifx_SCU_STMEM3_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM3_Bits;


typedef struct _Ifx_SCU_STMEM4_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM4_Bits;


typedef struct _Ifx_SCU_STMEM5_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM5_Bits;


typedef struct _Ifx_SCU_STMEM6_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM6_Bits;


typedef struct _Ifx_SCU_STSTAT_Bits
{
    Ifx_UReg_32Bit HWCFG:8;
    Ifx_UReg_32Bit FTM:7;
    Ifx_UReg_32Bit MODE:1;
    Ifx_UReg_32Bit FCBAE:1;
    Ifx_UReg_32Bit LUDIS:1;
    Ifx_UReg_32Bit reserved_18:1;
    Ifx_UReg_32Bit TRSTL:1;
    Ifx_UReg_32Bit SPDEN:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:1;
    Ifx_UReg_32Bit reserved_23:1;
    Ifx_UReg_32Bit RAMINT:1;
    Ifx_UReg_32Bit reserved_25:3;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_STSTAT_Bits;


typedef struct _Ifx_SCU_SWAPCTRL_Bits
{
    Ifx_UReg_32Bit ADDRCFG:2;
    Ifx_UReg_32Bit SPARE:14;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SWAPCTRL_Bits;


typedef struct _Ifx_SCU_SWRSTCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit SWRSTREQ:1;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit reserved_8:8;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SWRSTCON_Bits;


typedef struct _Ifx_SCU_SYSCON_Bits
{
    Ifx_UReg_32Bit CCTRIG0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit RAMINTM:2;
    Ifx_UReg_32Bit SETLUDIS:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit DDC:1;
    Ifx_UReg_32Bit reserved_9:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SYSCON_Bits;


typedef struct _Ifx_SCU_SYSPLLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:2;
    Ifx_UReg_32Bit MODEN:1;
    Ifx_UReg_32Bit reserved_3:6;
    Ifx_UReg_32Bit NDIV:7;
    Ifx_UReg_32Bit PLLPWD:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit RESLD:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit PDIV:3;
    Ifx_UReg_32Bit reserved_27:3;
    Ifx_UReg_32Bit INSEL:2;
} Ifx_SCU_SYSPLLCON0_Bits;


typedef struct _Ifx_SCU_SYSPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;
    Ifx_UReg_32Bit reserved_3:29;
} Ifx_SCU_SYSPLLCON1_Bits;


typedef struct _Ifx_SCU_SYSPLLCON2_Bits
{
    Ifx_UReg_32Bit MODCFG:16;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SYSPLLCON2_Bits;


typedef struct _Ifx_SCU_SYSPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PWDSTAT:1;
    Ifx_UReg_32Bit LOCK:1;
    Ifx_UReg_32Bit reserved_3:2;
    Ifx_UReg_32Bit K2RDY:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit MODRUN:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_SYSPLLSTAT_Bits;


typedef struct _Ifx_SCU_TRAPCLR_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPCLR_Bits;


typedef struct _Ifx_SCU_TRAPDIS0_Bits
{
    Ifx_UReg_32Bit CPU0ESR0T:1;
    Ifx_UReg_32Bit CPU0ESR1T:1;
    Ifx_UReg_32Bit CPU0TRAP2T:1;
    Ifx_UReg_32Bit CPU0SMUT:1;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit CPU1ESR0T:1;
    Ifx_UReg_32Bit CPU1ESR1T:1;
    Ifx_UReg_32Bit CPU1TRAP2T:1;
    Ifx_UReg_32Bit CPU1SMUT:1;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit reserved_16:4;
    Ifx_UReg_32Bit reserved_20:4;
    Ifx_UReg_32Bit reserved_24:4;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_TRAPDIS0_Bits;


typedef struct _Ifx_SCU_TRAPDIS1_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_TRAPDIS1_Bits;


typedef struct _Ifx_SCU_TRAPSET_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPSET_Bits;


typedef struct _Ifx_SCU_TRAPSTAT_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPSTAT_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTCPU_CON0_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit UR:1;
    Ifx_UReg_32Bit PAR:1;
    Ifx_UReg_32Bit TCR:1;
    Ifx_UReg_32Bit TCTR:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_WDTCPU_CON1_Bits;


typedef struct _Ifx_SCU_WDTCPU_SR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit US:1;
    Ifx_UReg_32Bit PAS:1;
    Ifx_UReg_32Bit TCS:1;
    Ifx_UReg_32Bit TCT:7;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_WDTCPU_SR_Bits;


typedef struct _Ifx_SCU_WDTS_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTS_CON0_Bits;


typedef struct _Ifx_SCU_WDTS_CON1_Bits
{
    Ifx_UReg_32Bit CLRIRF:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit UR:1;
    Ifx_UReg_32Bit PAR:1;
    Ifx_UReg_32Bit TCR:1;
    Ifx_UReg_32Bit TCTR:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_WDTS_CON1_Bits;


typedef struct _Ifx_SCU_WDTS_SR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit US:1;
    Ifx_UReg_32Bit PAS:1;
    Ifx_UReg_32Bit TCS:1;
    Ifx_UReg_32Bit TCT:7;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_WDTS_SR_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN00_Bits B;
} Ifx_SCU_ACCEN00;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN01_Bits B;
} Ifx_SCU_ACCEN01;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN10_Bits B;
} Ifx_SCU_ACCEN10;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN11_Bits B;
} Ifx_SCU_ACCEN11;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ARSTDIS_Bits B;
} Ifx_SCU_ARSTDIS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON0_Bits B;
} Ifx_SCU_CCUCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON1_Bits B;
} Ifx_SCU_CCUCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON2_Bits B;
} Ifx_SCU_CCUCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON3_Bits B;
} Ifx_SCU_CCUCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON4_Bits B;
} Ifx_SCU_CCUCON4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON5_Bits B;
} Ifx_SCU_CCUCON5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON6_Bits B;
} Ifx_SCU_CCUCON6;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON7_Bits B;
} Ifx_SCU_CCUCON7;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CHIPID_Bits B;
} Ifx_SCU_CHIPID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_DTSCLIM_Bits B;
} Ifx_SCU_DTSCLIM;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_DTSCSTAT_Bits B;
} Ifx_SCU_DTSCSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICON0_Bits B;
} Ifx_SCU_EICON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICON1_Bits B;
} Ifx_SCU_EICON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICR_Bits B;
} Ifx_SCU_EICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EIFILT_Bits B;
} Ifx_SCU_EIFILT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EIFR_Bits B;
} Ifx_SCU_EIFR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EISR_Bits B;
} Ifx_SCU_EISR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EMSR_Bits B;
} Ifx_SCU_EMSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EMSSW_Bits B;
} Ifx_SCU_EMSSW;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ESRCFGX_ESRCFGX_Bits B;
} Ifx_SCU_ESRCFGX_ESRCFGX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ESROCFG_Bits B;
} Ifx_SCU_ESROCFG;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EXTCON_Bits B;
} Ifx_SCU_EXTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_FDR_Bits B;
} Ifx_SCU_FDR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_FMR_Bits B;
} Ifx_SCU_FMR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ID_Bits B;
} Ifx_SCU_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IGCR_Bits B;
} Ifx_SCU_IGCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IN_Bits B;
} Ifx_SCU_IN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IOCR_Bits B;
} Ifx_SCU_IOCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL0_Bits B;
} Ifx_SCU_LBISTCTRL0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL1_Bits B;
} Ifx_SCU_LBISTCTRL1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL2_Bits B;
} Ifx_SCU_LBISTCTRL2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL3_Bits B;
} Ifx_SCU_LBISTCTRL3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLCON0_Bits B;
} Ifx_SCU_LCLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLCON1_Bits B;
} Ifx_SCU_LCLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLTEST_Bits B;
} Ifx_SCU_LCLTEST;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_MANID_Bits B;
} Ifx_SCU_MANID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OMR_Bits B;
} Ifx_SCU_OMR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OSCCON_Bits B;
} Ifx_SCU_OSCCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OUT_Bits B;
} Ifx_SCU_OUT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OVCCON_Bits B;
} Ifx_SCU_OVCCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OVCENABLE_Bits B;
} Ifx_SCU_OVCENABLE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDISC_Bits B;
} Ifx_SCU_PDISC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDR_Bits B;
} Ifx_SCU_PDR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDRR_Bits B;
} Ifx_SCU_PDRR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLCON0_Bits B;
} Ifx_SCU_PERPLLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLCON1_Bits B;
} Ifx_SCU_PERPLLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLSTAT_Bits B;
} Ifx_SCU_PERPLLSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR0_Bits B;
} Ifx_SCU_PMCSR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR1_Bits B;
} Ifx_SCU_PMCSR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR2_Bits B;
} Ifx_SCU_PMCSR2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR3_Bits B;
} Ifx_SCU_PMCSR3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR4_Bits B;
} Ifx_SCU_PMCSR4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR5_Bits B;
} Ifx_SCU_PMCSR5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMSTAT0_Bits B;
} Ifx_SCU_PMSTAT0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMSWCR1_Bits B;
} Ifx_SCU_PMSWCR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR0_Bits B;
} Ifx_SCU_PMTRCSR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR1_Bits B;
} Ifx_SCU_PMTRCSR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR2_Bits B;
} Ifx_SCU_PMTRCSR2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR3_Bits B;
} Ifx_SCU_PMTRCSR3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON_Bits B;
} Ifx_SCU_RSTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON2_Bits B;
} Ifx_SCU_RSTCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON3_Bits B;
} Ifx_SCU_RSTCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTSTAT_Bits B;
} Ifx_SCU_RSTSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEICON0_Bits B;
} Ifx_SCU_SEICON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEICON1_Bits B;
} Ifx_SCU_SEICON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEISR_Bits B;
} Ifx_SCU_SEISR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STCON_Bits B;
} Ifx_SCU_STCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM1_Bits B;
} Ifx_SCU_STMEM1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM2_Bits B;
} Ifx_SCU_STMEM2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM3_Bits B;
} Ifx_SCU_STMEM3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM4_Bits B;
} Ifx_SCU_STMEM4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM5_Bits B;
} Ifx_SCU_STMEM5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM6_Bits B;
} Ifx_SCU_STMEM6;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STSTAT_Bits B;
} Ifx_SCU_STSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SWAPCTRL_Bits B;
} Ifx_SCU_SWAPCTRL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SWRSTCON_Bits B;
} Ifx_SCU_SWRSTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSCON_Bits B;
} Ifx_SCU_SYSCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON0_Bits B;
} Ifx_SCU_SYSPLLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON1_Bits B;
} Ifx_SCU_SYSPLLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON2_Bits B;
} Ifx_SCU_SYSPLLCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLSTAT_Bits B;
} Ifx_SCU_SYSPLLSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPCLR_Bits B;
} Ifx_SCU_TRAPCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPDIS0_Bits B;
} Ifx_SCU_TRAPDIS0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPDIS1_Bits B;
} Ifx_SCU_TRAPDIS1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPSET_Bits B;
} Ifx_SCU_TRAPSET;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPSTAT_Bits B;
} Ifx_SCU_TRAPSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_CON0_Bits B;
} Ifx_SCU_WDTCPU_CON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_CON1_Bits B;
} Ifx_SCU_WDTCPU_CON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_SR_Bits B;
} Ifx_SCU_WDTCPU_SR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_CON0_Bits B;
} Ifx_SCU_WDTS_CON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_CON1_Bits B;
} Ifx_SCU_WDTS_CON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_SR_Bits B;
} Ifx_SCU_WDTS_SR;
# 2094 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_ESRCFGX
{
       Ifx_SCU_ESRCFGX_ESRCFGX ESRCFGX;
} Ifx_SCU_ESRCFGX;
# 2112 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_WDTCPU
{
       Ifx_SCU_WDTCPU_CON0 CON0;
       Ifx_SCU_WDTCPU_CON1 CON1;
       Ifx_SCU_WDTCPU_SR SR;
} Ifx_SCU_WDTCPU;
# 2132 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_WDTS
{
       Ifx_SCU_WDTS_CON0 CON0;
       Ifx_SCU_WDTS_CON1 CON1;
       Ifx_SCU_WDTS_SR SR;
} Ifx_SCU_WDTS;
# 2152 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU
{
       Ifx_UReg_8Bit reserved_0[8];
       Ifx_SCU_ID ID;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_SCU_OSCCON OSCCON;
       Ifx_SCU_SYSPLLSTAT SYSPLLSTAT;
       Ifx_SCU_SYSPLLCON0 SYSPLLCON0;
       Ifx_SCU_SYSPLLCON1 SYSPLLCON1;
       Ifx_SCU_SYSPLLCON2 SYSPLLCON2;
       Ifx_SCU_PERPLLSTAT PERPLLSTAT;
       Ifx_SCU_PERPLLCON0 PERPLLCON0;
       Ifx_SCU_PERPLLCON1 PERPLLCON1;
       Ifx_SCU_CCUCON0 CCUCON0;
       Ifx_SCU_CCUCON1 CCUCON1;
       Ifx_SCU_FDR FDR;
       Ifx_SCU_EXTCON EXTCON;
       Ifx_SCU_CCUCON2 CCUCON2;
       Ifx_SCU_CCUCON3 CCUCON3;
       Ifx_SCU_CCUCON4 CCUCON4;
       Ifx_SCU_CCUCON5 CCUCON5;
       Ifx_SCU_RSTSTAT RSTSTAT;
       Ifx_UReg_8Bit reserved_54[4];
       Ifx_SCU_RSTCON RSTCON;
       Ifx_SCU_ARSTDIS ARSTDIS;
       Ifx_SCU_SWRSTCON SWRSTCON;
       Ifx_SCU_RSTCON2 RSTCON2;
       Ifx_SCU_RSTCON3 RSTCON3;
       Ifx_UReg_8Bit reserved_6C[4];
       Ifx_SCU_ESRCFGX ESRCFGX[2];
       Ifx_SCU_ESROCFG ESROCFG;
       Ifx_SCU_SYSCON SYSCON;
       Ifx_SCU_CCUCON6 CCUCON6;
       Ifx_SCU_CCUCON7 CCUCON7;
       Ifx_UReg_8Bit reserved_88[20];
       Ifx_SCU_PDR PDR;
       Ifx_SCU_IOCR IOCR;
       Ifx_SCU_OUT OUT;
       Ifx_SCU_OMR OMR;
       Ifx_SCU_IN IN;
       Ifx_UReg_8Bit reserved_B0[16];
       Ifx_SCU_STSTAT STSTAT;
       Ifx_SCU_STCON STCON;
       Ifx_SCU_PMCSR0 PMCSR0;
       Ifx_SCU_PMCSR1 PMCSR1;
       Ifx_SCU_PMCSR2 PMCSR2;
       Ifx_SCU_PMCSR3 PMCSR3;
       Ifx_SCU_PMCSR4 PMCSR4;
       Ifx_SCU_PMCSR5 PMCSR5;
       Ifx_UReg_8Bit reserved_E0[4];
       Ifx_SCU_PMSTAT0 PMSTAT0;
       Ifx_SCU_PMSWCR1 PMSWCR1;
       Ifx_UReg_8Bit reserved_EC[16];
       Ifx_SCU_EMSR EMSR;
       Ifx_SCU_EMSSW EMSSW;
       Ifx_SCU_DTSCSTAT DTSCSTAT;
       Ifx_SCU_DTSCLIM DTSCLIM;
       Ifx_UReg_8Bit reserved_10C[20];
       Ifx_SCU_TRAPDIS1 TRAPDIS1;
       Ifx_SCU_TRAPSTAT TRAPSTAT;
       Ifx_SCU_TRAPSET TRAPSET;
       Ifx_SCU_TRAPCLR TRAPCLR;
       Ifx_SCU_TRAPDIS0 TRAPDIS0;
       Ifx_SCU_LCLCON0 LCLCON0;
       Ifx_SCU_LCLCON1 LCLCON1;
       Ifx_SCU_LCLTEST LCLTEST;
       Ifx_SCU_CHIPID CHIPID;
       Ifx_SCU_MANID MANID;
       Ifx_UReg_8Bit reserved_148[4];
       Ifx_SCU_SWAPCTRL SWAPCTRL;
       Ifx_UReg_8Bit reserved_150[20];
       Ifx_SCU_LBISTCTRL0 LBISTCTRL0;
       Ifx_SCU_LBISTCTRL1 LBISTCTRL1;
       Ifx_SCU_LBISTCTRL2 LBISTCTRL2;
       Ifx_SCU_LBISTCTRL3 LBISTCTRL3;
       Ifx_UReg_8Bit reserved_174[16];
       Ifx_SCU_STMEM1 STMEM1;
       Ifx_SCU_STMEM2 STMEM2;
       Ifx_SCU_PDISC PDISC;
       Ifx_UReg_8Bit reserved_190[8];
       Ifx_SCU_PMTRCSR0 PMTRCSR0;
       Ifx_SCU_PMTRCSR1 PMTRCSR1;
       Ifx_SCU_PMTRCSR2 PMTRCSR2;
       Ifx_SCU_PMTRCSR3 PMTRCSR3;
       Ifx_UReg_8Bit reserved_1A8[24];
       Ifx_SCU_STMEM3 STMEM3;
       Ifx_SCU_STMEM4 STMEM4;
       Ifx_SCU_STMEM5 STMEM5;
       Ifx_SCU_STMEM6 STMEM6;
       Ifx_UReg_8Bit reserved_1D0[16];
       Ifx_SCU_OVCENABLE OVCENABLE;
       Ifx_SCU_OVCCON OVCCON;
       Ifx_UReg_8Bit reserved_1E8[36];
       Ifx_SCU_EIFILT EIFILT;
       Ifx_SCU_EICR EICR[4];
       Ifx_SCU_EIFR EIFR;
       Ifx_SCU_FMR FMR;
       Ifx_SCU_PDRR PDRR;
       Ifx_SCU_IGCR IGCR[4];
       Ifx_UReg_8Bit reserved_23C[16];
       Ifx_SCU_WDTCPU WDTCPU[2];
       Ifx_UReg_8Bit reserved_264[56];
       Ifx_SCU_EICON0 EICON0;
       Ifx_SCU_EICON1 EICON1;
       Ifx_SCU_EISR EISR;
       Ifx_SCU_WDTS WDTS;
       Ifx_SCU_SEICON0 SEICON0;
       Ifx_SCU_SEICON1 SEICON1;
       Ifx_SCU_SEISR SEISR;
       Ifx_UReg_8Bit reserved_2C0[304];
       Ifx_SCU_ACCEN11 ACCEN11;
       Ifx_SCU_ACCEN10 ACCEN10;
       Ifx_SCU_ACCEN01 ACCEN01;
       Ifx_SCU_ACCEN00 ACCEN00;
} Ifx_SCU;
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h" 2
# 67 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define MODULE_SCU ((*(Ifx_SCU*)0xF0036000u))
# 76 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define SCU_ID (*(volatile Ifx_SCU_ID*)0xF0036008u)


#define SCU_OSCCON (*(volatile Ifx_SCU_OSCCON*)0xF0036010u)


#define SCU_SYSPLLSTAT (*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u)


#define SCU_SYSPLLCON0 (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u)


#define SCU_SYSPLLCON1 (*(volatile Ifx_SCU_SYSPLLCON1*)0xF003601Cu)


#define SCU_SYSPLLCON2 (*(volatile Ifx_SCU_SYSPLLCON2*)0xF0036020u)


#define SCU_PERPLLSTAT (*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u)


#define SCU_PERPLLCON0 (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u)


#define SCU_PERPLLCON1 (*(volatile Ifx_SCU_PERPLLCON1*)0xF003602Cu)


#define SCU_CCUCON0 (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u)


#define SCU_CCUCON1 (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u)


#define SCU_FDR (*(volatile Ifx_SCU_FDR*)0xF0036038u)


#define SCU_EXTCON (*(volatile Ifx_SCU_EXTCON*)0xF003603Cu)


#define SCU_CCUCON2 (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u)


#define SCU_CCUCON3 (*(volatile Ifx_SCU_CCUCON3*)0xF0036044u)


#define SCU_CCUCON4 (*(volatile Ifx_SCU_CCUCON4*)0xF0036048u)


#define SCU_CCUCON5 (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu)


#define SCU_RSTSTAT (*(volatile Ifx_SCU_RSTSTAT*)0xF0036050u)


#define SCU_RSTCON (*(volatile Ifx_SCU_RSTCON*)0xF0036058u)


#define SCU_ARSTDIS (*(volatile Ifx_SCU_ARSTDIS*)0xF003605Cu)


#define SCU_SWRSTCON (*(volatile Ifx_SCU_SWRSTCON*)0xF0036060u)


#define SCU_RSTCON2 (*(volatile Ifx_SCU_RSTCON2*)0xF0036064u)


#define SCU_RSTCON3 (*(volatile Ifx_SCU_RSTCON3*)0xF0036068u)


#define SCU_ESRCFGX0_ESRCFGX (*(volatile Ifx_SCU_ESRCFGX_ESRCFGX*)0xF0036070u)



#define SCU_ESRCFG0 (SCU_ESRCFGX0_ESRCFGX)


#define SCU_ESRCFGX1_ESRCFGX (*(volatile Ifx_SCU_ESRCFGX_ESRCFGX*)0xF0036074u)



#define SCU_ESRCFG1 (SCU_ESRCFGX1_ESRCFGX)


#define SCU_ESROCFG (*(volatile Ifx_SCU_ESROCFG*)0xF0036078u)


#define SCU_SYSCON (*(volatile Ifx_SCU_SYSCON*)0xF003607Cu)


#define SCU_CCUCON6 (*(volatile Ifx_SCU_CCUCON6*)0xF0036080u)


#define SCU_CCUCON7 (*(volatile Ifx_SCU_CCUCON7*)0xF0036084u)


#define SCU_PDR (*(volatile Ifx_SCU_PDR*)0xF003609Cu)


#define SCU_IOCR (*(volatile Ifx_SCU_IOCR*)0xF00360A0u)


#define SCU_OUT (*(volatile Ifx_SCU_OUT*)0xF00360A4u)


#define SCU_OMR (*(volatile Ifx_SCU_OMR*)0xF00360A8u)


#define SCU_IN (*(volatile Ifx_SCU_IN*)0xF00360ACu)


#define SCU_STSTAT (*(volatile Ifx_SCU_STSTAT*)0xF00360C0u)


#define SCU_STCON (*(volatile Ifx_SCU_STCON*)0xF00360C4u)


#define SCU_PMCSR0 (*(volatile Ifx_SCU_PMCSR0*)0xF00360C8u)


#define SCU_PMCSR1 (*(volatile Ifx_SCU_PMCSR1*)0xF00360CCu)


#define SCU_PMCSR2 (*(volatile Ifx_SCU_PMCSR2*)0xF00360D0u)


#define SCU_PMCSR3 (*(volatile Ifx_SCU_PMCSR3*)0xF00360D4u)


#define SCU_PMCSR4 (*(volatile Ifx_SCU_PMCSR4*)0xF00360D8u)


#define SCU_PMCSR5 (*(volatile Ifx_SCU_PMCSR5*)0xF00360DCu)


#define SCU_PMSTAT0 (*(volatile Ifx_SCU_PMSTAT0*)0xF00360E4u)


#define SCU_PMSWCR1 (*(volatile Ifx_SCU_PMSWCR1*)0xF00360E8u)


#define SCU_EMSR (*(volatile Ifx_SCU_EMSR*)0xF00360FCu)


#define SCU_EMSSW (*(volatile Ifx_SCU_EMSSW*)0xF0036100u)


#define SCU_DTSCSTAT (*(volatile Ifx_SCU_DTSCSTAT*)0xF0036104u)


#define SCU_DTSCLIM (*(volatile Ifx_SCU_DTSCLIM*)0xF0036108u)


#define SCU_TRAPDIS1 (*(volatile Ifx_SCU_TRAPDIS1*)0xF0036120u)


#define SCU_TRAPSTAT (*(volatile Ifx_SCU_TRAPSTAT*)0xF0036124u)


#define SCU_TRAPSET (*(volatile Ifx_SCU_TRAPSET*)0xF0036128u)


#define SCU_TRAPCLR (*(volatile Ifx_SCU_TRAPCLR*)0xF003612Cu)


#define SCU_TRAPDIS0 (*(volatile Ifx_SCU_TRAPDIS0*)0xF0036130u)


#define SCU_LCLCON0 (*(volatile Ifx_SCU_LCLCON0*)0xF0036134u)


#define SCU_LCLCON1 (*(volatile Ifx_SCU_LCLCON1*)0xF0036138u)


#define SCU_LCLTEST (*(volatile Ifx_SCU_LCLTEST*)0xF003613Cu)


#define SCU_CHIPID (*(volatile Ifx_SCU_CHIPID*)0xF0036140u)


#define SCU_MANID (*(volatile Ifx_SCU_MANID*)0xF0036144u)


#define SCU_SWAPCTRL (*(volatile Ifx_SCU_SWAPCTRL*)0xF003614Cu)


#define SCU_LBISTCTRL0 (*(volatile Ifx_SCU_LBISTCTRL0*)0xF0036164u)


#define SCU_LBISTCTRL1 (*(volatile Ifx_SCU_LBISTCTRL1*)0xF0036168u)


#define SCU_LBISTCTRL2 (*(volatile Ifx_SCU_LBISTCTRL2*)0xF003616Cu)


#define SCU_LBISTCTRL3 (*(volatile Ifx_SCU_LBISTCTRL3*)0xF0036170u)


#define SCU_STMEM1 (*(volatile Ifx_SCU_STMEM1*)0xF0036184u)


#define SCU_STMEM2 (*(volatile Ifx_SCU_STMEM2*)0xF0036188u)


#define SCU_PDISC (*(volatile Ifx_SCU_PDISC*)0xF003618Cu)


#define SCU_PMTRCSR0 (*(volatile Ifx_SCU_PMTRCSR0*)0xF0036198u)


#define SCU_PMTRCSR1 (*(volatile Ifx_SCU_PMTRCSR1*)0xF003619Cu)


#define SCU_PMTRCSR2 (*(volatile Ifx_SCU_PMTRCSR2*)0xF00361A0u)


#define SCU_PMTRCSR3 (*(volatile Ifx_SCU_PMTRCSR3*)0xF00361A4u)


#define SCU_STMEM3 (*(volatile Ifx_SCU_STMEM3*)0xF00361C0u)


#define SCU_STMEM4 (*(volatile Ifx_SCU_STMEM4*)0xF00361C4u)


#define SCU_STMEM5 (*(volatile Ifx_SCU_STMEM5*)0xF00361C8u)


#define SCU_STMEM6 (*(volatile Ifx_SCU_STMEM6*)0xF00361CCu)


#define SCU_OVCENABLE (*(volatile Ifx_SCU_OVCENABLE*)0xF00361E0u)


#define SCU_OVCCON (*(volatile Ifx_SCU_OVCCON*)0xF00361E4u)


#define SCU_EIFILT (*(volatile Ifx_SCU_EIFILT*)0xF003620Cu)


#define SCU_EICR0 (*(volatile Ifx_SCU_EICR*)0xF0036210u)


#define SCU_EICR1 (*(volatile Ifx_SCU_EICR*)0xF0036214u)


#define SCU_EICR2 (*(volatile Ifx_SCU_EICR*)0xF0036218u)


#define SCU_EICR3 (*(volatile Ifx_SCU_EICR*)0xF003621Cu)


#define SCU_EIFR (*(volatile Ifx_SCU_EIFR*)0xF0036220u)


#define SCU_FMR (*(volatile Ifx_SCU_FMR*)0xF0036224u)


#define SCU_PDRR (*(volatile Ifx_SCU_PDRR*)0xF0036228u)


#define SCU_IGCR0 (*(volatile Ifx_SCU_IGCR*)0xF003622Cu)


#define SCU_IGCR1 (*(volatile Ifx_SCU_IGCR*)0xF0036230u)


#define SCU_IGCR2 (*(volatile Ifx_SCU_IGCR*)0xF0036234u)


#define SCU_IGCR3 (*(volatile Ifx_SCU_IGCR*)0xF0036238u)


#define SCU_WDTCPU0_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF003624Cu)



#define SCU_WDTCPU0CON0 (SCU_WDTCPU0_CON0)


#define SCU_WDTCPU0_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF0036250u)



#define SCU_WDTCPU0CON1 (SCU_WDTCPU0_CON1)


#define SCU_WDTCPU0_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036254u)



#define SCU_WDTCPU0SR (SCU_WDTCPU0_SR)


#define SCU_WDTCPU1_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF0036258u)



#define SCU_WDTCPU1CON0 (SCU_WDTCPU1_CON0)


#define SCU_WDTCPU1_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF003625Cu)



#define SCU_WDTCPU1CON1 (SCU_WDTCPU1_CON1)


#define SCU_WDTCPU1_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036260u)



#define SCU_WDTCPU1SR (SCU_WDTCPU1_SR)


#define SCU_EICON0 (*(volatile Ifx_SCU_EICON0*)0xF003629Cu)


#define SCU_EICON1 (*(volatile Ifx_SCU_EICON1*)0xF00362A0u)


#define SCU_EISR (*(volatile Ifx_SCU_EISR*)0xF00362A4u)


#define SCU_WDTS_CON0 (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u)



#define SCU_WDTSCON0 (SCU_WDTS_CON0)


#define SCU_WDTS_CON1 (*(volatile Ifx_SCU_WDTS_CON1*)0xF00362ACu)



#define SCU_WDTSCON1 (SCU_WDTS_CON1)


#define SCU_WDTS_SR (*(volatile Ifx_SCU_WDTS_SR*)0xF00362B0u)



#define SCU_WDTSSR (SCU_WDTS_SR)


#define SCU_SEICON0 (*(volatile Ifx_SCU_SEICON0*)0xF00362B4u)


#define SCU_SEICON1 (*(volatile Ifx_SCU_SEICON1*)0xF00362B8u)


#define SCU_SEISR (*(volatile Ifx_SCU_SEISR*)0xF00362BCu)


#define SCU_ACCEN11 (*(volatile Ifx_SCU_ACCEN11*)0xF00363F0u)


#define SCU_ACCEN10 (*(volatile Ifx_SCU_ACCEN10*)0xF00363F4u)


#define SCU_ACCEN01 (*(volatile Ifx_SCU_ACCEN01*)0xF00363F8u)


#define SCU_ACCEN00 (*(volatile Ifx_SCU_ACCEN00*)0xF00363FCu)
# 70 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h" 1
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define IFXSTM_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
#define IFXSTM_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
typedef struct _Ifx_STM_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_STM_ACCEN0_Bits;


typedef struct _Ifx_STM_ACCEN1_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_STM_ACCEN1_Bits;


typedef struct _Ifx_STM_CAP_Bits
{
    Ifx_UReg_32Bit STMCAP_63_32:32;
} Ifx_STM_CAP_Bits;


typedef struct _Ifx_STM_CAPSV_Bits
{
    Ifx_UReg_32Bit STMCAP_63_32:32;
} Ifx_STM_CAPSV_Bits;


typedef struct _Ifx_STM_CLC_Bits
{
    Ifx_UReg_32Bit DISR:1;
    Ifx_UReg_32Bit DISS:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit EDIS:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_STM_CLC_Bits;


typedef struct _Ifx_STM_CMCON_Bits
{
    Ifx_UReg_32Bit MSIZE0:5;
    Ifx_UReg_32Bit reserved_5:3;
    Ifx_UReg_32Bit MSTART0:5;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit MSIZE1:5;
    Ifx_UReg_32Bit reserved_21:3;
    Ifx_UReg_32Bit MSTART1:5;
    Ifx_UReg_32Bit reserved_29:3;
} Ifx_STM_CMCON_Bits;


typedef struct _Ifx_STM_CMP_Bits
{
    Ifx_UReg_32Bit CMPVAL:32;
} Ifx_STM_CMP_Bits;


typedef struct _Ifx_STM_ICR_Bits
{
    Ifx_UReg_32Bit CMP0EN:1;
    Ifx_UReg_32Bit CMP0IR:1;
    Ifx_UReg_32Bit CMP0OS:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit CMP1EN:1;
    Ifx_UReg_32Bit CMP1IR:1;
    Ifx_UReg_32Bit CMP1OS:1;
    Ifx_UReg_32Bit reserved_7:25;
} Ifx_STM_ICR_Bits;


typedef struct _Ifx_STM_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;
    Ifx_UReg_32Bit MODTYPE:8;
    Ifx_UReg_32Bit MODNUM:16;
} Ifx_STM_ID_Bits;


typedef struct _Ifx_STM_ISCR_Bits
{
    Ifx_UReg_32Bit CMP0IRR:1;
    Ifx_UReg_32Bit CMP0IRS:1;
    Ifx_UReg_32Bit CMP1IRR:1;
    Ifx_UReg_32Bit CMP1IRS:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_STM_ISCR_Bits;


typedef struct _Ifx_STM_KRST0_Bits
{
    Ifx_UReg_32Bit RST:1;
    Ifx_UReg_32Bit RSTSTAT:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_STM_KRST0_Bits;


typedef struct _Ifx_STM_KRST1_Bits
{
    Ifx_UReg_32Bit RST:1;
    Ifx_UReg_32Bit reserved_1:31;
} Ifx_STM_KRST1_Bits;


typedef struct _Ifx_STM_KRSTCLR_Bits
{
    Ifx_UReg_32Bit CLR:1;
    Ifx_UReg_32Bit reserved_1:31;
} Ifx_STM_KRSTCLR_Bits;


typedef struct _Ifx_STM_OCS_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit reserved_3:21;
    Ifx_UReg_32Bit SUS:4;
    Ifx_UReg_32Bit SUS_P:1;
    Ifx_UReg_32Bit SUSSTA:1;
    Ifx_UReg_32Bit reserved_30:2;
} Ifx_STM_OCS_Bits;


typedef struct _Ifx_STM_TIM0_Bits
{
    Ifx_UReg_32Bit STM_31_0:32;
} Ifx_STM_TIM0_Bits;


typedef struct _Ifx_STM_TIM0SV_Bits
{
    Ifx_UReg_32Bit STM_31_0:32;
} Ifx_STM_TIM0SV_Bits;


typedef struct _Ifx_STM_TIM1_Bits
{
    Ifx_UReg_32Bit STM_35_4:32;
} Ifx_STM_TIM1_Bits;


typedef struct _Ifx_STM_TIM2_Bits
{
    Ifx_UReg_32Bit STM_39_8:32;
} Ifx_STM_TIM2_Bits;


typedef struct _Ifx_STM_TIM3_Bits
{
    Ifx_UReg_32Bit STM_43_12:32;
} Ifx_STM_TIM3_Bits;


typedef struct _Ifx_STM_TIM4_Bits
{
    Ifx_UReg_32Bit STM_47_16:32;
} Ifx_STM_TIM4_Bits;


typedef struct _Ifx_STM_TIM5_Bits
{
    Ifx_UReg_32Bit STM_51_20:32;
} Ifx_STM_TIM5_Bits;


typedef struct _Ifx_STM_TIM6_Bits
{
    Ifx_UReg_32Bit STM_63_32:32;
} Ifx_STM_TIM6_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ACCEN0_Bits B;
} Ifx_STM_ACCEN0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ACCEN1_Bits B;
} Ifx_STM_ACCEN1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CAP_Bits B;
} Ifx_STM_CAP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CAPSV_Bits B;
} Ifx_STM_CAPSV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CLC_Bits B;
} Ifx_STM_CLC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CMCON_Bits B;
} Ifx_STM_CMCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CMP_Bits B;
} Ifx_STM_CMP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ICR_Bits B;
} Ifx_STM_ICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ID_Bits B;
} Ifx_STM_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ISCR_Bits B;
} Ifx_STM_ISCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRST0_Bits B;
} Ifx_STM_KRST0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRST1_Bits B;
} Ifx_STM_KRST1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRSTCLR_Bits B;
} Ifx_STM_KRSTCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_OCS_Bits B;
} Ifx_STM_OCS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM0_Bits B;
} Ifx_STM_TIM0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM0SV_Bits B;
} Ifx_STM_TIM0SV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM1_Bits B;
} Ifx_STM_TIM1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM2_Bits B;
} Ifx_STM_TIM2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM3_Bits B;
} Ifx_STM_TIM3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM4_Bits B;
} Ifx_STM_TIM4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM5_Bits B;
} Ifx_STM_TIM5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM6_Bits B;
} Ifx_STM_TIM6;
# 454 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
typedef volatile struct _Ifx_STM
{
       Ifx_STM_CLC CLC;
       Ifx_UReg_8Bit reserved_4[4];
       Ifx_STM_ID ID;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_STM_TIM0 TIM0;
       Ifx_STM_TIM1 TIM1;
       Ifx_STM_TIM2 TIM2;
       Ifx_STM_TIM3 TIM3;
       Ifx_STM_TIM4 TIM4;
       Ifx_STM_TIM5 TIM5;
       Ifx_STM_TIM6 TIM6;
       Ifx_STM_CAP CAP;
       Ifx_STM_CMP CMP[2];
       Ifx_STM_CMCON CMCON;
       Ifx_STM_ICR ICR;
       Ifx_STM_ISCR ISCR;
       Ifx_UReg_8Bit reserved_44[12];
       Ifx_STM_TIM0SV TIM0SV;
       Ifx_STM_CAPSV CAPSV;
       Ifx_UReg_8Bit reserved_58[144];
       Ifx_STM_OCS OCS;
       Ifx_STM_KRSTCLR KRSTCLR;
       Ifx_STM_KRST1 KRST1;
       Ifx_STM_KRST0 KRST0;
       Ifx_STM_ACCEN1 ACCEN1;
       Ifx_STM_ACCEN0 ACCEN0;
} Ifx_STM;
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h" 2
# 70 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define MODULE_STM0 ((*(Ifx_STM*)0xF0001000u))
#define MODULE_STM1 ((*(Ifx_STM*)0xF0001100u))
# 80 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define STM0_CLC (*(volatile Ifx_STM_CLC*)0xF0001000u)


#define STM0_ID (*(volatile Ifx_STM_ID*)0xF0001008u)


#define STM0_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0001010u)


#define STM0_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0001014u)


#define STM0_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0001018u)


#define STM0_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000101Cu)


#define STM0_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0001020u)


#define STM0_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0001024u)


#define STM0_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0001028u)


#define STM0_CAP (*(volatile Ifx_STM_CAP*)0xF000102Cu)


#define STM0_CMP0 (*(volatile Ifx_STM_CMP*)0xF0001030u)


#define STM0_CMP1 (*(volatile Ifx_STM_CMP*)0xF0001034u)


#define STM0_CMCON (*(volatile Ifx_STM_CMCON*)0xF0001038u)


#define STM0_ICR (*(volatile Ifx_STM_ICR*)0xF000103Cu)


#define STM0_ISCR (*(volatile Ifx_STM_ISCR*)0xF0001040u)


#define STM0_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0001050u)


#define STM0_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0001054u)


#define STM0_OCS (*(volatile Ifx_STM_OCS*)0xF00010E8u)


#define STM0_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00010ECu)


#define STM0_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00010F0u)


#define STM0_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00010F4u)


#define STM0_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00010F8u)


#define STM0_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00010FCu)






#define STM1_CLC (*(volatile Ifx_STM_CLC*)0xF0001100u)


#define STM1_ID (*(volatile Ifx_STM_ID*)0xF0001108u)


#define STM1_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0001110u)


#define STM1_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0001114u)


#define STM1_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0001118u)


#define STM1_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000111Cu)


#define STM1_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0001120u)


#define STM1_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0001124u)


#define STM1_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0001128u)


#define STM1_CAP (*(volatile Ifx_STM_CAP*)0xF000112Cu)


#define STM1_CMP0 (*(volatile Ifx_STM_CMP*)0xF0001130u)


#define STM1_CMP1 (*(volatile Ifx_STM_CMP*)0xF0001134u)


#define STM1_CMCON (*(volatile Ifx_STM_CMCON*)0xF0001138u)


#define STM1_ICR (*(volatile Ifx_STM_ICR*)0xF000113Cu)


#define STM1_ISCR (*(volatile Ifx_STM_ISCR*)0xF0001140u)


#define STM1_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0001150u)


#define STM1_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0001154u)


#define STM1_OCS (*(volatile Ifx_STM_OCS*)0xF00011E8u)


#define STM1_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00011ECu)


#define STM1_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00011F0u)


#define STM1_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00011F4u)


#define STM1_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00011F8u)


#define STM1_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00011FCu)
# 71 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h" 1
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_H 


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h" 1
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h"
#define IFXSCU_BF_H 1
# 56 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h"
#define IFX_SCU_ID_MODREV_LEN (8u)


#define IFX_SCU_ID_MODREV_MSK (0xffu)


#define IFX_SCU_ID_MODREV_OFF (0u)


#define IFX_SCU_ID_MODTYPE_LEN (8u)


#define IFX_SCU_ID_MODTYPE_MSK (0xffu)


#define IFX_SCU_ID_MODTYPE_OFF (8u)


#define IFX_SCU_ID_MODNUMBER_LEN (16u)


#define IFX_SCU_ID_MODNUMBER_MSK (0xffffu)


#define IFX_SCU_ID_MODNUMBER_OFF (16u)


#define IFX_SCU_OSCCON_PLLLV_LEN (1u)


#define IFX_SCU_OSCCON_PLLLV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLLV_OFF (1u)


#define IFX_SCU_OSCCON_OSCRES_LEN (1u)


#define IFX_SCU_OSCCON_OSCRES_MSK (0x1u)


#define IFX_SCU_OSCCON_OSCRES_OFF (2u)


#define IFX_SCU_OSCCON_GAINSEL_LEN (2u)


#define IFX_SCU_OSCCON_GAINSEL_MSK (0x3u)


#define IFX_SCU_OSCCON_GAINSEL_OFF (3u)


#define IFX_SCU_OSCCON_MODE_LEN (2u)


#define IFX_SCU_OSCCON_MODE_MSK (0x3u)


#define IFX_SCU_OSCCON_MODE_OFF (5u)


#define IFX_SCU_OSCCON_SHBY_LEN (1u)


#define IFX_SCU_OSCCON_SHBY_MSK (0x1u)


#define IFX_SCU_OSCCON_SHBY_OFF (7u)


#define IFX_SCU_OSCCON_PLLHV_LEN (1u)


#define IFX_SCU_OSCCON_PLLHV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLHV_OFF (8u)


#define IFX_SCU_OSCCON_HYSEN_LEN (1u)


#define IFX_SCU_OSCCON_HYSEN_MSK (0x1u)


#define IFX_SCU_OSCCON_HYSEN_OFF (9u)


#define IFX_SCU_OSCCON_HYSCTL_LEN (2u)


#define IFX_SCU_OSCCON_HYSCTL_MSK (0x3u)


#define IFX_SCU_OSCCON_HYSCTL_OFF (10u)


#define IFX_SCU_OSCCON_AMPCTL_LEN (2u)


#define IFX_SCU_OSCCON_AMPCTL_MSK (0x3u)


#define IFX_SCU_OSCCON_AMPCTL_OFF (12u)


#define IFX_SCU_OSCCON_OSCVAL_LEN (5u)


#define IFX_SCU_OSCCON_OSCVAL_MSK (0x1fu)


#define IFX_SCU_OSCCON_OSCVAL_OFF (16u)


#define IFX_SCU_OSCCON_APREN_LEN (1u)


#define IFX_SCU_OSCCON_APREN_MSK (0x1u)


#define IFX_SCU_OSCCON_APREN_OFF (23u)


#define IFX_SCU_OSCCON_CAP0EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP0EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP0EN_OFF (24u)


#define IFX_SCU_OSCCON_CAP1EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP1EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP1EN_OFF (25u)


#define IFX_SCU_OSCCON_CAP2EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP2EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP2EN_OFF (26u)


#define IFX_SCU_OSCCON_CAP3EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP3EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP3EN_OFF (27u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_OFF (1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_OFF (2u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_OFF (5u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_OFF (7u)


#define IFX_SCU_SYSPLLCON0_MODEN_LEN (1u)


#define IFX_SCU_SYSPLLCON0_MODEN_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_MODEN_OFF (2u)


#define IFX_SCU_SYSPLLCON0_NDIV_LEN (7u)


#define IFX_SCU_SYSPLLCON0_NDIV_MSK (0x7fu)


#define IFX_SCU_SYSPLLCON0_NDIV_OFF (9u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_LEN (1u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_OFF (16u)


#define IFX_SCU_SYSPLLCON0_RESLD_LEN (1u)


#define IFX_SCU_SYSPLLCON0_RESLD_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_RESLD_OFF (18u)


#define IFX_SCU_SYSPLLCON0_PDIV_LEN (3u)


#define IFX_SCU_SYSPLLCON0_PDIV_MSK (0x7u)


#define IFX_SCU_SYSPLLCON0_PDIV_OFF (24u)


#define IFX_SCU_SYSPLLCON0_INSEL_LEN (2u)


#define IFX_SCU_SYSPLLCON0_INSEL_MSK (0x3u)


#define IFX_SCU_SYSPLLCON0_INSEL_OFF (30u)


#define IFX_SCU_SYSPLLCON1_K2DIV_LEN (3u)


#define IFX_SCU_SYSPLLCON1_K2DIV_MSK (0x7u)


#define IFX_SCU_SYSPLLCON1_K2DIV_OFF (0u)


#define IFX_SCU_SYSPLLCON2_MODCFG_LEN (16u)


#define IFX_SCU_SYSPLLCON2_MODCFG_MSK (0xffffu)


#define IFX_SCU_SYSPLLCON2_MODCFG_OFF (0u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_LEN (1u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_OFF (1u)


#define IFX_SCU_PERPLLSTAT_LOCK_LEN (1u)


#define IFX_SCU_PERPLLSTAT_LOCK_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_LOCK_OFF (2u)


#define IFX_SCU_PERPLLSTAT_K3RDY_LEN (1u)


#define IFX_SCU_PERPLLSTAT_K3RDY_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_K3RDY_OFF (4u)


#define IFX_SCU_PERPLLSTAT_K2RDY_LEN (1u)


#define IFX_SCU_PERPLLSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_K2RDY_OFF (5u)


#define IFX_SCU_PERPLLCON0_DIVBY_LEN (1u)


#define IFX_SCU_PERPLLCON0_DIVBY_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_DIVBY_OFF (0u)


#define IFX_SCU_PERPLLCON0_NDIV_LEN (7u)


#define IFX_SCU_PERPLLCON0_NDIV_MSK (0x7fu)


#define IFX_SCU_PERPLLCON0_NDIV_OFF (9u)


#define IFX_SCU_PERPLLCON0_PLLPWD_LEN (1u)


#define IFX_SCU_PERPLLCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_PLLPWD_OFF (16u)


#define IFX_SCU_PERPLLCON0_RESLD_LEN (1u)


#define IFX_SCU_PERPLLCON0_RESLD_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_RESLD_OFF (18u)


#define IFX_SCU_PERPLLCON0_PDIV_LEN (3u)


#define IFX_SCU_PERPLLCON0_PDIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON0_PDIV_OFF (24u)


#define IFX_SCU_PERPLLCON1_K2DIV_LEN (3u)


#define IFX_SCU_PERPLLCON1_K2DIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON1_K2DIV_OFF (0u)


#define IFX_SCU_PERPLLCON1_K3DIV_LEN (3u)


#define IFX_SCU_PERPLLCON1_K3DIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON1_K3DIV_OFF (8u)


#define IFX_SCU_CCUCON0_STMDIV_LEN (4u)


#define IFX_SCU_CCUCON0_STMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_STMDIV_OFF (0u)


#define IFX_SCU_CCUCON0_GTMDIV_LEN (4u)


#define IFX_SCU_CCUCON0_GTMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_GTMDIV_OFF (4u)


#define IFX_SCU_CCUCON0_SRIDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SRIDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SRIDIV_OFF (8u)


#define IFX_SCU_CCUCON0_LPDIV_LEN (3u)


#define IFX_SCU_CCUCON0_LPDIV_MSK (0x7u)


#define IFX_SCU_CCUCON0_LPDIV_OFF (12u)


#define IFX_SCU_CCUCON0_SPBDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SPBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SPBDIV_OFF (16u)


#define IFX_SCU_CCUCON0_BBBDIV_LEN (4u)


#define IFX_SCU_CCUCON0_BBBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_BBBDIV_OFF (20u)


#define IFX_SCU_CCUCON0_FSIDIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSIDIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSIDIV_OFF (24u)


#define IFX_SCU_CCUCON0_FSI2DIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSI2DIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSI2DIV_OFF (26u)


#define IFX_SCU_CCUCON0_CLKSEL_LEN (2u)


#define IFX_SCU_CCUCON0_CLKSEL_MSK (0x3u)


#define IFX_SCU_CCUCON0_CLKSEL_OFF (28u)


#define IFX_SCU_CCUCON0_UP_LEN (1u)


#define IFX_SCU_CCUCON0_UP_MSK (0x1u)


#define IFX_SCU_CCUCON0_UP_OFF (30u)


#define IFX_SCU_CCUCON0_LCK_LEN (1u)


#define IFX_SCU_CCUCON0_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON0_LCK_OFF (31u)


#define IFX_SCU_CCUCON1_MCANDIV_LEN (4u)


#define IFX_SCU_CCUCON1_MCANDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_MCANDIV_OFF (0u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_OFF (4u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_LEN (1u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_MSK (0x1u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_OFF (7u)


#define IFX_SCU_CCUCON1_I2CDIV_LEN (4u)


#define IFX_SCU_CCUCON1_I2CDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_I2CDIV_OFF (8u)


#define IFX_SCU_CCUCON1_MSCDIV_LEN (4u)


#define IFX_SCU_CCUCON1_MSCDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_MSCDIV_OFF (16u)


#define IFX_SCU_CCUCON1_CLKSELMSC_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELMSC_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELMSC_OFF (20u)


#define IFX_SCU_CCUCON1_QSPIDIV_LEN (4u)


#define IFX_SCU_CCUCON1_QSPIDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_QSPIDIV_OFF (24u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_OFF (28u)


#define IFX_SCU_CCUCON1_LCK_LEN (1u)


#define IFX_SCU_CCUCON1_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON1_LCK_OFF (31u)


#define IFX_SCU_FDR_STEP_LEN (10u)


#define IFX_SCU_FDR_STEP_MSK (0x3ffu)


#define IFX_SCU_FDR_STEP_OFF (0u)


#define IFX_SCU_FDR_DM_LEN (2u)


#define IFX_SCU_FDR_DM_MSK (0x3u)


#define IFX_SCU_FDR_DM_OFF (14u)


#define IFX_SCU_FDR_RESULT_LEN (10u)


#define IFX_SCU_FDR_RESULT_MSK (0x3ffu)


#define IFX_SCU_FDR_RESULT_OFF (16u)


#define IFX_SCU_FDR_DISCLK_LEN (1u)


#define IFX_SCU_FDR_DISCLK_MSK (0x1u)


#define IFX_SCU_FDR_DISCLK_OFF (31u)


#define IFX_SCU_EXTCON_EN0_LEN (1u)


#define IFX_SCU_EXTCON_EN0_MSK (0x1u)


#define IFX_SCU_EXTCON_EN0_OFF (0u)


#define IFX_SCU_EXTCON_SEL0_LEN (4u)


#define IFX_SCU_EXTCON_SEL0_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL0_OFF (2u)


#define IFX_SCU_EXTCON_EN1_LEN (1u)


#define IFX_SCU_EXTCON_EN1_MSK (0x1u)


#define IFX_SCU_EXTCON_EN1_OFF (16u)


#define IFX_SCU_EXTCON_NSEL_LEN (1u)


#define IFX_SCU_EXTCON_NSEL_MSK (0x1u)


#define IFX_SCU_EXTCON_NSEL_OFF (17u)


#define IFX_SCU_EXTCON_SEL1_LEN (4u)


#define IFX_SCU_EXTCON_SEL1_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL1_OFF (18u)


#define IFX_SCU_EXTCON_DIV1_LEN (8u)


#define IFX_SCU_EXTCON_DIV1_MSK (0xffu)


#define IFX_SCU_EXTCON_DIV1_OFF (24u)


#define IFX_SCU_CCUCON2_ASCLINFDIV_LEN (4u)


#define IFX_SCU_CCUCON2_ASCLINFDIV_MSK (0xfu)


#define IFX_SCU_CCUCON2_ASCLINFDIV_OFF (0u)


#define IFX_SCU_CCUCON2_ASCLINSDIV_LEN (4u)


#define IFX_SCU_CCUCON2_ASCLINSDIV_MSK (0xfu)


#define IFX_SCU_CCUCON2_ASCLINSDIV_OFF (8u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_LEN (2u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_MSK (0x3u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_OFF (12u)


#define IFX_SCU_CCUCON2_ERAYPERON_LEN (1u)


#define IFX_SCU_CCUCON2_ERAYPERON_MSK (0x1u)


#define IFX_SCU_CCUCON2_ERAYPERON_OFF (25u)


#define IFX_SCU_CCUCON2_LCK_LEN (1u)


#define IFX_SCU_CCUCON2_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON2_LCK_OFF (31u)


#define IFX_SCU_CCUCON3_PLL0MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL0MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL0MONEN_OFF (0u)


#define IFX_SCU_CCUCON3_PLL1MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL1MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL1MONEN_OFF (1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_OFF (2u)


#define IFX_SCU_CCUCON3_SPBMONEN_LEN (1u)


#define IFX_SCU_CCUCON3_SPBMONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_SPBMONEN_OFF (3u)


#define IFX_SCU_CCUCON3_BACKMONEN_LEN (1u)


#define IFX_SCU_CCUCON3_BACKMONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_BACKMONEN_OFF (4u)


#define IFX_SCU_CCUCON3_PLL0MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL0MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL0MONTST_OFF (8u)


#define IFX_SCU_CCUCON3_PLL1MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL1MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL1MONTST_OFF (9u)


#define IFX_SCU_CCUCON3_PLL2MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL2MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL2MONTST_OFF (10u)


#define IFX_SCU_CCUCON3_SPBMONTST_LEN (1u)


#define IFX_SCU_CCUCON3_SPBMONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_SPBMONTST_OFF (11u)


#define IFX_SCU_CCUCON3_BACKMONTST_LEN (1u)


#define IFX_SCU_CCUCON3_BACKMONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_BACKMONTST_OFF (12u)


#define IFX_SCU_CCUCON3_UP_LEN (1u)


#define IFX_SCU_CCUCON3_UP_MSK (0x1u)


#define IFX_SCU_CCUCON3_UP_OFF (30u)


#define IFX_SCU_CCUCON3_LCK_LEN (1u)


#define IFX_SCU_CCUCON3_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON3_LCK_OFF (31u)


#define IFX_SCU_CCUCON4_LOTHR_LEN (12u)


#define IFX_SCU_CCUCON4_LOTHR_MSK (0xfffu)


#define IFX_SCU_CCUCON4_LOTHR_OFF (0u)


#define IFX_SCU_CCUCON4_UPTHR_LEN (12u)


#define IFX_SCU_CCUCON4_UPTHR_MSK (0xfffu)


#define IFX_SCU_CCUCON4_UPTHR_OFF (12u)


#define IFX_SCU_CCUCON4_MONEN_LEN (1u)


#define IFX_SCU_CCUCON4_MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON4_MONEN_OFF (24u)


#define IFX_SCU_CCUCON4_MONTST_LEN (1u)


#define IFX_SCU_CCUCON4_MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON4_MONTST_OFF (25u)


#define IFX_SCU_CCUCON4_UP_LEN (1u)


#define IFX_SCU_CCUCON4_UP_MSK (0x1u)


#define IFX_SCU_CCUCON4_UP_OFF (30u)


#define IFX_SCU_CCUCON4_LCK_LEN (1u)


#define IFX_SCU_CCUCON4_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON4_LCK_OFF (31u)


#define IFX_SCU_CCUCON5_GETHDIV_LEN (4u)


#define IFX_SCU_CCUCON5_GETHDIV_MSK (0xfu)


#define IFX_SCU_CCUCON5_GETHDIV_OFF (0u)


#define IFX_SCU_CCUCON5_MCANHDIV_LEN (4u)


#define IFX_SCU_CCUCON5_MCANHDIV_MSK (0xfu)


#define IFX_SCU_CCUCON5_MCANHDIV_OFF (4u)


#define IFX_SCU_CCUCON5_UP_LEN (1u)


#define IFX_SCU_CCUCON5_UP_MSK (0x1u)


#define IFX_SCU_CCUCON5_UP_OFF (30u)


#define IFX_SCU_CCUCON5_LCK_LEN (1u)


#define IFX_SCU_CCUCON5_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON5_LCK_OFF (31u)


#define IFX_SCU_RSTSTAT_ESR0_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR0_OFF (0u)


#define IFX_SCU_RSTSTAT_ESR1_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR1_OFF (1u)


#define IFX_SCU_RSTSTAT_SMU_LEN (1u)


#define IFX_SCU_RSTSTAT_SMU_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SMU_OFF (3u)


#define IFX_SCU_RSTSTAT_SW_LEN (1u)


#define IFX_SCU_RSTSTAT_SW_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SW_OFF (4u)


#define IFX_SCU_RSTSTAT_STM0_LEN (1u)


#define IFX_SCU_RSTSTAT_STM0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM0_OFF (5u)


#define IFX_SCU_RSTSTAT_STM1_LEN (1u)


#define IFX_SCU_RSTSTAT_STM1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM1_OFF (6u)


#define IFX_SCU_RSTSTAT_PORST_LEN (1u)


#define IFX_SCU_RSTSTAT_PORST_MSK (0x1u)


#define IFX_SCU_RSTSTAT_PORST_OFF (16u)


#define IFX_SCU_RSTSTAT_CB0_LEN (1u)


#define IFX_SCU_RSTSTAT_CB0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB0_OFF (18u)


#define IFX_SCU_RSTSTAT_CB1_LEN (1u)


#define IFX_SCU_RSTSTAT_CB1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB1_OFF (19u)


#define IFX_SCU_RSTSTAT_CB3_LEN (1u)


#define IFX_SCU_RSTSTAT_CB3_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB3_OFF (20u)


#define IFX_SCU_RSTSTAT_EVRC_LEN (1u)


#define IFX_SCU_RSTSTAT_EVRC_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVRC_OFF (23u)


#define IFX_SCU_RSTSTAT_EVR33_LEN (1u)


#define IFX_SCU_RSTSTAT_EVR33_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVR33_OFF (24u)


#define IFX_SCU_RSTSTAT_SWD_LEN (1u)


#define IFX_SCU_RSTSTAT_SWD_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SWD_OFF (25u)


#define IFX_SCU_RSTSTAT_HSMS_LEN (1u)


#define IFX_SCU_RSTSTAT_HSMS_MSK (0x1u)


#define IFX_SCU_RSTSTAT_HSMS_OFF (26u)


#define IFX_SCU_RSTSTAT_HSMA_LEN (1u)


#define IFX_SCU_RSTSTAT_HSMA_MSK (0x1u)


#define IFX_SCU_RSTSTAT_HSMA_OFF (27u)


#define IFX_SCU_RSTSTAT_STBYR_LEN (1u)


#define IFX_SCU_RSTSTAT_STBYR_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STBYR_OFF (28u)


#define IFX_SCU_RSTSTAT_LBPORST_LEN (1u)


#define IFX_SCU_RSTSTAT_LBPORST_MSK (0x1u)


#define IFX_SCU_RSTSTAT_LBPORST_OFF (29u)


#define IFX_SCU_RSTSTAT_LBTERM_LEN (1u)


#define IFX_SCU_RSTSTAT_LBTERM_MSK (0x1u)


#define IFX_SCU_RSTSTAT_LBTERM_OFF (30u)


#define IFX_SCU_RSTCON_ESR0_LEN (2u)


#define IFX_SCU_RSTCON_ESR0_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR0_OFF (0u)


#define IFX_SCU_RSTCON_ESR1_LEN (2u)


#define IFX_SCU_RSTCON_ESR1_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR1_OFF (2u)


#define IFX_SCU_RSTCON_SMU_LEN (2u)


#define IFX_SCU_RSTCON_SMU_MSK (0x3u)


#define IFX_SCU_RSTCON_SMU_OFF (6u)


#define IFX_SCU_RSTCON_SW_LEN (2u)


#define IFX_SCU_RSTCON_SW_MSK (0x3u)


#define IFX_SCU_RSTCON_SW_OFF (8u)


#define IFX_SCU_RSTCON_STM0_LEN (2u)


#define IFX_SCU_RSTCON_STM0_MSK (0x3u)


#define IFX_SCU_RSTCON_STM0_OFF (10u)


#define IFX_SCU_RSTCON_STM1_LEN (2u)


#define IFX_SCU_RSTCON_STM1_MSK (0x3u)


#define IFX_SCU_RSTCON_STM1_OFF (12u)


#define IFX_SCU_ARSTDIS_STM0DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM0DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM0DIS_OFF (0u)


#define IFX_SCU_ARSTDIS_STM1DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM1DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM1DIS_OFF (1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_LEN (1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_MSK (0x1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_OFF (1u)


#define IFX_SCU_RSTCON2_FRTO_LEN (1u)


#define IFX_SCU_RSTCON2_FRTO_MSK (0x1u)


#define IFX_SCU_RSTCON2_FRTO_OFF (0u)


#define IFX_SCU_RSTCON2_CLRC_LEN (1u)


#define IFX_SCU_RSTCON2_CLRC_MSK (0x1u)


#define IFX_SCU_RSTCON2_CLRC_OFF (1u)


#define IFX_SCU_RSTCON2_CSSX_LEN (6u)


#define IFX_SCU_RSTCON2_CSSX_MSK (0x3fu)


#define IFX_SCU_RSTCON2_CSSX_OFF (7u)


#define IFX_SCU_RSTCON2_USRINFO_LEN (16u)


#define IFX_SCU_RSTCON2_USRINFO_MSK (0xffffu)


#define IFX_SCU_RSTCON2_USRINFO_OFF (16u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_LEN (2u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_MSK (0x3u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_OFF (7u)


#define IFX_SCU_ESROCFG_ARI_LEN (1u)


#define IFX_SCU_ESROCFG_ARI_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARI_OFF (0u)


#define IFX_SCU_ESROCFG_ARC_LEN (1u)


#define IFX_SCU_ESROCFG_ARC_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARC_OFF (1u)


#define IFX_SCU_SYSCON_CCTRIG0_LEN (1u)


#define IFX_SCU_SYSCON_CCTRIG0_MSK (0x1u)


#define IFX_SCU_SYSCON_CCTRIG0_OFF (0u)


#define IFX_SCU_SYSCON_RAMINTM_LEN (2u)


#define IFX_SCU_SYSCON_RAMINTM_MSK (0x3u)


#define IFX_SCU_SYSCON_RAMINTM_OFF (2u)


#define IFX_SCU_SYSCON_SETLUDIS_LEN (1u)


#define IFX_SCU_SYSCON_SETLUDIS_MSK (0x1u)


#define IFX_SCU_SYSCON_SETLUDIS_OFF (4u)


#define IFX_SCU_SYSCON_DDC_LEN (1u)


#define IFX_SCU_SYSCON_DDC_MSK (0x1u)


#define IFX_SCU_SYSCON_DDC_OFF (8u)


#define IFX_SCU_CCUCON6_CPU0DIV_LEN (6u)


#define IFX_SCU_CCUCON6_CPU0DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON6_CPU0DIV_OFF (0u)


#define IFX_SCU_CCUCON7_CPU1DIV_LEN (6u)


#define IFX_SCU_CCUCON7_CPU1DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON7_CPU1DIV_OFF (0u)


#define IFX_SCU_PDR_PD0_LEN (2u)


#define IFX_SCU_PDR_PD0_MSK (0x3u)


#define IFX_SCU_PDR_PD0_OFF (0u)


#define IFX_SCU_PDR_PL0_LEN (2u)


#define IFX_SCU_PDR_PL0_MSK (0x3u)


#define IFX_SCU_PDR_PL0_OFF (2u)


#define IFX_SCU_PDR_PD1_LEN (2u)


#define IFX_SCU_PDR_PD1_MSK (0x3u)


#define IFX_SCU_PDR_PD1_OFF (4u)


#define IFX_SCU_PDR_PL1_LEN (2u)


#define IFX_SCU_PDR_PL1_MSK (0x3u)


#define IFX_SCU_PDR_PL1_OFF (6u)


#define IFX_SCU_IOCR_PC0_LEN (4u)


#define IFX_SCU_IOCR_PC0_MSK (0xfu)


#define IFX_SCU_IOCR_PC0_OFF (4u)


#define IFX_SCU_IOCR_PC1_LEN (4u)


#define IFX_SCU_IOCR_PC1_MSK (0xfu)


#define IFX_SCU_IOCR_PC1_OFF (12u)


#define IFX_SCU_OUT_P0_LEN (1u)


#define IFX_SCU_OUT_P0_MSK (0x1u)


#define IFX_SCU_OUT_P0_OFF (0u)


#define IFX_SCU_OUT_P1_LEN (1u)


#define IFX_SCU_OUT_P1_MSK (0x1u)


#define IFX_SCU_OUT_P1_OFF (1u)


#define IFX_SCU_OMR_PS0_LEN (1u)


#define IFX_SCU_OMR_PS0_MSK (0x1u)


#define IFX_SCU_OMR_PS0_OFF (0u)


#define IFX_SCU_OMR_PS1_LEN (1u)


#define IFX_SCU_OMR_PS1_MSK (0x1u)


#define IFX_SCU_OMR_PS1_OFF (1u)


#define IFX_SCU_OMR_PCL0_LEN (1u)


#define IFX_SCU_OMR_PCL0_MSK (0x1u)


#define IFX_SCU_OMR_PCL0_OFF (16u)


#define IFX_SCU_OMR_PCL1_LEN (1u)


#define IFX_SCU_OMR_PCL1_MSK (0x1u)


#define IFX_SCU_OMR_PCL1_OFF (17u)


#define IFX_SCU_IN_P0_LEN (1u)


#define IFX_SCU_IN_P0_MSK (0x1u)


#define IFX_SCU_IN_P0_OFF (0u)


#define IFX_SCU_IN_P1_LEN (1u)


#define IFX_SCU_IN_P1_MSK (0x1u)


#define IFX_SCU_IN_P1_OFF (1u)


#define IFX_SCU_STSTAT_HWCFG_LEN (8u)


#define IFX_SCU_STSTAT_HWCFG_MSK (0xffu)


#define IFX_SCU_STSTAT_HWCFG_OFF (0u)


#define IFX_SCU_STSTAT_FTM_LEN (7u)


#define IFX_SCU_STSTAT_FTM_MSK (0x7fu)


#define IFX_SCU_STSTAT_FTM_OFF (8u)


#define IFX_SCU_STSTAT_MODE_LEN (1u)


#define IFX_SCU_STSTAT_MODE_MSK (0x1u)


#define IFX_SCU_STSTAT_MODE_OFF (15u)


#define IFX_SCU_STSTAT_FCBAE_LEN (1u)


#define IFX_SCU_STSTAT_FCBAE_MSK (0x1u)


#define IFX_SCU_STSTAT_FCBAE_OFF (16u)


#define IFX_SCU_STSTAT_LUDIS_LEN (1u)


#define IFX_SCU_STSTAT_LUDIS_MSK (0x1u)


#define IFX_SCU_STSTAT_LUDIS_OFF (17u)


#define IFX_SCU_STSTAT_TRSTL_LEN (1u)


#define IFX_SCU_STSTAT_TRSTL_MSK (0x1u)


#define IFX_SCU_STSTAT_TRSTL_OFF (19u)


#define IFX_SCU_STSTAT_SPDEN_LEN (1u)


#define IFX_SCU_STSTAT_SPDEN_MSK (0x1u)


#define IFX_SCU_STSTAT_SPDEN_OFF (20u)


#define IFX_SCU_STSTAT_RAMINT_LEN (1u)


#define IFX_SCU_STSTAT_RAMINT_MSK (0x1u)


#define IFX_SCU_STSTAT_RAMINT_OFF (24u)


#define IFX_SCU_STCON_SFCBAE_LEN (1u)


#define IFX_SCU_STCON_SFCBAE_MSK (0x1u)


#define IFX_SCU_STCON_SFCBAE_OFF (13u)


#define IFX_SCU_STCON_CFCBAE_LEN (1u)


#define IFX_SCU_STCON_CFCBAE_MSK (0x1u)


#define IFX_SCU_STCON_CFCBAE_OFF (14u)


#define IFX_SCU_STCON_STP_LEN (1u)


#define IFX_SCU_STCON_STP_MSK (0x1u)


#define IFX_SCU_STCON_STP_OFF (15u)


#define IFX_SCU_PMCSR0_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR0_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR0_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR0_PMST_LEN (3u)


#define IFX_SCU_PMCSR0_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR0_PMST_OFF (8u)


#define IFX_SCU_PMCSR1_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR1_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR1_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR1_PMST_LEN (3u)


#define IFX_SCU_PMCSR1_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR1_PMST_OFF (8u)


#define IFX_SCU_PMCSR2_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR2_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR2_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR2_PMST_LEN (3u)


#define IFX_SCU_PMCSR2_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR2_PMST_OFF (8u)


#define IFX_SCU_PMCSR3_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR3_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR3_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR3_PMST_LEN (3u)


#define IFX_SCU_PMCSR3_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR3_PMST_OFF (8u)


#define IFX_SCU_PMCSR4_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR4_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR4_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR4_PMST_LEN (3u)


#define IFX_SCU_PMCSR4_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR4_PMST_OFF (8u)


#define IFX_SCU_PMCSR5_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR5_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR5_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR5_PMST_LEN (3u)


#define IFX_SCU_PMCSR5_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR5_PMST_OFF (8u)


#define IFX_SCU_PMSTAT0_CPU0_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU0_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU0_OFF (0u)


#define IFX_SCU_PMSTAT0_CPU1_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU1_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU1_OFF (1u)


#define IFX_SCU_PMSTAT0_CPU2_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU2_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU2_OFF (2u)


#define IFX_SCU_PMSTAT0_CPU3_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU3_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU3_OFF (3u)


#define IFX_SCU_PMSTAT0_CPU4_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU4_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU4_OFF (4u)


#define IFX_SCU_PMSTAT0_CPU5_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU5_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU5_OFF (5u)


#define IFX_SCU_PMSTAT0_CPU0LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU0LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU0LS_OFF (16u)


#define IFX_SCU_PMSTAT0_CPU1LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU1LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU1LS_OFF (17u)


#define IFX_SCU_PMSTAT0_CPU2LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU2LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU2LS_OFF (18u)


#define IFX_SCU_PMSTAT0_CPU3LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU3LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU3LS_OFF (19u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_OFF (8u)


#define IFX_SCU_PMSWCR1_IRADIS_LEN (1u)


#define IFX_SCU_PMSWCR1_IRADIS_MSK (0x1u)


#define IFX_SCU_PMSWCR1_IRADIS_OFF (12u)


#define IFX_SCU_PMSWCR1_CPUSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUSEL_OFF (24u)


#define IFX_SCU_PMSWCR1_STBYEVEN_LEN (1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_MSK (0x1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_OFF (27u)


#define IFX_SCU_PMSWCR1_STBYEV_LEN (3u)


#define IFX_SCU_PMSWCR1_STBYEV_MSK (0x7u)


#define IFX_SCU_PMSWCR1_STBYEV_OFF (28u)


#define IFX_SCU_EMSR_POL_LEN (1u)


#define IFX_SCU_EMSR_POL_MSK (0x1u)


#define IFX_SCU_EMSR_POL_OFF (0u)


#define IFX_SCU_EMSR_MODE_LEN (1u)


#define IFX_SCU_EMSR_MODE_MSK (0x1u)


#define IFX_SCU_EMSR_MODE_OFF (1u)


#define IFX_SCU_EMSR_ENON_LEN (1u)


#define IFX_SCU_EMSR_ENON_MSK (0x1u)


#define IFX_SCU_EMSR_ENON_OFF (2u)


#define IFX_SCU_EMSR_PSEL_LEN (1u)


#define IFX_SCU_EMSR_PSEL_MSK (0x1u)


#define IFX_SCU_EMSR_PSEL_OFF (3u)


#define IFX_SCU_EMSR_EMSF_LEN (1u)


#define IFX_SCU_EMSR_EMSF_MSK (0x1u)


#define IFX_SCU_EMSR_EMSF_OFF (16u)


#define IFX_SCU_EMSR_SEMSF_LEN (1u)


#define IFX_SCU_EMSR_SEMSF_MSK (0x1u)


#define IFX_SCU_EMSR_SEMSF_OFF (17u)


#define IFX_SCU_EMSSW_EMSFM_LEN (2u)


#define IFX_SCU_EMSSW_EMSFM_MSK (0x3u)


#define IFX_SCU_EMSSW_EMSFM_OFF (24u)


#define IFX_SCU_EMSSW_SEMSFM_LEN (2u)


#define IFX_SCU_EMSSW_SEMSFM_MSK (0x3u)


#define IFX_SCU_EMSSW_SEMSFM_OFF (26u)


#define IFX_SCU_DTSCSTAT_RESULT_LEN (12u)


#define IFX_SCU_DTSCSTAT_RESULT_MSK (0xfffu)


#define IFX_SCU_DTSCSTAT_RESULT_OFF (0u)


#define IFX_SCU_DTSCLIM_LOWER_LEN (12u)


#define IFX_SCU_DTSCLIM_LOWER_MSK (0xfffu)


#define IFX_SCU_DTSCLIM_LOWER_OFF (0u)


#define IFX_SCU_DTSCLIM_BGPOK_LEN (1u)


#define IFX_SCU_DTSCLIM_BGPOK_MSK (0x1u)


#define IFX_SCU_DTSCLIM_BGPOK_OFF (13u)


#define IFX_SCU_DTSCLIM_EN_LEN (1u)


#define IFX_SCU_DTSCLIM_EN_MSK (0x1u)


#define IFX_SCU_DTSCLIM_EN_OFF (14u)


#define IFX_SCU_DTSCLIM_LLU_LEN (1u)


#define IFX_SCU_DTSCLIM_LLU_MSK (0x1u)


#define IFX_SCU_DTSCLIM_LLU_OFF (15u)


#define IFX_SCU_DTSCLIM_UPPER_LEN (12u)


#define IFX_SCU_DTSCLIM_UPPER_MSK (0xfffu)


#define IFX_SCU_DTSCLIM_UPPER_OFF (16u)


#define IFX_SCU_DTSCLIM_INTEN_LEN (1u)


#define IFX_SCU_DTSCLIM_INTEN_MSK (0x1u)


#define IFX_SCU_DTSCLIM_INTEN_OFF (28u)


#define IFX_SCU_DTSCLIM_INT_LEN (1u)


#define IFX_SCU_DTSCLIM_INT_MSK (0x1u)


#define IFX_SCU_DTSCLIM_INT_OFF (30u)


#define IFX_SCU_DTSCLIM_UOF_LEN (1u)


#define IFX_SCU_DTSCLIM_UOF_MSK (0x1u)


#define IFX_SCU_DTSCLIM_UOF_OFF (31u)


#define IFX_SCU_TRAPSTAT_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSTAT_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSTAT_TRAP2_LEN (1u)


#define IFX_SCU_TRAPSTAT_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_TRAP2_OFF (2u)


#define IFX_SCU_TRAPSTAT_SMUT_LEN (1u)


#define IFX_SCU_TRAPSTAT_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_SMUT_OFF (3u)


#define IFX_SCU_TRAPSET_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSET_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSET_TRAP2_LEN (1u)


#define IFX_SCU_TRAPSET_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPSET_TRAP2_OFF (2u)


#define IFX_SCU_TRAPSET_SMUT_LEN (1u)


#define IFX_SCU_TRAPSET_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSET_SMUT_OFF (3u)


#define IFX_SCU_TRAPCLR_ESR0T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR0T_OFF (0u)


#define IFX_SCU_TRAPCLR_ESR1T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR1T_OFF (1u)


#define IFX_SCU_TRAPCLR_TRAP2_LEN (1u)


#define IFX_SCU_TRAPCLR_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPCLR_TRAP2_OFF (2u)


#define IFX_SCU_TRAPCLR_SMUT_LEN (1u)


#define IFX_SCU_TRAPCLR_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPCLR_SMUT_OFF (3u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_OFF (0u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_OFF (1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_OFF (2u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_OFF (3u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_OFF (8u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_OFF (9u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_OFF (10u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_OFF (11u)


#define IFX_SCU_LCLCON0_LS0_LEN (1u)


#define IFX_SCU_LCLCON0_LS0_MSK (0x1u)


#define IFX_SCU_LCLCON0_LS0_OFF (16u)


#define IFX_SCU_LCLCON0_LSEN0_LEN (1u)


#define IFX_SCU_LCLCON0_LSEN0_MSK (0x1u)


#define IFX_SCU_LCLCON0_LSEN0_OFF (31u)


#define IFX_SCU_LCLCON1_LS1_LEN (1u)


#define IFX_SCU_LCLCON1_LS1_MSK (0x1u)


#define IFX_SCU_LCLCON1_LS1_OFF (16u)


#define IFX_SCU_LCLCON1_LSEN1_LEN (1u)


#define IFX_SCU_LCLCON1_LSEN1_MSK (0x1u)


#define IFX_SCU_LCLCON1_LSEN1_OFF (31u)


#define IFX_SCU_LCLTEST_LCLT0_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT0_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT0_OFF (0u)


#define IFX_SCU_LCLTEST_LCLT1_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT1_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT1_OFF (1u)


#define IFX_SCU_LCLTEST_PLCLT0_LEN (1u)


#define IFX_SCU_LCLTEST_PLCLT0_MSK (0x1u)


#define IFX_SCU_LCLTEST_PLCLT0_OFF (16u)


#define IFX_SCU_LCLTEST_PLCLT1_LEN (1u)


#define IFX_SCU_LCLTEST_PLCLT1_MSK (0x1u)


#define IFX_SCU_LCLTEST_PLCLT1_OFF (17u)


#define IFX_SCU_CHIPID_CHREV_LEN (6u)


#define IFX_SCU_CHIPID_CHREV_MSK (0x3fu)


#define IFX_SCU_CHIPID_CHREV_OFF (0u)


#define IFX_SCU_CHIPID_CHTEC_LEN (2u)


#define IFX_SCU_CHIPID_CHTEC_MSK (0x3u)


#define IFX_SCU_CHIPID_CHTEC_OFF (6u)


#define IFX_SCU_CHIPID_CHPK_LEN (4u)


#define IFX_SCU_CHIPID_CHPK_MSK (0xfu)


#define IFX_SCU_CHIPID_CHPK_OFF (8u)


#define IFX_SCU_CHIPID_CHID_LEN (4u)


#define IFX_SCU_CHIPID_CHID_MSK (0xfu)


#define IFX_SCU_CHIPID_CHID_OFF (12u)


#define IFX_SCU_CHIPID_EEA_LEN (1u)


#define IFX_SCU_CHIPID_EEA_MSK (0x1u)


#define IFX_SCU_CHIPID_EEA_OFF (16u)


#define IFX_SCU_CHIPID_UCODE_LEN (7u)


#define IFX_SCU_CHIPID_UCODE_MSK (0x7fu)


#define IFX_SCU_CHIPID_UCODE_OFF (17u)


#define IFX_SCU_CHIPID_FSIZE_LEN (4u)


#define IFX_SCU_CHIPID_FSIZE_MSK (0xfu)


#define IFX_SCU_CHIPID_FSIZE_OFF (24u)


#define IFX_SCU_CHIPID_VART_LEN (3u)


#define IFX_SCU_CHIPID_VART_MSK (0x7u)


#define IFX_SCU_CHIPID_VART_OFF (28u)


#define IFX_SCU_CHIPID_SEC_LEN (1u)


#define IFX_SCU_CHIPID_SEC_MSK (0x1u)


#define IFX_SCU_CHIPID_SEC_OFF (31u)


#define IFX_SCU_MANID_DEPT_LEN (5u)


#define IFX_SCU_MANID_DEPT_MSK (0x1fu)


#define IFX_SCU_MANID_DEPT_OFF (0u)


#define IFX_SCU_MANID_MANUF_LEN (11u)


#define IFX_SCU_MANID_MANUF_MSK (0x7ffu)


#define IFX_SCU_MANID_MANUF_OFF (5u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_LEN (2u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_MSK (0x3u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_OFF (0u)


#define IFX_SCU_SWAPCTRL_SPARE_LEN (14u)


#define IFX_SCU_SWAPCTRL_SPARE_MSK (0x3fffu)


#define IFX_SCU_SWAPCTRL_SPARE_OFF (2u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_OFF (0u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_OFF (1u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_LEN (18u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_MSK (0x3ffffu)


#define IFX_SCU_LBISTCTRL0_PATTERNS_OFF (2u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_OFF (28u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_OFF (30u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_OFF (31u)


#define IFX_SCU_LBISTCTRL1_SEED_LEN (19u)


#define IFX_SCU_LBISTCTRL1_SEED_MSK (0x7ffffu)


#define IFX_SCU_LBISTCTRL1_SEED_OFF (0u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_LEN (3u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_MSK (0x7u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_OFF (24u)


#define IFX_SCU_LBISTCTRL1_BODY_LEN (1u)


#define IFX_SCU_LBISTCTRL1_BODY_MSK (0x1u)


#define IFX_SCU_LBISTCTRL1_BODY_OFF (27u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_LEN (4u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_MSK (0xfu)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_OFF (28u)


#define IFX_SCU_LBISTCTRL2_LENGTH_LEN (12u)


#define IFX_SCU_LBISTCTRL2_LENGTH_MSK (0xfffu)


#define IFX_SCU_LBISTCTRL2_LENGTH_OFF (0u)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_LEN (32u)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_MSK (0xffffffffu)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_OFF (0u)


#define IFX_SCU_STMEM1_MEM_LEN (32u)


#define IFX_SCU_STMEM1_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM1_MEM_OFF (0u)


#define IFX_SCU_STMEM2_MEM_LEN (32u)


#define IFX_SCU_STMEM2_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM2_MEM_OFF (0u)


#define IFX_SCU_PDISC_PDIS0_LEN (1u)


#define IFX_SCU_PDISC_PDIS0_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS0_OFF (0u)


#define IFX_SCU_PDISC_PDIS1_LEN (1u)


#define IFX_SCU_PDISC_PDIS1_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS1_OFF (1u)


#define IFX_SCU_PMTRCSR0_LJTEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTEN_OFF (0u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_OFF (1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_OFF (2u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_OFF (3u)


#define IFX_SCU_PMTRCSR0_LJTSTP_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTSTP_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTSTP_OFF (4u)


#define IFX_SCU_PMTRCSR0_LJTCLR_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTCLR_OFF (5u)


#define IFX_SCU_PMTRCSR0_SDSTEP_LEN (4u)


#define IFX_SCU_PMTRCSR0_SDSTEP_MSK (0xfu)


#define IFX_SCU_PMTRCSR0_SDSTEP_OFF (12u)


#define IFX_SCU_PMTRCSR0_VDTEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTEN_OFF (16u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_OFF (17u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_OFF (18u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_OFF (19u)


#define IFX_SCU_PMTRCSR0_VDTSTP_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTSTP_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTSTP_OFF (20u)


#define IFX_SCU_PMTRCSR0_VDTCLR_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTCLR_OFF (21u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_OFF (29u)


#define IFX_SCU_PMTRCSR1_LJTCV_LEN (16u)


#define IFX_SCU_PMTRCSR1_LJTCV_MSK (0xffffu)


#define IFX_SCU_PMTRCSR1_LJTCV_OFF (0u)


#define IFX_SCU_PMTRCSR1_VDTCV_LEN (10u)


#define IFX_SCU_PMTRCSR1_VDTCV_MSK (0x3ffu)


#define IFX_SCU_PMTRCSR1_VDTCV_OFF (16u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_LEN (2u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_MSK (0x3u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_OFF (0u)


#define IFX_SCU_PMTRCSR2_LJTRUN_LEN (2u)


#define IFX_SCU_PMTRCSR2_LJTRUN_MSK (0x3u)


#define IFX_SCU_PMTRCSR2_LJTRUN_OFF (4u)


#define IFX_SCU_PMTRCSR2_LJTOV_LEN (1u)


#define IFX_SCU_PMTRCSR2_LJTOV_MSK (0x1u)


#define IFX_SCU_PMTRCSR2_LJTOV_OFF (8u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_LEN (1u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_OFF (12u)


#define IFX_SCU_PMTRCSR2_LJTCNT_LEN (16u)


#define IFX_SCU_PMTRCSR2_LJTCNT_MSK (0xffffu)


#define IFX_SCU_PMTRCSR2_LJTCNT_OFF (16u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_LEN (2u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_MSK (0x3u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_OFF (0u)


#define IFX_SCU_PMTRCSR3_VDTRUN_LEN (2u)


#define IFX_SCU_PMTRCSR3_VDTRUN_MSK (0x3u)


#define IFX_SCU_PMTRCSR3_VDTRUN_OFF (4u)


#define IFX_SCU_PMTRCSR3_VDTOV_LEN (1u)


#define IFX_SCU_PMTRCSR3_VDTOV_MSK (0x1u)


#define IFX_SCU_PMTRCSR3_VDTOV_OFF (8u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_LEN (1u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_OFF (12u)


#define IFX_SCU_PMTRCSR3_VDTCNT_LEN (10u)


#define IFX_SCU_PMTRCSR3_VDTCNT_MSK (0x3ffu)


#define IFX_SCU_PMTRCSR3_VDTCNT_OFF (16u)


#define IFX_SCU_STMEM3_MEM_LEN (32u)


#define IFX_SCU_STMEM3_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM3_MEM_OFF (0u)


#define IFX_SCU_STMEM4_MEM_LEN (32u)


#define IFX_SCU_STMEM4_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM4_MEM_OFF (0u)


#define IFX_SCU_STMEM5_MEM_LEN (32u)


#define IFX_SCU_STMEM5_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM5_MEM_OFF (0u)


#define IFX_SCU_STMEM6_MEM_LEN (32u)


#define IFX_SCU_STMEM6_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM6_MEM_OFF (0u)


#define IFX_SCU_OVCENABLE_OVEN0_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN0_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN0_OFF (0u)


#define IFX_SCU_OVCENABLE_OVEN1_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN1_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN1_OFF (1u)


#define IFX_SCU_OVCCON_CSEL0_LEN (1u)


#define IFX_SCU_OVCCON_CSEL0_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL0_OFF (0u)


#define IFX_SCU_OVCCON_CSEL1_LEN (1u)


#define IFX_SCU_OVCCON_CSEL1_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL1_OFF (1u)


#define IFX_SCU_OVCCON_OVSTRT_LEN (1u)


#define IFX_SCU_OVCCON_OVSTRT_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTRT_OFF (16u)


#define IFX_SCU_OVCCON_OVSTP_LEN (1u)


#define IFX_SCU_OVCCON_OVSTP_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTP_OFF (17u)


#define IFX_SCU_OVCCON_DCINVAL_LEN (1u)


#define IFX_SCU_OVCCON_DCINVAL_MSK (0x1u)


#define IFX_SCU_OVCCON_DCINVAL_OFF (18u)


#define IFX_SCU_OVCCON_OVCONF_LEN (1u)


#define IFX_SCU_OVCCON_OVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_OVCONF_OFF (24u)


#define IFX_SCU_OVCCON_POVCONF_LEN (1u)


#define IFX_SCU_OVCCON_POVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_POVCONF_OFF (25u)


#define IFX_SCU_EIFILT_FILRQ0A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ0A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ0A_OFF (0u)


#define IFX_SCU_EIFILT_FILRQ5A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ5A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ5A_OFF (1u)


#define IFX_SCU_EIFILT_FILRQ2A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2A_OFF (2u)


#define IFX_SCU_EIFILT_FILRQ3A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3A_OFF (3u)


#define IFX_SCU_EIFILT_FILRQ0C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ0C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ0C_OFF (4u)


#define IFX_SCU_EIFILT_FILRQ1C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ1C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ1C_OFF (5u)


#define IFX_SCU_EIFILT_FILRQ3C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3C_OFF (6u)


#define IFX_SCU_EIFILT_FILRQ2C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2C_OFF (7u)


#define IFX_SCU_EIFILT_FILRQ4A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ4A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ4A_OFF (8u)


#define IFX_SCU_EIFILT_FILRQ6A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ6A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ6A_OFF (9u)


#define IFX_SCU_EIFILT_FILRQ1A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ1A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ1A_OFF (10u)


#define IFX_SCU_EIFILT_FILRQ7A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ7A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ7A_OFF (11u)


#define IFX_SCU_EIFILT_FILRQ6D_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ6D_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ6D_OFF (12u)


#define IFX_SCU_EIFILT_FILRQ4D_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ4D_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ4D_OFF (13u)


#define IFX_SCU_EIFILT_FILRQ2B_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2B_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2B_OFF (14u)


#define IFX_SCU_EIFILT_FILRQ3B_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3B_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3B_OFF (15u)


#define IFX_SCU_EIFILT_FILRQ7C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ7C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ7C_OFF (16u)


#define IFX_SCU_EIFILT_FILTDIV_LEN (4u)


#define IFX_SCU_EIFILT_FILTDIV_MSK (0xfu)


#define IFX_SCU_EIFILT_FILTDIV_OFF (24u)


#define IFX_SCU_EIFILT_DEPTH_LEN (4u)


#define IFX_SCU_EIFILT_DEPTH_MSK (0xfu)


#define IFX_SCU_EIFILT_DEPTH_OFF (28u)


#define IFX_SCU_EICR_EXIS0_LEN (3u)


#define IFX_SCU_EICR_EXIS0_MSK (0x7u)


#define IFX_SCU_EICR_EXIS0_OFF (4u)


#define IFX_SCU_EICR_FEN0_LEN (1u)


#define IFX_SCU_EICR_FEN0_MSK (0x1u)


#define IFX_SCU_EICR_FEN0_OFF (8u)


#define IFX_SCU_EICR_REN0_LEN (1u)


#define IFX_SCU_EICR_REN0_MSK (0x1u)


#define IFX_SCU_EICR_REN0_OFF (9u)


#define IFX_SCU_EICR_LDEN0_LEN (1u)


#define IFX_SCU_EICR_LDEN0_MSK (0x1u)


#define IFX_SCU_EICR_LDEN0_OFF (10u)


#define IFX_SCU_EICR_EIEN0_LEN (1u)


#define IFX_SCU_EICR_EIEN0_MSK (0x1u)


#define IFX_SCU_EICR_EIEN0_OFF (11u)


#define IFX_SCU_EICR_INP0_LEN (3u)


#define IFX_SCU_EICR_INP0_MSK (0x7u)


#define IFX_SCU_EICR_INP0_OFF (12u)


#define IFX_SCU_EICR_EXIS1_LEN (3u)


#define IFX_SCU_EICR_EXIS1_MSK (0x7u)


#define IFX_SCU_EICR_EXIS1_OFF (20u)


#define IFX_SCU_EICR_FEN1_LEN (1u)


#define IFX_SCU_EICR_FEN1_MSK (0x1u)


#define IFX_SCU_EICR_FEN1_OFF (24u)


#define IFX_SCU_EICR_REN1_LEN (1u)


#define IFX_SCU_EICR_REN1_MSK (0x1u)


#define IFX_SCU_EICR_REN1_OFF (25u)


#define IFX_SCU_EICR_LDEN1_LEN (1u)


#define IFX_SCU_EICR_LDEN1_MSK (0x1u)


#define IFX_SCU_EICR_LDEN1_OFF (26u)


#define IFX_SCU_EICR_EIEN1_LEN (1u)


#define IFX_SCU_EICR_EIEN1_MSK (0x1u)


#define IFX_SCU_EICR_EIEN1_OFF (27u)


#define IFX_SCU_EICR_INP1_LEN (3u)


#define IFX_SCU_EICR_INP1_MSK (0x7u)


#define IFX_SCU_EICR_INP1_OFF (28u)


#define IFX_SCU_EIFR_INTF0_LEN (1u)


#define IFX_SCU_EIFR_INTF0_MSK (0x1u)


#define IFX_SCU_EIFR_INTF0_OFF (0u)


#define IFX_SCU_EIFR_INTF1_LEN (1u)


#define IFX_SCU_EIFR_INTF1_MSK (0x1u)


#define IFX_SCU_EIFR_INTF1_OFF (1u)


#define IFX_SCU_EIFR_INTF2_LEN (1u)


#define IFX_SCU_EIFR_INTF2_MSK (0x1u)


#define IFX_SCU_EIFR_INTF2_OFF (2u)


#define IFX_SCU_EIFR_INTF3_LEN (1u)


#define IFX_SCU_EIFR_INTF3_MSK (0x1u)


#define IFX_SCU_EIFR_INTF3_OFF (3u)


#define IFX_SCU_EIFR_INTF4_LEN (1u)


#define IFX_SCU_EIFR_INTF4_MSK (0x1u)


#define IFX_SCU_EIFR_INTF4_OFF (4u)


#define IFX_SCU_EIFR_INTF5_LEN (1u)


#define IFX_SCU_EIFR_INTF5_MSK (0x1u)


#define IFX_SCU_EIFR_INTF5_OFF (5u)


#define IFX_SCU_EIFR_INTF6_LEN (1u)


#define IFX_SCU_EIFR_INTF6_MSK (0x1u)


#define IFX_SCU_EIFR_INTF6_OFF (6u)


#define IFX_SCU_EIFR_INTF7_LEN (1u)


#define IFX_SCU_EIFR_INTF7_MSK (0x1u)


#define IFX_SCU_EIFR_INTF7_OFF (7u)


#define IFX_SCU_FMR_FS0_LEN (1u)


#define IFX_SCU_FMR_FS0_MSK (0x1u)


#define IFX_SCU_FMR_FS0_OFF (0u)


#define IFX_SCU_FMR_FS1_LEN (1u)


#define IFX_SCU_FMR_FS1_MSK (0x1u)


#define IFX_SCU_FMR_FS1_OFF (1u)


#define IFX_SCU_FMR_FS2_LEN (1u)


#define IFX_SCU_FMR_FS2_MSK (0x1u)


#define IFX_SCU_FMR_FS2_OFF (2u)


#define IFX_SCU_FMR_FS3_LEN (1u)


#define IFX_SCU_FMR_FS3_MSK (0x1u)


#define IFX_SCU_FMR_FS3_OFF (3u)


#define IFX_SCU_FMR_FS4_LEN (1u)


#define IFX_SCU_FMR_FS4_MSK (0x1u)


#define IFX_SCU_FMR_FS4_OFF (4u)


#define IFX_SCU_FMR_FS5_LEN (1u)


#define IFX_SCU_FMR_FS5_MSK (0x1u)


#define IFX_SCU_FMR_FS5_OFF (5u)


#define IFX_SCU_FMR_FS6_LEN (1u)


#define IFX_SCU_FMR_FS6_MSK (0x1u)


#define IFX_SCU_FMR_FS6_OFF (6u)


#define IFX_SCU_FMR_FS7_LEN (1u)


#define IFX_SCU_FMR_FS7_MSK (0x1u)


#define IFX_SCU_FMR_FS7_OFF (7u)


#define IFX_SCU_FMR_FC0_LEN (1u)


#define IFX_SCU_FMR_FC0_MSK (0x1u)


#define IFX_SCU_FMR_FC0_OFF (16u)


#define IFX_SCU_FMR_FC1_LEN (1u)


#define IFX_SCU_FMR_FC1_MSK (0x1u)


#define IFX_SCU_FMR_FC1_OFF (17u)


#define IFX_SCU_FMR_FC2_LEN (1u)


#define IFX_SCU_FMR_FC2_MSK (0x1u)


#define IFX_SCU_FMR_FC2_OFF (18u)


#define IFX_SCU_FMR_FC3_LEN (1u)


#define IFX_SCU_FMR_FC3_MSK (0x1u)


#define IFX_SCU_FMR_FC3_OFF (19u)


#define IFX_SCU_FMR_FC4_LEN (1u)


#define IFX_SCU_FMR_FC4_MSK (0x1u)


#define IFX_SCU_FMR_FC4_OFF (20u)


#define IFX_SCU_FMR_FC5_LEN (1u)


#define IFX_SCU_FMR_FC5_MSK (0x1u)


#define IFX_SCU_FMR_FC5_OFF (21u)


#define IFX_SCU_FMR_FC6_LEN (1u)


#define IFX_SCU_FMR_FC6_MSK (0x1u)


#define IFX_SCU_FMR_FC6_OFF (22u)


#define IFX_SCU_FMR_FC7_LEN (1u)


#define IFX_SCU_FMR_FC7_MSK (0x1u)


#define IFX_SCU_FMR_FC7_OFF (23u)


#define IFX_SCU_PDRR_PDR0_LEN (1u)


#define IFX_SCU_PDRR_PDR0_MSK (0x1u)


#define IFX_SCU_PDRR_PDR0_OFF (0u)


#define IFX_SCU_PDRR_PDR1_LEN (1u)


#define IFX_SCU_PDRR_PDR1_MSK (0x1u)


#define IFX_SCU_PDRR_PDR1_OFF (1u)


#define IFX_SCU_PDRR_PDR2_LEN (1u)


#define IFX_SCU_PDRR_PDR2_MSK (0x1u)


#define IFX_SCU_PDRR_PDR2_OFF (2u)


#define IFX_SCU_PDRR_PDR3_LEN (1u)


#define IFX_SCU_PDRR_PDR3_MSK (0x1u)


#define IFX_SCU_PDRR_PDR3_OFF (3u)


#define IFX_SCU_PDRR_PDR4_LEN (1u)


#define IFX_SCU_PDRR_PDR4_MSK (0x1u)


#define IFX_SCU_PDRR_PDR4_OFF (4u)


#define IFX_SCU_PDRR_PDR5_LEN (1u)


#define IFX_SCU_PDRR_PDR5_MSK (0x1u)


#define IFX_SCU_PDRR_PDR5_OFF (5u)


#define IFX_SCU_PDRR_PDR6_LEN (1u)


#define IFX_SCU_PDRR_PDR6_MSK (0x1u)


#define IFX_SCU_PDRR_PDR6_OFF (6u)


#define IFX_SCU_PDRR_PDR7_LEN (1u)


#define IFX_SCU_PDRR_PDR7_MSK (0x1u)


#define IFX_SCU_PDRR_PDR7_OFF (7u)


#define IFX_SCU_IGCR_IPEN00_LEN (1u)


#define IFX_SCU_IGCR_IPEN00_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN00_OFF (0u)


#define IFX_SCU_IGCR_IPEN01_LEN (1u)


#define IFX_SCU_IGCR_IPEN01_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN01_OFF (1u)


#define IFX_SCU_IGCR_IPEN02_LEN (1u)


#define IFX_SCU_IGCR_IPEN02_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN02_OFF (2u)


#define IFX_SCU_IGCR_IPEN03_LEN (1u)


#define IFX_SCU_IGCR_IPEN03_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN03_OFF (3u)


#define IFX_SCU_IGCR_IPEN04_LEN (1u)


#define IFX_SCU_IGCR_IPEN04_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN04_OFF (4u)


#define IFX_SCU_IGCR_IPEN05_LEN (1u)


#define IFX_SCU_IGCR_IPEN05_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN05_OFF (5u)


#define IFX_SCU_IGCR_IPEN06_LEN (1u)


#define IFX_SCU_IGCR_IPEN06_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN06_OFF (6u)


#define IFX_SCU_IGCR_IPEN07_LEN (1u)


#define IFX_SCU_IGCR_IPEN07_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN07_OFF (7u)


#define IFX_SCU_IGCR_GEEN0_LEN (1u)


#define IFX_SCU_IGCR_GEEN0_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN0_OFF (13u)


#define IFX_SCU_IGCR_IGP0_LEN (2u)


#define IFX_SCU_IGCR_IGP0_MSK (0x3u)


#define IFX_SCU_IGCR_IGP0_OFF (14u)


#define IFX_SCU_IGCR_IPEN10_LEN (1u)


#define IFX_SCU_IGCR_IPEN10_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN10_OFF (16u)


#define IFX_SCU_IGCR_IPEN11_LEN (1u)


#define IFX_SCU_IGCR_IPEN11_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN11_OFF (17u)


#define IFX_SCU_IGCR_IPEN12_LEN (1u)


#define IFX_SCU_IGCR_IPEN12_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN12_OFF (18u)


#define IFX_SCU_IGCR_IPEN13_LEN (1u)


#define IFX_SCU_IGCR_IPEN13_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN13_OFF (19u)


#define IFX_SCU_IGCR_IPEN14_LEN (1u)


#define IFX_SCU_IGCR_IPEN14_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN14_OFF (20u)


#define IFX_SCU_IGCR_IPEN15_LEN (1u)


#define IFX_SCU_IGCR_IPEN15_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN15_OFF (21u)


#define IFX_SCU_IGCR_IPEN16_LEN (1u)


#define IFX_SCU_IGCR_IPEN16_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN16_OFF (22u)


#define IFX_SCU_IGCR_IPEN17_LEN (1u)


#define IFX_SCU_IGCR_IPEN17_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN17_OFF (23u)


#define IFX_SCU_IGCR_GEEN1_LEN (1u)


#define IFX_SCU_IGCR_GEEN1_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN1_OFF (29u)


#define IFX_SCU_IGCR_IGP1_LEN (2u)


#define IFX_SCU_IGCR_IGP1_MSK (0x3u)


#define IFX_SCU_IGCR_IGP1_OFF (30u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTCPU_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTCPU_CON0_PW_LEN (14u)


#define IFX_SCU_WDTCPU_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTCPU_CON0_PW_OFF (2u)


#define IFX_SCU_WDTCPU_CON0_REL_LEN (16u)


#define IFX_SCU_WDTCPU_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTCPU_CON0_REL_OFF (16u)


#define IFX_SCU_WDTCPU_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTCPU_CON1_DR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_DR_OFF (3u)


#define IFX_SCU_WDTCPU_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTCPU_CON1_UR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_UR_OFF (6u)


#define IFX_SCU_WDTCPU_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTCPU_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTCPU_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTCPU_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTCPU_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTCPU_SR_AE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_AE_OFF (0u)


#define IFX_SCU_WDTCPU_SR_OE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_OE_OFF (1u)


#define IFX_SCU_WDTCPU_SR_IS0_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS0_OFF (2u)


#define IFX_SCU_WDTCPU_SR_DS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_DS_OFF (3u)


#define IFX_SCU_WDTCPU_SR_TO_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TO_OFF (4u)


#define IFX_SCU_WDTCPU_SR_IS1_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS1_OFF (5u)


#define IFX_SCU_WDTCPU_SR_US_LEN (1u)


#define IFX_SCU_WDTCPU_SR_US_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_US_OFF (6u)


#define IFX_SCU_WDTCPU_SR_PAS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_PAS_OFF (7u)


#define IFX_SCU_WDTCPU_SR_TCS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TCS_OFF (8u)


#define IFX_SCU_WDTCPU_SR_TCT_LEN (7u)


#define IFX_SCU_WDTCPU_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTCPU_SR_TCT_OFF (9u)


#define IFX_SCU_WDTCPU_SR_TIM_LEN (16u)


#define IFX_SCU_WDTCPU_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTCPU_SR_TIM_OFF (16u)


#define IFX_SCU_EICON0_ENDINIT_LEN (1u)


#define IFX_SCU_EICON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_EICON0_ENDINIT_OFF (1u)


#define IFX_SCU_EICON0_EPW_LEN (14u)


#define IFX_SCU_EICON0_EPW_MSK (0x3fffu)


#define IFX_SCU_EICON0_EPW_OFF (2u)


#define IFX_SCU_EICON0_REL_LEN (16u)


#define IFX_SCU_EICON0_REL_MSK (0xffffu)


#define IFX_SCU_EICON0_REL_OFF (16u)


#define IFX_SCU_EICON1_IR0_LEN (1u)


#define IFX_SCU_EICON1_IR0_MSK (0x1u)


#define IFX_SCU_EICON1_IR0_OFF (2u)


#define IFX_SCU_EICON1_DR_LEN (1u)


#define IFX_SCU_EICON1_DR_MSK (0x1u)


#define IFX_SCU_EICON1_DR_OFF (3u)


#define IFX_SCU_EICON1_IR1_LEN (1u)


#define IFX_SCU_EICON1_IR1_MSK (0x1u)


#define IFX_SCU_EICON1_IR1_OFF (5u)


#define IFX_SCU_EISR_AE_LEN (1u)


#define IFX_SCU_EISR_AE_MSK (0x1u)


#define IFX_SCU_EISR_AE_OFF (0u)


#define IFX_SCU_EISR_OE_LEN (1u)


#define IFX_SCU_EISR_OE_MSK (0x1u)


#define IFX_SCU_EISR_OE_OFF (1u)


#define IFX_SCU_EISR_IS0_LEN (1u)


#define IFX_SCU_EISR_IS0_MSK (0x1u)


#define IFX_SCU_EISR_IS0_OFF (2u)


#define IFX_SCU_EISR_DS_LEN (1u)


#define IFX_SCU_EISR_DS_MSK (0x1u)


#define IFX_SCU_EISR_DS_OFF (3u)


#define IFX_SCU_EISR_TO_LEN (1u)


#define IFX_SCU_EISR_TO_MSK (0x1u)


#define IFX_SCU_EISR_TO_OFF (4u)


#define IFX_SCU_EISR_IS1_LEN (1u)


#define IFX_SCU_EISR_IS1_MSK (0x1u)


#define IFX_SCU_EISR_IS1_OFF (5u)


#define IFX_SCU_EISR_TIM_LEN (16u)


#define IFX_SCU_EISR_TIM_MSK (0xffffu)


#define IFX_SCU_EISR_TIM_OFF (16u)


#define IFX_SCU_WDTS_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTS_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTS_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTS_CON0_PW_LEN (14u)


#define IFX_SCU_WDTS_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTS_CON0_PW_OFF (2u)


#define IFX_SCU_WDTS_CON0_REL_LEN (16u)


#define IFX_SCU_WDTS_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTS_CON0_REL_OFF (16u)


#define IFX_SCU_WDTS_CON1_CLRIRF_LEN (1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_OFF (0u)


#define IFX_SCU_WDTS_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTS_CON1_DR_LEN (1u)


#define IFX_SCU_WDTS_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_DR_OFF (3u)


#define IFX_SCU_WDTS_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTS_CON1_UR_LEN (1u)


#define IFX_SCU_WDTS_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_UR_OFF (6u)


#define IFX_SCU_WDTS_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTS_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTS_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTS_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTS_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTS_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTS_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTS_SR_AE_LEN (1u)


#define IFX_SCU_WDTS_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_AE_OFF (0u)


#define IFX_SCU_WDTS_SR_OE_LEN (1u)


#define IFX_SCU_WDTS_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_OE_OFF (1u)


#define IFX_SCU_WDTS_SR_IS0_LEN (1u)


#define IFX_SCU_WDTS_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS0_OFF (2u)


#define IFX_SCU_WDTS_SR_DS_LEN (1u)


#define IFX_SCU_WDTS_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_DS_OFF (3u)


#define IFX_SCU_WDTS_SR_TO_LEN (1u)


#define IFX_SCU_WDTS_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TO_OFF (4u)


#define IFX_SCU_WDTS_SR_IS1_LEN (1u)


#define IFX_SCU_WDTS_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS1_OFF (5u)


#define IFX_SCU_WDTS_SR_US_LEN (1u)


#define IFX_SCU_WDTS_SR_US_MSK (0x1u)


#define IFX_SCU_WDTS_SR_US_OFF (6u)


#define IFX_SCU_WDTS_SR_PAS_LEN (1u)


#define IFX_SCU_WDTS_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_PAS_OFF (7u)


#define IFX_SCU_WDTS_SR_TCS_LEN (1u)


#define IFX_SCU_WDTS_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TCS_OFF (8u)


#define IFX_SCU_WDTS_SR_TCT_LEN (7u)


#define IFX_SCU_WDTS_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTS_SR_TCT_OFF (9u)


#define IFX_SCU_WDTS_SR_TIM_LEN (16u)


#define IFX_SCU_WDTS_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTS_SR_TIM_OFF (16u)


#define IFX_SCU_SEICON0_ENDINIT_LEN (1u)


#define IFX_SCU_SEICON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_SEICON0_ENDINIT_OFF (1u)


#define IFX_SCU_SEICON0_EPW_LEN (14u)


#define IFX_SCU_SEICON0_EPW_MSK (0x3fffu)


#define IFX_SCU_SEICON0_EPW_OFF (2u)


#define IFX_SCU_SEICON0_REL_LEN (16u)


#define IFX_SCU_SEICON0_REL_MSK (0xffffu)


#define IFX_SCU_SEICON0_REL_OFF (16u)


#define IFX_SCU_SEICON1_IR0_LEN (1u)


#define IFX_SCU_SEICON1_IR0_MSK (0x1u)


#define IFX_SCU_SEICON1_IR0_OFF (2u)


#define IFX_SCU_SEICON1_DR_LEN (1u)


#define IFX_SCU_SEICON1_DR_MSK (0x1u)


#define IFX_SCU_SEICON1_DR_OFF (3u)


#define IFX_SCU_SEICON1_IR1_LEN (1u)


#define IFX_SCU_SEICON1_IR1_MSK (0x1u)


#define IFX_SCU_SEICON1_IR1_OFF (5u)


#define IFX_SCU_SEISR_AE_LEN (1u)


#define IFX_SCU_SEISR_AE_MSK (0x1u)


#define IFX_SCU_SEISR_AE_OFF (0u)


#define IFX_SCU_SEISR_OE_LEN (1u)


#define IFX_SCU_SEISR_OE_MSK (0x1u)


#define IFX_SCU_SEISR_OE_OFF (1u)


#define IFX_SCU_SEISR_IS0_LEN (1u)


#define IFX_SCU_SEISR_IS0_MSK (0x1u)


#define IFX_SCU_SEISR_IS0_OFF (2u)


#define IFX_SCU_SEISR_DS_LEN (1u)


#define IFX_SCU_SEISR_DS_MSK (0x1u)


#define IFX_SCU_SEISR_DS_OFF (3u)


#define IFX_SCU_SEISR_TO_LEN (1u)


#define IFX_SCU_SEISR_TO_MSK (0x1u)


#define IFX_SCU_SEISR_TO_OFF (4u)


#define IFX_SCU_SEISR_IS1_LEN (1u)


#define IFX_SCU_SEISR_IS1_MSK (0x1u)


#define IFX_SCU_SEISR_IS1_OFF (5u)


#define IFX_SCU_SEISR_TIM_LEN (16u)


#define IFX_SCU_SEISR_TIM_MSK (0xffffu)


#define IFX_SCU_SEISR_TIM_OFF (16u)


#define IFX_SCU_ACCEN10_EN0_LEN (1u)


#define IFX_SCU_ACCEN10_EN0_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN0_OFF (0u)


#define IFX_SCU_ACCEN10_EN1_LEN (1u)


#define IFX_SCU_ACCEN10_EN1_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN1_OFF (1u)


#define IFX_SCU_ACCEN10_EN2_LEN (1u)


#define IFX_SCU_ACCEN10_EN2_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN2_OFF (2u)


#define IFX_SCU_ACCEN10_EN3_LEN (1u)


#define IFX_SCU_ACCEN10_EN3_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN3_OFF (3u)


#define IFX_SCU_ACCEN10_EN4_LEN (1u)


#define IFX_SCU_ACCEN10_EN4_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN4_OFF (4u)


#define IFX_SCU_ACCEN10_EN5_LEN (1u)


#define IFX_SCU_ACCEN10_EN5_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN5_OFF (5u)


#define IFX_SCU_ACCEN10_EN6_LEN (1u)


#define IFX_SCU_ACCEN10_EN6_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN6_OFF (6u)


#define IFX_SCU_ACCEN10_EN7_LEN (1u)


#define IFX_SCU_ACCEN10_EN7_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN7_OFF (7u)


#define IFX_SCU_ACCEN10_EN8_LEN (1u)


#define IFX_SCU_ACCEN10_EN8_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN8_OFF (8u)


#define IFX_SCU_ACCEN10_EN9_LEN (1u)


#define IFX_SCU_ACCEN10_EN9_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN9_OFF (9u)


#define IFX_SCU_ACCEN10_EN10_LEN (1u)


#define IFX_SCU_ACCEN10_EN10_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN10_OFF (10u)


#define IFX_SCU_ACCEN10_EN11_LEN (1u)


#define IFX_SCU_ACCEN10_EN11_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN11_OFF (11u)


#define IFX_SCU_ACCEN10_EN12_LEN (1u)


#define IFX_SCU_ACCEN10_EN12_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN12_OFF (12u)


#define IFX_SCU_ACCEN10_EN13_LEN (1u)


#define IFX_SCU_ACCEN10_EN13_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN13_OFF (13u)


#define IFX_SCU_ACCEN10_EN14_LEN (1u)


#define IFX_SCU_ACCEN10_EN14_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN14_OFF (14u)


#define IFX_SCU_ACCEN10_EN15_LEN (1u)


#define IFX_SCU_ACCEN10_EN15_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN15_OFF (15u)


#define IFX_SCU_ACCEN10_EN16_LEN (1u)


#define IFX_SCU_ACCEN10_EN16_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN16_OFF (16u)


#define IFX_SCU_ACCEN10_EN17_LEN (1u)


#define IFX_SCU_ACCEN10_EN17_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN17_OFF (17u)


#define IFX_SCU_ACCEN10_EN18_LEN (1u)


#define IFX_SCU_ACCEN10_EN18_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN18_OFF (18u)


#define IFX_SCU_ACCEN10_EN19_LEN (1u)


#define IFX_SCU_ACCEN10_EN19_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN19_OFF (19u)


#define IFX_SCU_ACCEN10_EN20_LEN (1u)


#define IFX_SCU_ACCEN10_EN20_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN20_OFF (20u)


#define IFX_SCU_ACCEN10_EN21_LEN (1u)


#define IFX_SCU_ACCEN10_EN21_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN21_OFF (21u)


#define IFX_SCU_ACCEN10_EN22_LEN (1u)


#define IFX_SCU_ACCEN10_EN22_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN22_OFF (22u)


#define IFX_SCU_ACCEN10_EN23_LEN (1u)


#define IFX_SCU_ACCEN10_EN23_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN23_OFF (23u)


#define IFX_SCU_ACCEN10_EN24_LEN (1u)


#define IFX_SCU_ACCEN10_EN24_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN24_OFF (24u)


#define IFX_SCU_ACCEN10_EN25_LEN (1u)


#define IFX_SCU_ACCEN10_EN25_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN25_OFF (25u)


#define IFX_SCU_ACCEN10_EN26_LEN (1u)


#define IFX_SCU_ACCEN10_EN26_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN26_OFF (26u)


#define IFX_SCU_ACCEN10_EN27_LEN (1u)


#define IFX_SCU_ACCEN10_EN27_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN27_OFF (27u)


#define IFX_SCU_ACCEN10_EN28_LEN (1u)


#define IFX_SCU_ACCEN10_EN28_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN28_OFF (28u)


#define IFX_SCU_ACCEN10_EN29_LEN (1u)


#define IFX_SCU_ACCEN10_EN29_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN29_OFF (29u)


#define IFX_SCU_ACCEN10_EN30_LEN (1u)


#define IFX_SCU_ACCEN10_EN30_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN30_OFF (30u)


#define IFX_SCU_ACCEN10_EN31_LEN (1u)


#define IFX_SCU_ACCEN10_EN31_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN31_OFF (31u)


#define IFX_SCU_ACCEN00_EN0_LEN (1u)


#define IFX_SCU_ACCEN00_EN0_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN0_OFF (0u)


#define IFX_SCU_ACCEN00_EN1_LEN (1u)


#define IFX_SCU_ACCEN00_EN1_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN1_OFF (1u)


#define IFX_SCU_ACCEN00_EN2_LEN (1u)


#define IFX_SCU_ACCEN00_EN2_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN2_OFF (2u)


#define IFX_SCU_ACCEN00_EN3_LEN (1u)


#define IFX_SCU_ACCEN00_EN3_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN3_OFF (3u)


#define IFX_SCU_ACCEN00_EN4_LEN (1u)


#define IFX_SCU_ACCEN00_EN4_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN4_OFF (4u)


#define IFX_SCU_ACCEN00_EN5_LEN (1u)


#define IFX_SCU_ACCEN00_EN5_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN5_OFF (5u)


#define IFX_SCU_ACCEN00_EN6_LEN (1u)


#define IFX_SCU_ACCEN00_EN6_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN6_OFF (6u)


#define IFX_SCU_ACCEN00_EN7_LEN (1u)


#define IFX_SCU_ACCEN00_EN7_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN7_OFF (7u)


#define IFX_SCU_ACCEN00_EN8_LEN (1u)


#define IFX_SCU_ACCEN00_EN8_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN8_OFF (8u)


#define IFX_SCU_ACCEN00_EN9_LEN (1u)


#define IFX_SCU_ACCEN00_EN9_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN9_OFF (9u)


#define IFX_SCU_ACCEN00_EN10_LEN (1u)


#define IFX_SCU_ACCEN00_EN10_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN10_OFF (10u)


#define IFX_SCU_ACCEN00_EN11_LEN (1u)


#define IFX_SCU_ACCEN00_EN11_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN11_OFF (11u)


#define IFX_SCU_ACCEN00_EN12_LEN (1u)


#define IFX_SCU_ACCEN00_EN12_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN12_OFF (12u)


#define IFX_SCU_ACCEN00_EN13_LEN (1u)


#define IFX_SCU_ACCEN00_EN13_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN13_OFF (13u)


#define IFX_SCU_ACCEN00_EN14_LEN (1u)


#define IFX_SCU_ACCEN00_EN14_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN14_OFF (14u)


#define IFX_SCU_ACCEN00_EN15_LEN (1u)


#define IFX_SCU_ACCEN00_EN15_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN15_OFF (15u)


#define IFX_SCU_ACCEN00_EN16_LEN (1u)


#define IFX_SCU_ACCEN00_EN16_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN16_OFF (16u)


#define IFX_SCU_ACCEN00_EN17_LEN (1u)


#define IFX_SCU_ACCEN00_EN17_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN17_OFF (17u)


#define IFX_SCU_ACCEN00_EN18_LEN (1u)


#define IFX_SCU_ACCEN00_EN18_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN18_OFF (18u)


#define IFX_SCU_ACCEN00_EN19_LEN (1u)


#define IFX_SCU_ACCEN00_EN19_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN19_OFF (19u)


#define IFX_SCU_ACCEN00_EN20_LEN (1u)


#define IFX_SCU_ACCEN00_EN20_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN20_OFF (20u)


#define IFX_SCU_ACCEN00_EN21_LEN (1u)


#define IFX_SCU_ACCEN00_EN21_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN21_OFF (21u)


#define IFX_SCU_ACCEN00_EN22_LEN (1u)


#define IFX_SCU_ACCEN00_EN22_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN22_OFF (22u)


#define IFX_SCU_ACCEN00_EN23_LEN (1u)


#define IFX_SCU_ACCEN00_EN23_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN23_OFF (23u)


#define IFX_SCU_ACCEN00_EN24_LEN (1u)


#define IFX_SCU_ACCEN00_EN24_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN24_OFF (24u)


#define IFX_SCU_ACCEN00_EN25_LEN (1u)


#define IFX_SCU_ACCEN00_EN25_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN25_OFF (25u)


#define IFX_SCU_ACCEN00_EN26_LEN (1u)


#define IFX_SCU_ACCEN00_EN26_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN26_OFF (26u)


#define IFX_SCU_ACCEN00_EN27_LEN (1u)


#define IFX_SCU_ACCEN00_EN27_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN27_OFF (27u)


#define IFX_SCU_ACCEN00_EN28_LEN (1u)


#define IFX_SCU_ACCEN00_EN28_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN28_OFF (28u)


#define IFX_SCU_ACCEN00_EN29_LEN (1u)


#define IFX_SCU_ACCEN00_EN29_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN29_OFF (29u)


#define IFX_SCU_ACCEN00_EN30_LEN (1u)


#define IFX_SCU_ACCEN00_EN30_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN30_OFF (30u)


#define IFX_SCU_ACCEN00_EN31_LEN (1u)


#define IFX_SCU_ACCEN00_EN31_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN31_OFF (31u)
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h" 2
# 65 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFX_CFG_SCU_SYSCLK_FREQUENCY 20000000
# 80 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_VCO_BASE_FREQUENCY (100000000.0)
#define IFXSCU_EVR_OSC_FREQUENCY (100000000.0)




#define IFXSCU_PLL_FREERUNNING_FREQUENCY (100000000.0)




#define IFX_CFG_SCU_EXT_CLOCK 0






#define IFXSCU_CFG_XTAL_FREQ 20MHZ
# 121 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_FREQ 300MHZ
# 131 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL1_FREQ 320MHZ
# 140 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL2_FREQ 200MHZ
# 155 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_STEPS_FDCO_640MHZ_TO_TARGET_80MHZ { (8 - 1), 0.000100, }
# 164 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_STEPS_FDCO_800MHZ_TO_TARGET_133MHZ { (6 - 1), 0.000100, }
# 173 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_STEPS_FDCO_720MHZ_TO_TARGET_240MHZ { (6 - 1), 0.000100, }, { (4 - 1), 0.000100, }, { (3 - 1), 0.000100, }
# 190 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_300MHZ { (4 - 1), 0.000100, }, { (3 - 1), 0.000100, }, { (2 - 1), 0.000100, }
# 207 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_200MHZ { (4 - 1), 0.000100, }, { (3 - 1), 0.000100, }
# 231 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_SYS_PLL_16MHZ_80MHZ {(1 - 1), (40 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_16MHZ_80MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_16MHZ_80MHZ IFXSCU_CFG_PLL_STEPS_FDCO_640MHZ_TO_TARGET_80MHZ






#define IFXSCU_CFG_SYS_PLL_16MHZ_133MHZ {(1 - 1), (50 - 1), (8 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_16MHZ_133MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_16MHZ_133MHZ IFXSCU_CFG_PLL_STEPS_FDCO_800MHZ_TO_TARGET_133MHZ






#define IFXSCU_CFG_SYS_PLL_16MHZ_240MHZ {(1 - 1), (45 - 1), (8 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_16MHZ_240MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_16MHZ_240MHZ IFXSCU_CFG_PLL_STEPS_FDCO_720MHZ_TO_TARGET_240MHZ






#define IFXSCU_CFG_SYS_PLL_16MHZ_300MHZ {(2 - 1), (75 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_16MHZ_300MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_16MHZ_300MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_300MHZ
# 306 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_SYS_PLL_20MHZ_200MHZ {(1 - 1), (30 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_20MHZ_200MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_20MHZ_200MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_200MHZ






#define IFXSCU_CFG_SYS_PLL_20MHZ_240MHZ {(1 - 1), (36 - 1), (8 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_20MHZ_240MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_20MHZ_240MHZ IFXSCU_CFG_PLL_STEPS_FDCO_720MHZ_TO_TARGET_240MHZ






#define IFXSCU_CFG_SYS_PLL_20MHZ_300MHZ {(1 - 1), (30 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_20MHZ_300MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_20MHZ_300MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_300MHZ
# 363 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_SYS_PLL_25MHZ_200MHZ {(1 - 1), (24 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_25MHZ_200MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_25MHZ_200MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_200MHZ






#define IFXSCU_CFG_SYS_PLL_25MHZ_300MHZ {(1 - 1), (24 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_25MHZ_300MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_25MHZ_300MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_300MHZ
# 402 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_SYS_PLL_40MHZ_200MHZ {(1 - 1), (15 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_40MHZ_200MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_40MHZ_200MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_200MHZ






#define IFXSCU_CFG_SYS_PLL_40MHZ_240MHZ {(2 - 1), (36 - 1), (8 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_40MHZ_240MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_40MHZ_240MHZ IFXSCU_CFG_PLL_STEPS_FDCO_720MHZ_TO_TARGET_240MHZ






#define IFXSCU_CFG_SYS_PLL_40MHZ_300MHZ {(1 - 1), (15 - 1), (6 - 1)}





#define IFXSCU_CFG_WAIT_INITIAL_STEP_40MHZ_300MHZ 0.000200F




#define IFXSCU_CFG_PLL_STEPS_40MHZ_300MHZ IFXSCU_CFG_PLL_STEPS_FDCO_600MHZ_TO_TARGET_300MHZ
# 463 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_16MHZ_320MHZ_200MHZ {(1 - 1), (40 - 1), (2 - 1), (2 - 1), 0}
# 472 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_16MHZ_160MHZ_200MHZ {(1 - 1), (40 - 1), (4 - 1), (2 - 1), 0}
# 484 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_20MHZ_320MHZ_200MHZ {(1 - 1), (32 - 1), (2 - 1), (2 - 1), 0}
# 493 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_20MHZ_160MHZ_200MHZ {(1 - 1), (32 - 1), (4 - 1), (2 - 1), 0}
# 505 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_25MHZ_160MHZ_200MHZ {(1 - 1), (32 - 1), (5 - 1), (2 - 1), 1}
# 517 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_40MHZ_320MHZ_200MHZ {(1 - 1), (16 - 1), (2 - 1), (2 - 1), 0}
# 526 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_PER_PLL_40MHZ_160MHZ_200MHZ {(1 - 1), (16 - 1), (4 - 1), (2 - 1), 0}





#define IFXSCU_CFG_PLL_STEPS_BASIC_(xtalFreq,pll0Freq) IFXSCU_CFG_PLL_STEPS_ ##xtalFreq ##_ ##pll0Freq
#define IFXSCU_CFG_PLL_STEPS_BASIC(xtalFreq,pll0Freq) IFXSCU_CFG_PLL_STEPS_BASIC_(xtalFreq, pll0Freq)
#define IFXSCU_CFG_PLL_STEPS IFXSCU_CFG_PLL_STEPS_BASIC(IFXSCU_CFG_XTAL_FREQ, IFXSCU_CFG_PLL_FREQ)



#define IFXSCU_CFG_SYS_PLL_INITIAL_STEP_BASIC_(xtalFreq,pll0Freq) IFXSCU_CFG_SYS_PLL_ ##xtalFreq ##_ ##pll0Freq
#define IFXSCU_CFG_SYS_PLL_INITIAL_STEP_BASIC(xtalFreq,pll0Freq) IFXSCU_CFG_SYS_PLL_INITIAL_STEP_BASIC_(xtalFreq, pll0Freq)
#define IFXSCU_CFG_SYS_PLL_INITIAL_STEP IFXSCU_CFG_SYS_PLL_INITIAL_STEP_BASIC(IFXSCU_CFG_XTAL_FREQ, IFXSCU_CFG_PLL_FREQ)


#define IFXSCU_CFG_PER_PLL_INITIAL_STEP_BASIC_(xtalFreq,pll1Freq,pll2Freq) IFXSCU_CFG_PER_PLL_ ##xtalFreq ##_ ##pll1Freq ##_ ##pll2Freq
#define IFXSCU_CFG_PER_PLL_INITIAL_STEP_BASIC(xtalFreq,pll1Freq,pll2Freq) IFXSCU_CFG_PER_PLL_INITIAL_STEP_BASIC_(xtalFreq, pll1Freq, pll2Freq)
#define IFXSCU_CFG_PER_PLL_INITIAL_STEP IFXSCU_CFG_PER_PLL_INITIAL_STEP_BASIC(IFXSCU_CFG_XTAL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_WAIT_INITIAL_STEP_BASIC_(xtalFreq,pll0Freq) IFXSCU_CFG_WAIT_INITIAL_STEP_ ##xtalFreq ##_ ##pll0Freq
#define IFXSCU_CFG_WAIT_INITIAL_STEP_BASIC(xtalFreq,pll0Freq) IFXSCU_CFG_WAIT_INITIAL_STEP_BASIC_(xtalFreq, pll0Freq)
#define IFXSCU_CFG_WAIT_INITIAL_STEP IFXSCU_CFG_WAIT_INITIAL_STEP_BASIC(IFXSCU_CFG_XTAL_FREQ, IFXSCU_CFG_PLL_FREQ)


#define IFXSCU_CFG_PLL_INITIAL_STEP { { IFX_CFG_SCU_XTAL_FREQUENCY, IfxScuCcu_PllInputClockSelection_fOsc0, IFXSCU_CFG_SYS_PLL_INITIAL_STEP, IFXSCU_CFG_PER_PLL_INITIAL_STEP, }, IFXSCU_CFG_WAIT_INITIAL_STEP }
# 575 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_STMDIV_80MHZ (1)





#define IFXSCU_CFG_GTMDIV_80MHZ (1)





#define IFXSCU_CFG_SRIDIV_80MHZ (1)





#define IFXSCU_CFG_SPBDIV_80MHZ (2)





#define IFXSCU_CFG_BBBDIV_80MHZ (2)





#define IFXSCU_CFG_FSIDIV_80MHZ (IFXSCU_CFG_SRIDIV_80MHZ * 1)





#define IFXSCU_CFG_FSI2DIV_80MHZ (IFXSCU_CFG_SRIDIV_80MHZ * 1)





#define IFXSCU_CFG_GETHDIV_80MHZ (1)





#define IFXSCU_CFG_MCANHDIV_80MHZ (2)





#define IFXSCU_CFG_CPU0DIV_80MHZ (0)





#define IFXSCU_CFG_CPU1DIV_80MHZ (0)







#define IFXSCU_CFG_STMDIV_133MHZ (2)





#define IFXSCU_CFG_GTMDIV_133MHZ (1)





#define IFXSCU_CFG_SRIDIV_133MHZ (1)





#define IFXSCU_CFG_SPBDIV_133MHZ (2)





#define IFXSCU_CFG_BBBDIV_133MHZ (2)





#define IFXSCU_CFG_FSIDIV_133MHZ (IFXSCU_CFG_SRIDIV_133MHZ * 2)





#define IFXSCU_CFG_FSI2DIV_133MHZ (IFXSCU_CFG_SRIDIV_133MHZ * 1)





#define IFXSCU_CFG_GETHDIV_133MHZ (1)





#define IFXSCU_CFG_MCANHDIV_133MHZ (2)





#define IFXSCU_CFG_CPU0DIV_133MHZ (0)





#define IFXSCU_CFG_CPU1DIV_133MHZ (0)







#define IFXSCU_CFG_STMDIV_200MHZ (2)





#define IFXSCU_CFG_GTMDIV_200MHZ (1)





#define IFXSCU_CFG_SRIDIV_200MHZ (1)





#define IFXSCU_CFG_SPBDIV_200MHZ (2)





#define IFXSCU_CFG_BBBDIV_200MHZ (2)





#define IFXSCU_CFG_FSIDIV_200MHZ (IFXSCU_CFG_SRIDIV_200MHZ * 2)





#define IFXSCU_CFG_FSI2DIV_200MHZ (IFXSCU_CFG_SRIDIV_200MHZ * 1)





#define IFXSCU_CFG_GETHDIV_200MHZ (1)





#define IFXSCU_CFG_MCANHDIV_200MHZ (2)





#define IFXSCU_CFG_CPU0DIV_200MHZ (0)





#define IFXSCU_CFG_CPU1DIV_200MHZ (0)







#define IFXSCU_CFG_STMDIV_240MHZ (3)





#define IFXSCU_CFG_GTMDIV_240MHZ (1)





#define IFXSCU_CFG_SRIDIV_240MHZ (1)





#define IFXSCU_CFG_SPBDIV_240MHZ (3)





#define IFXSCU_CFG_BBBDIV_240MHZ (2)





#define IFXSCU_CFG_FSIDIV_240MHZ (IFXSCU_CFG_SRIDIV_240MHZ * 3)





#define IFXSCU_CFG_FSI2DIV_240MHZ (IFXSCU_CFG_SRIDIV_240MHZ * 1)





#define IFXSCU_CFG_GETHDIV_240MHZ (2)





#define IFXSCU_CFG_MCANHDIV_240MHZ (3)





#define IFXSCU_CFG_CPU0DIV_240MHZ (0)





#define IFXSCU_CFG_CPU1DIV_240MHZ (0)







#define IFXSCU_CFG_STMDIV_300MHZ (3)





#define IFXSCU_CFG_GTMDIV_300MHZ (1)





#define IFXSCU_CFG_SRIDIV_300MHZ (1)





#define IFXSCU_CFG_SPBDIV_300MHZ (3)





#define IFXSCU_CFG_BBBDIV_300MHZ (2)





#define IFXSCU_CFG_FSIDIV_300MHZ (IFXSCU_CFG_SRIDIV_300MHZ * 3)





#define IFXSCU_CFG_FSI2DIV_300MHZ (IFXSCU_CFG_SRIDIV_300MHZ * 1)





#define IFXSCU_CFG_GETHDIV_300MHZ (2)





#define IFXSCU_CFG_MCANHDIV_300MHZ (3)





#define IFXSCU_CFG_CPU0DIV_300MHZ (0)





#define IFXSCU_CFG_CPU1DIV_300MHZ (0)
# 917 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_MCANDIV_320MHZ_200MHZ (2)





#define IFXSCU_CFG_CLKSELMCAN_320MHZ_200MHZ (1)





#define IFXSCU_CFG_PLL1DIVDIS_320MHZ_200MHZ (0)





#define IFXSCU_CFG_I2CDIV_320MHZ_200MHZ (2)





#define IFXSCU_CFG_MSCDIV_320MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELMSC_320MHZ_200MHZ (1)





#define IFXSCU_CFG_QSPIDIV_320MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELQSPI_320MHZ_200MHZ (2)





#define IFXSCU_CFG_ASCLINFDIV_320MHZ_200MHZ (1)





#define IFXSCU_CFG_ASCLINSDIV_320MHZ_200MHZ (2)





#define IFXSCU_CFG_CLKSELASCLINS_320MHZ_200MHZ (1)







#define IFXSCU_CFG_MCANDIV_160MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELMCAN_160MHZ_200MHZ (1)





#define IFXSCU_CFG_PLL1DIVDIS_160MHZ_200MHZ (0)





#define IFXSCU_CFG_I2CDIV_160MHZ_200MHZ (2)





#define IFXSCU_CFG_MSCDIV_160MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELMSC_160MHZ_200MHZ (1)





#define IFXSCU_CFG_QSPIDIV_160MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELQSPI_160MHZ_200MHZ (2)





#define IFXSCU_CFG_ASCLINFDIV_160MHZ_200MHZ (1)





#define IFXSCU_CFG_ASCLINSDIV_160MHZ_200MHZ (1)





#define IFXSCU_CFG_CLKSELASCLINS_160MHZ_200MHZ (1)







#define IFXSCU_CFG_CCUCON0_MASK (uint32)( (IFX_SCU_CCUCON0_STMDIV_MSK << IFX_SCU_CCUCON0_STMDIV_OFF) | (IFX_SCU_CCUCON0_GTMDIV_MSK << IFX_SCU_CCUCON0_GTMDIV_OFF) | (IFX_SCU_CCUCON0_SRIDIV_MSK << IFX_SCU_CCUCON0_SRIDIV_OFF) | (IFX_SCU_CCUCON0_SPBDIV_MSK << IFX_SCU_CCUCON0_SPBDIV_OFF) | (IFX_SCU_CCUCON0_BBBDIV_MSK << IFX_SCU_CCUCON0_BBBDIV_OFF) | (IFX_SCU_CCUCON0_FSIDIV_MSK << IFX_SCU_CCUCON0_FSIDIV_OFF) | (IFX_SCU_CCUCON0_FSI2DIV_MSK << IFX_SCU_CCUCON0_FSI2DIV_OFF))
# 1063 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_CCUCON0_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_STMDIV_ ##pll0Freq << IFX_SCU_CCUCON0_STMDIV_OFF) | (IFXSCU_CFG_GTMDIV_ ##pll0Freq << IFX_SCU_CCUCON0_GTMDIV_OFF) | (IFXSCU_CFG_SRIDIV_ ##pll0Freq << IFX_SCU_CCUCON0_SRIDIV_OFF) | (IFXSCU_CFG_SPBDIV_ ##pll0Freq << IFX_SCU_CCUCON0_SPBDIV_OFF) | (IFXSCU_CFG_BBBDIV_ ##pll0Freq << IFX_SCU_CCUCON0_BBBDIV_OFF) | (IFXSCU_CFG_FSIDIV_ ##pll0Freq << IFX_SCU_CCUCON0_FSIDIV_OFF) | (IFXSCU_CFG_FSI2DIV_ ##pll0Freq << IFX_SCU_CCUCON0_FSI2DIV_OFF))
# 1073 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_CCUCON0_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON0_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON0 IFXSCU_CFG_CCUCON0_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_CCUCON1_MASK (uint32)( (IFX_SCU_CCUCON1_MCANDIV_MSK << IFX_SCU_CCUCON1_MCANDIV_OFF) | (IFX_SCU_CCUCON1_CLKSELMCAN_MSK << IFX_SCU_CCUCON1_CLKSELMCAN_OFF) | (IFX_SCU_CCUCON1_PLL1DIVDIS_MSK << IFX_SCU_CCUCON1_PLL1DIVDIS_OFF) | (IFX_SCU_CCUCON1_I2CDIV_MSK << IFX_SCU_CCUCON1_I2CDIV_OFF) | (IFX_SCU_CCUCON1_MSCDIV_MSK << IFX_SCU_CCUCON1_MSCDIV_OFF) | (IFX_SCU_CCUCON1_CLKSELMSC_MSK << IFX_SCU_CCUCON1_CLKSELMSC_OFF) | (IFX_SCU_CCUCON1_QSPIDIV_MSK << IFX_SCU_CCUCON1_QSPIDIV_OFF) | (IFX_SCU_CCUCON1_CLKSELQSPI_MSK << IFX_SCU_CCUCON1_CLKSELQSPI_OFF))
# 1089 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_CCUCON1_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_MCANDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_MCANDIV_OFF) | (IFXSCU_CFG_CLKSELMCAN_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_CLKSELMCAN_OFF) | (IFXSCU_CFG_PLL1DIVDIS_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_PLL1DIVDIS_OFF) | (IFXSCU_CFG_I2CDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_I2CDIV_OFF) | (IFXSCU_CFG_MSCDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_MSCDIV_OFF) | (IFXSCU_CFG_CLKSELMSC_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_CLKSELMSC_OFF) | (IFXSCU_CFG_QSPIDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_QSPIDIV_OFF) | (IFXSCU_CFG_CLKSELQSPI_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON1_CLKSELQSPI_OFF))
# 1100 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_CCUCON1_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON1_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON1 IFXSCU_CFG_CCUCON1_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_CCUCON2_MASK (uint32)( (IFX_SCU_CCUCON2_ASCLINFDIV_MSK << IFX_SCU_CCUCON2_ASCLINFDIV_OFF) | (IFX_SCU_CCUCON2_ASCLINSDIV_MSK << IFX_SCU_CCUCON2_ASCLINSDIV_OFF) | (IFX_SCU_CCUCON2_CLKSELASCLINS_MSK << IFX_SCU_CCUCON2_CLKSELASCLINS_OFF))





#define IFXSCU_CFG_CCUCON2_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_ASCLINFDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON2_ASCLINFDIV_OFF) | (IFXSCU_CFG_ASCLINSDIV_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON2_ASCLINSDIV_OFF) | (IFXSCU_CFG_CLKSELASCLINS_ ##pll1Freq ##_ ##pll2Freq << IFX_SCU_CCUCON2_CLKSELASCLINS_OFF))





#define IFXSCU_CFG_CCUCON2_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON2_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON2 IFXSCU_CFG_CCUCON2_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_CCUCON5_MASK (uint32)( (IFX_SCU_CCUCON5_GETHDIV_MSK << IFX_SCU_CCUCON5_GETHDIV_OFF) | (IFX_SCU_CCUCON5_MCANHDIV_MSK << IFX_SCU_CCUCON5_MCANHDIV_OFF))




#define IFXSCU_CFG_CCUCON5_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_GETHDIV_ ##pll0Freq << IFX_SCU_CCUCON5_GETHDIV_OFF) | (IFXSCU_CFG_MCANHDIV_ ##pll0Freq << IFX_SCU_CCUCON5_MCANHDIV_OFF))




#define IFXSCU_CFG_CCUCON5_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON5_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON5 IFXSCU_CFG_CCUCON5_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_CCUCON6_MASK (uint32)( (IFX_SCU_CCUCON6_CPU0DIV_MSK << IFX_SCU_CCUCON6_CPU0DIV_OFF))



#define IFXSCU_CFG_CCUCON6_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_CPU0DIV_ ##pll0Freq << IFX_SCU_CCUCON6_CPU0DIV_OFF))



#define IFXSCU_CFG_CCUCON6_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON6_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON6 IFXSCU_CFG_CCUCON6_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)


#define IFXSCU_CFG_CCUCON7_MASK (uint32)( (IFX_SCU_CCUCON7_CPU1DIV_MSK << IFX_SCU_CCUCON7_CPU1DIV_OFF))



#define IFXSCU_CFG_CCUCON7_BASIC_(pll0Freq,pll1Freq,pll2Freq) (uint32)( (IFXSCU_CFG_CPU1DIV_ ##pll0Freq << IFX_SCU_CCUCON7_CPU1DIV_OFF))



#define IFXSCU_CFG_CCUCON7_BASIC(pll0Freq,pll1Freq,pll2Freq) IFXSCU_CFG_CCUCON7_BASIC_(pll0Freq, pll1Freq, pll2Freq)

#define IFXSCU_CFG_CCUCON7 IFXSCU_CFG_CCUCON7_BASIC(IFXSCU_CFG_PLL_FREQ, IFXSCU_CFG_PLL1_FREQ, IFXSCU_CFG_PLL2_FREQ)



#define IFXSCU_CFG_CLK_DISTRIBUTION { {IFXSCU_CFG_CCUCON0, IFXSCU_CFG_CCUCON0_MASK}, {IFXSCU_CFG_CCUCON1, IFXSCU_CFG_CCUCON1_MASK}, {IFXSCU_CFG_CCUCON2, IFXSCU_CFG_CCUCON2_MASK}, {IFXSCU_CFG_CCUCON5, IFXSCU_CFG_CCUCON5_MASK}, {IFXSCU_CFG_CCUCON6, IFXSCU_CFG_CCUCON6_MASK}, {IFXSCU_CFG_CCUCON7, IFXSCU_CFG_CCUCON7_MASK}, }
# 1176 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxScu_cfg.h"
#define IFXSCU_CFG_FLASH_WAITSTATE_MSK 0

#define IFXSCU_CFG_FLASH_WAITSTATE_VAL_BASIC_(pll0Freq) 0

#define IFXSCU_CFG_FLASH_WAITSTATE_VAL_BASIC(pll0Freq) IFXSCU_CFG_FLASH_WAITSTATE_VAL_BASIC_(pll0Freq)

#define IFXSCU_CFG_FLASH_WAITSTATE_VAL IFXSCU_CFG_FLASH_WAITSTATE_VAL_BASIC(IFXSCU_CFG_PLL_FREQ)


#define IFXSCU_CFG_FLASH_WAITSTATE {IFXSCU_CFG_FLASH_WAITSTATE_VAL, IFXSCU_CFG_FLASH_WAITSTATE_MSK}







#define IFXSCULBIST_CFG_SIGNATURE_A (0xCB195811U)







#define IFXSCULBIST_CFG_SIGNATURE_B (0x78030877U)






#define IFXSCULBIST_CFG_PATTERN_A (0x180U)



#define IFXSCULBIST_CFG_PATTERN_B (0xF00U)



#define IFXSCULBIST_CFG_SCANCHAINLENGTH (0x2FU)



#define IFXSCULBIST_CFG_SEED (0x7U)






typedef enum
{
    IfxScu_CCUCON0_CLKSEL_fBack = 0,
    IfxScu_CCUCON0_CLKSEL_fPll = 1
} IfxScu_CCUCON0_CLKSEL;


typedef enum
{
    IfxScu_WDTCON1_IR_divBy16384 = 0,
    IfxScu_WDTCON1_IR_divBy256 = 1,
    IfxScu_WDTCON1_IR_divBy64 = 2
} IfxScu_WDTCON1_IR;

typedef enum
{
    IfxScu_PMCSR_REQSLP_Run = 0U,
    IfxScu_PMCSR_REQSLP_Idle = 1U,
    IfxScu_PMCSR_REQSLP_Sleep = 2U,
    IfxScu_PMCSR_REQSLP_Stby = 3U
} IfxScu_PMCSR_REQSLP;
# 72 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Service/CpuGeneric/_Utilities/Ifx_Assert.h" 1
# 48 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Service/CpuGeneric/_Utilities/Ifx_Assert.h"
#define IFX_ASSERT_H 1


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/Ifx_Types.h" 1
# 52 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Service/CpuGeneric/_Utilities/Ifx_Assert.h" 2




#define IFX_VERBOSE_LEVEL_OFF (0)
#define IFX_VERBOSE_LEVEL_FAILURE (1)
#define IFX_VERBOSE_LEVEL_ERROR (2)
#define IFX_VERBOSE_LEVEL_WARNING (3)
#define IFX_VERBOSE_LEVEL_INFO (4)
#define IFX_VERBOSE_LEVEL_DEBUG (5)


#define IFX_ASSERT_FEATURE_NOT_IMPLEMENTED (FALSE)

#define IFX_ASSERT_FEATURE_NOT_AVAILABLE (FALSE)


#define IFX_ASSERT(level,expr) ((void)0)



#define IFX_VALIDATE(level,expr) (expr)
# 73 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h" 1
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
#define IFXSCUWDT_H 1
# 67 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.asm.h" 1
# 45 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.asm.h"
#define IFXSCUWDT_ASM_H 1






#define IFXSCUWDT_CALCULATELFSR(pwd) ((((((pwd) >> 13) ^ ((pwd) >> 12) ^ ((pwd) >> 11) ^ ((pwd) >> 1 )) & 1)) | (((pwd)<<1) & 0x3FFF))
# 62 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.asm.h"
static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_calculateLfsr(uint16 password);






static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_calculateLfsr(uint16 pwd)
{

    uint32 temp = pwd;
    uint16 res;

    __asm("xor.t  %0,%1,13,%1,12 \n           xor.t  %0,%0,0,%1,11  \n           sh.xor.t %1,%0,0,%1,1  \n           extr.u %0,%1,0,14     \n"


                                     : "=&d" (res) : "d" (temp));
    return res;

}
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h" 2
# 76 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
#define IFXSCUWDT_ENDINIT_WAIT_TIMEOUTCOUNT (0x100)
# 86 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
typedef struct
{
    uint16 password;
    uint16 reload;
    IfxScu_WDTCON1_IR inputFrequency;
    boolean disableWatchdog;
    boolean enableSmuRestriction;
    boolean enableAutomaticPasswordChange;
    boolean enableTimerCheck;
    boolean enableTimerCheckTolerance;
    boolean clrInternalResetFlag;
    IfxScu_WDTCON1_IR globalEndInitInputFrequency;
} IfxScuWdt_Config;
# 114 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_initConfig(IfxScuWdt_Config *config);
# 127 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_initCpuWatchdog(Ifx_SCU_WDTCPU *wdt, const IfxScuWdt_Config *config);
# 140 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_initSafetyWatchdog(Ifx_SCU_WDTS *wdt, const IfxScuWdt_Config *config);
# 163 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);





static inline __attribute__ ((always_inline)) void IfxScuWdt_clearGlobalSafetyEndinitInline(uint16 password);
# 182 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) void IfxScuWdt_clearSafetyEndinitInline(uint16 password);
# 192 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getGlobalSafetyEndinitPasswordInline(void);
# 204 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);





static inline __attribute__ ((always_inline)) void IfxScuWdt_setGlobalSafetyEndinitInline(uint16 password);
# 221 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) void IfxScuWdt_setSafetyEndinitInline(uint16 password);
# 237 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_clearCpuEndinit(uint16 password);
# 250 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_clearGlobalEndinit(uint16 password);
# 263 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_clearGlobalSafetyEndinit(uint16 password);
# 275 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_clearSafetyEndinit(uint16 password);
# 285 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_setCpuEndinit(uint16 password);
# 295 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_setGlobalEndinit(uint16 password);
# 305 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_setGlobalSafetyEndinit(uint16 password);
# 315 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_setSafetyEndinit(uint16 password);
# 335 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog);





static inline __attribute__ ((always_inline)) boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog);




static inline __attribute__ ((always_inline)) boolean IfxScuWdt_getSafetyWatchdogEndInit(void);
# 356 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void);
# 370 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword);
# 381 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload);
# 391 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeGlobalEndinitPassword(uint16 password, uint16 newPassword);
# 401 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeGlobalSafetyEndinitPassword(uint16 password, uint16 newPassword);
# 411 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeSafetyWatchdogPassword(uint16 password, uint16 newPassword);
# 422 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_changeSafetyWatchdogReload(uint16 password, uint16 reload);
# 432 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_disableCpuWatchdog(uint16 password);
# 442 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_disableSafetyWatchdog(uint16 password);
# 452 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_enableCpuWatchdog(uint16 password);
# 462 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_enableSafetyWatchdog(uint16 password);
# 471 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern uint16 IfxScuWdt_getCpuWatchdogPassword(void);




extern boolean IfxScuWdt_getCpuWatchdogEndInit(void);
# 486 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern uint16 IfxScuWdt_getGlobalEndinitPassword(void);
# 496 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern uint16 IfxScuWdt_getGlobalSafetyEndinitPassword(void);
# 505 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern uint16 IfxScuWdt_getSafetyWatchdogPassword(void);
# 515 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_serviceCpuWatchdog(uint16 password);
# 525 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern void IfxScuWdt_serviceSafetyWatchdog(uint16 password);




extern uint8 IfxScuWdt_getCpuWatchdogStatus(void);
# 542 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuWdt.h"
extern boolean IfxScuWdt_enableWatchdogWithDebugger(void);





static inline __attribute__ ((always_inline)) void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {

        watchdog->CON0.U = (1 << (0u)) |
                           (0 << (1u)) |
                           (password << (2u)) |
                           (watchdog->CON0.B.REL << (16u));
    }


    watchdog->CON0.U = (0 << (0u)) |
                       (1 << (1u)) |
                       (password << (2u)) |
                       (watchdog->CON0.B.REL << (16u));


    while (watchdog->CON0.B.ENDINIT == 1)
    {}
}


static inline __attribute__ ((always_inline)) void IfxScuWdt_clearGlobalSafetyEndinitInline(uint16 password)
{

    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (0xFFFCU << 16U) | (password << (2u));

    while (((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.ENDINIT == 1)
    {}
}


static inline __attribute__ ((always_inline)) void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {

        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                          (0 << (1u)) |
                          (password << (2u)) |
                          ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (0 << (0u)) |
                      (1 << (1u)) |
                      (password << (2u)) |
                      ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));


    while ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.ENDINIT == 1)
    {}
}


static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
{
    uint16 password;




    password = watchdog->CON0.B.PW;
    password ^= 0x003F;

    return password;
}


static inline __attribute__ ((always_inline)) boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
{
    return (boolean)watchdog->CON0.B.ENDINIT;
}


static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getGlobalSafetyEndinitPasswordInline(void)
{




    uint16 password = ((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.EPW ^ 0x003F;
    return password;
}


static inline __attribute__ ((always_inline)) boolean IfxScuWdt_getSafetyWatchdogEndInit(void)
{
    return (boolean)((*(Ifx_SCU*)0xF0036000u)).WDTS.CON0.B.ENDINIT;
}


static inline __attribute__ ((always_inline)) uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void)
{
    uint16 password;
    Ifx_SCU_WDTS *watchdog = &((*(Ifx_SCU*)0xF0036000u)).WDTS;




    password = watchdog->CON0.B.PW;
    password ^= 0x003F;

    return password;
}


static inline __attribute__ ((always_inline)) void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {

        watchdog->CON0.U = (1 << (0u)) |
                           (0 << (1u)) |
                           (password << (2u)) |
                           (watchdog->CON0.B.REL << (16u));
    }


    watchdog->CON0.U = (1 << (0u)) |
                       (1 << (1u)) |
                       (password << (2u)) |
                       (watchdog->CON0.B.REL << (16u));


    while (watchdog->CON0.B.ENDINIT == 0)
    {}
}


static inline __attribute__ ((always_inline)) void IfxScuWdt_setGlobalSafetyEndinitInline(uint16 password)
{

    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (0xFFFCU << 16U) | (password << (2u)) | (1 << (1u));

    while (((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.ENDINIT == 0)
    {}
}


static inline __attribute__ ((always_inline)) void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {

        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                          (0 << (1u)) |
                          (password << (2u)) |
                          ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = (1 << (0u)) |
                      (1 << (1u)) |
                      (password << (2u)) |
                      ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));


    while ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.ENDINIT == 0)
    {}
}
# 74 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h" 1
# 187 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
#define IFXSCUCCU_H 1







# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 1
# 196 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_PinMap/IfxScu_PinMap.h" 1
# 46 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_PinMap/IfxScu_PinMap.h"
#define IFXSCU_PINMAP_H 



# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h" 1
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
#define IFXPORT_H 1





# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxPort_cfg.h" 1
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxPort_cfg.h"
#define IFXPORT_CFG_H 1






# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_reg.h" 1
# 96 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_reg.h"
#define IFXPORT_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_regdef.h"
#define IFXPORT_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_regdef.h"
typedef struct _Ifx_P_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_P_ACCEN0_Bits;


typedef struct _Ifx_P_ACCEN1_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_P_ACCEN1_Bits;


typedef struct _Ifx_P_ESR_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_ESR_Bits;


typedef struct _Ifx_P_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;
    Ifx_UReg_32Bit MODTYPE:8;
    Ifx_UReg_32Bit MODNUMBER:16;
} Ifx_P_ID_Bits;


typedef struct _Ifx_P_IN_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit P2:1;
    Ifx_UReg_32Bit P3:1;
    Ifx_UReg_32Bit P4:1;
    Ifx_UReg_32Bit P5:1;
    Ifx_UReg_32Bit P6:1;
    Ifx_UReg_32Bit P7:1;
    Ifx_UReg_32Bit P8:1;
    Ifx_UReg_32Bit P9:1;
    Ifx_UReg_32Bit P10:1;
    Ifx_UReg_32Bit P11:1;
    Ifx_UReg_32Bit P12:1;
    Ifx_UReg_32Bit P13:1;
    Ifx_UReg_32Bit P14:1;
    Ifx_UReg_32Bit P15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_IN_Bits;


typedef struct _Ifx_P_IOCR0_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit PC0:5;
    Ifx_UReg_32Bit reserved_8:3;
    Ifx_UReg_32Bit PC1:5;
    Ifx_UReg_32Bit reserved_16:3;
    Ifx_UReg_32Bit PC2:5;
    Ifx_UReg_32Bit reserved_24:3;
    Ifx_UReg_32Bit PC3:5;
} Ifx_P_IOCR0_Bits;


typedef struct _Ifx_P_IOCR12_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit PC12:5;
    Ifx_UReg_32Bit reserved_8:3;
    Ifx_UReg_32Bit PC13:5;
    Ifx_UReg_32Bit reserved_16:3;
    Ifx_UReg_32Bit PC14:5;
    Ifx_UReg_32Bit reserved_24:3;
    Ifx_UReg_32Bit PC15:5;
} Ifx_P_IOCR12_Bits;


typedef struct _Ifx_P_IOCR4_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit PC4:5;
    Ifx_UReg_32Bit reserved_8:3;
    Ifx_UReg_32Bit PC5:5;
    Ifx_UReg_32Bit reserved_16:3;
    Ifx_UReg_32Bit PC6:5;
    Ifx_UReg_32Bit reserved_24:3;
    Ifx_UReg_32Bit PC7:5;
} Ifx_P_IOCR4_Bits;


typedef struct _Ifx_P_IOCR8_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit PC8:5;
    Ifx_UReg_32Bit reserved_8:3;
    Ifx_UReg_32Bit PC9:5;
    Ifx_UReg_32Bit reserved_16:3;
    Ifx_UReg_32Bit PC10:5;
    Ifx_UReg_32Bit reserved_24:3;
    Ifx_UReg_32Bit PC11:5;
} Ifx_P_IOCR8_Bits;


typedef struct _Ifx_P_LPCR_Bits
{
    Ifx_UReg_32Bit REN_CTRL:1;
    Ifx_UReg_32Bit RX_EN:1;
    Ifx_UReg_32Bit TERM:1;
    Ifx_UReg_32Bit LRXTERM:3;
    Ifx_UReg_32Bit LVDSM:1;
    Ifx_UReg_32Bit PS:1;
    Ifx_UReg_32Bit TEN_CTRL:1;
    Ifx_UReg_32Bit TX_EN:1;
    Ifx_UReg_32Bit VDIFFADJ:2;
    Ifx_UReg_32Bit VOSDYN:1;
    Ifx_UReg_32Bit VOSEXT:1;
    Ifx_UReg_32Bit TX_PD:1;
    Ifx_UReg_32Bit TX_PWDPD:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_LPCR_Bits;


typedef struct _Ifx_P_OMCR_Bits
{
    Ifx_UReg_32Bit reserved_0:16;
    Ifx_UReg_32Bit PCL0:1;
    Ifx_UReg_32Bit PCL1:1;
    Ifx_UReg_32Bit PCL2:1;
    Ifx_UReg_32Bit PCL3:1;
    Ifx_UReg_32Bit PCL4:1;
    Ifx_UReg_32Bit PCL5:1;
    Ifx_UReg_32Bit PCL6:1;
    Ifx_UReg_32Bit PCL7:1;
    Ifx_UReg_32Bit PCL8:1;
    Ifx_UReg_32Bit PCL9:1;
    Ifx_UReg_32Bit PCL10:1;
    Ifx_UReg_32Bit PCL11:1;
    Ifx_UReg_32Bit PCL12:1;
    Ifx_UReg_32Bit PCL13:1;
    Ifx_UReg_32Bit PCL14:1;
    Ifx_UReg_32Bit PCL15:1;
} Ifx_P_OMCR_Bits;


typedef struct _Ifx_P_OMCR0_Bits
{
    Ifx_UReg_32Bit reserved_0:16;
    Ifx_UReg_32Bit PCL0:1;
    Ifx_UReg_32Bit PCL1:1;
    Ifx_UReg_32Bit PCL2:1;
    Ifx_UReg_32Bit PCL3:1;
    Ifx_UReg_32Bit reserved_20:12;
} Ifx_P_OMCR0_Bits;


typedef struct _Ifx_P_OMCR12_Bits
{
    Ifx_UReg_32Bit reserved_0:28;
    Ifx_UReg_32Bit PCL12:1;
    Ifx_UReg_32Bit PCL13:1;
    Ifx_UReg_32Bit PCL14:1;
    Ifx_UReg_32Bit PCL15:1;
} Ifx_P_OMCR12_Bits;


typedef struct _Ifx_P_OMCR4_Bits
{
    Ifx_UReg_32Bit reserved_0:20;
    Ifx_UReg_32Bit PCL4:1;
    Ifx_UReg_32Bit PCL5:1;
    Ifx_UReg_32Bit PCL6:1;
    Ifx_UReg_32Bit PCL7:1;
    Ifx_UReg_32Bit reserved_24:8;
} Ifx_P_OMCR4_Bits;


typedef struct _Ifx_P_OMCR8_Bits
{
    Ifx_UReg_32Bit reserved_0:24;
    Ifx_UReg_32Bit PCL8:1;
    Ifx_UReg_32Bit PCL9:1;
    Ifx_UReg_32Bit PCL10:1;
    Ifx_UReg_32Bit PCL11:1;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_P_OMCR8_Bits;


typedef struct _Ifx_P_OMR_Bits
{
    Ifx_UReg_32Bit PS0:1;
    Ifx_UReg_32Bit PS1:1;
    Ifx_UReg_32Bit PS2:1;
    Ifx_UReg_32Bit PS3:1;
    Ifx_UReg_32Bit PS4:1;
    Ifx_UReg_32Bit PS5:1;
    Ifx_UReg_32Bit PS6:1;
    Ifx_UReg_32Bit PS7:1;
    Ifx_UReg_32Bit PS8:1;
    Ifx_UReg_32Bit PS9:1;
    Ifx_UReg_32Bit PS10:1;
    Ifx_UReg_32Bit PS11:1;
    Ifx_UReg_32Bit PS12:1;
    Ifx_UReg_32Bit PS13:1;
    Ifx_UReg_32Bit PS14:1;
    Ifx_UReg_32Bit PS15:1;
    Ifx_UReg_32Bit PCL0:1;
    Ifx_UReg_32Bit PCL1:1;
    Ifx_UReg_32Bit PCL2:1;
    Ifx_UReg_32Bit PCL3:1;
    Ifx_UReg_32Bit PCL4:1;
    Ifx_UReg_32Bit PCL5:1;
    Ifx_UReg_32Bit PCL6:1;
    Ifx_UReg_32Bit PCL7:1;
    Ifx_UReg_32Bit PCL8:1;
    Ifx_UReg_32Bit PCL9:1;
    Ifx_UReg_32Bit PCL10:1;
    Ifx_UReg_32Bit PCL11:1;
    Ifx_UReg_32Bit PCL12:1;
    Ifx_UReg_32Bit PCL13:1;
    Ifx_UReg_32Bit PCL14:1;
    Ifx_UReg_32Bit PCL15:1;
} Ifx_P_OMR_Bits;


typedef struct _Ifx_P_OMSR_Bits
{
    Ifx_UReg_32Bit PS0:1;
    Ifx_UReg_32Bit PS1:1;
    Ifx_UReg_32Bit PS2:1;
    Ifx_UReg_32Bit PS3:1;
    Ifx_UReg_32Bit PS4:1;
    Ifx_UReg_32Bit PS5:1;
    Ifx_UReg_32Bit PS6:1;
    Ifx_UReg_32Bit PS7:1;
    Ifx_UReg_32Bit PS8:1;
    Ifx_UReg_32Bit PS9:1;
    Ifx_UReg_32Bit PS10:1;
    Ifx_UReg_32Bit PS11:1;
    Ifx_UReg_32Bit PS12:1;
    Ifx_UReg_32Bit PS13:1;
    Ifx_UReg_32Bit PS14:1;
    Ifx_UReg_32Bit PS15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_OMSR_Bits;


typedef struct _Ifx_P_OMSR0_Bits
{
    Ifx_UReg_32Bit PS0:1;
    Ifx_UReg_32Bit PS1:1;
    Ifx_UReg_32Bit PS2:1;
    Ifx_UReg_32Bit PS3:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_P_OMSR0_Bits;


typedef struct _Ifx_P_OMSR12_Bits
{
    Ifx_UReg_32Bit reserved_0:12;
    Ifx_UReg_32Bit PS12:1;
    Ifx_UReg_32Bit PS13:1;
    Ifx_UReg_32Bit PS14:1;
    Ifx_UReg_32Bit PS15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_OMSR12_Bits;


typedef struct _Ifx_P_OMSR4_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit PS4:1;
    Ifx_UReg_32Bit PS5:1;
    Ifx_UReg_32Bit PS6:1;
    Ifx_UReg_32Bit PS7:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_P_OMSR4_Bits;


typedef struct _Ifx_P_OMSR8_Bits
{
    Ifx_UReg_32Bit reserved_0:8;
    Ifx_UReg_32Bit PS8:1;
    Ifx_UReg_32Bit PS9:1;
    Ifx_UReg_32Bit PS10:1;
    Ifx_UReg_32Bit PS11:1;
    Ifx_UReg_32Bit reserved_12:20;
} Ifx_P_OMSR8_Bits;


typedef struct _Ifx_P_OUT_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit P2:1;
    Ifx_UReg_32Bit P3:1;
    Ifx_UReg_32Bit P4:1;
    Ifx_UReg_32Bit P5:1;
    Ifx_UReg_32Bit P6:1;
    Ifx_UReg_32Bit P7:1;
    Ifx_UReg_32Bit P8:1;
    Ifx_UReg_32Bit P9:1;
    Ifx_UReg_32Bit P10:1;
    Ifx_UReg_32Bit P11:1;
    Ifx_UReg_32Bit P12:1;
    Ifx_UReg_32Bit P13:1;
    Ifx_UReg_32Bit P14:1;
    Ifx_UReg_32Bit P15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_OUT_Bits;


typedef struct _Ifx_P_PCSR_Bits
{
    Ifx_UReg_32Bit SEL0:1;
    Ifx_UReg_32Bit SEL1:1;
    Ifx_UReg_32Bit SEL2:1;
    Ifx_UReg_32Bit SEL3:1;
    Ifx_UReg_32Bit SEL4:1;
    Ifx_UReg_32Bit SEL5:1;
    Ifx_UReg_32Bit SEL6:1;
    Ifx_UReg_32Bit SEL7:1;
    Ifx_UReg_32Bit SEL8:1;
    Ifx_UReg_32Bit SEL9:1;
    Ifx_UReg_32Bit SEL10:1;
    Ifx_UReg_32Bit SEL11:1;
    Ifx_UReg_32Bit SEL12:1;
    Ifx_UReg_32Bit SEL13:1;
    Ifx_UReg_32Bit SEL14:1;
    Ifx_UReg_32Bit SEL15:1;
    Ifx_UReg_32Bit reserved_16:15;
    Ifx_UReg_32Bit LCK:1;
} Ifx_P_PCSR_Bits;


typedef struct _Ifx_P_PDISC_Bits
{
    Ifx_UReg_32Bit PDIS0:1;
    Ifx_UReg_32Bit PDIS1:1;
    Ifx_UReg_32Bit PDIS2:1;
    Ifx_UReg_32Bit PDIS3:1;
    Ifx_UReg_32Bit PDIS4:1;
    Ifx_UReg_32Bit PDIS5:1;
    Ifx_UReg_32Bit PDIS6:1;
    Ifx_UReg_32Bit PDIS7:1;
    Ifx_UReg_32Bit PDIS8:1;
    Ifx_UReg_32Bit PDIS9:1;
    Ifx_UReg_32Bit PDIS10:1;
    Ifx_UReg_32Bit PDIS11:1;
    Ifx_UReg_32Bit PDIS12:1;
    Ifx_UReg_32Bit PDIS13:1;
    Ifx_UReg_32Bit PDIS14:1;
    Ifx_UReg_32Bit PDIS15:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_P_PDISC_Bits;


typedef struct _Ifx_P_PDR0_Bits
{
    Ifx_UReg_32Bit PD0:2;
    Ifx_UReg_32Bit PL0:2;
    Ifx_UReg_32Bit PD1:2;
    Ifx_UReg_32Bit PL1:2;
    Ifx_UReg_32Bit PD2:2;
    Ifx_UReg_32Bit PL2:2;
    Ifx_UReg_32Bit PD3:2;
    Ifx_UReg_32Bit PL3:2;
    Ifx_UReg_32Bit PD4:2;
    Ifx_UReg_32Bit PL4:2;
    Ifx_UReg_32Bit PD5:2;
    Ifx_UReg_32Bit PL5:2;
    Ifx_UReg_32Bit PD6:2;
    Ifx_UReg_32Bit PL6:2;
    Ifx_UReg_32Bit PD7:2;
    Ifx_UReg_32Bit PL7:2;
} Ifx_P_PDR0_Bits;


typedef struct _Ifx_P_PDR1_Bits
{
    Ifx_UReg_32Bit PD8:2;
    Ifx_UReg_32Bit PL8:2;
    Ifx_UReg_32Bit PD9:2;
    Ifx_UReg_32Bit PL9:2;
    Ifx_UReg_32Bit PD10:2;
    Ifx_UReg_32Bit PL10:2;
    Ifx_UReg_32Bit PD11:2;
    Ifx_UReg_32Bit PL11:2;
    Ifx_UReg_32Bit PD12:2;
    Ifx_UReg_32Bit PL12:2;
    Ifx_UReg_32Bit PD13:2;
    Ifx_UReg_32Bit PL13:2;
    Ifx_UReg_32Bit PD14:2;
    Ifx_UReg_32Bit PL14:2;
    Ifx_UReg_32Bit PD15:2;
    Ifx_UReg_32Bit PL15:2;
} Ifx_P_PDR1_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_ACCEN0_Bits B;
} Ifx_P_ACCEN0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_ACCEN1_Bits B;
} Ifx_P_ACCEN1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_ESR_Bits B;
} Ifx_P_ESR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_ID_Bits B;
} Ifx_P_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_IN_Bits B;
} Ifx_P_IN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_IOCR0_Bits B;
} Ifx_P_IOCR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_IOCR12_Bits B;
} Ifx_P_IOCR12;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_IOCR4_Bits B;
} Ifx_P_IOCR4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_IOCR8_Bits B;
} Ifx_P_IOCR8;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_LPCR_Bits B;
} Ifx_P_LPCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMCR_Bits B;
} Ifx_P_OMCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMCR0_Bits B;
} Ifx_P_OMCR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMCR12_Bits B;
} Ifx_P_OMCR12;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMCR4_Bits B;
} Ifx_P_OMCR4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMCR8_Bits B;
} Ifx_P_OMCR8;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMR_Bits B;
} Ifx_P_OMR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMSR_Bits B;
} Ifx_P_OMSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMSR0_Bits B;
} Ifx_P_OMSR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMSR12_Bits B;
} Ifx_P_OMSR12;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMSR4_Bits B;
} Ifx_P_OMSR4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OMSR8_Bits B;
} Ifx_P_OMSR8;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_OUT_Bits B;
} Ifx_P_OUT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_PCSR_Bits B;
} Ifx_P_PCSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_PDISC_Bits B;
} Ifx_P_PDISC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_PDR0_Bits B;
} Ifx_P_PDR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_P_PDR1_Bits B;
} Ifx_P_PDR1;
# 732 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_regdef.h"
typedef volatile struct _Ifx_P
{
       Ifx_P_OUT OUT;
       Ifx_P_OMR OMR;
       Ifx_P_ID ID;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_P_IOCR0 IOCR0;
       Ifx_P_IOCR4 IOCR4;
       Ifx_P_IOCR8 IOCR8;
       Ifx_P_IOCR12 IOCR12;
       Ifx_UReg_8Bit reserved_20[4];
       Ifx_P_IN IN;
       Ifx_UReg_8Bit reserved_28[24];
       Ifx_P_PDR0 PDR0;
       Ifx_P_PDR1 PDR1;
       Ifx_UReg_8Bit reserved_48[8];
       Ifx_P_ESR ESR;
       Ifx_UReg_8Bit reserved_54[12];
       Ifx_P_PDISC PDISC;
       Ifx_P_PCSR PCSR;
       Ifx_UReg_8Bit reserved_68[8];
       Ifx_P_OMSR0 OMSR0;
       Ifx_P_OMSR4 OMSR4;
       Ifx_P_OMSR8 OMSR8;
       Ifx_P_OMSR12 OMSR12;
       Ifx_P_OMCR0 OMCR0;
       Ifx_P_OMCR4 OMCR4;
       Ifx_P_OMCR8 OMCR8;
       Ifx_P_OMCR12 OMCR12;
       Ifx_P_OMSR OMSR;
       Ifx_P_OMCR OMCR;
       Ifx_UReg_8Bit reserved_98[8];
       Ifx_P_LPCR LPCR[8];
       Ifx_UReg_8Bit reserved_C0[56];
       Ifx_P_ACCEN1 ACCEN1;
       Ifx_P_ACCEN0 ACCEN0;
} Ifx_P;
# 99 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_reg.h" 2
# 109 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_reg.h"
#define MODULE_P00 ((*(Ifx_P*)0xF003A000u))
#define MODULE_P02 ((*(Ifx_P*)0xF003A200u))
#define MODULE_P10 ((*(Ifx_P*)0xF003AA00u))
#define MODULE_P11 ((*(Ifx_P*)0xF003AB00u))
#define MODULE_P12 ((*(Ifx_P*)0xF003AC00u))
#define MODULE_P13 ((*(Ifx_P*)0xF003AD00u))
#define MODULE_P14 ((*(Ifx_P*)0xF003AE00u))
#define MODULE_P15 ((*(Ifx_P*)0xF003AF00u))
#define MODULE_P20 ((*(Ifx_P*)0xF003B400u))
#define MODULE_P21 ((*(Ifx_P*)0xF003B500u))
#define MODULE_P22 ((*(Ifx_P*)0xF003B600u))
#define MODULE_P23 ((*(Ifx_P*)0xF003B700u))
#define MODULE_P32 ((*(Ifx_P*)0xF003C000u))
#define MODULE_P33 ((*(Ifx_P*)0xF003C100u))
#define MODULE_P40 ((*(Ifx_P*)0xF003C800u))
# 132 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxPort_reg.h"
#define P00_OUT (*(volatile Ifx_P_OUT*)0xF003A000u)


#define P00_OMR (*(volatile Ifx_P_OMR*)0xF003A004u)


#define P00_ID (*(volatile Ifx_P_ID*)0xF003A008u)


#define P00_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003A010u)


#define P00_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003A014u)


#define P00_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003A018u)


#define P00_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003A01Cu)


#define P00_IN (*(volatile Ifx_P_IN*)0xF003A024u)


#define P00_PDR0 (*(volatile Ifx_P_PDR0*)0xF003A040u)


#define P00_PDR1 (*(volatile Ifx_P_PDR1*)0xF003A044u)


#define P00_ESR (*(volatile Ifx_P_ESR*)0xF003A050u)


#define P00_PDISC (*(volatile Ifx_P_PDISC*)0xF003A060u)


#define P00_PCSR (*(volatile Ifx_P_PCSR*)0xF003A064u)


#define P00_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003A070u)


#define P00_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003A074u)


#define P00_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003A078u)


#define P00_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003A07Cu)


#define P00_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003A080u)


#define P00_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003A084u)


#define P00_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003A088u)


#define P00_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003A08Cu)


#define P00_OMSR (*(volatile Ifx_P_OMSR*)0xF003A090u)


#define P00_OMCR (*(volatile Ifx_P_OMCR*)0xF003A094u)


#define P00_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003A0F8u)


#define P00_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003A0FCu)






#define P02_OUT (*(volatile Ifx_P_OUT*)0xF003A200u)


#define P02_OMR (*(volatile Ifx_P_OMR*)0xF003A204u)


#define P02_ID (*(volatile Ifx_P_ID*)0xF003A208u)


#define P02_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003A210u)


#define P02_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003A214u)


#define P02_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003A218u)


#define P02_IN (*(volatile Ifx_P_IN*)0xF003A224u)


#define P02_PDR0 (*(volatile Ifx_P_PDR0*)0xF003A240u)


#define P02_PDR1 (*(volatile Ifx_P_PDR1*)0xF003A244u)


#define P02_ESR (*(volatile Ifx_P_ESR*)0xF003A250u)


#define P02_PDISC (*(volatile Ifx_P_PDISC*)0xF003A260u)


#define P02_PCSR (*(volatile Ifx_P_PCSR*)0xF003A264u)


#define P02_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003A270u)


#define P02_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003A274u)


#define P02_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003A278u)


#define P02_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003A280u)


#define P02_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003A284u)


#define P02_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003A288u)


#define P02_OMSR (*(volatile Ifx_P_OMSR*)0xF003A290u)


#define P02_OMCR (*(volatile Ifx_P_OMCR*)0xF003A294u)


#define P02_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003A2F8u)


#define P02_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003A2FCu)






#define P10_OUT (*(volatile Ifx_P_OUT*)0xF003AA00u)


#define P10_OMR (*(volatile Ifx_P_OMR*)0xF003AA04u)


#define P10_ID (*(volatile Ifx_P_ID*)0xF003AA08u)


#define P10_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AA10u)


#define P10_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003AA14u)


#define P10_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003AA18u)


#define P10_IN (*(volatile Ifx_P_IN*)0xF003AA24u)


#define P10_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AA40u)


#define P10_PDR1 (*(volatile Ifx_P_PDR1*)0xF003AA44u)


#define P10_ESR (*(volatile Ifx_P_ESR*)0xF003AA50u)


#define P10_PDISC (*(volatile Ifx_P_PDISC*)0xF003AA60u)


#define P10_PCSR (*(volatile Ifx_P_PCSR*)0xF003AA64u)


#define P10_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AA70u)


#define P10_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003AA74u)


#define P10_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003AA78u)


#define P10_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AA80u)


#define P10_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003AA84u)


#define P10_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003AA88u)


#define P10_OMSR (*(volatile Ifx_P_OMSR*)0xF003AA90u)


#define P10_OMCR (*(volatile Ifx_P_OMCR*)0xF003AA94u)


#define P10_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003AAF8u)


#define P10_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003AAFCu)






#define P11_OUT (*(volatile Ifx_P_OUT*)0xF003AB00u)


#define P11_OMR (*(volatile Ifx_P_OMR*)0xF003AB04u)


#define P11_ID (*(volatile Ifx_P_ID*)0xF003AB08u)


#define P11_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AB10u)


#define P11_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003AB14u)


#define P11_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003AB18u)


#define P11_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003AB1Cu)


#define P11_IN (*(volatile Ifx_P_IN*)0xF003AB24u)


#define P11_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AB40u)


#define P11_PDR1 (*(volatile Ifx_P_PDR1*)0xF003AB44u)


#define P11_ESR (*(volatile Ifx_P_ESR*)0xF003AB50u)


#define P11_PDISC (*(volatile Ifx_P_PDISC*)0xF003AB60u)


#define P11_PCSR (*(volatile Ifx_P_PCSR*)0xF003AB64u)


#define P11_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AB70u)


#define P11_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003AB74u)


#define P11_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003AB78u)


#define P11_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003AB7Cu)


#define P11_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AB80u)


#define P11_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003AB84u)


#define P11_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003AB88u)


#define P11_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003AB8Cu)


#define P11_OMSR (*(volatile Ifx_P_OMSR*)0xF003AB90u)


#define P11_OMCR (*(volatile Ifx_P_OMCR*)0xF003AB94u)


#define P11_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003ABF8u)


#define P11_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003ABFCu)






#define P12_OUT (*(volatile Ifx_P_OUT*)0xF003AC00u)


#define P12_OMR (*(volatile Ifx_P_OMR*)0xF003AC04u)


#define P12_ID (*(volatile Ifx_P_ID*)0xF003AC08u)


#define P12_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AC10u)


#define P12_IN (*(volatile Ifx_P_IN*)0xF003AC24u)


#define P12_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AC40u)


#define P12_ESR (*(volatile Ifx_P_ESR*)0xF003AC50u)


#define P12_PDISC (*(volatile Ifx_P_PDISC*)0xF003AC60u)


#define P12_PCSR (*(volatile Ifx_P_PCSR*)0xF003AC64u)


#define P12_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AC70u)


#define P12_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AC80u)


#define P12_OMSR (*(volatile Ifx_P_OMSR*)0xF003AC90u)


#define P12_OMCR (*(volatile Ifx_P_OMCR*)0xF003AC94u)


#define P12_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003ACF8u)


#define P12_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003ACFCu)






#define P13_OUT (*(volatile Ifx_P_OUT*)0xF003AD00u)


#define P13_OMR (*(volatile Ifx_P_OMR*)0xF003AD04u)


#define P13_ID (*(volatile Ifx_P_ID*)0xF003AD08u)


#define P13_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AD10u)


#define P13_IN (*(volatile Ifx_P_IN*)0xF003AD24u)


#define P13_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AD40u)


#define P13_ESR (*(volatile Ifx_P_ESR*)0xF003AD50u)


#define P13_PDISC (*(volatile Ifx_P_PDISC*)0xF003AD60u)


#define P13_PCSR (*(volatile Ifx_P_PCSR*)0xF003AD64u)


#define P13_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AD70u)


#define P13_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AD80u)


#define P13_OMSR (*(volatile Ifx_P_OMSR*)0xF003AD90u)


#define P13_OMCR (*(volatile Ifx_P_OMCR*)0xF003AD94u)


#define P13_LPCR0 (*(volatile Ifx_P_LPCR*)0xF003ADA0u)


#define P13_LPCR1 (*(volatile Ifx_P_LPCR*)0xF003ADA4u)


#define P13_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003ADF8u)


#define P13_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003ADFCu)






#define P14_OUT (*(volatile Ifx_P_OUT*)0xF003AE00u)


#define P14_OMR (*(volatile Ifx_P_OMR*)0xF003AE04u)


#define P14_ID (*(volatile Ifx_P_ID*)0xF003AE08u)


#define P14_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AE10u)


#define P14_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003AE14u)


#define P14_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003AE18u)


#define P14_IN (*(volatile Ifx_P_IN*)0xF003AE24u)


#define P14_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AE40u)


#define P14_PDR1 (*(volatile Ifx_P_PDR1*)0xF003AE44u)


#define P14_ESR (*(volatile Ifx_P_ESR*)0xF003AE50u)


#define P14_PDISC (*(volatile Ifx_P_PDISC*)0xF003AE60u)


#define P14_PCSR (*(volatile Ifx_P_PCSR*)0xF003AE64u)


#define P14_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AE70u)


#define P14_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003AE74u)


#define P14_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003AE78u)


#define P14_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AE80u)


#define P14_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003AE84u)


#define P14_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003AE88u)


#define P14_OMSR (*(volatile Ifx_P_OMSR*)0xF003AE90u)


#define P14_OMCR (*(volatile Ifx_P_OMCR*)0xF003AE94u)


#define P14_LPCR5 (*(volatile Ifx_P_LPCR*)0xF003AEB4u)


#define P14_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003AEF8u)


#define P14_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003AEFCu)






#define P15_OUT (*(volatile Ifx_P_OUT*)0xF003AF00u)


#define P15_OMR (*(volatile Ifx_P_OMR*)0xF003AF04u)


#define P15_ID (*(volatile Ifx_P_ID*)0xF003AF08u)


#define P15_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003AF10u)


#define P15_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003AF14u)


#define P15_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003AF18u)


#define P15_IN (*(volatile Ifx_P_IN*)0xF003AF24u)


#define P15_PDR0 (*(volatile Ifx_P_PDR0*)0xF003AF40u)


#define P15_PDR1 (*(volatile Ifx_P_PDR1*)0xF003AF44u)


#define P15_ESR (*(volatile Ifx_P_ESR*)0xF003AF50u)


#define P15_PDISC (*(volatile Ifx_P_PDISC*)0xF003AF60u)


#define P15_PCSR (*(volatile Ifx_P_PCSR*)0xF003AF64u)


#define P15_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003AF70u)


#define P15_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003AF74u)


#define P15_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003AF78u)


#define P15_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003AF80u)


#define P15_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003AF84u)


#define P15_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003AF88u)


#define P15_OMSR (*(volatile Ifx_P_OMSR*)0xF003AF90u)


#define P15_OMCR (*(volatile Ifx_P_OMCR*)0xF003AF94u)


#define P15_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003AFF8u)


#define P15_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003AFFCu)






#define P20_OUT (*(volatile Ifx_P_OUT*)0xF003B400u)


#define P20_OMR (*(volatile Ifx_P_OMR*)0xF003B404u)


#define P20_ID (*(volatile Ifx_P_ID*)0xF003B408u)


#define P20_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B410u)


#define P20_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B414u)


#define P20_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003B418u)


#define P20_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003B41Cu)


#define P20_IN (*(volatile Ifx_P_IN*)0xF003B424u)


#define P20_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B440u)


#define P20_PDR1 (*(volatile Ifx_P_PDR1*)0xF003B444u)


#define P20_ESR (*(volatile Ifx_P_ESR*)0xF003B450u)


#define P20_PDISC (*(volatile Ifx_P_PDISC*)0xF003B460u)


#define P20_PCSR (*(volatile Ifx_P_PCSR*)0xF003B464u)


#define P20_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B470u)


#define P20_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B474u)


#define P20_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003B478u)


#define P20_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003B47Cu)


#define P20_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B480u)


#define P20_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B484u)


#define P20_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003B488u)


#define P20_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003B48Cu)


#define P20_OMSR (*(volatile Ifx_P_OMSR*)0xF003B490u)


#define P20_OMCR (*(volatile Ifx_P_OMCR*)0xF003B494u)


#define P20_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B4F8u)


#define P20_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B4FCu)






#define P21_OUT (*(volatile Ifx_P_OUT*)0xF003B500u)


#define P21_OMR (*(volatile Ifx_P_OMR*)0xF003B504u)


#define P21_ID (*(volatile Ifx_P_ID*)0xF003B508u)


#define P21_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B510u)


#define P21_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B514u)


#define P21_IN (*(volatile Ifx_P_IN*)0xF003B524u)


#define P21_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B540u)


#define P21_ESR (*(volatile Ifx_P_ESR*)0xF003B550u)


#define P21_PDISC (*(volatile Ifx_P_PDISC*)0xF003B560u)


#define P21_PCSR (*(volatile Ifx_P_PCSR*)0xF003B564u)


#define P21_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B570u)


#define P21_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B574u)


#define P21_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B580u)


#define P21_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B584u)


#define P21_OMSR (*(volatile Ifx_P_OMSR*)0xF003B590u)


#define P21_OMCR (*(volatile Ifx_P_OMCR*)0xF003B594u)


#define P21_LPCR1 (*(volatile Ifx_P_LPCR*)0xF003B5A4u)


#define P21_LPCR2 (*(volatile Ifx_P_LPCR*)0xF003B5A8u)


#define P21_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B5F8u)


#define P21_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B5FCu)






#define P22_OUT (*(volatile Ifx_P_OUT*)0xF003B600u)


#define P22_OMR (*(volatile Ifx_P_OMR*)0xF003B604u)


#define P22_ID (*(volatile Ifx_P_ID*)0xF003B608u)


#define P22_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B610u)


#define P22_IN (*(volatile Ifx_P_IN*)0xF003B624u)


#define P22_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B640u)


#define P22_ESR (*(volatile Ifx_P_ESR*)0xF003B650u)


#define P22_PDISC (*(volatile Ifx_P_PDISC*)0xF003B660u)


#define P22_PCSR (*(volatile Ifx_P_PCSR*)0xF003B664u)


#define P22_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B670u)


#define P22_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B680u)


#define P22_OMSR (*(volatile Ifx_P_OMSR*)0xF003B690u)


#define P22_OMCR (*(volatile Ifx_P_OMCR*)0xF003B694u)


#define P22_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B6F8u)


#define P22_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B6FCu)






#define P23_OUT (*(volatile Ifx_P_OUT*)0xF003B700u)


#define P23_OMR (*(volatile Ifx_P_OMR*)0xF003B704u)


#define P23_ID (*(volatile Ifx_P_ID*)0xF003B708u)


#define P23_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003B710u)


#define P23_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003B714u)


#define P23_IN (*(volatile Ifx_P_IN*)0xF003B724u)


#define P23_PDR0 (*(volatile Ifx_P_PDR0*)0xF003B740u)


#define P23_ESR (*(volatile Ifx_P_ESR*)0xF003B750u)


#define P23_PDISC (*(volatile Ifx_P_PDISC*)0xF003B760u)


#define P23_PCSR (*(volatile Ifx_P_PCSR*)0xF003B764u)


#define P23_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003B770u)


#define P23_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003B774u)


#define P23_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003B780u)


#define P23_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003B784u)


#define P23_OMSR (*(volatile Ifx_P_OMSR*)0xF003B790u)


#define P23_OMCR (*(volatile Ifx_P_OMCR*)0xF003B794u)


#define P23_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003B7F8u)


#define P23_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003B7FCu)






#define P32_OUT (*(volatile Ifx_P_OUT*)0xF003C000u)


#define P32_OMR (*(volatile Ifx_P_OMR*)0xF003C004u)


#define P32_ID (*(volatile Ifx_P_ID*)0xF003C008u)


#define P32_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C010u)


#define P32_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C014u)


#define P32_IN (*(volatile Ifx_P_IN*)0xF003C024u)


#define P32_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C040u)


#define P32_ESR (*(volatile Ifx_P_ESR*)0xF003C050u)


#define P32_PDISC (*(volatile Ifx_P_PDISC*)0xF003C060u)


#define P32_PCSR (*(volatile Ifx_P_PCSR*)0xF003C064u)


#define P32_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C070u)


#define P32_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C074u)


#define P32_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C080u)


#define P32_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C084u)


#define P32_OMSR (*(volatile Ifx_P_OMSR*)0xF003C090u)


#define P32_OMCR (*(volatile Ifx_P_OMCR*)0xF003C094u)


#define P32_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C0F8u)


#define P32_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C0FCu)






#define P33_OUT (*(volatile Ifx_P_OUT*)0xF003C100u)


#define P33_OMR (*(volatile Ifx_P_OMR*)0xF003C104u)


#define P33_ID (*(volatile Ifx_P_ID*)0xF003C108u)


#define P33_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C110u)


#define P33_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C114u)


#define P33_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003C118u)


#define P33_IOCR12 (*(volatile Ifx_P_IOCR12*)0xF003C11Cu)


#define P33_IN (*(volatile Ifx_P_IN*)0xF003C124u)


#define P33_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C140u)


#define P33_PDR1 (*(volatile Ifx_P_PDR1*)0xF003C144u)


#define P33_ESR (*(volatile Ifx_P_ESR*)0xF003C150u)


#define P33_PDISC (*(volatile Ifx_P_PDISC*)0xF003C160u)


#define P33_PCSR (*(volatile Ifx_P_PCSR*)0xF003C164u)


#define P33_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C170u)


#define P33_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C174u)


#define P33_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003C178u)


#define P33_OMSR12 (*(volatile Ifx_P_OMSR12*)0xF003C17Cu)


#define P33_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C180u)


#define P33_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C184u)


#define P33_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003C188u)


#define P33_OMCR12 (*(volatile Ifx_P_OMCR12*)0xF003C18Cu)


#define P33_OMSR (*(volatile Ifx_P_OMSR*)0xF003C190u)


#define P33_OMCR (*(volatile Ifx_P_OMCR*)0xF003C194u)


#define P33_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C1F8u)


#define P33_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C1FCu)






#define P40_OUT (*(volatile Ifx_P_OUT*)0xF003C800u)


#define P40_OMR (*(volatile Ifx_P_OMR*)0xF003C804u)


#define P40_ID (*(volatile Ifx_P_ID*)0xF003C808u)


#define P40_IOCR0 (*(volatile Ifx_P_IOCR0*)0xF003C810u)


#define P40_IOCR4 (*(volatile Ifx_P_IOCR4*)0xF003C814u)


#define P40_IOCR8 (*(volatile Ifx_P_IOCR8*)0xF003C818u)


#define P40_IN (*(volatile Ifx_P_IN*)0xF003C824u)


#define P40_PDR0 (*(volatile Ifx_P_PDR0*)0xF003C840u)


#define P40_PDR1 (*(volatile Ifx_P_PDR1*)0xF003C844u)


#define P40_ESR (*(volatile Ifx_P_ESR*)0xF003C850u)


#define P40_PDISC (*(volatile Ifx_P_PDISC*)0xF003C860u)


#define P40_PCSR (*(volatile Ifx_P_PCSR*)0xF003C864u)


#define P40_OMSR0 (*(volatile Ifx_P_OMSR0*)0xF003C870u)


#define P40_OMSR4 (*(volatile Ifx_P_OMSR4*)0xF003C874u)


#define P40_OMSR8 (*(volatile Ifx_P_OMSR8*)0xF003C878u)


#define P40_OMCR0 (*(volatile Ifx_P_OMCR0*)0xF003C880u)


#define P40_OMCR4 (*(volatile Ifx_P_OMCR4*)0xF003C884u)


#define P40_OMCR8 (*(volatile Ifx_P_OMCR8*)0xF003C888u)


#define P40_OMSR (*(volatile Ifx_P_OMSR*)0xF003C890u)


#define P40_OMCR (*(volatile Ifx_P_OMCR*)0xF003C894u)


#define P40_ACCEN1 (*(volatile Ifx_P_ACCEN1*)0xF003C8F8u)


#define P40_ACCEN0 (*(volatile Ifx_P_ACCEN0*)0xF003C8FCu)
# 59 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_Impl/IfxPort_cfg.h" 2







#define IFXPORT_NUM_MODULES (15)

#define IFXPORT_OUTOUTFEATURE_NONE (0xFFFFFFFF)







typedef enum
{
    IfxPort_Index_00 = 0,
    IfxPort_Index_01 = 1,
    IfxPort_Index_02 = 2,
    IfxPort_Index_10 = 10,
    IfxPort_Index_11 = 11,
    IfxPort_Index_12 = 12,
    IfxPort_Index_13 = 13,
    IfxPort_Index_14 = 14,
    IfxPort_Index_15 = 15,
    IfxPort_Index_20 = 20,
    IfxPort_Index_21 = 21,
    IfxPort_Index_22 = 22,
    IfxPort_Index_23 = 23,
    IfxPort_Index_32 = 32,
    IfxPort_Index_33 = 33,
    IfxPort_Index_40 = 40,
    IfxPort_Index_none = -1
} IfxPort_Index;







typedef struct
{
    Ifx_P *port;
    uint16 masks;
} IfxPort_Esr_Masks;





extern const IfxPort_Esr_Masks IfxPort_cfg_esrMasks[(15)];

extern const IfxModule_IndexMap IfxPort_cfg_indexMap[(15)];
# 61 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h" 2
# 73 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
typedef enum
{
    IfxPort_ControlledBy_port = 0,
    IfxPort_ControlledBy_hsct = 1
} IfxPort_ControlledBy;



typedef enum
{
    IfxPort_InputMode_undefined = -1,
    IfxPort_InputMode_noPullDevice = 0 << 3,
        IfxPort_InputMode_pullDown = 1U << 3,
        IfxPort_InputMode_pullUp = 2U << 3
} IfxPort_InputMode;



typedef enum
{
    IfxPort_LvdsMode_high = 0,
    IfxPort_LvdsMode_medium = 1
} IfxPort_LvdsMode;





typedef enum
{
    IfxPort_Mode_inputNoPullDevice = 0,
    IfxPort_Mode_inputPullDown = 8U,
    IfxPort_Mode_inputPullUp = 0x10U,
    IfxPort_Mode_outputPushPullGeneral = 0x80U,
    IfxPort_Mode_outputPushPullAlt1 = 0x88U,
    IfxPort_Mode_outputPushPullAlt2 = 0x90U,
    IfxPort_Mode_outputPushPullAlt3 = 0x98U,
    IfxPort_Mode_outputPushPullAlt4 = 0xA0U,
    IfxPort_Mode_outputPushPullAlt5 = 0xA8U,
    IfxPort_Mode_outputPushPullAlt6 = 0xB0U,
    IfxPort_Mode_outputPushPullAlt7 = 0xB8U,
    IfxPort_Mode_outputOpenDrainGeneral = 0xC0U,
    IfxPort_Mode_outputOpenDrainAlt1 = 0xC8U,
    IfxPort_Mode_outputOpenDrainAlt2 = 0xD0U,
    IfxPort_Mode_outputOpenDrainAlt3 = 0xD8U,
    IfxPort_Mode_outputOpenDrainAlt4 = 0xE0U,
    IfxPort_Mode_outputOpenDrainAlt5 = 0xE8U,
    IfxPort_Mode_outputOpenDrainAlt6 = 0xF0U,
    IfxPort_Mode_outputOpenDrainAlt7 = 0xF8U
} IfxPort_Mode;



typedef enum
{
    IfxPort_OutputIdx_general = 0x10U << 3,
        IfxPort_OutputIdx_alt1 = 0x11U << 3,
        IfxPort_OutputIdx_alt2 = 0x12U << 3,
        IfxPort_OutputIdx_alt3 = 0x13U << 3,
        IfxPort_OutputIdx_alt4 = 0x14U << 3,
        IfxPort_OutputIdx_alt5 = 0x15U << 3,
        IfxPort_OutputIdx_alt6 = 0x16U << 3,
        IfxPort_OutputIdx_alt7 = 0x17U << 3
} IfxPort_OutputIdx;



typedef enum
{
    IfxPort_OutputMode_pushPull = 0x10U << 3,
        IfxPort_OutputMode_openDrain = 0x18U << 3,
        IfxPort_OutputMode_none = 0
} IfxPort_OutputMode;





typedef enum
{
    IfxPort_PadDriver_cmosAutomotiveSpeed1 = 0,
    IfxPort_PadDriver_cmosAutomotiveSpeed2 = 1,
    IfxPort_PadDriver_cmosAutomotiveSpeed3 = 2,
    IfxPort_PadDriver_cmosAutomotiveSpeed4 = 3,
    IfxPort_PadDriver_ttlSpeed1 = 8,
    IfxPort_PadDriver_ttlSpeed2 = 9,
    IfxPort_PadDriver_ttlSpeed3 = 10,
    IfxPort_PadDriver_ttlSpeed4 = 11,
    IfxPort_PadDriver_ttl3v3Speed1 = 12,
    IfxPort_PadDriver_ttl3v3Speed2 = 13,
    IfxPort_PadDriver_ttl3v3Speed3 = 14,
    IfxPort_PadDriver_ttl3v3Speed4 = 15
} IfxPort_PadDriver;



typedef enum
{
    IfxPort_PadSupply_3v = 0,
    IfxPort_PadSupply_5v = 1
} IfxPort_PadSupply;



typedef enum
{
    IfxPort_PinFunctionMode_digital = 0,
    IfxPort_PinFunctionMode_analog = 1
} IfxPort_PinFunctionMode;





typedef enum
{
    IfxPort_State_notChanged = (0 << 16) | (0 << 0),
    IfxPort_State_high = (0 << 16) | (1U << 0),
    IfxPort_State_low = (1U << 16) | (0 << 0),
    IfxPort_State_toggled = (1U << 16) | (1U << 0)
} IfxPort_State;





typedef enum
{
    IfxPort_LvdsDirection_rx = 0,
    IfxPort_LvdsDirection_tx = 1
} IfxPort_LvdsDirection;



typedef enum
{
    IfxPort_LvdsPath_enable = 0,
    IfxPort_LvdsPath_disable = 1
} IfxPort_LvdsPath;



typedef enum
{
    IfxPort_LvdsPullDown_disable = 0,
    IfxPort_LvdsPullDown_enable = 1
} IfxPort_LvdsPullDown;



typedef enum
{
    IfxPort_LvdsTerminationMode_external = 0,
    IfxPort_LvdsTerminationMode_internal = 1
} IfxPort_LvdsTerminationMode;
# 237 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
typedef struct
{
    IfxPort_LvdsMode lvdsMode;
    IfxPort_ControlledBy enablePortControlled;
    IfxPort_PadSupply padSupply;
} IfxPort_LvdsConfig;



typedef struct
{
    Ifx_P *port;
    uint8 pinIndex;
} IfxPort_Pin;



typedef struct
{
    Ifx_P *port;
    uint8 pinIndex;
    IfxPort_OutputIdx mode;
    IfxPort_PadDriver padDriver;
} IfxPort_Pin_Config;
# 284 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex);







static inline __attribute__ ((always_inline)) void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode);
# 307 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex);
# 322 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex);
# 336 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode);
# 351 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
# 367 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action);
# 382 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex);
# 405 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex);
# 423 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex);
# 439 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode);
# 448 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setPinModeLVDS(Ifx_P *port, uint8 pinIndex, IfxPort_Mode pinMode, IfxPort_LvdsConfig *lvds);
# 463 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver);






extern void IfxPort_setPinControllerSelection(Ifx_P *port, uint8 pinIndex);






extern void IfxPort_resetPinControllerSelection(Ifx_P *port, uint8 pinIndex);
# 501 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask);
# 520 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
static inline __attribute__ ((always_inline)) void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data);
# 530 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern Ifx_P *IfxPort_getAddress(IfxPort_Index port);





extern IfxPort_Index IfxPort_getIndex(Ifx_P *port);
# 552 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode);
# 569 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index);
# 585 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver);
# 602 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex);
# 613 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_setESR(Ifx_P *port, uint8 pinIndex);
# 623 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Port/Std/IfxPort.h"
extern void IfxPort_modifyPinControllerSelection(Ifx_P *port, uint8 pinIndex, boolean mode);





static inline __attribute__ ((always_inline)) uint32 IfxPort_getGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask)
{
    return (uint32)((port->IN.U) >> (pinIndex)) & mask;
}


static inline __attribute__ ((always_inline)) boolean IfxPort_getPinState(Ifx_P *port, uint8 pinIndex)
{
    return (((*(&port->IN.U) & (1U << (pinIndex))) != 0) != 0) ? (1u) : (0u);
}


static inline __attribute__ ((always_inline)) void IfxPort_setGroupState(Ifx_P *port, uint8 pinIndex, uint16 mask, uint16 data)
{
    port->OUT.U = (port->OUT.U & ~((uint32)(mask)) << pinIndex) | (data << pinIndex);
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinFunctionMode(Ifx_P *port, uint8 pinIndex, IfxPort_PinFunctionMode mode)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    port->PDISC.U |= (mode << pinIndex);
    IfxScuWdt_setCpuEndinit(passwd);
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinHigh(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_high);
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinLow(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_low);
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)(index | mode));
}


static inline __attribute__ ((always_inline)) void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action)
{
    port->OMR.U = action << pinIndex;
}


static inline __attribute__ ((always_inline)) void IfxPort_togglePin(Ifx_P *port, uint8 pinIndex)
{
    IfxPort_setPinState(port, pinIndex, IfxPort_State_toggled);
}
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/_PinMap/IfxScu_PinMap.h" 2





typedef const struct
{
    Ifx_SCU* module;
    IfxPort_Pin pin;
    Ifx_RxSel select;
} IfxScu_Evrwup_In;


typedef const struct
{
    Ifx_SCU* module;
    uint8 channelId;
    IfxPort_Pin pin;
    Ifx_RxSel select;
} IfxScu_Req_In;


typedef const struct
{
    Ifx_SCU* module;
    IfxPort_Pin pin;
    IfxPort_OutputIdx select;
} IfxScu_Dcdcsync_Out;


typedef const struct
{
    Ifx_SCU* module;
    IfxPort_Pin pin;
    Ifx_RxSel select;
} IfxScu_Emgstop_In;


typedef const struct
{
    Ifx_SCU* module;
    IfxPort_Pin pin;
    IfxPort_OutputIdx select;
} IfxScu_Wdtlck_Out;


typedef const struct
{
    Ifx_SCU* module;
    IfxPort_Pin pin;
    IfxPort_OutputIdx select;
} IfxScu_Extclk_Out;

extern IfxScu_Emgstop_In IfxScu_EMGSTOPA_P33_8_IN;
extern IfxScu_Emgstop_In IfxScu_EMGSTOPB_P21_2_IN;
extern IfxScu_Extclk_Out IfxScu_EXTCLK0_P23_1_OUT;
extern IfxScu_Extclk_Out IfxScu_EXTCLK1_P11_12_OUT;
extern IfxScu_Extclk_Out IfxScu_EXTCLK1_P32_4_OUT;
extern IfxScu_Req_In IfxScu_REQ0A_P15_4_IN;
extern IfxScu_Req_In IfxScu_REQ0C_P10_7_IN;
extern IfxScu_Req_In IfxScu_REQ1A_P14_3_IN;
extern IfxScu_Req_In IfxScu_REQ1C_P10_8_IN;
extern IfxScu_Req_In IfxScu_REQ2A_P10_2_IN;
extern IfxScu_Req_In IfxScu_REQ2B_P02_1_IN;
extern IfxScu_Req_In IfxScu_REQ2C_P00_4_IN;
extern IfxScu_Req_In IfxScu_REQ3A_P10_3_IN;
extern IfxScu_Req_In IfxScu_REQ3B_P14_1_IN;
extern IfxScu_Req_In IfxScu_REQ3C_P02_0_IN;
extern IfxScu_Req_In IfxScu_REQ4A_P33_7_IN;
extern IfxScu_Req_In IfxScu_REQ4D_P15_5_IN;
extern IfxScu_Req_In IfxScu_REQ5A_P15_8_IN;
extern IfxScu_Req_In IfxScu_REQ6A_P20_0_IN;
extern IfxScu_Req_In IfxScu_REQ6D_P11_10_IN;
extern IfxScu_Req_In IfxScu_REQ7A_P20_9_IN;
extern IfxScu_Req_In IfxScu_REQ7C_P15_1_IN;


#define IFXSCU_PINMAP_NUM_MODULES 1
#define IFXSCU_PINMAP_NUM_REQUESTS 8
#define IFXSCU_PINMAP_EMGSTOP_IN_NUM_ITEMS 2
#define IFXSCU_PINMAP_EXTCLK_OUT_NUM_ITEMS 3
#define IFXSCU_PINMAP_REQ_IN_NUM_ITEMS 4



extern const IfxScu_Emgstop_In *IfxScu_Emgstop_In_pinTable[1][2];


extern const IfxScu_Extclk_Out *IfxScu_Extclk_Out_pinTable[1][3];


extern const IfxScu_Req_In *IfxScu_Req_In_pinTable[1][8][4];
# 199 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_reg.h" 1
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_reg.h"
#define IFXSMU_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_regdef.h"
#define IFXSMU_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_regdef.h"
typedef struct _Ifx_SMU_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_SMU_ACCEN0_Bits;


typedef struct _Ifx_SMU_ACCEN1_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SMU_ACCEN1_Bits;


typedef struct _Ifx_SMU_AD_Bits
{
    Ifx_UReg_32Bit DF0:1;
    Ifx_UReg_32Bit DF1:1;
    Ifx_UReg_32Bit DF2:1;
    Ifx_UReg_32Bit DF3:1;
    Ifx_UReg_32Bit DF4:1;
    Ifx_UReg_32Bit DF5:1;
    Ifx_UReg_32Bit DF6:1;
    Ifx_UReg_32Bit DF7:1;
    Ifx_UReg_32Bit DF8:1;
    Ifx_UReg_32Bit DF9:1;
    Ifx_UReg_32Bit DF10:1;
    Ifx_UReg_32Bit DF11:1;
    Ifx_UReg_32Bit DF12:1;
    Ifx_UReg_32Bit DF13:1;
    Ifx_UReg_32Bit DF14:1;
    Ifx_UReg_32Bit DF15:1;
    Ifx_UReg_32Bit DF16:1;
    Ifx_UReg_32Bit DF17:1;
    Ifx_UReg_32Bit DF18:1;
    Ifx_UReg_32Bit DF19:1;
    Ifx_UReg_32Bit DF20:1;
    Ifx_UReg_32Bit DF21:1;
    Ifx_UReg_32Bit DF22:1;
    Ifx_UReg_32Bit DF23:1;
    Ifx_UReg_32Bit DF24:1;
    Ifx_UReg_32Bit DF25:1;
    Ifx_UReg_32Bit DF26:1;
    Ifx_UReg_32Bit DF27:1;
    Ifx_UReg_32Bit DF28:1;
    Ifx_UReg_32Bit DF29:1;
    Ifx_UReg_32Bit DF30:1;
    Ifx_UReg_32Bit DF31:1;
} Ifx_SMU_AD_Bits;


typedef struct _Ifx_SMU_AEX_Bits
{
    Ifx_UReg_32Bit IRQ0STS:1;
    Ifx_UReg_32Bit IRQ1STS:1;
    Ifx_UReg_32Bit IRQ2STS:1;
    Ifx_UReg_32Bit RST0STS:1;
    Ifx_UReg_32Bit RST1STS:1;
    Ifx_UReg_32Bit RST2STS:1;
    Ifx_UReg_32Bit RST3STS:1;
    Ifx_UReg_32Bit RST4STS:1;
    Ifx_UReg_32Bit RST5STS:1;
    Ifx_UReg_32Bit NMISTS:1;
    Ifx_UReg_32Bit reserved_10:1;
    Ifx_UReg_32Bit EMSSTS:1;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit IRQ0AEM:1;
    Ifx_UReg_32Bit IRQ1AEM:1;
    Ifx_UReg_32Bit IRQ2AEM:1;
    Ifx_UReg_32Bit RST0AEM:1;
    Ifx_UReg_32Bit RST1AEM:1;
    Ifx_UReg_32Bit RST2AEM:1;
    Ifx_UReg_32Bit RST3AEM:1;
    Ifx_UReg_32Bit RST4AEM:1;
    Ifx_UReg_32Bit RST5AEM:1;
    Ifx_UReg_32Bit NMIAEM:1;
    Ifx_UReg_32Bit reserved_26:1;
    Ifx_UReg_32Bit EMSAEM:1;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SMU_AEX_Bits;


typedef struct _Ifx_SMU_AEXCLR_Bits
{
    volatile unsigned int IRQ0CLR:1;
    volatile unsigned int IRQ1CLR:1;
    volatile unsigned int IRQ2CLR:1;
    volatile unsigned int RST0CLR:1;
    volatile unsigned int RST1CLR:1;
    volatile unsigned int RST2CLR:1;
    volatile unsigned int RST3CLR:1;
    volatile unsigned int RST4CLR:1;
    volatile unsigned int RST5CLR:1;
    volatile unsigned int NMICLR:1;
    volatile unsigned int reserved_10:1;
    volatile unsigned int EMSCLR:1;
    volatile unsigned int reserved_12:4;
    volatile unsigned int IRQ0AEMCLR:1;
    volatile unsigned int IRQ1AEMCLR:1;
    volatile unsigned int IRQ2AEMCLR:1;
    volatile unsigned int RST0AEMCLR:1;
    volatile unsigned int RST1AEMCLR:1;
    volatile unsigned int RST2AEMCLR:1;
    volatile unsigned int RST3AEMCLR:1;
    volatile unsigned int RST4AEMCLR:1;
    volatile unsigned int RST5AEMCLR:1;
    volatile unsigned int NMIAEMCLR:1;
    volatile unsigned int reserved_26:1;
    volatile unsigned int EMSAEMCLR:1;
    volatile unsigned int reserved_28:4;
} Ifx_SMU_AEXCLR_Bits;


typedef struct _Ifx_SMU_AFCNT_Bits
{
    Ifx_UReg_32Bit FCNT:4;
    Ifx_UReg_32Bit ACNT:12;
    Ifx_UReg_32Bit reserved_16:14;
    Ifx_UReg_32Bit FCO:1;
    Ifx_UReg_32Bit ACO:1;
} Ifx_SMU_AFCNT_Bits;


typedef struct _Ifx_SMU_AG_Bits
{
    volatile unsigned int SF0:1;
    volatile unsigned int SF1:1;
    volatile unsigned int SF2:1;
    volatile unsigned int SF3:1;
    volatile unsigned int SF4:1;
    volatile unsigned int SF5:1;
    volatile unsigned int SF6:1;
    volatile unsigned int SF7:1;
    volatile unsigned int SF8:1;
    volatile unsigned int SF9:1;
    volatile unsigned int SF10:1;
    volatile unsigned int SF11:1;
    volatile unsigned int SF12:1;
    volatile unsigned int SF13:1;
    volatile unsigned int SF14:1;
    volatile unsigned int SF15:1;
    volatile unsigned int SF16:1;
    volatile unsigned int SF17:1;
    volatile unsigned int SF18:1;
    volatile unsigned int SF19:1;
    volatile unsigned int SF20:1;
    volatile unsigned int SF21:1;
    volatile unsigned int SF22:1;
    volatile unsigned int SF23:1;
    volatile unsigned int SF24:1;
    volatile unsigned int SF25:1;
    volatile unsigned int SF26:1;
    volatile unsigned int SF27:1;
    volatile unsigned int SF28:1;
    volatile unsigned int SF29:1;
    volatile unsigned int SF30:1;
    volatile unsigned int SF31:1;
} Ifx_SMU_AG_Bits;


typedef struct _Ifx_SMU_AGC_Bits
{
    volatile unsigned int IGCS0:3;
    volatile unsigned int reserved_3:1;
    volatile unsigned int IGCS1:3;
    volatile unsigned int reserved_7:1;
    volatile unsigned int IGCS2:3;
    volatile unsigned int reserved_11:5;
    volatile unsigned int RCS:6;
    volatile unsigned int reserved_22:2;
    volatile unsigned int PES:5;
    volatile unsigned int EFRST:1;
    volatile unsigned int reserved_30:2;
} Ifx_SMU_AGC_Bits;


typedef struct _Ifx_SMU_AGCF_Bits
{
    volatile unsigned int CF0:1;
    volatile unsigned int CF1:1;
    volatile unsigned int CF2:1;
    volatile unsigned int CF3:1;
    volatile unsigned int CF4:1;
    volatile unsigned int CF5:1;
    volatile unsigned int CF6:1;
    volatile unsigned int CF7:1;
    volatile unsigned int CF8:1;
    volatile unsigned int CF9:1;
    volatile unsigned int CF10:1;
    volatile unsigned int CF11:1;
    volatile unsigned int CF12:1;
    volatile unsigned int CF13:1;
    volatile unsigned int CF14:1;
    volatile unsigned int CF15:1;
    volatile unsigned int CF16:1;
    volatile unsigned int CF17:1;
    volatile unsigned int CF18:1;
    volatile unsigned int CF19:1;
    volatile unsigned int CF20:1;
    volatile unsigned int CF21:1;
    volatile unsigned int CF22:1;
    volatile unsigned int CF23:1;
    volatile unsigned int CF24:1;
    volatile unsigned int CF25:1;
    volatile unsigned int CF26:1;
    volatile unsigned int CF27:1;
    volatile unsigned int CF28:1;
    volatile unsigned int CF29:1;
    volatile unsigned int CF30:1;
    volatile unsigned int CF31:1;
} Ifx_SMU_AGCF_Bits;


typedef struct _Ifx_SMU_AGFSP_Bits
{
    volatile unsigned int FE0:1;
    volatile unsigned int FE1:1;
    volatile unsigned int FE2:1;
    volatile unsigned int FE3:1;
    volatile unsigned int FE4:1;
    volatile unsigned int FE5:1;
    volatile unsigned int FE6:1;
    volatile unsigned int FE7:1;
    volatile unsigned int FE8:1;
    volatile unsigned int FE9:1;
    volatile unsigned int FE10:1;
    volatile unsigned int FE11:1;
    volatile unsigned int FE12:1;
    volatile unsigned int FE13:1;
    volatile unsigned int FE14:1;
    volatile unsigned int FE15:1;
    volatile unsigned int FE16:1;
    volatile unsigned int FE17:1;
    volatile unsigned int FE18:1;
    volatile unsigned int FE19:1;
    volatile unsigned int FE20:1;
    volatile unsigned int FE21:1;
    volatile unsigned int FE22:1;
    volatile unsigned int FE23:1;
    volatile unsigned int FE24:1;
    volatile unsigned int FE25:1;
    volatile unsigned int FE26:1;
    volatile unsigned int FE27:1;
    volatile unsigned int FE28:1;
    volatile unsigned int FE29:1;
    volatile unsigned int FE30:1;
    volatile unsigned int FE31:1;
} Ifx_SMU_AGFSP_Bits;


typedef struct _Ifx_SMU_CLC_Bits
{
    Ifx_UReg_32Bit DISR:1;
    Ifx_UReg_32Bit DISS:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit EDIS:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SMU_CLC_Bits;


typedef struct _Ifx_SMU_CMD_Bits
{
    volatile unsigned int CMD:4;
    volatile unsigned int ARG:4;
    volatile unsigned int reserved_8:24;
} Ifx_SMU_CMD_Bits;


typedef struct _Ifx_SMU_DBG_Bits
{
    Ifx_UReg_32Bit SSM:2;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SMU_DBG_Bits;


typedef struct _Ifx_SMU_FSP_Bits
{
    volatile unsigned int PRE1:3;
    volatile unsigned int PRE2:2;
    volatile unsigned int MODE:2;
    volatile unsigned int PES:1;
    volatile unsigned int TFSP_LOW:14;
    volatile unsigned int TFSP_HIGH:10;
} Ifx_SMU_FSP_Bits;


typedef struct _Ifx_SMU_ID_Bits
{
    Ifx_UReg_32Bit MOD_REV:8;
    Ifx_UReg_32Bit MOD_TYPE:8;
    Ifx_UReg_32Bit MOD_NUMBER:16;
} Ifx_SMU_ID_Bits;


typedef struct _Ifx_SMU_KEYS_Bits
{
    volatile unsigned int CFGLCK:8;
    volatile unsigned int PERLCK:8;
    volatile unsigned int reserved_16:16;
} Ifx_SMU_KEYS_Bits;


typedef struct _Ifx_SMU_OCS_Bits
{
    Ifx_UReg_32Bit TGS:2;
    Ifx_UReg_32Bit TGB:1;
    Ifx_UReg_32Bit TG_P:1;
    Ifx_UReg_32Bit reserved_4:20;
    Ifx_UReg_32Bit SUS:4;
    Ifx_UReg_32Bit SUS_P:1;
    Ifx_UReg_32Bit SUSSTA:1;
    Ifx_UReg_32Bit reserved_30:2;
} Ifx_SMU_OCS_Bits;


typedef struct _Ifx_SMU_PCTL_Bits
{
    volatile unsigned int HWDIR:2;
    volatile unsigned int HWEN:2;
    volatile unsigned int GFSCU_EN:1;
    volatile unsigned int GFSTS_EN:1;
    volatile unsigned int reserved_6:1;
    volatile unsigned int PCS:1;
    volatile unsigned int reserved_8:6;
    volatile unsigned int reserved_14:9;
    volatile unsigned int reserved_23:9;
} Ifx_SMU_PCTL_Bits;


typedef struct _Ifx_SMU_RMCTL_Bits
{
    volatile unsigned int TE0:1;
    volatile unsigned int TE1:1;
    volatile unsigned int TE2:1;
    volatile unsigned int TE3:1;
    volatile unsigned int TE4:1;
    volatile unsigned int TE5:1;
    volatile unsigned int TE6:1;
    volatile unsigned int TE7:1;
    volatile unsigned int TE8:1;
    volatile unsigned int TE9:1;
    volatile unsigned int TE10:1;
    volatile unsigned int reserved_11:1;
    volatile unsigned int reserved_12:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int reserved_15:1;
    volatile unsigned int reserved_16:1;
    volatile unsigned int reserved_17:1;
    volatile unsigned int reserved_18:1;
    volatile unsigned int reserved_19:1;
    volatile unsigned int reserved_20:1;
    volatile unsigned int reserved_21:1;
    volatile unsigned int reserved_22:1;
    volatile unsigned int reserved_23:1;
    volatile unsigned int reserved_24:1;
    volatile unsigned int reserved_25:1;
    volatile unsigned int reserved_26:1;
    volatile unsigned int reserved_27:1;
    volatile unsigned int reserved_28:1;
    volatile unsigned int reserved_29:1;
    volatile unsigned int reserved_30:1;
    volatile unsigned int reserved_31:1;
} Ifx_SMU_RMCTL_Bits;


typedef struct _Ifx_SMU_RMEF_Bits
{
    volatile unsigned int EF0:1;
    volatile unsigned int EF1:1;
    volatile unsigned int EF2:1;
    volatile unsigned int EF3:1;
    volatile unsigned int EF4:1;
    volatile unsigned int EF5:1;
    volatile unsigned int EF6:1;
    volatile unsigned int EF7:1;
    volatile unsigned int EF8:1;
    volatile unsigned int EF9:1;
    volatile unsigned int EF10:1;
    volatile unsigned int reserved_11:1;
    volatile unsigned int reserved_12:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int reserved_15:1;
    volatile unsigned int reserved_16:1;
    volatile unsigned int reserved_17:1;
    volatile unsigned int reserved_18:1;
    volatile unsigned int reserved_19:1;
    volatile unsigned int reserved_20:1;
    volatile unsigned int reserved_21:1;
    volatile unsigned int reserved_22:1;
    volatile unsigned int reserved_23:1;
    volatile unsigned int reserved_24:1;
    volatile unsigned int reserved_25:1;
    volatile unsigned int reserved_26:1;
    volatile unsigned int reserved_27:1;
    volatile unsigned int reserved_28:1;
    volatile unsigned int reserved_29:1;
    volatile unsigned int reserved_30:1;
    volatile unsigned int reserved_31:1;
} Ifx_SMU_RMEF_Bits;


typedef struct _Ifx_SMU_RMSTS_Bits
{
    volatile unsigned int STS0:1;
    volatile unsigned int STS1:1;
    volatile unsigned int STS2:1;
    volatile unsigned int STS3:1;
    volatile unsigned int STS4:1;
    volatile unsigned int STS5:1;
    volatile unsigned int STS6:1;
    volatile unsigned int STS7:1;
    volatile unsigned int STS8:1;
    volatile unsigned int STS9:1;
    volatile unsigned int STS10:1;
    volatile unsigned int reserved_11:1;
    volatile unsigned int reserved_12:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int reserved_15:1;
    volatile unsigned int reserved_16:1;
    volatile unsigned int reserved_17:1;
    volatile unsigned int reserved_18:1;
    volatile unsigned int reserved_19:1;
    volatile unsigned int reserved_20:1;
    volatile unsigned int reserved_21:1;
    volatile unsigned int reserved_22:1;
    volatile unsigned int reserved_23:1;
    volatile unsigned int reserved_24:1;
    volatile unsigned int reserved_25:1;
    volatile unsigned int reserved_26:1;
    volatile unsigned int reserved_27:1;
    volatile unsigned int reserved_28:1;
    volatile unsigned int reserved_29:1;
    volatile unsigned int reserved_30:1;
    volatile unsigned int reserved_31:1;
} Ifx_SMU_RMSTS_Bits;


typedef struct _Ifx_SMU_RTAC00_Bits
{
    volatile unsigned int GID0:4;
    volatile unsigned int ALID0:5;
    volatile unsigned int reserved_9:7;
    volatile unsigned int GID1:4;
    volatile unsigned int ALID1:5;
    volatile unsigned int reserved_25:7;
} Ifx_SMU_RTAC00_Bits;


typedef struct _Ifx_SMU_RTAC01_Bits
{
    volatile unsigned int GID2:4;
    volatile unsigned int ALID2:5;
    volatile unsigned int reserved_9:7;
    volatile unsigned int GID3:4;
    volatile unsigned int ALID3:5;
    volatile unsigned int reserved_25:7;
} Ifx_SMU_RTAC01_Bits;


typedef struct _Ifx_SMU_RTAC10_Bits
{
    volatile unsigned int GID0:4;
    volatile unsigned int ALID0:5;
    volatile unsigned int reserved_9:7;
    volatile unsigned int GID1:4;
    volatile unsigned int ALID1:5;
    volatile unsigned int reserved_25:7;
} Ifx_SMU_RTAC10_Bits;


typedef struct _Ifx_SMU_RTAC11_Bits
{
    volatile unsigned int GID2:4;
    volatile unsigned int ALID2:5;
    volatile unsigned int reserved_9:7;
    volatile unsigned int GID3:4;
    volatile unsigned int ALID3:5;
    volatile unsigned int reserved_25:7;
} Ifx_SMU_RTAC11_Bits;


typedef struct _Ifx_SMU_RTC_Bits
{
    volatile unsigned int RT0E:1;
    volatile unsigned int RT1E:1;
    volatile unsigned int reserved_2:6;
    volatile unsigned int RTD:24;
} Ifx_SMU_RTC_Bits;


typedef struct _Ifx_SMU_STS_Bits
{
    volatile unsigned int CMD:4;
    volatile unsigned int ARG:4;
    volatile unsigned int RES:1;
    volatile unsigned int ASCE:1;
    volatile unsigned int FSP:2;
    volatile unsigned int FSTS:1;
    volatile unsigned int reserved_13:3;
    volatile unsigned int RTS0:1;
    volatile unsigned int RTME0:1;
    volatile unsigned int RTS1:1;
    volatile unsigned int RTME1:1;
    volatile unsigned int reserved_20:12;
} Ifx_SMU_STS_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_ACCEN0_Bits B;
} Ifx_SMU_ACCEN0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_ACCEN1_Bits B;
} Ifx_SMU_ACCEN1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AD_Bits B;
} Ifx_SMU_AD;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AEX_Bits B;
} Ifx_SMU_AEX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AEXCLR_Bits B;
} Ifx_SMU_AEXCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AFCNT_Bits B;
} Ifx_SMU_AFCNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AG_Bits B;
} Ifx_SMU_AG;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AGC_Bits B;
} Ifx_SMU_AGC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AGCF_Bits B;
} Ifx_SMU_AGCF;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_AGFSP_Bits B;
} Ifx_SMU_AGFSP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_CLC_Bits B;
} Ifx_SMU_CLC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_CMD_Bits B;
} Ifx_SMU_CMD;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_DBG_Bits B;
} Ifx_SMU_DBG;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_FSP_Bits B;
} Ifx_SMU_FSP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_ID_Bits B;
} Ifx_SMU_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_KEYS_Bits B;
} Ifx_SMU_KEYS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_OCS_Bits B;
} Ifx_SMU_OCS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_PCTL_Bits B;
} Ifx_SMU_PCTL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RMCTL_Bits B;
} Ifx_SMU_RMCTL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RMEF_Bits B;
} Ifx_SMU_RMEF;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RMSTS_Bits B;
} Ifx_SMU_RMSTS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RTAC00_Bits B;
} Ifx_SMU_RTAC00;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RTAC01_Bits B;
} Ifx_SMU_RTAC01;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RTAC10_Bits B;
} Ifx_SMU_RTAC10;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RTAC11_Bits B;
} Ifx_SMU_RTAC11;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_RTC_Bits B;
} Ifx_SMU_RTC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SMU_STS_Bits B;
} Ifx_SMU_STS;
# 837 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_regdef.h"
typedef volatile struct _Ifx_SMU
{
       Ifx_SMU_CLC CLC;
       Ifx_UReg_8Bit reserved_4[4];
       Ifx_SMU_ID ID;
       Ifx_UReg_8Bit reserved_C[20];
       Ifx_SMU_CMD CMD;
       Ifx_SMU_STS STS;
       Ifx_SMU_FSP FSP;
       Ifx_SMU_AGC AGC;
       Ifx_SMU_RTC RTC;
       Ifx_SMU_KEYS KEYS;
       Ifx_SMU_DBG DBG;
       Ifx_SMU_PCTL PCTL;
       Ifx_SMU_AFCNT AFCNT;
       Ifx_UReg_8Bit reserved_44[28];
       Ifx_SMU_RTAC00 RTAC00;
       Ifx_SMU_RTAC01 RTAC01;
       Ifx_SMU_RTAC10 RTAC10;
       Ifx_SMU_RTAC11 RTAC11;
       Ifx_SMU_AEX AEX;
       Ifx_SMU_AEXCLR AEXCLR;
       Ifx_UReg_8Bit reserved_78[136];
       Ifx_SMU_AGCF AGCF[12][3];
       Ifx_SMU_AGFSP AGFSP[12];
       Ifx_SMU_AG AG[12];
       Ifx_UReg_8Bit reserved_1F0[16];
       Ifx_SMU_AD AD[12];
       Ifx_UReg_8Bit reserved_230[208];
       Ifx_SMU_RMCTL RMCTL;
       Ifx_SMU_RMEF RMEF;
       Ifx_SMU_RMSTS RMSTS;
       Ifx_UReg_8Bit reserved_30C[1244];
       Ifx_SMU_OCS OCS;
       Ifx_UReg_8Bit reserved_7EC[12];
       Ifx_SMU_ACCEN1 ACCEN1;
       Ifx_SMU_ACCEN0 ACCEN0;
} Ifx_SMU;
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_reg.h" 2
# 67 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_reg.h"
#define MODULE_SMU ((*(Ifx_SMU*)0xF0036800u))
# 76 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxSmu_reg.h"
#define SMU_CLC (*(volatile Ifx_SMU_CLC*)0xF0036800u)


#define SMU_ID (*(volatile Ifx_SMU_ID*)0xF0036808u)


#define SMU_CMD (*(volatile Ifx_SMU_CMD*)0xF0036820u)


#define SMU_STS (*(volatile Ifx_SMU_STS*)0xF0036824u)


#define SMU_FSP (*(volatile Ifx_SMU_FSP*)0xF0036828u)


#define SMU_AGC (*(volatile Ifx_SMU_AGC*)0xF003682Cu)


#define SMU_RTC (*(volatile Ifx_SMU_RTC*)0xF0036830u)


#define SMU_KEYS (*(volatile Ifx_SMU_KEYS*)0xF0036834u)


#define SMU_DBG (*(volatile Ifx_SMU_DBG*)0xF0036838u)


#define SMU_PCTL (*(volatile Ifx_SMU_PCTL*)0xF003683Cu)


#define SMU_AFCNT (*(volatile Ifx_SMU_AFCNT*)0xF0036840u)


#define SMU_RTAC00 (*(volatile Ifx_SMU_RTAC00*)0xF0036860u)


#define SMU_RTAC01 (*(volatile Ifx_SMU_RTAC01*)0xF0036864u)


#define SMU_RTAC10 (*(volatile Ifx_SMU_RTAC10*)0xF0036868u)


#define SMU_RTAC11 (*(volatile Ifx_SMU_RTAC11*)0xF003686Cu)


#define SMU_AEX (*(volatile Ifx_SMU_AEX*)0xF0036870u)


#define SMU_AEXCLR (*(volatile Ifx_SMU_AEXCLR*)0xF0036874u)


#define SMU_AGCF0_0 (*(volatile Ifx_SMU_AGCF*)0xF0036900u)



#define SMU_AG0CF0 (SMU_AGCF0_0)


#define SMU_AGCF0_1 (*(volatile Ifx_SMU_AGCF*)0xF0036904u)



#define SMU_AG0CF1 (SMU_AGCF0_1)


#define SMU_AGCF0_2 (*(volatile Ifx_SMU_AGCF*)0xF0036908u)



#define SMU_AG0CF2 (SMU_AGCF0_2)


#define SMU_AGCF1_0 (*(volatile Ifx_SMU_AGCF*)0xF003690Cu)



#define SMU_AG1CF0 (SMU_AGCF1_0)


#define SMU_AGCF1_1 (*(volatile Ifx_SMU_AGCF*)0xF0036910u)



#define SMU_AG1CF1 (SMU_AGCF1_1)


#define SMU_AGCF1_2 (*(volatile Ifx_SMU_AGCF*)0xF0036914u)



#define SMU_AG1CF2 (SMU_AGCF1_2)


#define SMU_AGCF2_0 (*(volatile Ifx_SMU_AGCF*)0xF0036918u)



#define SMU_AG2CF0 (SMU_AGCF2_0)


#define SMU_AGCF2_1 (*(volatile Ifx_SMU_AGCF*)0xF003691Cu)



#define SMU_AG2CF1 (SMU_AGCF2_1)


#define SMU_AGCF2_2 (*(volatile Ifx_SMU_AGCF*)0xF0036920u)



#define SMU_AG2CF2 (SMU_AGCF2_2)


#define SMU_AGCF3_0 (*(volatile Ifx_SMU_AGCF*)0xF0036924u)



#define SMU_AG3CF0 (SMU_AGCF3_0)


#define SMU_AGCF3_1 (*(volatile Ifx_SMU_AGCF*)0xF0036928u)



#define SMU_AG3CF1 (SMU_AGCF3_1)


#define SMU_AGCF3_2 (*(volatile Ifx_SMU_AGCF*)0xF003692Cu)



#define SMU_AG3CF2 (SMU_AGCF3_2)


#define SMU_AGCF4_0 (*(volatile Ifx_SMU_AGCF*)0xF0036930u)



#define SMU_AG4CF0 (SMU_AGCF4_0)


#define SMU_AGCF4_1 (*(volatile Ifx_SMU_AGCF*)0xF0036934u)



#define SMU_AG4CF1 (SMU_AGCF4_1)


#define SMU_AGCF4_2 (*(volatile Ifx_SMU_AGCF*)0xF0036938u)



#define SMU_AG4CF2 (SMU_AGCF4_2)


#define SMU_AGCF5_0 (*(volatile Ifx_SMU_AGCF*)0xF003693Cu)



#define SMU_AG5CF0 (SMU_AGCF5_0)


#define SMU_AGCF5_1 (*(volatile Ifx_SMU_AGCF*)0xF0036940u)



#define SMU_AG5CF1 (SMU_AGCF5_1)


#define SMU_AGCF5_2 (*(volatile Ifx_SMU_AGCF*)0xF0036944u)



#define SMU_AG5CF2 (SMU_AGCF5_2)


#define SMU_AGCF6_0 (*(volatile Ifx_SMU_AGCF*)0xF0036948u)



#define SMU_AG6CF0 (SMU_AGCF6_0)


#define SMU_AGCF6_1 (*(volatile Ifx_SMU_AGCF*)0xF003694Cu)



#define SMU_AG6CF1 (SMU_AGCF6_1)


#define SMU_AGCF6_2 (*(volatile Ifx_SMU_AGCF*)0xF0036950u)



#define SMU_AG6CF2 (SMU_AGCF6_2)


#define SMU_AGCF7_0 (*(volatile Ifx_SMU_AGCF*)0xF0036954u)



#define SMU_AG7CF0 (SMU_AGCF7_0)


#define SMU_AGCF7_1 (*(volatile Ifx_SMU_AGCF*)0xF0036958u)



#define SMU_AG7CF1 (SMU_AGCF7_1)


#define SMU_AGCF7_2 (*(volatile Ifx_SMU_AGCF*)0xF003695Cu)



#define SMU_AG7CF2 (SMU_AGCF7_2)


#define SMU_AGCF8_0 (*(volatile Ifx_SMU_AGCF*)0xF0036960u)



#define SMU_AG8CF0 (SMU_AGCF8_0)


#define SMU_AGCF8_1 (*(volatile Ifx_SMU_AGCF*)0xF0036964u)



#define SMU_AG8CF1 (SMU_AGCF8_1)


#define SMU_AGCF8_2 (*(volatile Ifx_SMU_AGCF*)0xF0036968u)



#define SMU_AG8CF2 (SMU_AGCF8_2)


#define SMU_AGCF9_0 (*(volatile Ifx_SMU_AGCF*)0xF003696Cu)



#define SMU_AG9CF0 (SMU_AGCF9_0)


#define SMU_AGCF9_1 (*(volatile Ifx_SMU_AGCF*)0xF0036970u)



#define SMU_AG9CF1 (SMU_AGCF9_1)


#define SMU_AGCF9_2 (*(volatile Ifx_SMU_AGCF*)0xF0036974u)



#define SMU_AG9CF2 (SMU_AGCF9_2)


#define SMU_AGCF10_0 (*(volatile Ifx_SMU_AGCF*)0xF0036978u)



#define SMU_AG10CF0 (SMU_AGCF10_0)


#define SMU_AGCF10_1 (*(volatile Ifx_SMU_AGCF*)0xF003697Cu)



#define SMU_AG10CF1 (SMU_AGCF10_1)


#define SMU_AGCF10_2 (*(volatile Ifx_SMU_AGCF*)0xF0036980u)



#define SMU_AG10CF2 (SMU_AGCF10_2)


#define SMU_AGCF11_0 (*(volatile Ifx_SMU_AGCF*)0xF0036984u)



#define SMU_AG11CF0 (SMU_AGCF11_0)


#define SMU_AGCF11_1 (*(volatile Ifx_SMU_AGCF*)0xF0036988u)



#define SMU_AG11CF1 (SMU_AGCF11_1)


#define SMU_AGCF11_2 (*(volatile Ifx_SMU_AGCF*)0xF003698Cu)



#define SMU_AG11CF2 (SMU_AGCF11_2)


#define SMU_AGFSP0 (*(volatile Ifx_SMU_AGFSP*)0xF0036990u)



#define SMU_AG0FSP (SMU_AGFSP0)


#define SMU_AGFSP1 (*(volatile Ifx_SMU_AGFSP*)0xF0036994u)



#define SMU_AG1FSP (SMU_AGFSP1)


#define SMU_AGFSP2 (*(volatile Ifx_SMU_AGFSP*)0xF0036998u)



#define SMU_AG2FSP (SMU_AGFSP2)


#define SMU_AGFSP3 (*(volatile Ifx_SMU_AGFSP*)0xF003699Cu)



#define SMU_AG3FSP (SMU_AGFSP3)


#define SMU_AGFSP4 (*(volatile Ifx_SMU_AGFSP*)0xF00369A0u)



#define SMU_AG4FSP (SMU_AGFSP4)


#define SMU_AGFSP5 (*(volatile Ifx_SMU_AGFSP*)0xF00369A4u)



#define SMU_AG5FSP (SMU_AGFSP5)


#define SMU_AGFSP6 (*(volatile Ifx_SMU_AGFSP*)0xF00369A8u)



#define SMU_AG6FSP (SMU_AGFSP6)


#define SMU_AGFSP7 (*(volatile Ifx_SMU_AGFSP*)0xF00369ACu)



#define SMU_AG7FSP (SMU_AGFSP7)


#define SMU_AGFSP8 (*(volatile Ifx_SMU_AGFSP*)0xF00369B0u)



#define SMU_AG8FSP (SMU_AGFSP8)


#define SMU_AGFSP9 (*(volatile Ifx_SMU_AGFSP*)0xF00369B4u)



#define SMU_AG9FSP (SMU_AGFSP9)


#define SMU_AGFSP10 (*(volatile Ifx_SMU_AGFSP*)0xF00369B8u)



#define SMU_AG10FSP (SMU_AGFSP10)


#define SMU_AGFSP11 (*(volatile Ifx_SMU_AGFSP*)0xF00369BCu)



#define SMU_AG11FSP (SMU_AGFSP11)


#define SMU_AG0 (*(volatile Ifx_SMU_AG*)0xF00369C0u)


#define SMU_AG1 (*(volatile Ifx_SMU_AG*)0xF00369C4u)


#define SMU_AG2 (*(volatile Ifx_SMU_AG*)0xF00369C8u)


#define SMU_AG3 (*(volatile Ifx_SMU_AG*)0xF00369CCu)


#define SMU_AG4 (*(volatile Ifx_SMU_AG*)0xF00369D0u)


#define SMU_AG5 (*(volatile Ifx_SMU_AG*)0xF00369D4u)


#define SMU_AG6 (*(volatile Ifx_SMU_AG*)0xF00369D8u)


#define SMU_AG7 (*(volatile Ifx_SMU_AG*)0xF00369DCu)


#define SMU_AG8 (*(volatile Ifx_SMU_AG*)0xF00369E0u)


#define SMU_AG9 (*(volatile Ifx_SMU_AG*)0xF00369E4u)


#define SMU_AG10 (*(volatile Ifx_SMU_AG*)0xF00369E8u)


#define SMU_AG11 (*(volatile Ifx_SMU_AG*)0xF00369ECu)


#define SMU_AD0 (*(volatile Ifx_SMU_AD*)0xF0036A00u)


#define SMU_AD1 (*(volatile Ifx_SMU_AD*)0xF0036A04u)


#define SMU_AD2 (*(volatile Ifx_SMU_AD*)0xF0036A08u)


#define SMU_AD3 (*(volatile Ifx_SMU_AD*)0xF0036A0Cu)


#define SMU_AD4 (*(volatile Ifx_SMU_AD*)0xF0036A10u)


#define SMU_AD5 (*(volatile Ifx_SMU_AD*)0xF0036A14u)


#define SMU_AD6 (*(volatile Ifx_SMU_AD*)0xF0036A18u)


#define SMU_AD7 (*(volatile Ifx_SMU_AD*)0xF0036A1Cu)


#define SMU_AD8 (*(volatile Ifx_SMU_AD*)0xF0036A20u)


#define SMU_AD9 (*(volatile Ifx_SMU_AD*)0xF0036A24u)


#define SMU_AD10 (*(volatile Ifx_SMU_AD*)0xF0036A28u)


#define SMU_AD11 (*(volatile Ifx_SMU_AD*)0xF0036A2Cu)


#define SMU_RMCTL (*(volatile Ifx_SMU_RMCTL*)0xF0036B00u)


#define SMU_RMEF (*(volatile Ifx_SMU_RMEF*)0xF0036B04u)


#define SMU_RMSTS (*(volatile Ifx_SMU_RMSTS*)0xF0036B08u)


#define SMU_OCS (*(volatile Ifx_SMU_OCS*)0xF0036FE8u)


#define SMU_ACCEN1 (*(volatile Ifx_SMU_ACCEN1*)0xF0036FF8u)


#define SMU_ACCEN0 (*(volatile Ifx_SMU_ACCEN0*)0xF0036FFCu)
# 200 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h" 2
# 208 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
#define IFXSCUCCU_OSC_STABLECHK_TIME (640)




#define IFXSCUCCU_SMUALARM_MASK (0x1DU)




#define IFXSCUCCU_CCUCON_LCK_BIT_TIMEOUT_COUNT (0x1000U)




#define IFXSCUCCU_PLL_LOCK_TIMEOUT_COUNT (0x3000U)



#define IFXSCUCCU_SYSPLLSTAT_PWDSTAT_TIMEOUT_COUNT (0x3000U)



#define IFXSCUCCU_PLL_KRDY_TIMEOUT_COUNT (0x6000U)



#define IFXSCUCCU_OSCCON_PLLLV_OR_HV_TIMEOUT_COUNT (0x493E0U)

#define IFXSCUCCU_LOOP_TIMEOUT_CHECK(tVar,tErr) { if (((sint32)--tVar) <= 0) { tErr = (uint8)1; break; } else { } }
# 251 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
#define IFXSCUCCU_MODULATION_FREQ_HZ (3600000)



#define IFXSCUCCU_MODCFG_DEFAULT_SHIFT (10)



#define IFXSCUCCU_MODCFG_DEFAULT_VAL ((uint32)0x3D)



#define IFXSCUCCU_GET_RGAIN_NOM(MA,FDco) ((2 * (MA / 100) * (FDco / IFXSCUCCU_MODULATION_FREQ_HZ)))



#define IFXSCUCCU_GET_RGAIN_HEX(RGain_Nom) ((uint16)((RGain_Nom * 32) + 0.5))



#define IFXSCUCCU_GET_MODCFG(RGain_Hex) ((uint16)(IFXSCUCCU_MODCFG_DEFAULT_VAL << IFXSCUCCU_MODCFG_DEFAULT_SHIFT) | (uint16)(RGain_Hex))



#define IFXSCUCCU_FLASHWAITSTATECHECK (0)




#define IFXSCUCCU_LPTONORMAL_WAITTIME (0.00001f)
# 290 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
# 300 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
typedef enum
{
    IfxScuCcu_Fsource_0 = 0,
    IfxScuCcu_Fsource_1,
    IfxScuCcu_Fsource_2
} IfxScuCcu_Fsource;



typedef enum
{
    IfxScuCcu_K2divider_1 = 0,
    IfxScuCcu_K2divider_2,
    IfxScuCcu_K2divider_3,
    IfxScuCcu_K2divider_4,
    IfxScuCcu_K2divider_5,
    IfxScuCcu_K2divider_6,
    IfxScuCcu_K2divider_7,
    IfxScuCcu_K2divider_8
} IfxScuCcu_K2divider;



typedef enum
{
    IfxScuCcu_K3divider_1 = 0,
    IfxScuCcu_K3divider_2,
    IfxScuCcu_K3divider_3,
    IfxScuCcu_K3divider_4,
    IfxScuCcu_K3divider_5,
    IfxScuCcu_K3divider_6,
    IfxScuCcu_K3divider_7,
    IfxScuCcu_K3divider_8
} IfxScuCcu_K3divider;




typedef enum
{
    IfxScuCcu_LowPowerDivRatio_divBy30 = 1,
    IfxScuCcu_LowPowerDivRatio_divBy60,
    IfxScuCcu_LowPowerDivRatio_divBy120,
    IfxScuCcu_LowPowerDivRatio_divBy240
} IfxScuCcu_LowPowerDivRatio;



typedef enum
{
    IfxScuCcu_ModulationAmplitude_0p5 = 0,
    IfxScuCcu_ModulationAmplitude_1p0,
    IfxScuCcu_ModulationAmplitude_1p25,
    IfxScuCcu_ModulationAmplitude_1p5,
    IfxScuCcu_ModulationAmplitude_2p0,
    IfxScuCcu_ModulationAmplitude_2p5,
    IfxScuCcu_ModulationAmplitude_count,
} IfxScuCcu_ModulationAmplitude;



typedef enum
{
    IfxScuCcu_Ndivider_1 = 0,
    IfxScuCcu_Ndivider_2,
    IfxScuCcu_Ndivider_3,
    IfxScuCcu_Ndivider_4,
    IfxScuCcu_Ndivider_5,
    IfxScuCcu_Ndivider_6,
    IfxScuCcu_Ndivider_7,
    IfxScuCcu_Ndivider_8,
    IfxScuCcu_Ndivider_9,
    IfxScuCcu_Ndivider_10,
    IfxScuCcu_Ndivider_11,
    IfxScuCcu_Ndivider_12,
    IfxScuCcu_Ndivider_13,
    IfxScuCcu_Ndivider_14,
    IfxScuCcu_Ndivider_15,
    IfxScuCcu_Ndivider_16,
    IfxScuCcu_Ndivider_17,
    IfxScuCcu_Ndivider_18,
    IfxScuCcu_Ndivider_19,
    IfxScuCcu_Ndivider_20,
    IfxScuCcu_Ndivider_21,
    IfxScuCcu_Ndivider_22,
    IfxScuCcu_Ndivider_23,
    IfxScuCcu_Ndivider_24,
    IfxScuCcu_Ndivider_25,
    IfxScuCcu_Ndivider_26,
    IfxScuCcu_Ndivider_27,
    IfxScuCcu_Ndivider_28,
    IfxScuCcu_Ndivider_29,
    IfxScuCcu_Ndivider_30,
    IfxScuCcu_Ndivider_31,
    IfxScuCcu_Ndivider_32,
    IfxScuCcu_Ndivider_33,
    IfxScuCcu_Ndivider_34,
    IfxScuCcu_Ndivider_35,
    IfxScuCcu_Ndivider_36,
    IfxScuCcu_Ndivider_37,
    IfxScuCcu_Ndivider_38,
    IfxScuCcu_Ndivider_39,
    IfxScuCcu_Ndivider_40,
    IfxScuCcu_Ndivider_41,
    IfxScuCcu_Ndivider_42,
    IfxScuCcu_Ndivider_43,
    IfxScuCcu_Ndivider_44,
    IfxScuCcu_Ndivider_45,
    IfxScuCcu_Ndivider_46,
    IfxScuCcu_Ndivider_47,
    IfxScuCcu_Ndivider_48,
    IfxScuCcu_Ndivider_49,
    IfxScuCcu_Ndivider_50,
    IfxScuCcu_Ndivider_51,
    IfxScuCcu_Ndivider_52,
    IfxScuCcu_Ndivider_53,
    IfxScuCcu_Ndivider_54,
    IfxScuCcu_Ndivider_55,
    IfxScuCcu_Ndivider_56,
    IfxScuCcu_Ndivider_57,
    IfxScuCcu_Ndivider_58,
    IfxScuCcu_Ndivider_59,
    IfxScuCcu_Ndivider_60,
    IfxScuCcu_Ndivider_61,
    IfxScuCcu_Ndivider_62,
    IfxScuCcu_Ndivider_63,
    IfxScuCcu_Ndivider_64,
    IfxScuCcu_Ndivider_65,
    IfxScuCcu_Ndivider_66,
    IfxScuCcu_Ndivider_67,
    IfxScuCcu_Ndivider_68,
    IfxScuCcu_Ndivider_69,
    IfxScuCcu_Ndivider_70,
    IfxScuCcu_Ndivider_71,
    IfxScuCcu_Ndivider_72,
    IfxScuCcu_Ndivider_73,
    IfxScuCcu_Ndivider_74,
    IfxScuCcu_Ndivider_75,
    IfxScuCcu_Ndivider_76,
    IfxScuCcu_Ndivider_77,
    IfxScuCcu_Ndivider_78,
    IfxScuCcu_Ndivider_79,
    IfxScuCcu_Ndivider_80,
    IfxScuCcu_Ndivider_81,
    IfxScuCcu_Ndivider_82,
    IfxScuCcu_Ndivider_83,
    IfxScuCcu_Ndivider_84,
    IfxScuCcu_Ndivider_85,
    IfxScuCcu_Ndivider_86,
    IfxScuCcu_Ndivider_87,
    IfxScuCcu_Ndivider_88,
    IfxScuCcu_Ndivider_89,
    IfxScuCcu_Ndivider_90,
    IfxScuCcu_Ndivider_91,
    IfxScuCcu_Ndivider_92,
    IfxScuCcu_Ndivider_93,
    IfxScuCcu_Ndivider_94,
    IfxScuCcu_Ndivider_95,
    IfxScuCcu_Ndivider_96,
    IfxScuCcu_Ndivider_97,
    IfxScuCcu_Ndivider_98,
    IfxScuCcu_Ndivider_99,
    IfxScuCcu_Ndivider_100,
    IfxScuCcu_Ndivider_101,
    IfxScuCcu_Ndivider_102,
    IfxScuCcu_Ndivider_103,
    IfxScuCcu_Ndivider_104,
    IfxScuCcu_Ndivider_105,
    IfxScuCcu_Ndivider_106,
    IfxScuCcu_Ndivider_107,
    IfxScuCcu_Ndivider_108,
    IfxScuCcu_Ndivider_109,
    IfxScuCcu_Ndivider_110,
    IfxScuCcu_Ndivider_111,
    IfxScuCcu_Ndivider_112,
    IfxScuCcu_Ndivider_113,
    IfxScuCcu_Ndivider_114,
    IfxScuCcu_Ndivider_115,
    IfxScuCcu_Ndivider_116,
    IfxScuCcu_Ndivider_117,
    IfxScuCcu_Ndivider_118,
    IfxScuCcu_Ndivider_119,
    IfxScuCcu_Ndivider_120,
    IfxScuCcu_Ndivider_121,
    IfxScuCcu_Ndivider_122,
    IfxScuCcu_Ndivider_123,
    IfxScuCcu_Ndivider_124,
    IfxScuCcu_Ndivider_125,
    IfxScuCcu_Ndivider_126,
    IfxScuCcu_Ndivider_127,
    IfxScuCcu_Ndivider_128
} IfxScuCcu_Ndivider;



typedef enum
{
    IfxScuCcu_Pdivider_1 = 0,
    IfxScuCcu_Pdivider_2,
    IfxScuCcu_Pdivider_3,
    IfxScuCcu_Pdivider_4,
    IfxScuCcu_Pdivider_5,
    IfxScuCcu_Pdivider_6,
    IfxScuCcu_Pdivider_7,
    IfxScuCcu_Pdivider_8
} IfxScuCcu_Pdivider;




typedef enum
{
    IfxScuCcu_PllInputClockSelection_fOsc1 = 0,
    IfxScuCcu_PllInputClockSelection_fOsc0 = 1,
    IfxScuCcu_PllInputClockSelection_fSysclk = 2
} IfxScuCcu_PllInputClockSelection;



typedef enum
{
    IfxScuCcu_Traprequest_esr0 = 0,
    IfxScuCcu_Traprequest_esr1,
    IfxScuCcu_Traprequest_trap2,
    IfxScuCcu_Traprequest_smu
} IfxScuCcu_Traprequest;





typedef enum
{
    IfxScuCcu_ModEn_disabled = 0,
    IfxScuCcu_ModEn_enabled = 1
} IfxScuCcu_ModEn;
# 546 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
typedef struct
{
    uint8 pDivider;
    uint8 nDivider;
    uint8 k2Divider;
    uint8 k3Divider;
    uint8 k3DividerBypass;


} IfxScuCcu_PerPllConfig;




typedef struct
{
    uint8 pDivider;
    uint8 nDivider;
    uint8 k2Divider;
} IfxScuCcu_SysPllConfig;







typedef struct
{
    uint32 value;
    uint32 mask;
} IfxScuCcu_CcuconRegConfig;



typedef struct
{
    uint8 k2Step;
    float32 waitTime;
} IfxScuCcu_PllStepConfig;



typedef struct
{
    uint32 xtalFrequency;
    IfxScuCcu_PllInputClockSelection pllInputClockSelection;
    IfxScuCcu_SysPllConfig sysPllConfig;
    IfxScuCcu_PerPllConfig perPllConfig;
} IfxScuCcu_pllsParameterConfig;







typedef struct
{
    uint32 value;
    uint32 mask;
} IfxScuCcu_FlashWaitstateConfig;







typedef struct
{
    IfxScuCcu_CcuconRegConfig ccucon0;
    IfxScuCcu_CcuconRegConfig ccucon1;
    IfxScuCcu_CcuconRegConfig ccucon2;
    IfxScuCcu_CcuconRegConfig ccucon5;
    IfxScuCcu_CcuconRegConfig ccucon6;
    IfxScuCcu_CcuconRegConfig ccucon7;
} IfxScuCcu_ClockDistributionConfig;



typedef struct
{
    IfxScuCcu_pllsParameterConfig pllsParameters;
    float32 waitTime;
} IfxScuCcu_InitialStepConfig;



typedef struct
{
    uint8 numOfSteps;
    const IfxScuCcu_PllStepConfig *pllSteps;
} IfxScuCcu_PllThrottleConfig;





typedef struct
{
    IfxScuCcu_ModEn Mod_Enable;
    IfxScuCcu_ModulationAmplitude Mod_Amp;
} IfxScuCcu_Mod_Config;





typedef struct
{
    IfxScuCcu_InitialStepConfig pllInitialStepConfig;
    IfxScuCcu_PllThrottleConfig sysPllThrottleConfig;
    IfxScuCcu_ClockDistributionConfig clockDistribution;
    const IfxScuCcu_FlashWaitstateConfig *flashFconWaitStateConfig;
    const IfxScuCcu_Mod_Config *modulationConfig;
} IfxScuCcu_Config;





typedef struct
{
    float32 RGainNom;
    uint16 RGainHex;
} IfxScuCcu_RGain_Values;
# 685 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) void IfxScuCcu_wait(float32 timeSec);





static inline __attribute__ ((always_inline)) void IfxScuCcu_waitWithWdtService(float32 timeSec);
# 704 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) void IfxScuCcu_switchToLowPowerMode(IfxScuCcu_LowPowerDivRatio lpDiv);
# 729 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) void IfxScuCcu_switchToNormalMode(const uint32 ccucon0);
# 744 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getAdcFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getAsclinFFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getEvrFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getGethFrequency(void);






static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getGtmFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getI2cFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getMcanhFrequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getOsc0Frequency(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getOscFrequency(void);




static inline __attribute__ ((always_inline)) IfxScuCcu_PllInputClockSelection IfxScuCcu_getSourceSelection(void);





static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getStmFrequency(void);
# 814 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
extern float32 IfxScuCcu_getAsclinSFrequency(void);





extern float32 IfxScuCcu_getBbbFrequency(void);





extern float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);





extern float32 IfxScuCcu_getFsi2Frequency(void);





extern float32 IfxScuCcu_getFsiFrequency(void);





extern float32 IfxScuCcu_getMcanFrequency(void);





extern float32 IfxScuCcu_getModuleFrequency(void);





extern float32 IfxScuCcu_getMscFrequency(void);






extern float32 IfxScuCcu_getPerPllFrequency1(void);







extern float32 IfxScuCcu_getPerPllFrequency2(void);





extern float32 IfxScuCcu_getPllFrequency(void);





extern float32 IfxScuCcu_getQspiFrequency(void);






extern float32 IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource fsource);





extern float32 IfxScuCcu_getSpbFrequency(void);





extern float32 IfxScuCcu_getSriFrequency(void);






extern float32 IfxScuCcu_setAsclinFFrequency(float32 asclinFFreq);






extern float32 IfxScuCcu_setAsclinSFrequency(float32 asclinSFreq);






extern float32 IfxScuCcu_setBbbFrequency(float32 bbbFreq);







extern float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);






extern float32 IfxScuCcu_setFsi2Frequency(float32 fsi2Freq);






extern float32 IfxScuCcu_setFsiFrequency(float32 fsiFreq);






extern float32 IfxScuCcu_setGethFrequency(float32 gethFreq);






extern float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);






extern float32 IfxScuCcu_setI2cFrequency(float32 i2cFreq);






extern float32 IfxScuCcu_setMcanFrequency(float32 mcanFreq);






extern float32 IfxScuCcu_setMcanhFrequency(float32 mcanhFreq);






extern float32 IfxScuCcu_setMscFrequency(float32 mscFreq);






extern float32 IfxScuCcu_setQspiFrequency(float32 qspiFreq);






extern float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);






extern float32 IfxScuCcu_setSriFrequency(float32 sriFreq);






extern float32 IfxScuCcu_setStmFrequency(float32 stmFreq);
# 1028 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) boolean IfxScuCcu_configureCcuInitialStep(const IfxScuCcu_InitialStepConfig *pllInitStepCfg);






static inline __attribute__ ((always_inline)) boolean IfxScuCcu_distributeClockInline(const IfxScuCcu_ClockDistributionConfig *clockDistributionConfig);
# 1044 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
extern void IfxScuCcu_distributeClock(IfxScuCcu_ClockDistributionConfig *clockDistributionConfig);
# 1062 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
extern boolean IfxScuCcu_init(const IfxScuCcu_Config *config);





extern void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);





extern void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
# 1086 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
static inline __attribute__ ((always_inline)) void IfxScuCcu_clearTrapStatusFlag(IfxScuCcu_Traprequest request);






static inline __attribute__ ((always_inline)) boolean IfxScuCcu_getTrapDisableFlag(IfxCpu_ResourceCpu cpuIndex, IfxScuCcu_Traprequest request);





static inline __attribute__ ((always_inline)) boolean IfxScuCcu_getTrapStatusFlag(IfxScuCcu_Traprequest request);






static inline __attribute__ ((always_inline)) void IfxScuCcu_setTrapDisableFlag(IfxCpu_ResourceCpu cpuIndex, IfxScuCcu_Traprequest request);





static inline __attribute__ ((always_inline)) void IfxScuCcu_setTrapStatusFlag(IfxScuCcu_Traprequest request);



static inline __attribute__ ((always_inline)) boolean IfxScuCcu_throttleSysPllClockInline(const IfxScuCcu_PllThrottleConfig *pllThrottleConfig);
# 1127 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Scu/Std/IfxScuCcu.h"
extern void IfxScuCcu_calRGainParameters(IfxScuCcu_ModulationAmplitude modamp, IfxScuCcu_RGain_Values *RGain_P);





extern void IfxScuCcu_modulation_init(const IfxScuCcu_Mod_Config *Mod_Cfg);




extern void IfxScuCcu_throttleSysPllClock(IfxScuCcu_PllThrottleConfig *pllThrottleConfig);







extern const float32 IfxScuCcu_MA_percent[IfxScuCcu_ModulationAmplitude_count];




extern const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;



extern const IfxScuCcu_Mod_Config IfxScuCcu_defaultModConfig;

extern uint32 IfxScuCcu_xtalFrequency;





static inline __attribute__ ((always_inline)) void IfxScuCcu_clearTrapStatusFlag(IfxScuCcu_Traprequest request)
{
    uint32 trapclear = 1;
    (*(volatile Ifx_SCU_TRAPCLR*)0xF003612Cu).U |= (trapclear << request);
}


static inline __attribute__ ((always_inline)) boolean IfxScuCcu_configureCcuInitialStep(const IfxScuCcu_InitialStepConfig *pllInitStepCfg)
{
    uint8 initError = 0;
    uint16 endinitSfty_pw;

    uint32 timeoutCycleCount;
    const IfxScuCcu_pllsParameterConfig *pllsParamCfg;
    pllsParamCfg = &pllInitStepCfg->pllsParameters;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPasswordInline();


    IfxScuWdt_clearSafetyEndinitInline(endinitSfty_pw);

    timeoutCycleCount = (0x1000U);

    while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }

    {
        Ifx_SCU_CCUCON0 scuCcucon0;
        scuCcucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U;
        scuCcucon0.B.CLKSEL = 0;
        scuCcucon0.B.UP = 1;
        (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = scuCcucon0.U;
    }

    timeoutCycleCount = (0x1000U);

    while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }


    {
        (*(volatile Ifx_SMU_KEYS*)0xF0036834u).U = (uint32)0xBCU;
        ((*(volatile Ifx_SMU_AGCF*)0xF0036960u)).U &= ~(0x1DU);
        ((*(volatile Ifx_SMU_AGCF*)0xF0036964u)).U &= ~(0x1DU);
        ((*(volatile Ifx_SMU_AGCF*)0xF0036968u)).U &= ~(0x1DU);
        (*(volatile Ifx_SMU_KEYS*)0xF0036834u).U = (uint32)0U;
    }



    (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.PLLPWD = 0;
    (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u).B.PLLPWD = 0;

    timeoutCycleCount = (0x3000U);

    while (((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.PWDSTAT == 0) || ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.PWDSTAT == 0))
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }



    if ((pllsParamCfg->pllInputClockSelection == IfxScuCcu_PllInputClockSelection_fOsc0) || (pllsParamCfg->pllInputClockSelection == IfxScuCcu_PllInputClockSelection_fSysclk))

    {
        Ifx_SCU_OSCCON scuOsccon;
        scuOsccon.U = (*(volatile Ifx_SCU_OSCCON*)0xF0036010u).U;



        scuOsccon.B.MODE = 0U;


        scuOsccon.B.OSCVAL = (uint32)(pllsParamCfg->xtalFrequency / 1000000U) - 15;

        (*(volatile Ifx_SCU_OSCCON*)0xF0036010u).U = scuOsccon.U;
    }


    {
        Ifx_SCU_SYSPLLCON0 sysPllCon0;
        sysPllCon0.U = (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).U;
        sysPllCon0.B.PDIV = pllsParamCfg->sysPllConfig.pDivider;
        sysPllCon0.B.NDIV = pllsParamCfg->sysPllConfig.nDivider;
        sysPllCon0.B.INSEL = pllsParamCfg->pllInputClockSelection;
        (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).U = sysPllCon0.U;
    }


    {
        Ifx_SCU_PERPLLCON0 scuPerPllCon0;
        scuPerPllCon0.U = (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u).U;
        scuPerPllCon0.B.DIVBY = pllsParamCfg->perPllConfig.k3DividerBypass;
        scuPerPllCon0.B.PDIV = pllsParamCfg->perPllConfig.pDivider;
        scuPerPllCon0.B.NDIV = pllsParamCfg->perPllConfig.nDivider;
        (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u).U = scuPerPllCon0.U;
    }


    (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.PLLPWD = 1;
    (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u).B.PLLPWD = 1;

    timeoutCycleCount = (0x3000U);

    while (((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.PWDSTAT == 1) || ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.PWDSTAT == 1))
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }

    timeoutCycleCount = (0x6000U);

    while (((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.K2RDY == 0U) ||
           ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.K2RDY == 0U) ||
           ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.K3RDY == 0U))
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }

    (*(volatile Ifx_SCU_SYSPLLCON1*)0xF003601Cu).B.K2DIV = pllsParamCfg->sysPllConfig.k2Divider;
    {
        Ifx_SCU_PERPLLCON1 scuPerPllCon1;
        scuPerPllCon1.U = (*(volatile Ifx_SCU_PERPLLCON1*)0xF003602Cu).U;
        scuPerPllCon1.B.K2DIV = pllsParamCfg->perPllConfig.k2Divider;
        scuPerPllCon1.B.K3DIV = pllsParamCfg->perPllConfig.k3Divider;
        (*(volatile Ifx_SCU_PERPLLCON1*)0xF003602Cu).U = scuPerPllCon1.U;
    }

    timeoutCycleCount = (0x6000U);

    while (((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.K2RDY == 0U) ||
           ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.K2RDY == 0U) ||
           ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.K3RDY == 0U))
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }


    timeoutCycleCount = (0x493E0U);

    while (((*(volatile Ifx_SCU_OSCCON*)0xF0036010u).B.PLLLV == 0) && ((*(volatile Ifx_SCU_OSCCON*)0xF0036010u).B.PLLHV == 0))
    {
        { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
    }


    {
        (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.RESLD = 1;
        (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u).B.RESLD = 1;

        timeoutCycleCount = (0x3000U);

        while (((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.LOCK == 0) || ((*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u).B.LOCK == 0))
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }

    {
        (*(volatile Ifx_SMU_KEYS*)0xF0036834u).U = (uint32)0xBCU;
        (*(volatile Ifx_SMU_CMD*)0xF0036820u).U = (uint32)0x00000005;
        (*(volatile Ifx_SMU_AG*)0xF00369E0u).U = (0x1DU);
        (*(volatile Ifx_SMU_KEYS*)0xF0036834u).U = (uint32)0U;
    }
    {
        Ifx_SCU_CCUCON0 scu_ccucon0;
        scu_ccucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U;
        scu_ccucon0.B.CLKSEL = 1;
        scu_ccucon0.B.UP = 1;

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }

        (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = scu_ccucon0.U;

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }

    IfxScuWdt_setSafetyEndinitInline(endinitSfty_pw);
    return (boolean)initError;
}


static inline __attribute__ ((always_inline)) boolean IfxScuCcu_distributeClockInline(const IfxScuCcu_ClockDistributionConfig *clockDistributionConfig)
{
    uint16 endinitSfty_pw;
    uint32 timeoutCycleCount;
    uint32 initError = 0;


    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPasswordInline();


    IfxScuWdt_clearSafetyEndinitInline(endinitSfty_pw);


    {
        Ifx_SCU_CCUCON0 ccucon0;
        ccucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U & ~clockDistributionConfig->ccucon0.mask;

        ccucon0.U |= (clockDistributionConfig->ccucon0.mask & clockDistributionConfig->ccucon0.value);
        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }

        (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = ccucon0.U;
        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }
    {

        Ifx_SCU_CCUCON1 ccucon1;
        ccucon1.U = (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).U;

        if (ccucon1.B.CLKSELMCAN
            || ccucon1.B.CLKSELMSC
            || ccucon1.B.CLKSELQSPI)
        {


            ccucon1.U = (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).U & ~clockDistributionConfig->ccucon1.mask;

            ccucon1.U |= (clockDistributionConfig->ccucon1.mask & clockDistributionConfig->ccucon1.value);


            ccucon1.B.CLKSELMCAN = (uint32)0;
            ccucon1.B.CLKSELMSC = (uint32)0;
            ccucon1.B.CLKSELQSPI = (uint32)0;

            timeoutCycleCount = (0x1000U);

            while ((*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).B.LCK != 0U)
            {
                { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
            }

            (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).U = ccucon1.U;

            timeoutCycleCount = (0x1000U);

            while ((*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).B.LCK != 0U)
            {
                { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
            }
        }

        ccucon1.U = (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).U & ~clockDistributionConfig->ccucon1.mask;

        ccucon1.U |= (clockDistributionConfig->ccucon1.mask & clockDistributionConfig->ccucon1.value);

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }

        (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).U = ccucon1.U;

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }

    {

        Ifx_SCU_CCUCON2 ccucon2;
        ccucon2.U = (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).U;

        if (ccucon2.B.CLKSELASCLINS)
        {


            ccucon2.U = (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).U & ~clockDistributionConfig->ccucon2.mask;

            ccucon2.U |= (clockDistributionConfig->ccucon2.mask & clockDistributionConfig->ccucon2.value);

            ccucon2.B.CLKSELASCLINS = (uint32)0;

            timeoutCycleCount = (0x1000U);

            while ((*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.LCK != 0U)
            {
                { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
            }

            (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).U = ccucon2.U;

            timeoutCycleCount = (0x1000U);

            while ((*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.LCK != 0U)
            {
                { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
            }
        }

        ccucon2.U = (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).U & ~clockDistributionConfig->ccucon2.mask;

        ccucon2.U |= (clockDistributionConfig->ccucon2.mask & clockDistributionConfig->ccucon2.value);

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }

        (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).U = ccucon2.U;

        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }
    {

        Ifx_SCU_CCUCON5 ccucon5;
        ccucon5.U = (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).U & ~clockDistributionConfig->ccucon5.mask;

        ccucon5.U |= (clockDistributionConfig->ccucon5.mask & clockDistributionConfig->ccucon5.value);
        ccucon5.B.UP = 1;
        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }

        (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).U = ccucon5.U;
        timeoutCycleCount = (0x1000U);

        while ((*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).B.LCK != 0U)
        {
            { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
        }
    }
    {

        Ifx_SCU_CCUCON6 ccucon6;
        ccucon6.U = (*(volatile Ifx_SCU_CCUCON6*)0xF0036080u).U & ~clockDistributionConfig->ccucon6.mask;

        ccucon6.U |= (clockDistributionConfig->ccucon6.mask & clockDistributionConfig->ccucon6.value);
        (*(volatile Ifx_SCU_CCUCON6*)0xF0036080u).U = ccucon6.U;
    }

    {

        Ifx_SCU_CCUCON7 ccucon7;
        ccucon7.U = (*(volatile Ifx_SCU_CCUCON7*)0xF0036084u).U & ~clockDistributionConfig->ccucon7.mask;

        ccucon7.U |= (clockDistributionConfig->ccucon7.mask & clockDistributionConfig->ccucon7.value);
        (*(volatile Ifx_SCU_CCUCON7*)0xF0036084u).U = ccucon7.U;
    }
    IfxScuWdt_setSafetyEndinitInline(endinitSfty_pw);
    return (boolean)initError;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getAdcFrequency(void)
{
    return IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_1);
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getAsclinFFrequency(void)
{
    float32 freq = 0;

    uint8 asclindiv[16] = {1, 1, 2, 3, 4, 5, 6, 6, 8, 8, 10, 10, 12, 12, 12, 15};

    if ((*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.ASCLINFDIV)
    {
        freq = IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_2) / asclindiv[(*(volatile Ifx_SCU_CCUCON2*)0xF0036040u).B.ASCLINFDIV];
    }

    return freq;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getEvrFrequency(void)
{
    return (100000000.0);
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getGethFrequency(void)
{
    return IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_0) / (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).B.GETHDIV;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getGtmFrequency(void)
{



    uint8 gtmDiv = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.GTMDIV;
    float32 gtmFreq = 0;

    if (gtmDiv == 0u)
    {
        gtmFreq = 0.0;
    }
    else if (gtmDiv == 1U)
    {
        gtmFreq = IfxScuCcu_getSpbFrequency() * 2;
    }
    else

    {
        gtmFreq = IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_0) / gtmDiv;
    }

    return gtmFreq;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getI2cFrequency(void)
{
    return IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_2) / (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u).B.I2CDIV;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getMcanhFrequency(void)
{
    return IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_0) / (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu).B.MCANHDIV;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getOsc0Frequency(void)
{
    return (float32)(20000000);
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getOscFrequency(void)
{
    float32 freq;

    if ((*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.INSEL == IfxScuCcu_PllInputClockSelection_fOsc1)
    {
        freq = (100000000.0);
    }
    else if ((*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.INSEL == IfxScuCcu_PllInputClockSelection_fOsc0)
    {
        freq = (float32)(20000000);
    }
    else if ((*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u).B.INSEL == IfxScuCcu_PllInputClockSelection_fSysclk)
    {
        freq = 20000000;
    }
    else
    {

        freq = 0.0;
    }

    return freq;
}


static inline __attribute__ ((always_inline)) IfxScuCcu_PllInputClockSelection IfxScuCcu_getSourceSelection(void)
{
    return (IfxScuCcu_PllInputClockSelection)(*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.CLKSEL;
}


static inline __attribute__ ((always_inline)) float32 IfxScuCcu_getStmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency(IfxScuCcu_Fsource_0) / (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.STMDIV;
}


static inline __attribute__ ((always_inline)) boolean IfxScuCcu_getTrapDisableFlag(IfxCpu_ResourceCpu cpuIndex, IfxScuCcu_Traprequest request)
{
    boolean trapdisable = 0;

    trapdisable = (((*(volatile Ifx_SCU_TRAPDIS0*)0xF0036130u).U >> ((cpuIndex << 3) + request)) & 0x1);
    return trapdisable;
}


static inline __attribute__ ((always_inline)) boolean IfxScuCcu_getTrapStatusFlag(IfxScuCcu_Traprequest request)
{
    boolean trapstatus = 0;

    trapstatus = ((((*(volatile Ifx_SCU_TRAPSTAT*)0xF0036124u).U) >> request) & (0x1));

    return trapstatus;
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_setTrapDisableFlag(IfxCpu_ResourceCpu cpuIndex, IfxScuCcu_Traprequest request)
{
    uint32 trapdis = 1;
    trapdis = (trapdis << (cpuIndex << 3));
    (*(volatile Ifx_SCU_TRAPDIS0*)0xF0036130u).U |= (trapdis << request);
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_setTrapStatusFlag(IfxScuCcu_Traprequest request)
{
    uint32 trapset = 1;
    (*(volatile Ifx_SCU_TRAPSET*)0xF0036128u).U |= (trapset << request);
}


static inline __attribute__ ((always_inline)) boolean IfxScuCcu_throttleSysPllClockInline(const IfxScuCcu_PllThrottleConfig *pllThrottleConfig)
{
    uint8 initError = 0;
    uint8 pllStepsCount;
    uint16 endinitSfty_pw;
    uint32 timeoutCycleCount;


    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPasswordInline();


    for (pllStepsCount = 0; pllStepsCount < pllThrottleConfig->numOfSteps; pllStepsCount++)
    {
        {
            IfxScuWdt_clearSafetyEndinitInline(endinitSfty_pw);


            timeoutCycleCount = (0x6000U);

            while ((*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u).B.K2RDY == 0U)
            {
                { if (((sint32)--timeoutCycleCount) <= 0) { initError = (uint8)1; break; } else { } };
            }


            (*(volatile Ifx_SCU_SYSPLLCON1*)0xF003601Cu).B.K2DIV = pllThrottleConfig->pllSteps[pllStepsCount].k2Step;
            IfxScuWdt_setSafetyEndinitInline(endinitSfty_pw);
        }


        IfxScuCcu_wait(pllThrottleConfig->pllSteps[pllStepsCount].waitTime);
    }

    return (boolean)initError;
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_wait(float32 timeSec)
{
    uint32 stmCount = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
    uint32 stmCountBegin = (*(volatile Ifx_STM_TIM0*)0xF0001010u).U;

    while ((uint32)((*(volatile Ifx_STM_TIM0*)0xF0001010u).U - stmCountBegin) < stmCount)
    {






    }
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_waitWithWdtService(float32 timeSec)
{
    uint32 stmCount = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
    uint32 stmCountBegin = (*(volatile Ifx_STM_TIM0*)0xF0001010u).U;
    uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
    uint16 safetyWdtPassword = IfxScuWdt_getSafetyWatchdogPassword();

    while ((uint32)((*(volatile Ifx_STM_TIM0*)0xF0001010u).U - stmCountBegin) < stmCount)
    {






        IfxScuWdt_serviceCpuWatchdog(cpuWdtPassword);
        IfxScuWdt_serviceSafetyWatchdog(safetyWdtPassword);
    }
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_switchToLowPowerMode(IfxScuCcu_LowPowerDivRatio lpDiv)
{
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();


    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);


    while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
    {}

    Ifx_SCU_CCUCON0 scu_ccucon0;
    scu_ccucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U;
    scu_ccucon0.B.LPDIV = lpDiv;
    scu_ccucon0.B.UP = 1;
    (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = scu_ccucon0.U;

    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
}


static inline __attribute__ ((always_inline)) void IfxScuCcu_switchToNormalMode(const uint32 ccucon0)
{
    uint16 endinitSfty_pw;

    endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();


    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);


    while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
    {}






    Ifx_SCU_CCUCON0 scu_ccucon0;
    scu_ccucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U;
    scu_ccucon0.B.SRIDIV = 3;
    scu_ccucon0.B.SPBDIV = 12;
    scu_ccucon0.B.LPDIV = 0;
    scu_ccucon0.B.UP = 1;
    (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = scu_ccucon0.U;
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);


    IfxScuCcu_wait((0.00001f));



    IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);


    while ((*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).B.LCK != 0U)
    {}

    scu_ccucon0.U = (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U;
    scu_ccucon0.U = ccucon0;
    scu_ccucon0.B.UP = 1;
    (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u).U = scu_ccucon0.U;
    IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
}
# 75 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h" 2
# 90 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
#define IFXCPU_GLB_ADDR_DSPR(cpu,address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
# 103 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
#define IFXCPU_GLB_ADDR_PSPR(cpu,address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))







typedef unsigned int IfxCpu_spinLock;



typedef unsigned int IfxCpu_mutexLock;



typedef unsigned int IfxCpu_syncEvent;
# 129 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
typedef enum
{
    IfxCpu_CoreMode_halt,
    IfxCpu_CoreMode_run,
    IfxCpu_CoreMode_idle,
    IfxCpu_CoreMode_sleep,
    IfxCpu_CoreMode_stby,
    IfxCpu_CoreMode_unknown
} IfxCpu_CoreMode;



typedef enum
{
    IfxCpu_CounterMode_normal = 0,
    IfxCpu_CounterMode_task = 1
} IfxCpu_CounterMode;



typedef enum
{
    IfxCpu_OverlayAddressMask_32byte = 0xFFF,
    IfxCpu_OverlayAddressMask_64byte = 0xFFE,
    IfxCpu_OverlayAddressMask_128byte = 0xFFC,
    IfxCpu_OverlayAddressMask_256byte = 0xFF8,
    IfxCpu_OverlayAddressMask_512byte = 0xFF0,
    IfxCpu_OverlayAddressMask_1KB = 0xFE0,
    IfxCpu_OverlayAddressMask_2KB = 0xFC0,
    IfxCpu_OverlayAddressMask_4KB = 0xF80,
    IfxCpu_OverlayAddressMask_8KB = 0xF00,
    IfxCpu_OverlayAddressMask_16KB = 0xE00,
    IfxCpu_OverlayAddressMask_32KB = 0xC00,
    IfxCpu_OverlayAddressMask_64KB = 0x800,
    IfxCpu_OverlayAddressMask_128KB = 0x0
} IfxCpu_OverlayAddressMask;



typedef enum
{
    IfxCpu_OverlayMemorySelect_core0DsprPspr = 0,
    IfxCpu_OverlayMemorySelect_core1DsprPspr = 1
} IfxCpu_OverlayMemorySelect;

typedef enum
{
    IfxCpu_ResetStatus_notCpuReset = 0,
    IfxCpu_ResetStatus_cpuResetBySmu = 1,
    IfxCpu_ResetStatus_cpuResetBySw = 2
} IfxCpu_ResetStatus;
# 191 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
typedef struct
{
    uint32 counter;
    boolean overlfow;
} IfxCpu_Counter;







typedef struct
{
    IfxCpu_Counter instruction;
    IfxCpu_Counter clock;
    IfxCpu_Counter counter1;
    IfxCpu_Counter counter2;
    IfxCpu_Counter counter3;
} IfxCpu_Perf;
# 225 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);






static inline __attribute__ ((always_inline)) IfxCpu_Id IfxCpu_getCoreId(void);





static inline __attribute__ ((always_inline)) IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
# 248 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);




static inline __attribute__ ((always_inline)) void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);




static inline __attribute__ ((always_inline)) void IfxCpu_triggerSwReset(void);
# 268 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);





extern IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
# 283 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
# 292 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
# 301 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);




extern void IfxCpu_triggerCpuReset(IfxCpu_ResourceCpu coreIndex);



extern IfxCpu_ResetStatus IfxCpu_getCpuResetStatus(IfxCpu_ResourceCpu coreIndex);
# 327 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) boolean IfxCpu_areInterruptsEnabled(void);
# 337 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) boolean IfxCpu_disableInterrupts(void);





static inline __attribute__ ((always_inline)) void IfxCpu_enableInterrupts(void);




static inline __attribute__ ((always_inline)) void IfxCpu_forceDisableInterrupts(void);
# 357 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_restoreInterrupts(boolean enabled);
# 375 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
# 384 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);




static inline __attribute__ ((always_inline)) void IfxCpu_invalidateProgramCache(void);





static inline __attribute__ ((always_inline)) boolean IfxCpu_isAddressCachable(void *address);
# 406 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_setDataCache(boolean enable);
# 417 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_setProgramCache(boolean enable);
# 434 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) uint32 IfxCpu_getClockCounter(void);
# 447 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) boolean IfxCpu_getClockCounterStickyOverflow(void);







static inline __attribute__ ((always_inline)) uint32 IfxCpu_getInstructionCounter(void);
# 468 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) boolean IfxCpu_getInstructionCounterStickyOverflow(void);





static inline __attribute__ ((always_inline)) uint32 IfxCpu_getPerformanceCounter(uint16 address);






static inline __attribute__ ((always_inline)) boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);







static inline __attribute__ ((always_inline)) void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
# 500 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
# 509 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) IfxCpu_Perf IfxCpu_stopCounters(void);
# 519 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_updateClockCounter(uint32 count);
# 528 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
static inline __attribute__ ((always_inline)) void IfxCpu_updateInstructionCounter(uint32 count);







static inline __attribute__ ((always_inline)) void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
# 563 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
# 581 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);







extern void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
# 608 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
# 624 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern void IfxCpu_disableOverlayBlock(IfxCpu_ResourceCpu cpu, uint16 overlayBlock);
# 648 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern void IfxCpu_enableOverlayBlock(IfxCpu_ResourceCpu cpu, uint16 overlayBlock, IfxCpu_OverlayMemorySelect overlayMemorySelect, IfxCpu_OverlayAddressMask overlayAddressMask, uint32 targetBaseAddress, uint32 overlayBaseAddress);





extern uint32 IfxCpu_getRandomValue(uint32 *seed);







extern uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
# 705 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
# 714 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
# 726 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/iLLD/TC36A/Tricore/Cpu/Std/IfxCpu.h"
extern void IfxCpu_setAllIdleExceptMasterCpu(IfxCpu_ResourceCpu masterCpu);





extern void IfxCpu_disableInterruptsAllExceptMaster(IfxCpu_ResourceCpu masterCpu);





static inline __attribute__ ((always_inline)) boolean IfxCpu_areInterruptsEnabled(void)
{
    Ifx_CPU_ICR reg;
    reg.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFE2C" : "=d" (__res) :: "memory"); __res; }));
    return reg.B.IE != 0;
}


static inline __attribute__ ((always_inline)) boolean IfxCpu_disableInterrupts(void)
{
    boolean enabled;
    enabled = IfxCpu_areInterruptsEnabled();
    __asm__ volatile ("disable" : : : "memory");
    Ifx__nop();
    return enabled;
}


static inline __attribute__ ((always_inline)) void IfxCpu_enableInterrupts(void)
{
    __asm__ volatile ("enable" : : : "memory");
}


static inline __attribute__ ((always_inline)) void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
{
    uint32 cpu_pmaVal;
    uint16 checkRestrictionMask;
    uint32 coreIndex = IfxCpu_getCoreIndex();
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex]);



    checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);

    if ((segmentNumberMask & checkRestrictionMask) != 0)
    {
        segmentNumberMask |= checkRestrictionMask;
    }

    cpu_pmaVal = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0x8100" : "=d" (__res) :: "memory"); __res; }));

    cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask);


    IfxScuWdt_clearCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);


    Ifx__dsync();
    do { unsigned __newval = (unsigned) (cpu_pmaVal); __asm__ volatile ("mtcr LO:" "0x8100" ", %0" :: "d" (__newval) : "memory"); } while (0);
    Ifx__isync();
    IfxScuWdt_setCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
}


static inline __attribute__ ((always_inline)) void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
{
    uint32 cpu_pmaVal;
    uint16 checkRestrictionMask;
    uint32 coreIndex = IfxCpu_getCoreIndex();
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex]);



    checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);

    if ((segmentNumberMask & checkRestrictionMask) != 0)
    {
        segmentNumberMask |= checkRestrictionMask;
    }

    cpu_pmaVal = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0x8104" : "=d" (__res) :: "memory"); __res; }));

    cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask);


    IfxScuWdt_clearCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);


    Ifx__dsync();
    do { unsigned __newval = (unsigned) (cpu_pmaVal); __asm__ volatile ("mtcr LO:" "0x8104" ", %0" :: "d" (__newval) : "memory"); } while (0);
    Ifx__isync();
    IfxScuWdt_setCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
}


static inline __attribute__ ((always_inline)) void IfxCpu_forceDisableInterrupts(void)
{
    __asm__ volatile ("disable" : : : "memory");
    Ifx__nop();
}


static inline __attribute__ ((always_inline)) Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
{
    Ifx_CPU *module;

    if (cpu < IfxCpu_ResourceCpu_none)
    {
        module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
    }
    else
    {
        module = ((void *)0);
    }

    return module;
}


static inline __attribute__ ((always_inline)) uint32 IfxCpu_getClockCounter(void)
{
    return IfxCpu_getPerformanceCounter(0xFC04);
}


static inline __attribute__ ((always_inline)) boolean IfxCpu_getClockCounterStickyOverflow(void)
{
    return IfxCpu_getPerformanceCounterStickyOverflow(0xFC04);
}


static inline __attribute__ ((always_inline)) IfxCpu_Id IfxCpu_getCoreId(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFE1C" : "=d" (__res) :: "memory"); __res; }));
    return (IfxCpu_Id)reg.B.CORE_ID;
}


static inline __attribute__ ((always_inline)) IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFE1C" : "=d" (__res) :: "memory"); __res; }));
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
}


static inline __attribute__ ((always_inline)) uint32 IfxCpu_getInstructionCounter(void)
{
    return IfxCpu_getPerformanceCounter(0xFC08);
}


static inline __attribute__ ((always_inline)) boolean IfxCpu_getInstructionCounterStickyOverflow(void)
{
    return IfxCpu_getPerformanceCounterStickyOverflow(0xFC08);
}


static inline __attribute__ ((always_inline)) uint32 IfxCpu_getPerformanceCounter(uint16 address)
{
    Ifx_CPU_CCNT ccnt;

    if (address == 0xFC04)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC04" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC08)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC08" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC0C)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC0C" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC10)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC10" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC14)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC14" : "=d" (__res) :: "memory"); __res; }));
    }

    return ccnt.B.COUNTVALUE;
}


static inline __attribute__ ((always_inline)) boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address)
{
    Ifx_CPU_CCNT ccnt;

    if (address == 0xFC04)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC04" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC08)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC08" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC0C)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC0C" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC10)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC10" : "=d" (__res) :: "memory"); __res; }));
    }
    else if (address == 0xFC14)
    {
        ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC14" : "=d" (__res) :: "memory"); __res; }));
    }

    return ccnt.B.SOVF;
}


static inline __attribute__ ((always_inline)) void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd)
{
    uint32 k;
    uint32 nxt_cxi_val = 0;
    uint32 *prvCsa = 0U;
    uint32 *nxtCsa = csaBegin;
    uint32 numOfCsa = (((uint32)csaEnd - (uint32)csaBegin) / 64U);

    for (k = 0; k < numOfCsa; k++)
    {
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28)) >> 12 | ((uint32)nxtCsa & (0XFFFFU << 6)) >> 6;

        if (k == 0)
        {
            do { unsigned __newval = (unsigned) (nxt_cxi_val); __asm__ volatile ("mtcr LO:" "0xFE38" ", %0" :: "d" (__newval) : "memory"); } while (0);
        }
        else
        {
            *prvCsa = nxt_cxi_val;
        }

        if (k == (numOfCsa - 3U))
        {
            do { unsigned __newval = (unsigned) (nxt_cxi_val); __asm__ volatile ("mtcr LO:" "0xFE3C" ", %0" :: "d" (__newval) : "memory"); } while (0);
        }

        prvCsa = (uint32 *)nxtCsa;
        nxtCsa += 16;
    }

    *prvCsa = 0;
}


static inline __attribute__ ((always_inline)) void IfxCpu_invalidateProgramCache(void)
{
    uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
    {
        IfxScuWdt_clearCpuEndinit(cpuWdtPassword);
        Ifx_CPU_PCON1 pcon1;
        pcon1.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0x9204" : "=d" (__res) :: "memory"); __res; }));
        pcon1.B.PCINV = 1;
        do { unsigned __newval = (unsigned) (pcon1.U); __asm__ volatile ("mtcr LO:" "0x9204" ", %0" :: "d" (__newval) : "memory"); } while (0);
        IfxScuWdt_setCpuEndinit(cpuWdtPassword);
    }
}


static inline __attribute__ ((always_inline)) boolean IfxCpu_isAddressCachable(void *address)
{
    uint8 segment = (uint32)address >> 24;
    return ((segment == (8)) || (segment == (9))) ? (1u) : (0u);
}


static inline __attribute__ ((always_inline)) void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode)
{
    Ifx_CPU_CCTRL cctrl;
    cctrl.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC00" : "=d" (__res) :: "memory"); __res; }));

    cctrl.B.CE = 0;
    do { unsigned __newval = (unsigned) (cctrl.U); __asm__ volatile ("mtcr LO:" "0xFC00" ", %0" :: "d" (__newval) : "memory"); } while (0);


    do { unsigned __newval = (unsigned) (0); __asm__ volatile ("mtcr LO:" "0xFC04" ", %0" :: "d" (__newval) : "memory"); } while (0);
    do { unsigned __newval = (unsigned) (0); __asm__ volatile ("mtcr LO:" "0xFC08" ", %0" :: "d" (__newval) : "memory"); } while (0);
    do { unsigned __newval = (unsigned) (0); __asm__ volatile ("mtcr LO:" "0xFC0C" ", %0" :: "d" (__newval) : "memory"); } while (0);
    do { unsigned __newval = (unsigned) (0); __asm__ volatile ("mtcr LO:" "0xFC10" ", %0" :: "d" (__newval) : "memory"); } while (0);
    do { unsigned __newval = (unsigned) (0); __asm__ volatile ("mtcr LO:" "0xFC14" ", %0" :: "d" (__newval) : "memory"); } while (0);


    cctrl.B.CE = 1;
    cctrl.B.CM = mode;
    do { unsigned __newval = (unsigned) (cctrl.U); __asm__ volatile ("mtcr LO:" "0xFC00" ", %0" :: "d" (__newval) : "memory"); } while (0);
}


static inline __attribute__ ((always_inline)) void IfxCpu_restoreInterrupts(boolean enabled)
{
    if (enabled != (0u))
    {
        __asm__ volatile ("enable" : : : "memory");
    }
}


static inline __attribute__ ((always_inline)) void IfxCpu_setDataCache(boolean enable)
{
    uint32 coreIndex = IfxCpu_getCoreIndex();
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex]);

    {
        IfxScuWdt_clearCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
        Ifx_CPU_DCON0 dcon0;
        dcon0.U = 0;
        dcon0.B.DCBYP = enable ? 0 : 1;
        do { unsigned __newval = (unsigned) (dcon0.U); __asm__ volatile ("mtcr LO:" "0x9040" ", %0" :: "d" (__newval) : "memory"); } while (0);
        IfxScuWdt_setCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
    }

    Ifx__isync();
}


static inline __attribute__ ((always_inline)) void IfxCpu_setPerformanceCountersEnableBit(uint32 enable)
{
    Ifx_CPU_CCTRL cctrl;
    cctrl.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC00" : "=d" (__res) :: "memory"); __res; }));
    cctrl.B.CE = enable;
    do { unsigned __newval = (unsigned) (cctrl.U); __asm__ volatile ("mtcr LO:" "0xFC00" ", %0" :: "d" (__newval) : "memory"); } while (0);
}


static inline __attribute__ ((always_inline)) void IfxCpu_setProgramCache(boolean enable)
{
    if (enable)
    {
        Ifx_CPU_PCON1 pcon1;
        pcon1.U = 0;
        pcon1.B.PCINV = 1;
        do { unsigned __newval = (unsigned) (pcon1.U); __asm__ volatile ("mtcr LO:" "0x9204" ", %0" :: "d" (__newval) : "memory"); } while (0);
    }

    uint32 coreIndex = IfxCpu_getCoreIndex();
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex]);

    {
        IfxScuWdt_clearCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
        Ifx_CPU_PCON0 pcon0;
        pcon0.U = 0;
        pcon0.B.PCBYP = enable ? 0 : 1;
        do { unsigned __newval = (unsigned) (pcon0.U); __asm__ volatile ("mtcr LO:" "0x920C" ", %0" :: "d" (__newval) : "memory"); } while (0);
        IfxScuWdt_setCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[coreIndex], wdtPassword);
    }

    Ifx__isync();
}


static inline __attribute__ ((always_inline)) void IfxCpu_setSafetyTaskIdentifier(boolean safetyId)
{
    Ifx_CPU_PSW psw;
    ((void)0);
    psw.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFE04" : "=d" (__res) :: "memory"); __res; }));
    psw.B.S = safetyId;
    do { unsigned __newval = (unsigned) ((uint32)psw.U); __asm__ volatile ("mtcr LO:" "0xFE04" ", %0" :: "d" (__newval) : "memory"); } while (0);
}



static inline __attribute__ ((always_inline)) IfxCpu_Perf IfxCpu_stopCounters(void)
{
    IfxCpu_Perf result;


    Ifx__stopPerfCounters();

    Ifx_CPU_CCNT ccnt;
    ccnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC04" : "=d" (__res) :: "memory"); __res; }));
    result.clock.counter = ccnt.B.COUNTVALUE;
    result.clock.overlfow = ccnt.B.SOVF;

    Ifx_CPU_ICNT icnt;
    icnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC08" : "=d" (__res) :: "memory"); __res; }));
    result.instruction.counter = icnt.B.COUNTVALUE;
    result.instruction.overlfow = icnt.B.SOVF;

    Ifx_CPU_M1CNT m1cnt;
    m1cnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC0C" : "=d" (__res) :: "memory"); __res; }));
    result.counter1.counter = m1cnt.B.COUNTVALUE;
    result.counter1.overlfow = m1cnt.B.SOVF;

    Ifx_CPU_M2CNT m2cnt;
    m2cnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC10" : "=d" (__res) :: "memory"); __res; }));
    result.counter2.counter = m2cnt.B.COUNTVALUE;
    result.counter2.overlfow = m2cnt.B.SOVF;

    Ifx_CPU_M3CNT m3cnt;
    m3cnt.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC14" : "=d" (__res) :: "memory"); __res; }));
    result.counter3.counter = m3cnt.B.COUNTVALUE;
    result.counter3.overlfow = m3cnt.B.SOVF;

    return result;
}



static inline __attribute__ ((always_inline)) void IfxCpu_triggerSwReset(void)
{
    ((*(Ifx_SCU*)0xF0036000u)).SWRSTCON.B.SWRSTREQ = 1;


    while (1)
    {}
}


static inline __attribute__ ((always_inline)) void IfxCpu_updateClockCounter(uint32 count)
{
    IfxCpu_updatePerformanceCounter(0xFC04, count);
}


static inline __attribute__ ((always_inline)) void IfxCpu_updateInstructionCounter(uint32 count)
{
    IfxCpu_updatePerformanceCounter(0xFC08, count);
}


static inline __attribute__ ((always_inline)) void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count)
{
    if(address){};
    Ifx_CPU_CCTRL cctrl;
    boolean enableBit;

    cctrl.U = (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" "0xFC00" : "=d" (__res) :: "memory"); __res; }));
    enableBit = cctrl.B.CE;
    cctrl.B.CE = 0;
    do { unsigned __newval = (unsigned) (cctrl.U); __asm__ volatile ("mtcr LO:" "0xFC00" ", %0" :: "d" (__newval) : "memory"); } while (0);


    count &= ~(1U << 31);
    do { unsigned __newval = (unsigned) (count); __asm__ volatile ("mtcr LO:" "address" ", %0" :: "d" (__newval) : "memory"); } while (0);


    cctrl.B.CE = enableBit;
    do { unsigned __newval = (unsigned) (cctrl.U); __asm__ volatile ("mtcr LO:" "0xFC00" ", %0" :: "d" (__newval) : "memory"); } while (0);
}
# 39 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h" 2
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h"
#define portCHAR char
#define portFLOAT float
#define portDOUBLE double
#define portLONG long
#define portSHORT short
#define portSTACK_TYPE uint32_t
#define portBASE_TYPE long

typedef uint32_t StackType_t;
typedef long BaseType_t;
typedef unsigned long UBaseType_t;





 typedef uint32_t TickType_t;
#define portMAX_DELAY ( TickType_t ) 0xffffffffUL



#define portTICK_TYPE_IS_ATOMIC 1




#define portSTACK_GROWTH ( -1 )
#define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
#define portBYTE_ALIGNMENT 4
#define portNOP() __nop()
#define portCRITICAL_NESTING_IN_TCB 1
#define portRESTORE_FIRST_TASK_PRIORITY_LEVEL 1


extern volatile Ifx_STM *const STM[2];
#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() 
#define portGET_RUN_TIME_COUNTER_VALUE() ((uint32_t)(STM[IfxCpu_getCoreId()]->TIM0.U))




typedef struct MPU_SETTINGS { uint32_t ulNotUsed; } xMPU_SETTINGS;


#define portPRIVILEGE_BIT 0x0UL

#define portCCPN_MASK ( 0x000000FFUL )

extern void vTaskEnterCritical( void );
extern void vTaskExitCritical( void );
#define portENTER_CRITICAL() vTaskEnterCritical()
#define portEXIT_CRITICAL() vTaskExitCritical()



#define portCSA_TO_ADDRESS(pCSA) ( ( uint32_t * )( ( ( ( pCSA ) & 0x000F0000 ) << 12 ) | ( ( ( pCSA ) & 0x0000FFFF ) << 6 ) ) )
#define portADDRESS_TO_CSA(pAddress) ( ( uint32_t )( ( ( ( (uint32_t)( pAddress ) ) & 0xF0000000 ) >> 12 ) | ( ( ( uint32_t )( pAddress ) & 0x003FFFC0 ) >> 6 ) ) )


#define portYIELD() __syscall( 0 )

#define portSYSCALL_TASK_YIELD 0
#define portSYSCALL_RAISE_PRIORITY 1





#define portDISABLE_INTERRUPTS() { uint32_t ulICR; __disable(); ulICR = __mfcr( CPU_ICR ); ulICR &= ~portCCPN_MASK; ulICR |= configMAX_SYSCALL_INTERRUPT_PRIORITY; __mtcr( CPU_ICR, ulICR ); __isync(); __enable(); }
# 137 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h"
#define portENABLE_INTERRUPTS() { uint32_t ulICR; __disable(); ulICR = __mfcr( CPU_ICR ); ulICR &= ~portCCPN_MASK; __mtcr( CPU_ICR, ulICR ); __isync(); __enable(); }
# 148 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h"
#define portCLEAR_INTERRUPT_MASK_FROM_ISR(uxSavedMaskValue) { uint32_t ulICR; _disable(); ulICR = __mfcr( CPU_ICR ); ulICR &= ~portCCPN_MASK; ulICR |= uxSavedMaskValue; __mtcr( CPU_ICR, ulICR ); _isync(); _enable(); }
# 161 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/portable/GCC/tricore_tc36x/portmacro.h"
extern uint32_t uxPortSetInterruptMaskFromISR( void );
#define portSET_INTERRUPT_MASK_FROM_ISR() uxPortSetInterruptMaskFromISR()



#define portALIGNMENT_ASSERT_pxCurrentTCB ( void )

#define portYIELD_FROM_ISR(xHigherPriorityTaskWoken) if( xHigherPriorityTaskWoken != pdFALSE ) { portYIELD(); }



#define portTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void *pvParameters )
#define portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void *pvParameters )






void vPortReclaimCSA( uint32_t *pxTCB );
#define portCLEAN_UP_TCB(pxTCB) vPortReclaimCSA( ( uint32_t * ) ( pxTCB ) )


#define xPortGetCoreID() ((BaseType_t)IfxCpu_getCoreId())
#define portNUM_CORES 2
void vPortGenerateCore2CoreInterrupt( uint8_t dscCoreId, uint8_t actionType);
#define portGenerateCore2CoreInterrupt(dscCoreId,actionType) vPortGenerateCore2CoreInterrupt( dscCoreId, actionType )
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h" 2
# 63 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
#define portBYTE_ALIGNMENT_MASK ( 0x0003 )
# 73 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
#define portUSING_MPU_WRAPPERS 0



#define portNUM_CONFIGURABLE_REGIONS 1



#define portHAS_STACK_OVERFLOW_CHECKING 0



#define portARCH_NAME NULL




#define configSTACK_ALLOCATION_FROM_SEPARATE_HEAP 0
# 99 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/mpu_wrappers.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/mpu_wrappers.h"
#define MPU_WRAPPERS_H 
# 210 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/mpu_wrappers.h"
#define PRIVILEGED_FUNCTION 
#define PRIVILEGED_DATA 
#define FREERTOS_SYSTEM_CALL 
# 100 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h" 2
# 127 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
        StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                             TaskFunction_t pxCode,
                                             void * pvParameters ) ;





typedef struct HeapRegion
{
    uint8_t * pucStartAddress;
    size_t xSizeInBytes;
} HeapRegion_t;


typedef struct xHeapStats
{
    size_t xAvailableHeapSpaceInBytes;
    size_t xSizeOfLargestFreeBlockInBytes;
    size_t xSizeOfSmallestFreeBlockInBytes;
    size_t xNumberOfFreeBlocks;
    size_t xMinimumEverFreeBytesRemaining;
    size_t xNumberOfSuccessfulAllocations;
    size_t xNumberOfSuccessfulFrees;
} HeapStats_t;
# 164 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/portable.h"
void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions ) ;





void vPortGetHeapStats( HeapStats_t * pxHeapStats );




void * pvPortMalloc( size_t xSize ) ;
void vPortFree( void * pv ) ;
void vPortInitialiseBlocks( void ) ;
size_t xPortGetFreeHeapSize( void ) ;
size_t xPortGetMinimumEverFreeHeapSize( void ) ;





#define pvPortMallocStack pvPortMalloc
#define vPortFreeStack vPortFree






BaseType_t xPortStartScheduler( void ) ;






void vPortEndScheduler( void ) ;
# 66 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h" 2



#define configUSE_NEWLIB_REENTRANT 0
# 158 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define INCLUDE_vTaskDelay 0



#define INCLUDE_xTaskGetIdleTaskHandle 0



#define INCLUDE_xTaskAbortDelay 0



#define INCLUDE_xQueueGetMutexHolder 0



#define INCLUDE_xSemaphoreGetMutexHolder INCLUDE_xQueueGetMutexHolder



#define INCLUDE_xTaskGetHandle 0







#define INCLUDE_uxTaskGetStackHighWaterMark2 0



#define INCLUDE_eTaskGetState 0



#define INCLUDE_xTaskResumeFromISR 1



#define INCLUDE_xTimerPendFunctionCall 0



#define INCLUDE_xTaskGetSchedulerState 0



#define INCLUDE_xTaskGetCurrentTaskHandle 0
# 216 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configUSE_DAEMON_TASK_STARTUP_HOOK 0



#define configUSE_APPLICATION_TASK_TAG 0



#define configNUM_THREAD_LOCAL_STORAGE_POINTERS 0
# 244 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configUSE_ALTERNATIVE_API 0
# 267 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configASSERT_DEFINED 1
# 276 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configPRECONDITION(X) configASSERT( X )
#define configPRECONDITION_DEFINED 0





#define portMEMORY_BARRIER() 



#define portSOFTWARE_BARRIER() 
# 320 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define portPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending) 



#define portSETUP_TCB(pxTCB) ( void ) pxTCB



#define configQUEUE_REGISTRY_SIZE 0U



#define vQueueAddToRegistry(xQueue,pcName) 
#define vQueueUnregisterQueue(xQueue) 
#define pcQueueGetName(xQueue) 



#define portPOINTER_SIZE_TYPE uint32_t







#define traceSTART() 






#define traceEND() 






#define traceTASK_SWITCHED_IN() 






#define traceINCREASE_TICK_COUNT(x) 




#define traceLOW_POWER_IDLE_BEGIN() 




#define traceLOW_POWER_IDLE_END() 






#define traceTASK_SWITCHED_OUT() 
# 394 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define traceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority) 
# 403 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define traceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority) 
# 412 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue) 
# 421 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define traceBLOCKING_ON_QUEUE_PEEK(pxQueue) 
# 430 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define traceBLOCKING_ON_QUEUE_SEND(pxQueue) 



#define configCHECK_FOR_STACK_OVERFLOW 0



#define configRECORD_STACK_HIGH_ADDRESS 0



#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H 0





#define traceMOVED_TASK_TO_READY_STATE(pxTCB) 



#define tracePOST_MOVED_TASK_TO_READY_STATE(pxTCB) 



#define traceQUEUE_CREATE(pxNewQueue) 



#define traceQUEUE_CREATE_FAILED(ucQueueType) 



#define traceCREATE_MUTEX(pxNewQueue) 



#define traceCREATE_MUTEX_FAILED() 



#define traceGIVE_MUTEX_RECURSIVE(pxMutex) 



#define traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex) 



#define traceTAKE_MUTEX_RECURSIVE(pxMutex) 



#define traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex) 



#define traceCREATE_COUNTING_SEMAPHORE() 



#define traceCREATE_COUNTING_SEMAPHORE_FAILED() 



#define traceQUEUE_SET_SEND traceQUEUE_SEND



#define traceQUEUE_SEND(pxQueue) 



#define traceQUEUE_SEND_FAILED(pxQueue) 



#define traceQUEUE_RECEIVE(pxQueue) 



#define traceQUEUE_PEEK(pxQueue) 



#define traceQUEUE_PEEK_FAILED(pxQueue) 



#define traceQUEUE_PEEK_FROM_ISR(pxQueue) 



#define traceQUEUE_RECEIVE_FAILED(pxQueue) 



#define traceQUEUE_SEND_FROM_ISR(pxQueue) 



#define traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_RECEIVE_FROM_ISR(pxQueue) 



#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_DELETE(pxQueue) 



#define traceTASK_CREATE(pxNewTCB) 



#define traceTASK_CREATE_FAILED() 



#define traceTASK_DELETE(pxTaskToDelete) 



#define traceTASK_DELAY_UNTIL(x) 



#define traceTASK_DELAY() 



#define traceTASK_PRIORITY_SET(pxTask,uxNewPriority) 



#define traceTASK_SUSPEND(pxTaskToSuspend) 



#define traceTASK_RESUME(pxTaskToResume) 



#define traceTASK_RESUME_FROM_ISR(pxTaskToResume) 



#define traceTASK_INCREMENT_TICK(xTickCount) 



#define traceTIMER_CREATE(pxNewTimer) 



#define traceTIMER_CREATE_FAILED() 



#define traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn) 



#define traceTIMER_EXPIRED(pxTimer) 



#define traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue) 



#define traceMALLOC(pvAddress,uiSize) 



#define traceFREE(pvAddress,uiSize) 



#define traceEVENT_GROUP_CREATE(xEventGroup) 



#define traceEVENT_GROUP_CREATE_FAILED() 



#define traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor) 



#define traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred



#define traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor) 



#define traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred



#define traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear) 



#define traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear) 



#define traceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet) 



#define traceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet) 



#define traceEVENT_GROUP_DELETE(xEventGroup) 



#define tracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret) 



#define tracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret) 



#define traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName) 



#define traceTASK_NOTIFY_TAKE_BLOCK(uxIndexToWait) 



#define traceTASK_NOTIFY_TAKE(uxIndexToWait) 



#define traceTASK_NOTIFY_WAIT_BLOCK(uxIndexToWait) 



#define traceTASK_NOTIFY_WAIT(uxIndexToWait) 



#define traceTASK_NOTIFY(uxIndexToNotify) 



#define traceTASK_NOTIFY_FROM_ISR(uxIndexToNotify) 



#define traceTASK_NOTIFY_GIVE_FROM_ISR(uxIndexToNotify) 



#define traceSTREAM_BUFFER_CREATE_FAILED(xIsMessageBuffer) 



#define traceSTREAM_BUFFER_CREATE_STATIC_FAILED(xReturn,xIsMessageBuffer) 



#define traceSTREAM_BUFFER_CREATE(pxStreamBuffer,xIsMessageBuffer) 



#define traceSTREAM_BUFFER_DELETE(xStreamBuffer) 



#define traceSTREAM_BUFFER_RESET(xStreamBuffer) 



#define traceBLOCKING_ON_STREAM_BUFFER_SEND(xStreamBuffer) 



#define traceSTREAM_BUFFER_SEND(xStreamBuffer,xBytesSent) 



#define traceSTREAM_BUFFER_SEND_FAILED(xStreamBuffer) 



#define traceSTREAM_BUFFER_SEND_FROM_ISR(xStreamBuffer,xBytesSent) 



#define traceBLOCKING_ON_STREAM_BUFFER_RECEIVE(xStreamBuffer) 



#define traceSTREAM_BUFFER_RECEIVE(xStreamBuffer,xReceivedLength) 



#define traceSTREAM_BUFFER_RECEIVE_FAILED(xStreamBuffer) 



#define traceSTREAM_BUFFER_RECEIVE_FROM_ISR(xStreamBuffer,xReceivedLength) 
# 778 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configUSE_MALLOC_FAILED_HOOK 0







#define portYIELD_WITHIN_API portYIELD



#define portSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) 



#define configEXPECTED_IDLE_TIME_BEFORE_SLEEP 2







#define configUSE_TICKLESS_IDLE 0



#define configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING(x) 



#define configPRE_SLEEP_PROCESSING(x) 



#define configPOST_SLEEP_PROCESSING(x) 



#define configUSE_QUEUE_SETS 0



#define portTASK_USES_FLOATING_POINT() 



#define portALLOCATE_SECURE_CONTEXT(ulSecureStackSize) 



#define portDONT_DISCARD 



#define configUSE_TIME_SLICING 1



#define configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0



#define configUSE_STATS_FORMATTING_FUNCTIONS 0



#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 







#define mtCOVERAGE_TEST_MARKER() 



#define mtCOVERAGE_TEST_DELAY() 



#define portASSERT_IF_IN_ISR() 



#define configUSE_PORT_OPTIMISED_TASK_SELECTION 0



#define configAPPLICATION_ALLOCATED_HEAP 0
# 886 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configUSE_POSIX_ERRNO 0
# 907 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configSTACK_DEPTH_TYPE uint16_t







#define configRUN_TIME_COUNTER_TYPE uint32_t







#define configMESSAGE_BUFFER_LENGTH_TYPE size_t
# 942 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configINITIAL_TICK_COUNT 0
# 958 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define portTICK_TYPE_ENTER_CRITICAL() 
#define portTICK_TYPE_EXIT_CRITICAL() 
#define portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0
#define portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) x





#define configENABLE_BACKWARD_COMPATIBILITY 1
# 982 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configPRINTF(X) 






#define configMAX(a,b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) )






#define configMIN(a,b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) )



#define eTaskStateGet eTaskGetState
#define portTickType TickType_t
#define xTaskHandle TaskHandle_t
#define xQueueHandle QueueHandle_t
#define xSemaphoreHandle SemaphoreHandle_t
#define xQueueSetHandle QueueSetHandle_t
#define xQueueSetMemberHandle QueueSetMemberHandle_t
#define xTimeOutType TimeOut_t
#define xMemoryRegion MemoryRegion_t
#define xTaskParameters TaskParameters_t
#define xTaskStatusType TaskStatus_t
#define xTimerHandle TimerHandle_t
#define xCoRoutineHandle CoRoutineHandle_t
#define pdTASK_HOOK_CODE TaskHookFunction_t
#define portTICK_RATE_MS portTICK_PERIOD_MS
#define pcTaskGetTaskName pcTaskGetName
#define pcTimerGetTimerName pcTimerGetName
#define pcQueueGetQueueName pcQueueGetName
#define vTaskGetTaskInfo vTaskGetInfo
#define xTaskGetIdleRunTimeCounter ulTaskGetIdleRunTimeCounter



#define tmrTIMER_CALLBACK TimerCallbackFunction_t
#define pdTASK_CODE TaskFunction_t
#define xListItem ListItem_t
#define xList List_t



#define pxContainer pvContainer
# 1042 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define configUSE_TASK_FPU_SUPPORT 1





#define configENABLE_MPU 0





#define configENABLE_FPU 1





#define configENABLE_TRUSTZONE 1





#define configRUN_FREERTOS_SECURE_ONLY 0



#define configRUN_ADDITIONAL_TESTS 0
# 1116 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
#define tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE ( ( ( portUSING_MPU_WRAPPERS == 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) || ( ( portUSING_MPU_WRAPPERS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) )
# 1130 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
struct xSTATIC_LIST_ITEM
{



    TickType_t xDummy2;
    void * pvDummy3[ 4 ];



};
typedef struct xSTATIC_LIST_ITEM StaticListItem_t;


struct xSTATIC_MINI_LIST_ITEM
{



    TickType_t xDummy2;
    void * pvDummy3[ 2 ];
};
typedef struct xSTATIC_MINI_LIST_ITEM StaticMiniListItem_t;


typedef struct xSTATIC_LIST
{



    UBaseType_t uxDummy2;
    void * pvDummy3;
    StaticMiniListItem_t xDummy4;



} StaticList_t;
# 1181 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
typedef struct xSTATIC_TCB
{
    void * pxDummy1;



    StaticListItem_t xDummy3[ 2 ];
    UBaseType_t uxDummy5;
    void * pxDummy6;
    uint8_t ucDummy7[ 16 ];




        UBaseType_t uxDummy9;


        UBaseType_t uxDummy10[ 2 ];


        UBaseType_t uxDummy12[ 2 ];
# 1210 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
        uint32_t ulDummy16;





        uint32_t ulDummy18[ 2 ];
        uint8_t ucDummy19[ 2 ];
# 1229 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
} StaticTask_t;
# 1245 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
typedef struct xSTATIC_QUEUE
{
    void * pvDummy1[ 3 ];

    union
    {
        void * pvDummy2;
        UBaseType_t uxDummy2;
    } u;

    StaticList_t xDummy3[ 2 ];
    UBaseType_t uxDummy4[ 3 ];
    uint8_t ucDummy5[ 2 ];
# 1268 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
        UBaseType_t uxDummy8;
        uint8_t ucDummy9;

} StaticQueue_t;
typedef StaticQueue_t StaticSemaphore_t;
# 1288 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
typedef struct xSTATIC_EVENT_GROUP
{
    TickType_t xDummy1;
    StaticList_t xDummy2;


        UBaseType_t uxDummy3;





} StaticEventGroup_t;
# 1316 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
typedef struct xSTATIC_TIMER
{
    void * pvDummy1;
    StaticListItem_t xDummy2;
    TickType_t xDummy3;
    void * pvDummy5;
    TaskFunction_t pvDummy6;

        UBaseType_t uxDummy7;

    uint8_t ucDummy8;
} StaticTimer_t;
# 1343 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/FreeRTOS.h"
typedef struct xSTATIC_STREAM_BUFFER
{
    size_t uxDummy1[ 4 ];
    void * pvDummy2[ 3 ];
    uint8_t ucDummy3;

        UBaseType_t uxDummy4;

} StaticStreamBuffer_t;


typedef StaticStreamBuffer_t StaticMessageBuffer_t;
# 6 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h" 1
# 31 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define INC_TASK_H 





# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h" 1
# 59 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define LIST_H 
# 94 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define configLIST_VOLATILE 
# 110 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listFIRST_LIST_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_INTEGRITY_CHECK_VALUE 
#define listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList) 
#define listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList) 
#define listTEST_LIST_ITEM_INTEGRITY(pxItem) 
#define listTEST_LIST_INTEGRITY(pxList) 
# 143 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
struct xLIST;
struct xLIST_ITEM
{
   
    TickType_t xItemValue;
    struct xLIST_ITEM * pxNext;
    struct xLIST_ITEM * pxPrevious;
    void * pvOwner;
    struct xLIST * pvContainer;
   
};
typedef struct xLIST_ITEM ListItem_t;

struct xMINI_LIST_ITEM
{
   
    TickType_t xItemValue;
    struct xLIST_ITEM * pxNext;
    struct xLIST_ITEM * pxPrevious;
};
typedef struct xMINI_LIST_ITEM MiniListItem_t;




typedef struct xLIST
{
   
    volatile UBaseType_t uxNumberOfItems;
    ListItem_t * pxIndex;
    MiniListItem_t xListEnd;
   
} List_t;
# 184 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )
# 193 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )
# 202 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )
# 212 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )
# 221 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )







#define listGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )







#define listGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )







#define listGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )
# 254 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listLIST_IS_EMPTY(pxList) ( ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) ? pdTRUE : pdFALSE )




#define listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )
# 281 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }
# 310 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listREMOVE_ITEM(pxItemToRemove) { List_t * const pxList = ( pxItemToRemove )->pxContainer; ( pxItemToRemove )->pxNext->pxPrevious = ( pxItemToRemove )->pxPrevious; ( pxItemToRemove )->pxPrevious->pxNext = ( pxItemToRemove )->pxNext; if( pxList->pxIndex == ( pxItemToRemove ) ) { pxList->pxIndex = ( pxItemToRemove )->pxPrevious; } ( pxItemToRemove )->pxContainer = NULL; ( pxList->uxNumberOfItems )--; }
# 350 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listINSERT_END(pxList,pxNewListItem) { ListItem_t * const pxIndex = ( pxList )->pxIndex; listTEST_LIST_INTEGRITY( ( pxList ) ); listTEST_LIST_ITEM_INTEGRITY( ( pxNewListItem ) ); ( pxNewListItem )->pxNext = pxIndex; ( pxNewListItem )->pxPrevious = pxIndex->pxPrevious; pxIndex->pxPrevious->pxNext = ( pxNewListItem ); pxIndex->pxPrevious = ( pxNewListItem ); ( pxNewListItem )->pxContainer = ( pxList ); ( ( pxList )->uxNumberOfItems )++; }
# 391 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listGET_OWNER_OF_HEAD_ENTRY(pxList) ( ( &( ( pxList )->xListEnd ) )->pxNext->pvOwner )
# 402 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
#define listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( ( pxListItem )->pxContainer == ( pxList ) ) ? ( pdTRUE ) : ( pdFALSE ) )







#define listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pxContainer )






#define listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )
# 429 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
void vListInitialise( List_t * const pxList ) ;
# 440 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
void vListInitialiseItem( ListItem_t * const pxItem ) ;
# 453 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem ) ;
# 475 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem ) ;
# 491 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/list.h"
UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove ) ;
# 38 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h" 2
# 56 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define tskKERNEL_VERSION_NUMBER "V10.4.6"
#define tskKERNEL_VERSION_MAJOR 10
#define tskKERNEL_VERSION_MINOR 4
#define tskKERNEL_VERSION_BUILD 6



#define tskMPU_REGION_READ_ONLY ( 1UL << 0UL )
#define tskMPU_REGION_READ_WRITE ( 1UL << 1UL )
#define tskMPU_REGION_EXECUTE_NEVER ( 1UL << 2UL )
#define tskMPU_REGION_NORMAL_MEMORY ( 1UL << 3UL )
#define tskMPU_REGION_DEVICE_MEMORY ( 1UL << 4UL )






#define tskDEFAULT_INDEX_TO_NOTIFY ( 0 )
# 86 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
struct tskTaskControlBlock;
typedef struct tskTaskControlBlock * TaskHandle_t;





typedef BaseType_t (* TaskHookFunction_t)( void * );


typedef enum
{
    eRunning = 0,
    eReady,
    eBlocked,
    eSuspended,
    eDeleted,
    eInvalid
} eTaskState;


typedef enum
{
    eNoAction = 0,
    eSetBits,
    eIncrement,
    eSetValueWithOverwrite,
    eSetValueWithoutOverwrite
} eNotifyAction;




typedef struct xTIME_OUT
{
    BaseType_t xOverflowCount;
    TickType_t xTimeOnEntering;
} TimeOut_t;




typedef struct xMEMORY_REGION
{
    void * pvBaseAddress;
    uint32_t ulLengthInBytes;
    uint32_t ulParameters;
} MemoryRegion_t;




typedef struct xTASK_PARAMETERS
{
    TaskFunction_t pvTaskCode;
    const char * pcName;
    uint16_t usStackDepth;
    void * pvParameters;
    UBaseType_t uxPriority;
    StackType_t * puxStackBuffer;
    MemoryRegion_t xRegions[ 1 ];



} TaskParameters_t;



typedef struct xTASK_STATUS
{
    TaskHandle_t xHandle;
    const char * pcTaskName;
    UBaseType_t xTaskNumber;
    eTaskState eCurrentState;
    UBaseType_t uxCurrentPriority;
    UBaseType_t uxBasePriority;
    uint32_t ulRunTimeCounter;
    StackType_t * pxStackBase;
    uint16_t usStackHighWaterMark;
} TaskStatus_t;


typedef enum
{
    eAbortSleep = 0,
    eStandardSleep,
    eNoTasksWaitingTimeout
} eSleepModeStatus;






#define tskIDLE_PRIORITY ( ( UBaseType_t ) 0U )
# 190 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define taskYIELD() portYIELD()
# 204 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define taskENTER_CRITICAL() portENTER_CRITICAL()
#define taskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()
# 219 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define taskEXIT_CRITICAL() portEXIT_CRITICAL()
#define taskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )
# 238 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define taskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()




#define taskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )
#define taskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )
#define taskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )
# 464 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
    TaskHandle_t xTaskCreateStatic( TaskFunction_t pxTaskCode,
                                    const char * const pcName,
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer ) ;
# 688 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskAllocateMPURegions( TaskHandle_t xTask,
                              const MemoryRegion_t * const pxRegions ) ;
# 732 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskDelete( TaskHandle_t xTaskToDelete ) ;
# 786 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskDelay( const TickType_t xTicksToDelay ) ;
# 853 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                            const TickType_t xTimeIncrement ) ;





#define vTaskDelayUntil(pxPreviousWakeTime,xTimeIncrement) { ( void ) xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement ); }
# 896 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskAbortDelay( TaskHandle_t xTask ) ;
# 945 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask ) ;
# 955 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask ) ;
# 975 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
eTaskState eTaskGetState( TaskHandle_t xTask ) ;
# 1033 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskGetInfo( TaskHandle_t xTask,
                   TaskStatus_t * pxTaskStatus,
                   BaseType_t xGetFreeStackSpace,
                   eTaskState eState ) ;
# 1080 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskPrioritySet( TaskHandle_t xTask,
                       UBaseType_t uxNewPriority ) ;
# 1134 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskSuspend( TaskHandle_t xTaskToSuspend ) ;
# 1185 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskResume( TaskHandle_t xTaskToResume ) ;
# 1216 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume ) ;
# 1251 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskStartScheduler( void ) ;
# 1309 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskEndScheduler( void ) ;
# 1362 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskSuspendAll( void ) ;
# 1418 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskResumeAll( void ) ;
# 1435 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
TickType_t xTaskGetTickCount( void ) ;
# 1453 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
TickType_t xTaskGetTickCountFromISR( void ) ;
# 1469 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
UBaseType_t uxTaskGetNumberOfTasks( void ) ;
# 1484 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
char * pcTaskGetName( TaskHandle_t xTaskToQuery ) ;
# 1502 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
TaskHandle_t xTaskGetHandle( const char * pcNameToQuery ) ;
# 1531 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask ) ;
# 1560 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
uint16_t uxTaskGetStackHighWaterMark2( TaskHandle_t xTask ) ;
# 1673 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        uint32_t * pulIdleTaskStackSize );
# 1691 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskCallApplicationTaskHook( TaskHandle_t xTask,
                                         void * pvParameter ) ;
# 1701 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
TaskHandle_t xTaskGetIdleTaskHandle( void ) ;
# 1800 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray,
                                  const UBaseType_t uxArraySize,
                                  uint32_t * const pulTotalRunTime ) ;
# 1853 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskList( char * pcWriteBuffer ) ;
# 1909 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskGetRunTimeStats( char * pcWriteBuffer ) ;
# 1949 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
uint32_t ulTaskGetIdleRunTimeCounter( void ) ;
uint32_t ulTaskGetIdleRunTimePercent( void ) ;
# 2060 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                               UBaseType_t uxIndexToNotify,
                               uint32_t ulValue,
                               eNotifyAction eAction,
                               uint32_t * pulPreviousNotificationValue ) ;
#define xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL )

#define xTaskNotifyIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL )
# 2094 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )

#define xTaskNotifyAndQueryIndexed(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )
# 2212 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify,
                                      UBaseType_t uxIndexToNotify,
                                      uint32_t ulValue,
                                      eNotifyAction eAction,
                                      uint32_t * pulPreviousNotificationValue,
                                      BaseType_t * pxHigherPriorityTaskWoken ) ;
#define xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )

#define xTaskNotifyIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )
# 2247 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define xTaskNotifyAndQueryIndexedFromISR(xTaskToNotify,uxIndexToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )

#define xTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )
# 2356 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                   uint32_t ulBitsToClearOnEntry,
                                   uint32_t ulBitsToClearOnExit,
                                   uint32_t * pulNotificationValue,
                                   TickType_t xTicksToWait ) ;
#define xTaskNotifyWait(ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( tskDEFAULT_INDEX_TO_NOTIFY, ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) )

#define xTaskNotifyWaitIndexed(uxIndexToWaitOn,ulBitsToClearOnEntry,ulBitsToClearOnExit,pulNotificationValue,xTicksToWait) xTaskGenericNotifyWait( ( uxIndexToWaitOn ), ( ulBitsToClearOnEntry ), ( ulBitsToClearOnExit ), ( pulNotificationValue ), ( xTicksToWait ) )
# 2438 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
#define xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( 0 ), eIncrement, NULL )

#define xTaskNotifyGiveIndexed(xTaskToNotify,uxIndexToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( uxIndexToNotify ), ( 0 ), eIncrement, NULL )
# 2522 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                    UBaseType_t uxIndexToNotify,
                                    BaseType_t * pxHigherPriorityTaskWoken ) ;
#define vTaskNotifyGiveFromISR(xTaskToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( pxHigherPriorityTaskWoken ) );

#define vTaskNotifyGiveIndexedFromISR(xTaskToNotify,uxIndexToNotify,pxHigherPriorityTaskWoken) vTaskGenericNotifyGiveFromISR( ( xTaskToNotify ), ( uxIndexToNotify ), ( pxHigherPriorityTaskWoken ) );
# 2628 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                  BaseType_t xClearCountOnExit,
                                  TickType_t xTicksToWait ) ;
#define ulTaskNotifyTake(xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( tskDEFAULT_INDEX_TO_NOTIFY ), ( xClearCountOnExit ), ( xTicksToWait ) )

#define ulTaskNotifyTakeIndexed(uxIndexToWaitOn,xClearCountOnExit,xTicksToWait) ulTaskGenericNotifyTake( ( uxIndexToWaitOn ), ( xClearCountOnExit ), ( xTicksToWait ) )
# 2693 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                         UBaseType_t uxIndexToClear ) ;
#define xTaskNotifyStateClear(xTask) xTaskGenericNotifyStateClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ) )

#define xTaskNotifyStateClearIndexed(xTask,uxIndexToClear) xTaskGenericNotifyStateClear( ( xTask ), ( uxIndexToClear ) )
# 2758 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
uint32_t ulTaskGenericNotifyValueClear( TaskHandle_t xTask,
                                        UBaseType_t uxIndexToClear,
                                        uint32_t ulBitsToClear ) ;
#define ulTaskNotifyValueClear(xTask,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( tskDEFAULT_INDEX_TO_NOTIFY ), ( ulBitsToClear ) )

#define ulTaskNotifyValueClearIndexed(xTask,uxIndexToClear,ulBitsToClear) ulTaskGenericNotifyValueClear( ( xTask ), ( uxIndexToClear ), ( ulBitsToClear ) )
# 2780 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) ;
# 2865 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait ) ;
# 2894 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp ) ;
# 2916 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskIncrementTick( void ) ;
# 2949 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait ) ;
void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait ) ;
# 2966 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                      TickType_t xTicksToWait,
                                      const BaseType_t xWaitIndefinitely ) ;
# 2994 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList ) ;
void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue ) ;
# 3006 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
 void vTaskSwitchContext( void ) ;





TickType_t uxTaskResetEventItemValue( void ) ;




TaskHandle_t xTaskGetCurrentTaskHandle( void ) ;





void vTaskMissedYield( void ) ;





BaseType_t xTaskGetSchedulerState( void ) ;





BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder ) ;





BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder ) ;
# 3051 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                          UBaseType_t uxHighestPriorityWaitingTask ) ;




UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask ) ;





void vTaskSetTaskNumber( TaskHandle_t xTask,
                         const UBaseType_t uxHandle ) ;
# 3074 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
void vTaskStepTick( const TickType_t xTicksToJump ) ;
# 3090 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/task.h"
eSleepModeStatus eTaskConfirmSleepModeStatus( void ) ;





TaskHandle_t pvTaskIncrementMutexHeldCount( void ) ;





void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut ) ;
# 7 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h" 1
# 35 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h"
#define STD_TYPES_H 
# 49 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h" 1
# 39 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h"
#define COMPILER_H 




# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler_Cfg.h" 1
# 45 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h" 2
# 53 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h"
#define COMPILER_VENDOR_ID (17u)


#define COMPILER_AR_RELEASE_MAJOR_VERSION (4u)
#define COMPILER_AR_RELEASE_MINOR_VERSION (2u)
#define COMPILER_AR_RELEASE_REVISION_VERSION (2u)


#define _GNU_C_TRICORE_ 1U
# 94 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h"
#define AUTOMATIC 

#define TYPEDEF 

#define NULL_PTR ((void *)0)





#define INLINE __inline__



#define LOCAL_INLINE static __inline__
# 156 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Compiler.h"
#define FUNC(rettype,memclass) rettype




#define FUNC_P2CONST(rettype,ptrclass,memclass) const rettype *




#define FUNC_P2VAR(rettype,ptrclass,memclass) rettype *




#define P2VAR(ptrtype,memclass,ptrclass) ptrtype *




#define P2CONST(ptrtype,memclass,ptrclass) const ptrtype *




#define CONSTP2VAR (ptrtype, memclass, ptrclass) ptrtype * const




#define CONSTP2CONST (ptrtype, memclass, ptrclass) const ptrtype * const




#define P2FUNC(rettype,ptrclass,fctname) rettype (* fctname)




#define CONSTP2FUNC(rettype,ptrclass,fctname) rettype (* const fctname)




#define CONST(type,memclass) const type




#define VAR(type,memclass) type
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Platform_Types.h" 1
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h" 2




#define STD_TYPES_VENDOR_ID (17u)
#define STD_TYPES_AR_RELEASE_MAJOR_VERSION (4u)
#define STD_TYPES_AR_RELEASE_MINOR_VERSION (2u)
#define STD_TYPES_AR_RELEASE_REVISION_VERSION (2u)
#define STD_TYPES_SW_MAJOR_VERSION (1u)
#define STD_TYPES_SW_MINOR_VERSION (0u)
#define STD_TYPES_SW_PATCH_VERSION (0u)





#define STATUSTYPEDEFINED 
#define E_OK 0x00u

  typedef unsigned char StatusType;


#define E_NOT_OK 0x01u


#define STD_HIGH 0x01u
#define STD_LOW 0x00u


#define STD_ACTIVE 0x01u
#define STD_IDLE 0x00u


#define STD_ON 0x01u
#define STD_OFF 0x00u
# 97 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Base/Std_Types.h"
typedef uint8 Std_ReturnType;






typedef struct
{
  uint16 vendorID;
  uint16 moduleID;
  uint8 sw_major_version;
  uint8 sw_minor_version;
  uint8 sw_patch_version;
}Std_VersionInfoType;
# 10 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/config/Os_Cfg.h" 1

#define OS_CFG_H 


#define USE_MULTICORE_MESSAGES 
#define CONTROL_MESSAGE_BUFFER_SIZE 60
# 11 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h" 1
# 64 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define FREERTOS_MESSAGE_BUFFER_H 






# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h" 1
# 53 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
#define STREAM_BUFFER_H 
# 71 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
struct StreamBufferDef_t;
typedef struct StreamBufferDef_t * StreamBufferHandle_t;
# 140 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
#define xStreamBufferCreate(xBufferSizeBytes,xTriggerLevelBytes) xStreamBufferGenericCreate( xBufferSizeBytes, xTriggerLevelBytes, pdFALSE )
# 221 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
#define xStreamBufferCreateStatic(xBufferSizeBytes,xTriggerLevelBytes,pucStreamBufferStorageArea,pxStaticStreamBuffer) xStreamBufferGenericCreateStatic( xBufferSizeBytes, xTriggerLevelBytes, pdFALSE, pucStreamBufferStorageArea, pxStaticStreamBuffer )
# 316 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                          const void * pvTxData,
                          size_t xDataLengthBytes,
                          TickType_t xTicksToWait ) ;
# 417 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
                                 const void * pvTxData,
                                 size_t xDataLengthBytes,
                                 BaseType_t * const pxHigherPriorityTaskWoken ) ;
# 506 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                             void * pvRxData,
                             size_t xBufferLengthBytes,
                             TickType_t xTicksToWait ) ;
# 592 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
                                    void * pvRxData,
                                    size_t xBufferLengthBytes,
                                    BaseType_t * const pxHigherPriorityTaskWoken ) ;
# 617 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
void vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer ) ;
# 637 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer ) ;
# 657 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer ) ;
# 680 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer ) ;
# 701 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer ) ;
# 722 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer ) ;
# 759 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer,
                                         size_t xTriggerLevel ) ;
# 799 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                              BaseType_t * pxHigherPriorityTaskWoken ) ;
# 840 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/stream_buffer.h"
BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                                 BaseType_t * pxHigherPriorityTaskWoken ) ;


StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes,
                                                 size_t xTriggerLevelBytes,
                                                 BaseType_t xIsMessageBuffer ) ;

StreamBufferHandle_t xStreamBufferGenericCreateStatic( size_t xBufferSizeBytes,
                                                       size_t xTriggerLevelBytes,
                                                       BaseType_t xIsMessageBuffer,
                                                       uint8_t * const pucStreamBufferStorageArea,
                                                       StaticStreamBuffer_t * const pxStaticStreamBuffer ) ;

size_t xStreamBufferNextMessageLengthBytes( StreamBufferHandle_t xStreamBuffer ) ;


    void vStreamBufferSetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer,
                                             UBaseType_t uxStreamBufferNumber ) ;
    UBaseType_t uxStreamBufferGetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer ) ;
    uint8_t ucStreamBufferGetStreamBufferType( StreamBufferHandle_t xStreamBuffer ) ;
# 72 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h" 2
# 85 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
typedef void * MessageBufferHandle_t;
# 145 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferCreate(xBufferSizeBytes) ( MessageBufferHandle_t ) xStreamBufferGenericCreate( xBufferSizeBytes, ( size_t ) 0, pdTRUE )
# 212 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferCreateStatic(xBufferSizeBytes,pucMessageBufferStorageArea,pxStaticMessageBuffer) ( MessageBufferHandle_t ) xStreamBufferGenericCreateStatic( xBufferSizeBytes, 0, pdTRUE, pucMessageBufferStorageArea, pxStaticMessageBuffer )
# 312 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferSend(xMessageBuffer,pvTxData,xDataLengthBytes,xTicksToWait) xStreamBufferSend( ( StreamBufferHandle_t ) xMessageBuffer, pvTxData, xDataLengthBytes, xTicksToWait )
# 417 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferSendFromISR(xMessageBuffer,pvTxData,xDataLengthBytes,pxHigherPriorityTaskWoken) xStreamBufferSendFromISR( ( StreamBufferHandle_t ) xMessageBuffer, pvTxData, xDataLengthBytes, pxHigherPriorityTaskWoken )
# 506 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferReceive(xMessageBuffer,pvRxData,xBufferLengthBytes,xTicksToWait) xStreamBufferReceive( ( StreamBufferHandle_t ) xMessageBuffer, pvRxData, xBufferLengthBytes, xTicksToWait )
# 608 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferReceiveFromISR(xMessageBuffer,pvRxData,xBufferLengthBytes,pxHigherPriorityTaskWoken) xStreamBufferReceiveFromISR( ( StreamBufferHandle_t ) xMessageBuffer, pvRxData, xBufferLengthBytes, pxHigherPriorityTaskWoken )
# 629 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define vMessageBufferDelete(xMessageBuffer) vStreamBufferDelete( ( StreamBufferHandle_t ) xMessageBuffer )
# 647 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferIsFull(xMessageBuffer) xStreamBufferIsFull( ( StreamBufferHandle_t ) xMessageBuffer )
# 664 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferIsEmpty(xMessageBuffer) xStreamBufferIsEmpty( ( StreamBufferHandle_t ) xMessageBuffer )
# 688 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferReset(xMessageBuffer) xStreamBufferReset( ( StreamBufferHandle_t ) xMessageBuffer )
# 711 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferSpaceAvailable(xMessageBuffer) xStreamBufferSpacesAvailable( ( StreamBufferHandle_t ) xMessageBuffer )

#define xMessageBufferSpacesAvailable(xMessageBuffer) xStreamBufferSpacesAvailable( ( StreamBufferHandle_t ) xMessageBuffer )
# 733 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferNextLengthBytes(xMessageBuffer) xStreamBufferNextMessageLengthBytes( ( StreamBufferHandle_t ) xMessageBuffer ) PRIVILEGED_FUNCTION;
# 773 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferSendCompletedFromISR(xMessageBuffer,pxHigherPriorityTaskWoken) xStreamBufferSendCompletedFromISR( ( StreamBufferHandle_t ) xMessageBuffer, pxHigherPriorityTaskWoken )
# 814 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/FreeRTOS/include/message_buffer.h"
#define xMessageBufferReceiveCompletedFromISR(xMessageBuffer,pxHigherPriorityTaskWoken) xStreamBufferReceiveCompletedFromISR( ( StreamBufferHandle_t ) xMessageBuffer, pxHigherPriorityTaskWoken )
# 14 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/core/Os/Os.h" 2

typedef uint32 EventMaskType;
typedef uint32 TaskType;

typedef struct {
 uint8_t txTaskIdx;
 uint8_t rxTaskIdx;
 MessageBufferHandle_t dataMsgBufferHandle;
 size_t dataMsgBufferStorageSize;
 uint8_t* dataMsgBufferStorage;
 StaticStreamBuffer_t* dataMsgBufferStruct;
 uint8_t txTaskNotifIndex;
 void (*txCallBackFnc)(void);
 void (*rxNotifFnc)(void);
 uint8_t* dataMsgBufferStorageExternTx;
 uint8_t* dataMsgBufferStorageExternRx;
 size_t dataMsgBufferStorageExternSize;
} MulticoreMsgCfgType;

typedef struct {
 uint8_t coreId;
 TaskFunction_t taskFnc;
 const char* fncName;
 uint32_t stackSize;
 UBaseType_t priority;
 StackType_t* stack;
 StaticTask_t* taskData;
 TaskHandle_t taskHandle;
 void (*fnc)(void);
} TaskCfgType;

typedef struct {
 uint8 tasksNum;
 TaskCfgType* tasks;
 uint8 multicoreMsgsNum;
 MulticoreMsgCfgType* multicoreMsgs;
}Os_ConfigType;

void StartOS(void);
void SetEvent(TaskType TaskID, EventMaskType Mask);
# 2 "D:/PrjCoreDalCMake/prjcoredalcmake/config/Os_Cfg.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\limits.h" 1 3


#define _LIMITS 
# 17 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\limits.h" 3
#define _LIMITS_H___ 

#define CHAR_BIT _BITS_BYTE


#define CHAR_MAX SCHAR_MAX
#define CHAR_MIN SCHAR_MIN







#define MB_LEN_MAX _MBMAX


#define SCHAR_MAX 0x7f
#define SCHAR_MIN (-SCHAR_MAX - _C2)


#define SHRT_MAX 0x7fff
#define SHRT_MIN (-SHRT_MAX - _C2)




#define INT_MAX 0x7fffffff
#define INT_MIN (-INT_MAX - _C2)
#define UINT_MAX 0xffffffffU
# 62 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\limits.h" 3
#define LONG_MAX 0x7fffffffL
#define LONG_MIN (-LONG_MAX - _C2)
#define ULONG_MAX 0xffffffffUL



#define UCHAR_MAX 0xff
#define USHRT_MAX 0xffff



#define LLONG_MAX _LLONG_MAX
#define LLONG_MIN (-_LLONG_MAX - _C2)
#define ULLONG_MAX _ULLONG_MAX
# 3 "D:/PrjCoreDalCMake/prjcoredalcmake/config/Os_Cfg.c" 2

const Os_ConfigType Os_Config;

#define TASK0_FREQ 10
#define STACK_TASK0_SIZE 512
StackType_t stackTask0[512];

void Task0(void * pvParameters){
  TickType_t xLastWakeTime;

    const TickType_t xFrequency = ( ( TickType_t ) ( ( ( TickType_t ) ( 10 ) * ( TickType_t ) ( ( TickType_t ) 1000UL ) ) / ( TickType_t ) 1000U ) );
    BaseType_t xWasDelayed;


    xLastWakeTime = xTaskGetTickCount();
    for( ;; )
    {

        xWasDelayed = xTaskDelayUntil( &xLastWakeTime, xFrequency );

       Os_Config.tasks[0].fnc();
    }
}

#define TASK1_FREQ 10
#define STACK_TASK1_SIZE 512
StackType_t stackTask1[512];

void Task1(void * pvParameters){
  TickType_t xLastWakeTime;

    const TickType_t xFrequency = ( ( TickType_t ) ( ( ( TickType_t ) ( 10 ) * ( TickType_t ) ( ( TickType_t ) 1000UL ) ) / ( TickType_t ) 1000U ) );
    BaseType_t xWasDelayed;


    xLastWakeTime = xTaskGetTickCount();
    for( ;; )
    {

        xWasDelayed = xTaskDelayUntil( &xLastWakeTime, xFrequency );

        Os_Config.tasks[1].fnc();
    }
}

#define TASK2_FREQ 10
#define STACK_TASK2_SIZE 512
StackType_t stackTask2[512];

void Task2(void * pvParameters){
    uint32_t ulNotifiedValue;
    for( ;; )
    {

        xTaskGenericNotifyWait( ( 0 ), ( 0xffffffffUL ), ( 0xffffffffUL ), ( &ulNotifiedValue ), ( ( TickType_t ) 0xffffffffUL ) )



                                               ;

        while( xStreamBufferSend( ( StreamBufferHandle_t ) Os_Config.multicoreMsgs[0].dataMsgBufferHandle, ( void * ) Os_Config.multicoreMsgs[0].dataMsgBufferStorageExternTx, Os_Config.multicoreMsgs[0].dataMsgBufferStorageExternSize, ( TickType_t ) 0xffffffffUL )


                         != Os_Config.multicoreMsgs[0].dataMsgBufferStorageExternSize );


        Os_Config.multicoreMsgs[0].txCallBackFnc();
    }
}

#define TASK3_FREQ 10
#define STACK_TASK3_SIZE 512
StackType_t stackTask3[512];

void Task3(void * pvParameters){
    size_t xReceivedBytes;
    for( ;; )
    {
        xReceivedBytes = xStreamBufferReceive( ( StreamBufferHandle_t ) Os_Config.multicoreMsgs[0].dataMsgBufferHandle, Os_Config.multicoreMsgs[0].dataMsgBufferStorageExternRx, Os_Config.multicoreMsgs[0].dataMsgBufferStorageExternSize, ( TickType_t ) 0xffffffffUL )






                           ;


        Os_Config.multicoreMsgs[0].rxNotifFnc();
    }
}
extern void Rte_Func0(void);
extern void Rte_Func1(void);
extern void Rte_Func2(void);
extern void Rte_Func3(void);
TaskHandle_t xHandleTasks[4] = { ((void *)0) };
StaticTask_t xBufferTasks[4];
TaskCfgType Tasks[] = {
 {
  .coreId = 0,
        .taskFnc = Task0,
  .fncName = "Task0",
  .stackSize = 512,
  .priority = 6,
  .stack = stackTask0,
  .taskData = &xBufferTasks[0],
        .taskHandle = &xHandleTasks[0],
        .fnc = Rte_Func0,
 },
    {
  .coreId = 1,
        .taskFnc = Task1,
  .fncName = "Task1",
  .stackSize = 512,
  .priority = 6,
  .stack = stackTask1,
  .taskData = &xBufferTasks[1],
        .taskHandle = &xHandleTasks[1],
        .fnc = Rte_Func1,
 },
    {
  .coreId = 0,
        .taskFnc = Task2,
  .fncName = "Task2",
  .stackSize = 512,
  .priority = 7,
  .stack = stackTask2,
  .taskData = &xBufferTasks[2],
        .taskHandle = &xHandleTasks[2],
        .fnc = ((void *)0),
 },
    {
  .coreId = 1,
        .taskFnc = Task3,
  .fncName = "Task3",
  .stackSize = 512,
  .priority = 7,
  .stack = stackTask3,
  .taskData = &xBufferTasks[3],
        .taskHandle = &xHandleTasks[3],
        .fnc = ((void *)0),
 }
};

MessageBufferHandle_t xDataMessageBuffers[ 2 ];
StaticStreamBuffer_t xDataMessageBufferStructs[ 2 ];
#define MESSAGE_BUFFER0_SIZE 60
uint8_t ucDataBufferStorage0[ 60 ];
#define MESSAGE_BUFFER1_SIZE 60
uint8_t ucDataBufferStorage1[ 60 ];

extern void Rte_App1ToApp2MsgSendNotif(void);
extern void Rte_App1ToApp2Msg1ReceiveNotif(void);
extern uint8 Rte_DataMsgBufferApp1[];
extern void Rte_App2ToApp1MsgSendNotif(void);
extern void Rte_App2ToApp1Msg1ReceiveNotif(void);
extern uint8 Rte_DataMsgBufferApp2[];
MulticoreMsgCfgType MulticoreMsgs[] = {
    {
        .txTaskIdx = 2,
        .rxTaskIdx = 3,
        .dataMsgBufferHandle = &xDataMessageBuffers[0],
        .dataMsgBufferStorageSize = 60,
        .dataMsgBufferStorage = ucDataBufferStorage0,
        .dataMsgBufferStruct = &xDataMessageBufferStructs[0],
        .txTaskNotifIndex = 0,
        .txCallBackFnc = Rte_App1ToApp2MsgSendNotif,
        .rxNotifFnc = Rte_App1ToApp2Msg1ReceiveNotif,
        .dataMsgBufferStorageExternTx = Rte_DataMsgBufferApp1,
        .dataMsgBufferStorageExternRx = Rte_DataMsgBufferApp2,
        .dataMsgBufferStorageExternSize = 60 -1-sizeof(size_t),
    },
    {
        .txTaskIdx = 3,
        .rxTaskIdx = 2,
        .dataMsgBufferHandle = &xDataMessageBuffers[1],
        .dataMsgBufferStorageSize = 60,
        .dataMsgBufferStorage = ucDataBufferStorage1,
        .dataMsgBufferStruct = &xDataMessageBufferStructs[1],
        .txTaskNotifIndex = 1,
        .txCallBackFnc = Rte_App2ToApp1MsgSendNotif,
        .rxNotifFnc = Rte_App2ToApp1Msg1ReceiveNotif,
        .dataMsgBufferStorageExternTx = Rte_DataMsgBufferApp2,
        .dataMsgBufferStorageExternRx = Rte_DataMsgBufferApp2,
        .dataMsgBufferStorageExternSize = 60 -5,
    },
};


const Os_ConfigType Os_Config = {
 .tasksNum = 4,
 .tasks = &Tasks[0],
    .multicoreMsgsNum = 2,
    .multicoreMsgs = &MulticoreMsgs,
};
