
---------- Begin Simulation Statistics ----------
final_tick                               15684573423636                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173975                       # Simulator instruction rate (inst/s)
host_mem_usage                               17363324                       # Number of bytes of host memory used
host_op_rate                                   300311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4127.87                       # Real time elapsed on the host
host_tick_rate                                8071068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718146060                       # Number of instructions simulated
sim_ops                                    1239642718                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033316                       # Number of seconds simulated
sim_ticks                                 33316305345                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        16164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448339                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  26                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 45                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        8     30.77%     30.77% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     11.54%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.85%     57.69% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      7.69%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     15.38%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1452799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2839654                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1769                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu1.num_fp_insts                           13                       # number of float instructions
system.cpu1.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         20                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1780216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3552426                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          419                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  39                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     32.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        70800                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          529                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1160349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2336163                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       621805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1321720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204896045                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100636218                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400196                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400196                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146843389                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84294592                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 106012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080998                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46343309                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.803728                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140957888                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42844494                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6360158                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102920775                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45577622                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503184728                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98113394                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2943612                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480607893                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         11005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       175798                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985561                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       190727                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18387                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       700072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628404431                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478853504                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567287                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356485700                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786193                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480090469                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665328609                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299899133                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.498777                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.498777                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593530      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289871957     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996965      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282755      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080965      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203082      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405641      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601797      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597650      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17298284      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42880      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61563867     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568759      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37760364      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623545      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483551513                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103485527                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201958825                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97038230                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108794535                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13861769                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028667                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4052638     29.24%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10048      0.07%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        207287      1.50%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499509      3.60%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51325      0.37%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       339190      2.45%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3360673     24.24%     61.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1160997      8.38%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3615550     26.08%     95.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       564544      4.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391334225                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879760036                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381815274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    447000153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503184715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483551513                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52591816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       811153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75307828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99942921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.838277                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13960047     13.97%     13.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2649962      2.65%     16.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5169988      5.17%     21.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6931164      6.94%     28.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9595304      9.60%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12319284     12.33%     50.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15110196     15.12%     65.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14526537     14.53%     80.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19680439     19.69%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99942921                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833150                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5429364                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2511546                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102920775                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45577622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236720655                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100048933                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45907074                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37280949                       # number of cc regfile writes
system.switch_cpus1.committedInsts           92028907                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145553734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.087147                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.087147                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        114190621                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        57126020                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  44325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         8834                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        10142831                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.456032                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            33982049                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9596712                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       23075467                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     24404060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9613598                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    145795704                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     24385337                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21403                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    145674467                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11436530                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9323                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11593010                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          608                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        180842268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            145651088                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.605430                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        109487283                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.455799                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             145661670                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       142004601                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       66444049                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.919839                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.919839                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7309      0.01%      0.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     77830298     53.42%     53.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2714      0.00%     53.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2606722      1.79%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3130839      2.15%     57.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1566133      1.07%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     10628070      7.29%     65.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.26%     65.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2346783      1.61%     67.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2361852      1.62%     69.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     10435319      7.16%     76.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.28%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      8986127      6.17%     82.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3710482      2.55%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     15409325     10.58%     95.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      5887469      4.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145695876                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       67415824                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    134354603                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     66919676                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     67102263                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1431733                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         721093     50.37%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         40994      2.86%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     53.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        62316      4.35%     57.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18271      1.28%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        98485      6.88%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        233596     16.32%     82.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         5506      0.38%     82.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       250436     17.49%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1036      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      79704476                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    258476604                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     78731412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     78935906                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         145795695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        145695876                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       241867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3120                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       416786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100004608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.456892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.573841                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     70580519     70.58%     70.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2881508      2.88%     73.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2782339      2.78%     76.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2805121      2.80%     79.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3732208      3.73%     82.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4001526      4.00%     86.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3839366      3.84%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4194499      4.19%     94.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5187522      5.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100004608                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.456246                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       730293                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702915                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     24404060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9613598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       59399906                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100048933                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        100522317                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        48807065                       # number of cc regfile writes
system.switch_cpus2.committedInsts          170831660                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            260356478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.585658                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.585658                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        280707940                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       134059056                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  24595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       185378                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        17618786                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.735012                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            55225248                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11667071                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       33181955                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44260452                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12057553                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    280921670                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     43558177                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       299277                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    273635072                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        317344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        15192                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        184998                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       450339                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       104168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        81210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        384671523                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            273531044                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556100                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        213915743                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.733973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             273591601                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       226010545                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      103722833                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.707481                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.707481                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          960      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    134013881     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1412582      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2721027      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3872092      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1500861      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     29177954     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8498870      3.10%     66.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1644076      0.60%     66.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     34442293     12.57%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1345431      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7762122      2.83%     82.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3654032      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     35865443     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8022725      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     273934349                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      152589779                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    303696928                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    150864262                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    165994400                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2124761                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007756                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34070      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         46954      2.21%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       240628     11.32%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       124701      5.87%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        331483     15.60%     36.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       253816     11.95%     48.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       555686     26.15%     74.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       537423     25.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     123468371                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    346381831                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122666782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    135492719                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         280921670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        273934349                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20565033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        60962                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     21409321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100024338                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.738677                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.655897                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     37183634     37.17%     37.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5300479      5.30%     42.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8204310      8.20%     50.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8998981      9.00%     59.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11823134     11.82%     71.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9932338      9.93%     81.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7815821      7.81%     89.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4745973      4.74%     93.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6019668      6.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100024338                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.738004                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3400569                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       318247                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44260452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12057553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      106517314                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100048933                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        155669790                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       236063057                       # number of cc regfile writes
system.switch_cpus3.committedInsts          205285427                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            383139572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.487365                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.487365                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12744618                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6802567                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  51528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1727600                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32214135                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.029074                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            66122414                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9423764                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4485779                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     58260229                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10747                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10460448                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    424419169                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     56698650                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4901103                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    403104536                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3558827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1639278                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3559319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17362                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       556736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1170864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        499213212                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            401883579                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664131                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        331543077                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.016870                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             402996288                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       571205052                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      369956836                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.051850                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.051850                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1773199      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    317872135     77.91%     78.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     17956600      4.40%     82.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31622      0.01%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       448455      0.11%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       422221      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       606298      0.15%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       699666      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       389040      0.10%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       175541      0.04%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       760102      0.19%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          445      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54594080     13.38%     96.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6022411      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2758055      0.68%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3495762      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     408005646                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11404333                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22146865                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10578322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12011019                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6046602                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014820                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5189632     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          144      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2893      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          571      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2155      0.04%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34767      0.57%     86.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35588      0.59%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        142470      2.36%     89.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22633      0.37%     89.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       251805      4.16%     93.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       363944      6.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     400874716                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    900989283                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    391305257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    453704955                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         424419169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        408005646                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41279464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1080856                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     58696976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99997405                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.080162                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.708921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17767002     17.77%     17.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5773825      5.77%     23.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7336271      7.34%     30.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10860276     10.86%     41.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8253103      8.25%     49.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11825775     11.83%     61.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16783584     16.78%     78.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9044892      9.05%     87.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12352677     12.35%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99997405                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.078061                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1017544                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2012027                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     58260229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10460448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      131966075                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100048933                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116569178                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116569185                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116580537                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116580544                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3451803                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3451808                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476682                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476687                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16697679606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16697679606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16697679606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16697679606                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120020981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120020993                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120057219                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120057231                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4837.379076                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4837.372069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4802.762981                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4802.756074                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          277                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723292                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723292                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737026                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737026                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737026                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737026                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723814                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7920810594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7920810594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7960470228                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7960470228                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4619.149075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4619.149075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4617.940351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4617.940351                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723292                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76368248                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76368251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15031418868                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15031418868                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79482363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79482369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4826.866981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4826.862331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730441                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730441                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6384013596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6384013596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4613.813366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4613.813366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200934                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337688                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337690                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1666260738                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1666260738                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4934.320254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4934.291030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6585                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6585                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1536796998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1536796998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4641.446915                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4641.446915                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11359                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11359                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36238                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36238                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.686545                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.686545                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39659634                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39659634                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249379                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249379                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4388.584043                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4388.584043                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.029731                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118304366                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723804                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.629825                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.743334                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.286397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.990794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962181652                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962181652                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45558788                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45558806                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45558788                       # number of overall hits
system.cpu0.icache.overall_hits::total       45558806                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          958                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           960                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          958                       # number of overall misses
system.cpu0.icache.overall_misses::total          960                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     75938319                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75938319                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     75938319                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75938319                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45559746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45559766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45559746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45559766                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 79267.556367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79102.415625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 79267.556367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79102.415625                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          364                       # number of writebacks
system.cpu0.icache.writebacks::total              364                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           96                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           96                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          862                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          862                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     65653281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     65653281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     65653281                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     65653281                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76163.899072                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76163.899072                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76163.899072                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76163.899072                       # average overall mshr miss latency
system.cpu0.icache.replacements                   364                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45558788                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45558806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          960                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     75938319                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75938319                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45559746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45559766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 79267.556367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79102.415625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           96                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          862                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          862                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     65653281                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     65653281                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 76163.899072                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76163.899072                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          474.419794                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45559670                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              864                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         52731.099537                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   472.419794                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.922695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.926601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364478992                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364478992                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393578                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468972                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254684                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           15                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           15                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331090                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331090                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393578                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2076                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170929                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5173005                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        77568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220614080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220691648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           17                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                   1088                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724683                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009377                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.096379                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1708511     99.06%     99.06% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16172      0.94%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724683                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296249452                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         863794                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722080196                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          298                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722033                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722331                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          298                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722033                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722331                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2320                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2320                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     63916020                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    194277195                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    258193215                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     63916020                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    194277195                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    258193215                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          846                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723798                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724651                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          846                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723798                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724651                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.647754                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001345                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.647754                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001345                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 116635.072993                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 110072.065156                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 111290.178879                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 116635.072993                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 110072.065156                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 111290.178879                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2308                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2308                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     63410526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    193689450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    257099976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     63410526                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    193689450                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    257099976                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.641844                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001338                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.641844                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001338                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 116778.132597                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 109739.065156                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 111395.136915                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 116778.132597                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 109739.065156                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 111395.136915                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1244833                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1244833                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1244833                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1244833                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           15                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           15                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           15                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330663                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330663                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     47470815                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     47470815                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331087                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331089                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001281                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 111959.469340                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 111433.838028                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     47329623                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     47329623                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 111626.469340                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 111626.469340                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          298                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391370                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391668                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     63916020                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    146806380                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    210722400                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          846                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392711                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393562                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.647754                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000963                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 116635.072993                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 109475.302013                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 111257.866948                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1884                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     63410526                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    146359827                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    209770353                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.641844                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000963                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 116778.132597                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 109142.302013                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111343.074841                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2118.651466                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3438466                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2315                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1485.298488                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   524.948937                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1586.702530                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128161                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387379                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.517249                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2315                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2315                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565186                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        55017851                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       55017851                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33316294689                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28958.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28958.numOps                      0                       # Number of Ops committed
system.cpu0.thread28958.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     28061617                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28061618                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     28780090                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28780091                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2513735                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2513741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3767705                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3767711                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 113832905147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 113832905147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 113832905147                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 113832905147                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     30575352                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30575359                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     32547795                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32547802                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.082214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.082215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.115759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115759                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 45284.369731                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45284.261643                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30212.796688                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30212.748575                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.444444                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1385996                       # number of writebacks
system.cpu1.dcache.writebacks::total          1385996                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1415885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1415885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1415885                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1415885                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1097850                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1097850                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1448551                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1448551                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44654220746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44654220746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  81552030335                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81552030335                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.035906                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035906                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 40674.245795                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40674.245795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 56299.039754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56299.039754                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1385996                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     18842476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18842477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2141444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2141449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99874139553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99874139553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20983920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20983926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.102052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.102052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 46638.688452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46638.579557                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1343992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1343992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       797452                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       797452                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  33886909836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  33886909836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.038003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 42493.980623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42493.980623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9219141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9219141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       372291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       372292                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13958765594                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13958765594                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9591432                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9591433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.038815                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038815                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 37494.233258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37494.132546                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        71893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        71893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       300398                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300398                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  10767310910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10767310910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.031319                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031319                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35843.484011                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35843.484011                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       718473                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       718473                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1253970                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1253970                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1972443                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1972443                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.635745                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.635745                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       350701                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       350701                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  36897809589                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  36897809589                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.177800                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.177800                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 105211.589328                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 105211.589328                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.881973                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30260986                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1386508                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.825324                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.010412                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.871561                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000020                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        261768924                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       261768924                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     11165113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11165134                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     11165113                       # number of overall hits
system.cpu1.icache.overall_hits::total       11165134                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          403                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           406                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          403                       # number of overall misses
system.cpu1.icache.overall_misses::total          406                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     39652641                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39652641                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     39652641                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39652641                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     11165516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11165540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     11165516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11165540                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 98393.650124                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97666.603448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 98393.650124                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97666.603448                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           59                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           59                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     35476821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35476821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     35476821                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35476821                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103130.293605                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 103130.293605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103130.293605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 103130.293605                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     11165113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11165134                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          406                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     39652641                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39652641                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     11165516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11165540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 98393.650124                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97666.603448                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           59                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     35476821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35476821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 103130.293605                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 103130.293605                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          171.162484                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11165481                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         32177.178674                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   168.162484                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.328442                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.334302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         89324667                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        89324667                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1148505                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1281267                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1116836                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        66802                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        66802                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        238350                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       238350                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1148505                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4292616                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4293311                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    177440256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           177462528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1012106                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               64774784                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2465763                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000718                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.026790                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2463992     99.93%     99.93% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1771      0.07%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2465763                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1868675787                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1407360564                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372048                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372049                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372048                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372049                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1014454                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1014806                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1014454                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1014806                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     35239392                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  78626605023                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  78661844415                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     35239392                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  78626605023                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  78661844415                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1386502                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1386855                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1386502                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1386855                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.731664                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.731732                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.731664                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.731732                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 102738.752187                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 77506.328550                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 77514.169620                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 102738.752187                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 77506.328550                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 77514.169620                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1012106                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1012106                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1014454                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1014797                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1014454                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1014797                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     35125173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  78288791841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  78323917014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     35125173                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  78288791841                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  78323917014                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.731664                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.731725                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.731664                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.731725                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102405.752187                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77173.328550                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 77181.857075                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102405.752187                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77173.328550                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 77181.857075                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1012106                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       712515                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       712515                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       712515                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       712515                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       673480                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       673480                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       673480                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       673480                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        66801                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        66801                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        66802                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        66802                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19158                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19158                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       219191                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       219192                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  10102983570                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  10102983570                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       238349                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       238350                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.919622                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.919622                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46092.145982                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46091.935700                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       219191                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       219191                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10029992967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10029992967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.919622                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.919618                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 45759.145982                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45759.145982                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       352890                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       352891                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       795263                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       795614                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     35239392                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  68523621453                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  68558860845                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1148153                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1148505                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.692645                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.692739                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102738.752187                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86164.729722                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 86171.008611                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       795263                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       795606                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     35125173                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  68258798874                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  68293924047                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.692645                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692732                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102405.752187                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85831.729722                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85838.875080                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4083.754984                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2839651                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1016202                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.794377                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.532717                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.010954                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.051474                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.941992                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.217845                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001351                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000013                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000474                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995170                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997010                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1006                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2981                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        46450634                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       46450634                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33316294689                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28958.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28958.numOps                      0                       # Number of Ops committed
system.cpu1.thread28958.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     50330723                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        50330723                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     50330723                       # number of overall hits
system.cpu2.dcache.overall_hits::total       50330723                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2491500                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2491501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2491500                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2491501                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  26027128485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26027128485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  26027128485                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26027128485                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     52822223                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     52822224                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     52822223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     52822224                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047168                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047168                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047168                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047168                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10446.369049                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10446.364856                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10446.369049                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10446.364856                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1771592                       # number of writebacks
system.cpu2.dcache.writebacks::total          1771592                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       710772                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       710772                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       710772                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       710772                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1780728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1780728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1780728                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1780728                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  20291866155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20291866155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  20291866155                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  20291866155                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033712                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033712                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033712                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033712                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11395.264271                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11395.264271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11395.264271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11395.264271                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1771592                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     40742363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       40742363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2482789                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2482790                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25985669319                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25985669319                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     43225152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43225153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10466.322075                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10466.317860                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       710772                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       710772                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1772017                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1772017                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  20253307752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20253307752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11429.522263                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11429.522263                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9588360                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9588360                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         8711                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8711                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     41459166                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     41459166                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9597071                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9597071                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4759.403742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4759.403742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         8711                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         8711                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     38558403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     38558403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000908                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000908                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4426.403742                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4426.403742                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.605112                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           52115390                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1772104                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.408765                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257125284                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.605112                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999229                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        424349896                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       424349896                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21404979                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21405002                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21404979                       # number of overall hits
system.cpu2.icache.overall_hits::total       21405002                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          125                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          125                       # number of overall misses
system.cpu2.icache.overall_misses::total          128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     14585733                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     14585733                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     14585733                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     14585733                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21405104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21405130                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21405104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21405130                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 116685.864000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 113951.039062                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 116685.864000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 113951.039062                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12556098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12556098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12556098                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12556098                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst       123099                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       123099                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst       123099                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       123099                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21404979                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21405002                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          125                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     14585733                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     14585733                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21405104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21405130                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 116685.864000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 113951.039062                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12556098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12556098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst       123099                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       123099                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.706963                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21405107                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         203858.161905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   101.706963                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.198646                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204506                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        171241145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       171241145                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1772122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       567329                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1324970                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         8624                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         8624                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            87                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           87                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1772123                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5333049                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5333259                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    226796544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           226803264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       120707                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7725248                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1901541                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000220                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014842                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1901122     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 419      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1901541                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2362836798                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1773202689                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1647697                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1647697                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1647697                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1647697                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       124407                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       124513                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       124407                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       124513                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12486834                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12656101230                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12668588064                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12486834                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12656101230                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12668588064                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1772104                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1772210                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1772104                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1772210                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.070203                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.070259                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.070203                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.070259                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 122419.941176                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 101731.423714                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 101745.103435                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 122419.941176                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 101731.423714                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 101745.103435                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       120707                       # number of writebacks
system.cpu2.l2cache.writebacks::total          120707                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       124407                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       124509                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       124407                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       124509                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12452868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  12614673699                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  12627126567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12452868                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  12614673699                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  12627126567                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.070203                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.070256                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.070203                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.070256                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 122086.941176                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 101398.423714                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 101415.372118                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 122086.941176                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 101398.423714                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 101415.372118                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               120707                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       555737                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       555737                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       555737                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       555737                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1215855                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1215855                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1215855                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1215855                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         8624                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         8624                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         8624                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         8624                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           83                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           83                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       576756                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       576756                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           87                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           87                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.045977                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.045977                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data       144189                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total       144189                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       575424                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       575424                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.045977                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.045977                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data       143856                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total       143856                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1647614                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1647614                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       124403                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       124509                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12486834                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12655524474                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12668011308                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1772017                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1772123                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070204                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.070260                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 122419.941176                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 101730.058552                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 101743.739874                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       124403                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       124505                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12452868                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  12614098275                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  12626551143                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070204                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070258                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 122086.941176                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101397.058552                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101414.008618                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4072.898500                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3552426                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          124803                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.464268                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.071415                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.060092                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.018270                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.468550                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4062.280174                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002215                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000359                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.991768                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994360                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1929                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          906                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          947                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56963619                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56963619                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33316294689                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28958.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28958.numOps                      0                       # Number of Ops committed
system.cpu2.thread28958.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     64910890                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        64910890                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     64910896                       # number of overall hits
system.cpu3.dcache.overall_hits::total       64910896                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49637                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49641                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49637                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49641                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   6062819112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6062819112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   6062819112                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6062819112                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     64960527                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     64960531                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     64960533                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     64960537                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000764                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000764                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000764                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000764                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 122143.141447                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122133.299329                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 122143.141447                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122133.299329                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35004                       # number of writebacks
system.cpu3.dcache.writebacks::total            35004                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14122                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14122                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14122                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14122                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35515                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35515                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35515                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35515                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4310436915                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4310436915                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4310436915                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4310436915                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000547                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000547                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 121369.475292                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121369.475292                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 121369.475292                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121369.475292                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35004                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     55899986                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55899986                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21141                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21144                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2590387686                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2590387686                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     55921127                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     55921130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 122529.099191                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122511.714245                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14122                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14122                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    847494657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    847494657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 120742.934464                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 120742.934464                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9010904                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9010904                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28496                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28497                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3472431426                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3472431426                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9039400                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9039401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003153                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 121856.801867                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 121852.525740                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28496                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28496                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3462942258                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3462942258                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 121523.801867                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121523.801867                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.806782                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           64946416                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1828.652326                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.815504                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   507.991278                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001593                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        519719812                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       519719812                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39193063                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39193078                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39193063                       # number of overall hits
system.cpu3.icache.overall_hits::total       39193078                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          359                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           362                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          359                       # number of overall misses
system.cpu3.icache.overall_misses::total          362                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     38529432                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38529432                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     38529432                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38529432                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39193422                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39193440                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39193422                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39193440                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 107324.323120                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 106434.895028                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 107324.323120                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 106434.895028                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           85                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     30577725                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30577725                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     30577725                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30577725                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 111597.536496                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 111597.536496                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 111597.536496                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 111597.536496                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39193063                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39193078                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          359                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          362                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     38529432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38529432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39193422                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39193440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 107324.323120                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 106434.895028                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     30577725                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30577725                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 111597.536496                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 111597.536496                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.762296                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39193355                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         141492.256318                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   272.762297                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.532739                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        313547797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       313547797                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7299                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        52817                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12387                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28494                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28494                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7299                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106042                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             106596                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4513280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4531008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30200                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1932800                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         65996                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.008046                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.089338                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65465     99.20%     99.20% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 531      0.80%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           65996                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        46886733                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35477487                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1655                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1655                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1655                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1655                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        33857                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34138                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        33857                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34138                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     30395241                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   4277870181                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   4308265422                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     30395241                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   4277870181                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   4308265422                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35512                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        35793                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35512                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        35793                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953396                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953762                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953396                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953762                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 110931.536496                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 126351.129190                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 126201.459429                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 110931.536496                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 126351.129190                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 126201.459429                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30200                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30200                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        33857                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34131                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        33857                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34131                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     30303999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   4266595800                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   4296899799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     30303999                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   4266595800                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   4296899799                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953396                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953566                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953396                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953566                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 110598.536496                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 126018.129190                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 125894.342357                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 110598.536496                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 126018.129190                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 125894.342357                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30200                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28256                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28256                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28256                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28256                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6746                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6746                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6746                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6746                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          562                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          562                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        27931                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        27932                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3439110447                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3439110447                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28493                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28494                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980276                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980277                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 123128.797644                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 123124.389482                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        27931                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        27931                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3429809424                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   3429809424                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980276                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980241                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 122795.797644                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 122795.797644                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1093                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1093                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5926                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6206                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     30395241                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    838759734                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    869154975                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7019                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7299                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.844280                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.850253                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 110931.536496                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 141538.935876                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 140050.753303                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5926                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6200                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     30303999                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    836786376                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    867090375                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.844280                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.849431                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 110598.536496                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 141205.935876                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 139853.286290                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3880.730186                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             70798                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34296                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.064322                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.430938                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.363213                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.760840                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    31.522067                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3831.653128                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004011                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000089                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000186                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007696                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935462                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947444                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3290                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1167064                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1167064                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33316294689                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              928218                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        854846                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        555422                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            371862                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             247554                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            247554                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         928218                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4630                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3039982                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       369314                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        97947                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3511873                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    129611136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     15667264                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4083776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                149510336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            621803                       # Total snoops (count)
system.l3bus.snoopTraffic                    15996224                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1797620                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1797620    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1797620                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1164337119                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1541775                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           675918547                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            83101942                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22785030                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       447134                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        28565                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          156                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              475855                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       447134                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        28565                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          156                       # number of overall hits
system.l3cache.overall_hits::total             475855                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          543                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       567320                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        95842                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33701                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            699917                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          543                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       567320                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        95842                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33701                       # number of overall misses
system.l3cache.overall_misses::total           699917                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     61238700                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    186605541                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     33751881                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  67955919043                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     12044943                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11714893045                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     29208096                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   4128630562                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  84122291811                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     61238700                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    186605541                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     33751881                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  67955919043                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     12044943                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11714893045                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     29208096                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   4128630562                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  84122291811                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          543                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1014454                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       124407                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        33857                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1175772                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          543                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1014454                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       124407                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        33857                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1175772                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.559237                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.770391                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995392                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.595283                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.559237                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.770391                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995392                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.595283                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 112778.453039                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 105725.518980                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 98401.985423                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 119784.106048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 118087.676471                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 122231.308247                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 106598.890511                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 122507.657399                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 120188.953563                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 112778.453039                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 105725.518980                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 98401.985423                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 119784.106048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 118087.676471                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 122231.308247                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 106598.890511                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 122507.657399                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 120188.953563                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         249941                       # number of writebacks
system.l3cache.writebacks::total               249941                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          543                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       567320                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        95842                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33701                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       699890                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          543                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       567320                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        95842                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33701                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       699890                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     57622320                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    174850641                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     31467501                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  64177567843                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     11365623                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  11076585325                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     27383256                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3904181902                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  79461024411                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     57622320                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    174850641                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     31467501                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  64177567843                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     11365623                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  11076585325                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     27383256                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3904181902                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  79461024411                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.559237                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.770391                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995392                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.595260                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.559237                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.770391                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995392                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.595260                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 106118.453039                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 99065.518980                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91741.985423                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 113124.106048                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 111427.676471                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 115571.308247                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99938.890511                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115847.657399                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 113533.590151                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 106118.453039                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 99065.518980                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91741.985423                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 113124.106048                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 111427.676471                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 115571.308247                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99938.890511                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115847.657399                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 113533.590151                       # average overall mshr miss latency
system.l3cache.replacements                    621803                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       604905                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       604905                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       604905                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       604905                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       555422                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       555422                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       555422                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       555422                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       140046                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           86                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           140132                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        79145                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        27845                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         107422                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     45628659                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7193959506                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       559440                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   3316608398                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10556756003                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       219191                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        27931                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       247554                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.361078                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996921                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.433934                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107614.761792                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90895.944229                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data       139860                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 119109.656958                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 98273.686982                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        79145                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        27845                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       107418                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     42804819                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6666853806                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       532800                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3131160698                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   9841352123                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.361078                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996921                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.433917                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 100954.761792                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84235.944229                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data       133200                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 112449.656958                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 91617.346469                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       307088                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        28565                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           70                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       335723                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       488175                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        95838                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5856                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       592495                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     61238700                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    140976882                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     33751881                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  60761959537                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12044943                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11714333605                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29208096                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    812022164                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  73565535808                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       795263                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       124403                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5926                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       928218                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.613854                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.770383                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988188                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.638314                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 112778.453039                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 105128.174497                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98401.985423                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 124467.577277                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 118087.676471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 122230.572476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 106598.890511                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 138664.987022                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 124162.289653                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       488175                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        95838                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5856                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       592472                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     57622320                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    132045822                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     31467501                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  57510714037                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11365623                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11076052525                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     27383256                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    773021204                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  69619672288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.613854                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.770383                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988188                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.638290                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 106118.453039                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98468.174497                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91741.985423                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 117807.577277                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 111427.676471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 115570.572476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 99938.890511                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 132004.987022                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 117507.109683                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61125.587149                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1636183                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1160299                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.410139                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651375308649                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61125.587149                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932702                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932702                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62640                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1282                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        25161                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        36062                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.955811                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             38537899                       # Number of tag accesses
system.l3cache.tags.data_accesses            38537899                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    249941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    567315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     95841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000498872978                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1425096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      699890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     249941                       # Number of write requests accepted
system.mem_ctrls.readBursts                    699890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   249941                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                699890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               249941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   75390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   52498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.080258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.835197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    486.734468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15522     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.538288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14918     96.09%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      0.59%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              322      2.07%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      0.74%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.24%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                44792960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15996224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1344.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    480.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33316113870                       # Total gap between requests
system.mem_ctrls.avgGap                      35075.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     36308160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6133824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2156864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15992576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1043092.853188040084                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390532.018189486116                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 658896.590503679123                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1089801513.823891401291                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 195940.093969024107                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 184108770.059659212828                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 526348.879877574625                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 64738991.243628248572                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 480022494.523094356060                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       567320                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        95842                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33701                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       249941                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     37275304                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    108703189                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     18606832                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  42905053834                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7543383                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   7484754477                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     17117138                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2640582002                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1782940112422                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     68646.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     61588.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     54247.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     75627.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     73954.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     78094.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     62471.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     78353.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7133443.94                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           378000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7779                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    21487                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  46773                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     36308480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6133888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2156864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      44794688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15996224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15996224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       567320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        95842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33701                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         699917                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       249941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        249941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1043093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       658897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1089811119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       195940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    184110691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       526349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     64738991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1344527478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1043093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       658897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       195940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       526349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2445409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    480131990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       480131990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    480131990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1043093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       658897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1089811119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       195940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    184110691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       526349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     64738991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1824659468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               699884                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              249884                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        23414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        23385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        21790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        23132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        20979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        21003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        21571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        21420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        19991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        20964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        21155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7559                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             40977265231                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2332013488                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        53219636159                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                58548.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           76040.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              496582                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              75128                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       378057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   160.781681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.905781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.343703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       255965     67.71%     67.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62768     16.60%     84.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16986      4.49%     88.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8998      2.38%     91.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7295      1.93%     93.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6611      1.75%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5063      1.34%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4340      1.15%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10031      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       378057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              44792576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15992576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1344.464086                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              480.022495                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1179069143.616005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1567553163.825609                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2943933827.251191                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  939188014.463959                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11876842397.984146                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28077264883.888966                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 175373630.476803                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46759225061.505882                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1403.493712                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      8663934                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30307080755                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             592495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       249941                       # Transaction distribution
system.membus.trans_dist::CleanEvict           371862                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107422                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107422                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         592495                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2021637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2021637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2021637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     60790912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     60790912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                60790912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            699917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  699917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              699917                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           773045196                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1272385854                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52490995                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32715340                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1035363                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22516654                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22101784                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157497                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8244927                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882598                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2732276                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150322                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123326                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52591786                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969663                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92908303                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849866                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282988                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16168983     17.40%     17.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7290105      7.85%     25.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5135664      5.53%     30.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10281401     11.07%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3230434      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2300056      2.48%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3371475      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3505150      3.77%     55.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41625035     44.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92908303                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592832                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110902                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572284                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189054                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872156                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689922     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026378      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023419      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430019      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594262      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807047      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439061     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002562      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133223      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592832                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41625035                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5931562                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15468286                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71412398                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6145110                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985561                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21479260                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66282                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521254892                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385899                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98302337                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42844494                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617548                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105102                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       975969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294978278                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52490995                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33078987                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97915025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2102668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           82                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          511                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45559746                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99942921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.341442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11843681     11.85%     11.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181196      4.18%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6748267      6.75%     22.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4461095      4.46%     27.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11988450     12.00%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3286376      3.29%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8527399      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4023458      4.03%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44882999     44.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99942921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524653                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948340                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45559830                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  157                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18520659                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11348474                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18387                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5038988                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68261                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33316305345                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985561                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8938731                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6808905                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          330                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74450942                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8758448                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515178282                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43450                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2470133                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1784380                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2902148                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521178899                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356806557                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720687976                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157067347                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272532                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65906281                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23599088                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554467860                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013414842                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592832                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       10167094                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      7376410                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         8910                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4185094                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4184725                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991183                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         695558                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       872575                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       871927                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          648                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       242094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         8805                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99969539                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.455981                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.879130                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     74153850     74.18%     74.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4667752      4.67%     78.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1572040      1.57%     80.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1946805      1.95%     82.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1315429      1.32%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       742133      0.74%     84.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       300882      0.30%     84.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1041370      1.04%     85.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     14229278     14.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99969539                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     92028907                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     145553734                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           33931713                       # Number of memory references committed
system.switch_cpus1.commit.loads             24340281                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          10137999                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          66896161                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          101481558                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       695468                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         6950      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     77759700     53.42%     53.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2709      0.00%     53.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2606624      1.79%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3126747      2.15%     57.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     57.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     57.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1565874      1.08%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     10626226      7.30%     65.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.26%     66.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2346779      1.61%     67.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2361852      1.62%     69.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10432126      7.17%     76.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.28%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      8958239      6.15%     82.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3705915      2.55%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     15382042     10.57%     95.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      5885517      4.04%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    145553734                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     14229278                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1667708                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     76958307                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         19014855                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2354405                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9323                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4176928                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     145927845                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           24385323                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9596712                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                31348                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5187                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        35323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              92466554                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           10167094                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5752210                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99959857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          18856                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         11165516                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100004608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.461375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.892731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        75629801     75.63%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2991203      2.99%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          817591      0.82%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2685743      2.69%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          928247      0.93%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1111912      1.11%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          770435      0.77%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          991906      0.99%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14077770     14.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100004608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.101621                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.924213                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           11165516                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1428896                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          63768                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          608                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         22156                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33316305345                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9323                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2698421                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       37151130                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         20287942                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     39857782                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     145861901                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       612686                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2776480                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18715864                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      18675809                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    161066228                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          362038617                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       142211449                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        114391608                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    160724508                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          341588                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12620602                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               231536089                       # The number of ROB reads
system.switch_cpus1.rob.writes              291626906                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         92028907                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          145553734                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18392014                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16555711                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       184620                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      7898891                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        7898591                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996202                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         194994                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       536576                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       536435                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          141                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     20565063                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       184582                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97374296                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.673770                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.269085                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     43168648     44.33%     44.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13745338     14.12%     58.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4214779      4.33%     62.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4245508      4.36%     67.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5343148      5.49%     72.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1759514      1.81%     74.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1800476      1.85%     76.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       303040      0.31%     76.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     22793845     23.41%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97374296                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    170831660                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     260356478                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           51366480                       # Number of memory references committed
system.switch_cpus2.commit.loads             41769409                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16761552                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         145802259                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          157260462                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       192109                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          784      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    126711348     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1346215      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2305932      0.89%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3474688      1.33%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1344763      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28880270     11.09%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8319786      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1558117      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33702664     12.94%     79.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1345431      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7312338      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2691878      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     34457071     13.23%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6905193      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    260356478                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     22793845                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7379918                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55460933                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         22888631                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14109856                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        184998                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      7882017                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     284249372                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           43558177                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11667071                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                52991                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       184413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             188713594                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18392014                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8630020                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99654889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         370072                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21405104                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100024338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.882487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.415080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50053293     50.04%     50.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4186851      4.19%     54.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4424613      4.42%     58.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3843361      3.84%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5056479      5.06%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3618863      3.62%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1693970      1.69%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1906612      1.91%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        25240296     25.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100024338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.183830                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.886213                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21405104                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             333023                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2491018                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2460478                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33316305345                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        184998                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12101006                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       35999010                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32114073                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     19625249                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     283012094                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        37744                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14066848                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1923595                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            64                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    297282149                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          740367061                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       234458823                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        293320887                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    274064948                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23217025                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57957496                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               355501992                       # The number of ROB reads
system.switch_cpus2.rob.writes              564493312                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        170831660                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          260356478                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39137514                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34300019                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1707081                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27150651                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27122394                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.895925                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         457561                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       168742                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       133234                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        35508                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          138                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41279650                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1622397                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93899002                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.080337                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.207336                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18483494     19.68%     19.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8851692      9.43%     29.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12561402     13.38%     42.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5743691      6.12%     48.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9687142     10.32%     58.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3671556      3.91%     62.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1845506      1.97%     64.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681533      0.73%     65.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32372986     34.48%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93899002                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    205285427                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     383139572                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           61932241                       # Number of memory references committed
system.switch_cpus3.commit.loads             52892841                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31152270                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10031477                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          376797889                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       313398                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1653704      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    298222299     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     17947734      4.68%     82.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31619      0.01%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       401700      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       383332      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       578718      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       693360      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       367709      0.10%     83.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       175447      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       751264      0.20%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          445      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     50383011     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5801014      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2509830      0.66%     99.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3238386      0.85%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    383139572                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32372986                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5917447                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     18940007                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         67704612                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5796054                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1639278                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     25994907                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        87388                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     454310956                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       552104                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           56698651                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9423764                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  438                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1201531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             255215985                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39137514                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     27713189                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97071886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3447930                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39193422                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99997405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.732740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.108211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        16921981     16.92%     16.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1621245      1.62%     18.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15609164     15.61%     34.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1753570      1.75%     35.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12244658     12.24%     48.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6281739      6.28%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1565136      1.57%     56.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6616047      6.62%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37383865     37.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99997405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.391184                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.550912                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39193425                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684573423636                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             777509                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5367371                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          990                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17362                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1421047                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33316305345                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1639278                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8720815                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        8212630                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70143813                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     11280860                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     442866295                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       182791                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1992389                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        575688                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6993648                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    672209954                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          970931890                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       635678028                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13546616                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    584653022                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        87556674                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         15894079                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               485945238                       # The number of ROB reads
system.switch_cpus3.rob.writes              854952920                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        205285427                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          383139572                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
