Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/asymmetric_key_services","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keystore","2_tisci_msgs/security/rng_api","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/irq_dsts","5_soc_doc/am65x_sr2/irq_sources","5_soc_doc/am65x_sr2/navss","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/irq_dsts","5_soc_doc/am6x/irq_sources","5_soc_doc/am6x/navss","5_soc_doc/am6x/processors","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/irq_dsts","5_soc_doc/j721e/irq_sources","5_soc_doc/j721e/navss","5_soc_doc/j721e/processors","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","6_topic_user_guides/asymmetric_key_services","6_topic_user_guides/devgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/secure_boot_signing","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/asymmetric_key_services.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keystore.rst","2_tisci_msgs/security/rng_api.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/irq_dsts.rst","5_soc_doc/am65x_sr2/irq_sources.rst","5_soc_doc/am65x_sr2/navss.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/irq_dsts.rst","5_soc_doc/am6x/irq_sources.rst","5_soc_doc/am6x/navss.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/irq_dsts.rst","5_soc_doc/j721e/irq_sources.rst","5_soc_doc/j721e/navss.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","6_topic_user_guides/asymmetric_key_services.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":23,"01b":23,"0byte":2,"0x0":[2,12],"0x00":[2,12,20,36,49,62,65],"0x000":49,"0x0000":49,"0x00000000":[20,30,43,56],"0x0000000070000000":2,"0x00000000700effff":2,"0x00000000701effff":2,"0x00009988":65,"0x0001":49,"0x00010005":20,"0x0002":49,"0x0002u":2,"0x0003":49,"0x0005u":6,"0x000au":2,"0x000bu":21,"0x000cu":23,"0x000du":24,"0x000eu":22,"0x001":49,"0x002":49,"0x0020u":2,"0x003":49,"0x00300000":43,"0x003000ff":43,"0x004":49,"0x0040":49,"0x0041":49,"0x005":[36,49],"0x006":[49,62],"0x007":49,"0x008":49,"0x0080":49,"0x0081":49,"0x009":49,"0x00a":49,"0x00b":49,"0x00c":49,"0x00c0":49,"0x00c1":49,"0x00c2":49,"0x00c3":49,"0x00d":49,"0x00e":[49,62],"0x00f":49,"0x01":[35,36,48,49,61,62],"0x010":49,"0x0100":[4,49],"0x0100u":4,"0x0101":4,"0x0101u":4,"0x0102":4,"0x0102u":4,"0x0103":4,"0x0103u":4,"0x0104":4,"0x0104u":4,"0x010c":4,"0x010cu":4,"0x010d":4,"0x010du":4,"0x010e":4,"0x010eu":4,"0x012":62,"0x013":62,"0x0140":[36,49],"0x0141":36,"0x0180":[49,62],"0x0181":[49,62],"0x0182":[49,62],"0x0183":[49,62],"0x0184":[49,62],"0x0185":[49,62],"0x0186":49,"0x0187":49,"0x0188":49,"0x01c0":49,"0x01c1":49,"0x01c2":49,"0x01c3":49,"0x01c4":49,"0x01c5":49,"0x01c6":49,"0x01c7":49,"0x02":[35,36,48,49,61,62],"0x0200":[5,49],"0x0200u":5,"0x0201":5,"0x0201u":5,"0x0202":5,"0x0202u":5,"0x0240":49,"0x0241":49,"0x0242":49,"0x0243":49,"0x0244":49,"0x0245":49,"0x0280":49,"0x0281":49,"0x0282":49,"0x0283":49,"0x0284":49,"0x0285":49,"0x02c0":49,"0x02c1":49,"0x02c2":49,"0x02c3":49,"0x02c4":49,"0x03":[36,49,61,62],"0x0300":49,"0x0301":49,"0x0302":49,"0x0303":49,"0x034":36,"0x0340":49,"0x0341":49,"0x0342":49,"0x0343":49,"0x036":36,"0x038":36,"0x0380":[49,62],"0x0381":[49,62],"0x0382":62,"0x0383":62,"0x0384":62,"0x0385":62,"0x03c0":49,"0x03c1":49,"0x03e":36,"0x03f":36,"0x04":[36,49,61,62],"0x040":36,"0x0400":49,"0x0401":49,"0x0480":62,"0x0481":62,"0x04c0":62,"0x04c1":62,"0x04c2":62,"0x04c3":62,"0x04c4":62,"0x04c5":62,"0x04c6":62,"0x04c7":62,"0x05":[36,49,62],"0x06":[36,49,61,62],"0x061":62,"0x063":62,"0x07":[36,49,61,62],"0x076":36,"0x077":62,"0x078":[36,62],"0x079":36,"0x07c":36,"0x08":[49,61,62],"0x08e":62,"0x08f":62,"0x09":61,"0x09f":36,"0x0a":[36,62],"0x0a1":36,"0x0b":[36,62],"0x0b3":36,"0x0b4":36,"0x0b5":36,"0x0bb":36,"0x0bc":36,"0x0bd":36,"0x0c":[36,62],"0x0c2":36,"0x0c3":36,"0x0c7":62,"0x0cf":62,"0x0d":[36,62],"0x0d0":62,"0x0d00":36,"0x0d01":36,"0x0d02":36,"0x0d1":62,"0x0d3":62,"0x0d4":62,"0x0d80":36,"0x0d81":36,"0x0d82":36,"0x0e":[36,62],"0x0e00":36,"0x0e01":36,"0x0e02":36,"0x0e03":36,"0x0e04":36,"0x0e9":62,"0x0eb":62,"0x0ec":62,"0x0ef":62,"0x0f":[36,62],"0x0f0":62,"0x0f1":62,"0x0f2":62,"0x0f5":[36,62],"0x0f6":62,"0x0f7":62,"0x0f8":62,"0x0f80":36,"0x0f81":36,"0x0f82":36,"0x0f83":36,"0x0f84":36,"0x0f85":36,"0x0f86":36,"0x0f87":36,"0x0fa":62,"0x0fb":62,"0x0fc0":36,"0x0fc1":36,"0x0fc2":36,"0x0fc3":36,"0x0fc4":36,"0x0fc5":36,"0x0fc6":36,"0x0fc7":36,"0x1":[12,27],"0x10":[2,62],"0x1000":[7,27,34,36,47,60],"0x1000u":7,"0x1001":[7,34,36,47],"0x1001u":7,"0x1002":36,"0x1003":36,"0x1004":36,"0x1005":36,"0x1006":36,"0x1007":36,"0x1077":[34,47],"0x108b":60,"0x11":65,"0x1100":10,"0x1101":10,"0x1102":10,"0x1103":10,"0x1110":10,"0x1110u":10,"0x1111":10,"0x1120":10,"0x1120u":10,"0x1200":11,"0x1201":11,"0x1205":11,"0x1205u":11,"0x1206":11,"0x1210":11,"0x1211":11,"0x1215":11,"0x1215u":11,"0x1216":11,"0x1220":11,"0x1221":11,"0x1230":11,"0x1230u":11,"0x1231":11,"0x1231u":11,"0x1232":11,"0x1233":11,"0x1240":11,"0x1240u":11,"0x1241":11,"0x1280":9,"0x1280u":9,"0x1281":9,"0x1281u":9,"0x1282":9,"0x1282u":9,"0x1283":9,"0x1283u":9,"0x1300":8,"0x1300u":8,"0x1500u":23,"0x1840":62,"0x1841":62,"0x1842":62,"0x18c0":62,"0x18c1":62,"0x18c2":62,"0x1d80":36,"0x1d81":36,"0x1d82":36,"0x1d83":36,"0x1d84":36,"0x1d85":36,"0x1d86":36,"0x1d87":36,"0x1dc0":62,"0x1dc1":62,"0x1dc2":62,"0x1dc3":62,"0x1dc4":62,"0x1dc5":62,"0x1dc6":62,"0x1e00":[36,62],"0x1e01":62,"0x1e02":62,"0x1e03":62,"0x1e04":62,"0x1e05":62,"0x1e06":62,"0x1e40":36,"0x1f00":36,"0x1f01":36,"0x1u":[39,52,64],"0x2":[12,27],"0x20":[2,20,34,35,48,60,61],"0x20210102":20,"0x21":[35,48,61],"0x22":[35,48,65],"0x2223":20,"0x23":[35,48],"0x2380":62,"0x2381":62,"0x2382":62,"0x2383":62,"0x2384":62,"0x23c0":62,"0x23c1":62,"0x23c2":62,"0x23c3":62,"0x23c4":62,"0x27c0":36,"0x27c1":36,"0x27c2":36,"0x27c3":36,"0x2800u":[37,50],"0x283c0000":[30,43,56],"0x283c001f":[30,43,56],"0x2840":36,"0x28400000":[30,43,56],"0x28401fff":[30,43,56],"0x28440000":[30,43,56],"0x2847ffff":[30,43,56],"0x28480000":[30,43,56],"0x28481fff":[30,43,56],"0x284a0000":[30,43,56],"0x284a3fff":[30,43,56],"0x284c0000":[30,43,56],"0x284c3fff":[30,43,56],"0x28560000":[30,43,56],"0x2856ffff":[30,43,56],"0x28570000":[30,43,56],"0x2857007f":[30,43],"0x285701ff":56,"0x28580000":[30,43,56],"0x28580fff":[30,43,56],"0x28590000":[43,56],"0x285900ff":[43,56],"0x285a0000":[43,56],"0x285a3fff":[43,56],"0x285b0000":[30,43,56],"0x285c0000":[30,43,56],"0x285c00ff":[30,43,56],"0x285d0000":[30,43,56],"0x285d03ff":[30,43,56],"0x2a280000":[30,43,56],"0x2a29ffff":[30,43,56],"0x2a47ffff":[30,43,56],"0x2a500000":[43,56],"0x2a53ffff":[43,56],"0x2a580000":[43,56],"0x2a5bffff":[43,56],"0x2a600000":[30,43,56],"0x2a6fffff":[30,43,56],"0x2a700000":[30,43,56],"0x2a7fffff":[30,43,56],"0x2a800000":[30,43,56],"0x2a83ffff":[30,43,56],"0x2aa00000":[30,43,56],"0x2aa3ffff":[30,43,56],"0x2b000000":[30,43,56],"0x2b3fffff":[30,43,56],"0x2b800000":[30,43,56],"0x2bbfffff":[30,43,56],"0x2cca":36,"0x2ccb":36,"0x2ccc":36,"0x2ccd":36,"0x2d0a":36,"0x2d0d":36,"0x2d4a":36,"0x2d4d":36,"0x2ec0":36,"0x2ec1":36,"0x2ec2":36,"0x2ec3":36,"0x2ec4":36,"0x2ec5":36,"0x2ec7":36,"0x2eca":36,"0x2ecb":36,"0x2f00":36,"0x2f01":36,"0x2f02":36,"0x2f03":36,"0x2f0a":36,"0x2f0b":36,"0x2f0d":36,"0x2f0e":36,"0x2f0f":36,"0x2f4a":36,"0x2f4b":36,"0x2f4c":36,"0x2f4d":36,"0x3":[12,65],"0x30":[16,61],"0x3080":36,"0x30800000":[30,43,56],"0x3080001f":[30,43,56],"0x30801000":[30,43,56],"0x3080101f":[30,43,56],"0x30802000":[30,43,56],"0x3080201f":[30,43,56],"0x3081":36,"0x3082":36,"0x3083":36,"0x308a":36,"0x308b":36,"0x308d":36,"0x308f":36,"0x30900000":[30,43,56],"0x30907fff":[30,43,56],"0x30908000":[30,43,56],"0x3090ffff":[30,43,56],"0x30940000":[30,43,56],"0x3097ffff":[30,43,56],"0x30b00000":[30,43,56],"0x30b0ffff":[30,43],"0x30b1ffff":56,"0x30c0":36,"0x30c00000":[30,43,56],"0x30c0ffff":[30,43,56],"0x30c1":36,"0x30c2":36,"0x30c3":36,"0x30c5":36,"0x30c7":36,"0x30ca":36,"0x30cb":36,"0x30d00000":[30,43,56],"0x30d07fff":[30,43,56],"0x31040000":[30,43,56],"0x31043fff":[30,43,56],"0x31080000":[30,43,56],"0x310bffff":[30,43,56],"0x31100000":[30,43,56],"0x3110007f":[30,43],"0x31100fff":56,"0x31110000":[30,43,56],"0x31113fff":[30,43,56],"0x31120000":[43,56],"0x311200ff":[43,56],"0x31130000":[43,56],"0x31133fff":[43,56],"0x31140000":[43,56],"0x31150000":[30,43,56],"0x311500ff":[30,43,56],"0x31160000":[30,43,56],"0x311603ff":[30,43,56],"0x31c0":62,"0x31c1":62,"0x31c2":62,"0x31c3":62,"0x31c4":62,"0x31c5":62,"0x31c6":62,"0x31c7":62,"0x32000000":[30,43,56],"0x3201ffff":[30,43,56],"0x328fffff":[43,56],"0x33":65,"0x33000000":[43,56],"0x3303ffff":[43,56],"0x33221100":65,"0x33400000":[43,56],"0x3343ffff":[43,56],"0x33800000":[30,43,56],"0x339fffff":[30,43,56],"0x33c00000":[30,43,56],"0x33c3ffff":[30,43,56],"0x33c40000":[30,43,56],"0x33c7ffff":[30,43,56],"0x33ca":62,"0x33cd":62,"0x33d00000":[30,43,56],"0x33dfffff":[30,43,56],"0x34000000":[30,43,56],"0x340a":62,"0x340d":62,"0x340fffff":[30,43,56],"0x3440":62,"0x3441":62,"0x3442":62,"0x344a":62,"0x344b":62,"0x344c":62,"0x344d":62,"0x34c0":62,"0x34c1":62,"0x34c2":62,"0x34c3":62,"0x34c4":62,"0x34c5":62,"0x34c6":62,"0x34c7":62,"0x34c8":62,"0x34ca":62,"0x34cb":62,"0x3500":62,"0x35000000":[30,43,56],"0x3501":62,"0x3502":62,"0x3503":62,"0x350a":62,"0x350b":62,"0x350c":62,"0x350d":62,"0x350e":62,"0x350f":62,"0x350fffff":[30,43],"0x3510":62,"0x351fffff":56,"0x38000000":[30,43,56],"0x383fffff":[30,43,56],"0x3a40":62,"0x3a4a":62,"0x3a4b":62,"0x3a4c":62,"0x3a4d":62,"0x3ac0":62,"0x3ac1":62,"0x3ac2":62,"0x3ac3":62,"0x3ac5":62,"0x3ac7":62,"0x3aca":62,"0x3acb":62,"0x3b00":62,"0x3b01":62,"0x3b02":62,"0x3b03":62,"0x3b0a":62,"0x3b0b":62,"0x3b0d":62,"0x3b0f":62,"0x3bc0":62,"0x3c00":62,"0x3c000000":[30,43,56],"0x3c3fffff":[30,43,56],"0x3c40":62,"0x3c80":62,"0x3d40":[36,62],"0x3d41":[36,62],"0x3d42":[36,62],"0x3d43":36,"0x3d80":62,"0x3d81":62,"0x3d82":62,"0x3dc0":62,"0x3dc1":62,"0x3dc2":62,"0x3e00":62,"0x3e01":62,"0x3e02":62,"0x3e80":62,"0x3e81":62,"0x3e82":62,"0x3e83":62,"0x3e84":62,"0x3ec0":62,"0x3ec1":62,"0x3ec2":62,"0x3ec3":62,"0x3ec4":62,"0x40":27,"0x400":11,"0x4000":[34,47,60],"0x4001":[34,47],"0x4003":[34,47,60],"0x4081":24,"0x40c00000":43,"0x40c000ff":43,"0x4100":[34,47,60],"0x4104":[34,60],"0x4113":47,"0x4200":[34,47,60],"0x4204":[34,60],"0x4213":47,"0x4300":[34,47,60],"0x4302":60,"0x4304":[34,60],"0x4305":60,"0x4313":47,"0x44":65,"0x4400":[34,47,60],"0x4401":34,"0x4402":[34,60],"0x4404":60,"0x44083000":27,"0x440b":60,"0x44234000":[43,56],"0x44234fff":[43,56],"0x44235000":[43,56],"0x44237fff":[43,56],"0x443f":47,"0x4500":[34,47,60],"0x45000000":[30,43,56],"0x4503":34,"0x4504":34,"0x4507":34,"0x4508":[34,60],"0x450b":34,"0x450c":34,"0x450f":34,"0x4510":34,"0x4513":34,"0x4514":34,"0x4515":34,"0x4516":34,"0x453f":47,"0x45ffffff":[30,43,56],"0x4600":[34,47,60],"0x4601":34,"0x4602":34,"0x460a":60,"0x460c":60,"0x4616":60,"0x4618":60,"0x4622":60,"0x4624":60,"0x462e":60,"0x463f":47,"0x4700":[34,47,60],"0x4701":60,"0x4702":60,"0x4703":60,"0x4704":60,"0x4707":[34,47],"0x4709":60,"0x470c":60,"0x4729":60,"0x4800":[34,47,60],"0x481f":[34,60],"0x4820":60,"0x483f":[47,60],"0x4840":60,"0x487f":60,"0x4880":60,"0x489f":60,"0x4900":60,"0x4968b2e9":19,"0x49ff":60,"0x4a00":60,"0x55":65,"0x5a":14,"0x6000":[34,47,60],"0x60000000":[30,43,56],"0x602d":60,"0x602e":60,"0x602f":[34,47,60],"0x66":65,"0x6cffffff":[30,43,56],"0x6d000000":[30,43,56],"0x6dffffff":[30,43,56],"0x6e000000":[30,43,56],"0x6effffff":[30,43,56],"0x7000":[34,47,60],"0x70000000":[30,43,56],"0x701fffff":[30,43,56],"0x7100":[34,47,60],"0x7103":34,"0x7106":60,"0x713f":47,"0x7200":[34,47,60],"0x7203":34,"0x7204":34,"0x7207":[34,60],"0x7208":34,"0x720b":34,"0x720c":34,"0x720e":34,"0x720f":34,"0x7211":34,"0x7212":34,"0x723f":47,"0x7300":60,"0x7303":60,"0x7400":60,"0x7403":60,"0x7500":60,"0x7501":60,"0x7502":60,"0x7503":60,"0x77":65,"0x77665544":65,"0x8":[34,60],"0x80b5ae71":19,"0x88":65,"0x8d27":24,"0x9000":[15,34,47,60],"0x9000u":15,"0x9001":[15,34,47],"0x9001u":15,"0x9002":[15,34,47],"0x9002u":15,"0x900c":18,"0x900cu":18,"0x900d":16,"0x900du":16,"0x900e":16,"0x900eu":16,"0x900f":16,"0x900fu":16,"0x9010":13,"0x9010u":13,"0x9011":13,"0x9011u":13,"0x9012":13,"0x9012u":13,"0x9013":13,"0x9013u":13,"0x9014":13,"0x9014u":13,"0x9015":13,"0x9015u":13,"0x9016":16,"0x9016u":16,"0x9020":17,"0x9020u":17,"0x9021":18,"0x9021u":18,"0x9022":14,"0x9022u":14,"0x9023":14,"0x9023u":14,"0x9024":14,"0x9024u":14,"0x9025":14,"0x9025u":14,"0x9026":14,"0x9026u":14,"0x908b":60,"0x9095":[34,47],"0x99":65,"0xa5":14,"0xc000":[12,34,47,60],"0xc000u":12,"0xc001":[12,34,47,60],"0xc001u":12,"0xc005":12,"0xc005u":12,"0xc100":[12,34,47,60],"0xc100u":12,"0xc101":12,"0xc101u":12,"0xc108":[34,60],"0xc10f":47,"0xc120":12,"0xc120u":12,"0xc200":[34,47,60],"0xc208":[34,60],"0xc20f":47,"0xc300":[34,47],"0xc308":34,"0xc30f":47,"0xc400":[12,34,47,60],"0xc400u":12,"0xc401":[12,34],"0xc401u":12,"0xc402":[34,60],"0xc404":60,"0xc40b":60,"0xc43f":47,"0xc500":[34,47,60],"0xc503":34,"0xc504":34,"0xc507":34,"0xc508":[34,60],"0xc50b":34,"0xc50c":34,"0xc50f":34,"0xc510":34,"0xc513":34,"0xc514":34,"0xc515":34,"0xc516":34,"0xc53f":47,"0xc600":[47,60],"0xc60a":60,"0xc60c":60,"0xc616":60,"0xc618":60,"0xc622":60,"0xc624":60,"0xc62e":60,"0xc63f":47,"0xc700":60,"0xc701":60,"0xc702":60,"0xc703":60,"0xc704":60,"0xc709":60,"0xc70c":60,"0xc729":60,"0xc800":[34,47,60],"0xc81f":[34,60],"0xc820":60,"0xc83f":[47,60],"0xc840":60,"0xc87f":60,"0xc880":60,"0xc89f":60,"0xc900":60,"0xc9ff":60,"0xca00":60,"0xca07":60,"0xdead3a17":19,"0xdeadfa17":19,"0xe000":[34,47,60],"0xe02c":60,"0xe02d":60,"0xe02f":[34,47,60],"0xf000":[34,47,60],"0xf007":[34,47,60],"0xf100":[34,47,60],"0xf103":34,"0xf106":60,"0xf13f":47,"0xf1ea":24,"0xf200":[34,47,60],"0xf203":34,"0xf204":34,"0xf207":[34,60],"0xf208":34,"0xf20b":34,"0xf20c":34,"0xf20e":34,"0xf20f":34,"0xf211":34,"0xf212":34,"0xf23f":47,"0xf300":60,"0xf303":60,"0xf3ff":60,"0xf400":60,"0xf500":60,"0xf501":60,"0xffffffff":4,"0xfffffffffff":[30,43,56],"10b":[23,24],"11b":23,"18u":21,"1mb":2,"2mb":2,"32bit":12,"3rd":11,"41c02100":20,"64k":2,"90a":17,"abstract":[0,20],"byte":[0,2,7,9,10,11,16,19,20,23,65,68,70],"case":[0,2,4,7,12,14,15,17,23,39,52,64,66],"catch":[31,44],"char":2,"default":[4,11,12,19,27,30,34,43,56,60],"export":22,"final":[16,20,23],"function":[1,2,4,11,19,22,24,28,38,40,51,54,63,65,66,71],"import":[2,12],"int":20,"long":[4,11,12,20,27,68,70],"new":[4,6,12,15,20,27,68],"public":[0,13,19,20,21,23,65,68],"return":[0,2,4,6,7,8,9,10,11,15,17,19,23,67],"short":[11,12,27],"static":[11,21,47],"switch":[12,22],"true":[14,20,30,43,56],"try":66,"while":[0,4,18,19,21,27,65],AES:[20,68,70],AND:[12,22],BUT:12,Bus:23,For:[0,4,5,7,9,10,18,19,20,21,22,23,30,43,56,65,66],IAs:[7,23],IDs:[4,5,7,9,10,11,12,20,21,23,24,28,30,36,38,40,43,51,54,56,62,63],IPs:4,IRs:23,NOT:[0,7,10,11,12,66],Not:12,OES:[7,11,27,33,46,49,59],One:[7,20,21,27,28,40,54],PEs:[31,36,38,44,49,51,57,62,63],QoS:[11,21,23,27],Such:66,THAT:22,TRs:11,The:[0,2,4,5,6,7,8,9,10,11,12,15,16,17,18,19,20,21,22,23,24,27,28,29,30,32,33,34,36,40,41,43,45,46,47,54,55,56,58,59,60,62,65,66,67,68,70],Then:23,There:[4,15,19,21,23,28,40,54,65,67,68],These:[10,12,21,23,24,28,31,35,38,39,40,44,48,49,51,52,54,57,61,63,64,67],USE:[10,11],Use:[12,24,27,68,70],Used:[31,44],Useful:7,Using:[14,21,24,69,70,71],With:19,Yes:[2,13,14,16,21,24,68],a53:[31,44],a53_0:[31,38,44,51],a53_1:[31,38,44,51],a53_2:[31,38,44,51],a53_3:[31,38,44,51],a53_4:[31,38,44,51],a53_5:[31,38,44,51],a53_6:[31,38,44,51],a53_7:[31,38,44,51],a53_cl0_c0:[35,48],a53_cl0_c1:[35,48],a53_cl1_c0:[35,48],a53_cl1_c1:[35,48],a53_non_secure_supervisor:[30,43],a53_secure_supervisor:[30,43],a72:57,a72_0:[57,63],a72_1:[57,63],a72_2:[57,63],a72_3:[57,63],a72_4:[57,63],a72_non_secure_supervisor:56,a72_secure_supervisor:56,a72ss0_core0:61,a72ss0_core1:61,abi:[2,4,23,24],abi_major:2,abi_minor:2,abil:27,abl:[0,13,23,27],abort:2,about:[2,4,12,27,68],abov:[2,27,65,66,68,70],absolut:66,acceler:[0,3,7,11,27,34,46,47,60,65],accept:[0,4,12],acces:24,access:[0,5,7,8,9,10,11,13,19,21,23,27,65,66,67],access_err:33,accommod:67,accompani:[16,20],accord:[11,20,23,65],accordingli:65,account:[4,12],accumul:23,accur:12,achiev:[0,4,5,12,39,52,64,66],acinactm:12,ack:[0,4,5,12,13,15,16,23,65],acp:12,across:[23,65,67],action:[0,4,20],activ:[4,12,16,18,19,23,66,68,70],actual:[0,2,4,5,12,20,21,31,35,44,48,57,61],add:[7,20,27,66],addit:[0,4,5,11,12,20,22,24,27,66,67,68],addition:4,addr:27,addr_hi:10,addr_lo:10,address:[2,9,10,11,12,18,20,21,22,23,24,27,30,43,56],adjust:10,advanc:[39,52,64],affect:12,aforement:27,after:[0,4,7,9,10,11,12,14,19,21,22,23,24,66,67],again:[4,17,65],against:[10,20,27,65],aggreg:[0,7,23,27,34,47,60],ainact:12,air:9,akin:0,algorithm:65,align:[2,10,23],all:[0,7,8,12,14,15,16,19,20,21,22,23,24,27,31,44,45,46,65,68],alloc:[2,7,9,10,11,12,16,21,23,31,44,57],allow:[0,4,5,7,10,11,12,16,17,19,21,22,23,24,27,28,29,40,41,54,55,65,66,67],allowed_atyp:23,allowed_orderid:23,allowed_prior:23,allowed_qo:23,allowed_sched_prior:23,along:[12,27,67],alongsid:14,alphabet:[28,40,54],alreadi:[5,10,12,65,66],also:[0,4,5,7,12,18,19,23,24,28,40,54,67,68,70],alter:5,altern:[12,68],although:[2,4,5,6,12,21,22,23,24],altough:5,alwai:[0,2,7,17,20,21,27,67],am65x:27,am6:[23,71],am6_dev_board0:[28,29,39,40,41,52],am6_dev_cal0:[28,29,33,39,40,41,46,52],am6_dev_cbass0:[28,29,33,39,40,41,46,52],am6_dev_cbass_debug0:[28,29,33,39,40,41,46,52],am6_dev_cbass_fw0:[28,29,33,39,40,41,46,52],am6_dev_cbass_infra0:[28,29,33,39,40,41,46,52],am6_dev_ccdebugss0:[28,29,33,39,40,41,46,52],am6_dev_cmpevent_intrtr0:[28,29,39,40,41,52],am6_dev_compute_cluster_a53_0:[28,29,39,40,41,52],am6_dev_compute_cluster_a53_1:[28,29,39,40,41,52],am6_dev_compute_cluster_a53_2:[28,29,39,40,41,52],am6_dev_compute_cluster_a53_3:[28,29,39,40,41,52],am6_dev_compute_cluster_cpac0:[29,39,40,41,52],am6_dev_compute_cluster_cpac1:[29,39,40,41,52],am6_dev_compute_cluster_cpac_pbist0:[29,39,41,52],am6_dev_compute_cluster_cpac_pbist1:[29,39,41,52],am6_dev_compute_cluster_msmc0:[28,29,39,40,41,52],am6_dev_compute_cluster_pbist0:[28,29,39,41,52],am6_dev_cpt2_aggr0:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_cal0_0:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_dss_2:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[28,29,39,40,41,52],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[28,29,39,40,41,52],am6_dev_ctrl_mmr0:[28,29,33,39,40,41,46,52],am6_dev_dcc0:[28,29,33,39,40,41,46,52],am6_dev_dcc1:[28,29,33,39,40,41,46,52],am6_dev_dcc2:[28,29,33,39,40,41,46,52],am6_dev_dcc3:[28,29,33,39,40,41,46,52],am6_dev_dcc4:[28,29,33,39,40,41,46,52],am6_dev_dcc5:[28,29,33,39,40,41,46,52],am6_dev_dcc6:[28,29,33,39,40,41,46,52],am6_dev_dcc7:[28,29,33,39,40,41,46,52],am6_dev_ddrss0:[28,29,33,39,40,41,46,52],am6_dev_debugss0:[28,29,33,39,40,41,46,52],am6_dev_debugss_wrap0:[28,29,39,40,41,52],am6_dev_debugsuspendrtr0:[28,29,39,40,41,52],am6_dev_dftss0:[28,29,39,40,41,52],am6_dev_dss0:[28,29,33,39,40,41,46,52],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_dmsc_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_emif_data_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_main2mcu_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_mcu2main_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[29,39,41,52],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[29,39,41,52],am6_dev_ecap0:[28,29,33,39,40,41,46,52],am6_dev_ecc_aggr0:[28,29,39,40,41,52],am6_dev_ecc_aggr1:[28,29,39,40,41,52],am6_dev_ecc_aggr2:[28,29,39,40,41,52],am6_dev_efuse0:[28,29,39,40,41,52],am6_dev_ehrpwm0:[28,29,33,39,40,41,46,52],am6_dev_ehrpwm1:[28,29,33,39,40,41,46,52],am6_dev_ehrpwm2:[28,29,33,39,40,41,46,52],am6_dev_ehrpwm3:[28,29,33,39,40,41,46,52],am6_dev_ehrpwm4:[28,29,33,39,40,41,46,52],am6_dev_ehrpwm5:[28,29,33,39,40,41,46,52],am6_dev_elm0:[28,29,33,39,40,41,46,52],am6_dev_eqep0:[28,29,33,39,40,41,46,52],am6_dev_eqep1:[28,29,33,39,40,41,46,52],am6_dev_eqep2:[28,29,33,39,40,41,46,52],am6_dev_esm0:[28,29,32,36,39,40,41,52],am6_dev_fss_mcu_0:[29,39],am6_dev_gic0:[28,29,32,36,39,40,41,45,52],am6_dev_gpio0:[28,29,33,39,40,41,46,52],am6_dev_gpio1:[28,29,33,39,40,41,46,52],am6_dev_gpiomux_intrtr0:[28,29,39,40,41,52],am6_dev_gpmc0:[28,29,33,39,40,41,46,52],am6_dev_gpu0:[28,29,33,39,40,41,46,52],am6_dev_gs80prg_mcu_wrap_wkup_0:[28,29,39,40,41,52],am6_dev_gs80prg_soc_wrap_wkup_0:[28,29,39,40,41,52],am6_dev_gtc0:[28,29,33,39,40,41,52],am6_dev_i2c0:[28,29,33,39,40,41,46,52],am6_dev_i2c1:[28,29,33,39,40,41,46,52],am6_dev_i2c2:[28,29,33,39,40,41,46,52],am6_dev_i2c3:[28,29,33,39,40,41,46,52],am6_dev_icemelter_wkup_0:[29,39,41,52],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[28,29,39,40,41,52],am6_dev_k3_led_main_0:[29,39,41,52],am6_dev_main2mcu_lvl_intrtr0:[28,29,39,40,41,52],am6_dev_main2mcu_pls_intrtr0:[28,29,39,40,41,52],am6_dev_mcasp0:[28,29,33,39,40,41,46,52],am6_dev_mcasp1:[28,29,33,39,40,41,46,52],am6_dev_mcasp2:[28,29,33,39,40,41,46,52],am6_dev_mcspi0:[28,29,33,39,40,41,46,52],am6_dev_mcspi1:[28,29,33,39,40,41,46,52],am6_dev_mcspi2:[28,29,33,39,40,41,46,52],am6_dev_mcspi3:[28,29,33,39,40,41,46,52],am6_dev_mcspi4:[28,29,39,40,41,52],am6_dev_mcu_adc0:[28,29,39,40,41,52],am6_dev_mcu_adc1:[28,29,39,40,41,52],am6_dev_mcu_armss0:[29,39,40,41,52],am6_dev_mcu_armss0_cpu0:[28,29,32,36,39,40,41,45,52],am6_dev_mcu_armss0_cpu1:[28,29,32,36,39,40,41,45,52],am6_dev_mcu_cbass0:[28,29,39,40,41,52],am6_dev_mcu_cbass_debug0:[28,29,39,40,41,52],am6_dev_mcu_cbass_fw0:[28,29,39,40,41,52],am6_dev_mcu_cpsw0:[28,29,32,33,36,39,40,41,46,52],am6_dev_mcu_cpt2_aggr0:[28,29,39,40,41,52],am6_dev_mcu_ctrl_mmr0:[28,29,39,40,41,52],am6_dev_mcu_dcc0:[28,29,39,40,41,52],am6_dev_mcu_dcc1:[28,29,39,40,41,52],am6_dev_mcu_dcc2:[28,29,39,40,41,52],am6_dev_mcu_debugss0:[28,29,39,40,41,52],am6_dev_mcu_ecc_aggr0:[28,29,39,40,41,52],am6_dev_mcu_ecc_aggr1:[28,29,39,40,41,52],am6_dev_mcu_efuse0:[28,29,39,40,41,52],am6_dev_mcu_esm0:[28,29,39,40,41,52],am6_dev_mcu_fss0_fsas_0:[29,39,41,52],am6_dev_mcu_fss0_hyperbus0:[28,29,39,40,41,52],am6_dev_mcu_fss0_ospi_0:[28,29,39,40,41,52],am6_dev_mcu_fss0_ospi_1:[28,29,39,40,41,52],am6_dev_mcu_i2c0:[28,29,39,40,41,52],am6_dev_mcu_mcan0:[28,29,39,40,41,52],am6_dev_mcu_mcan1:[28,29,39,40,41,52],am6_dev_mcu_mcspi0:[28,29,39,40,41,52],am6_dev_mcu_mcspi1:[28,29,39,40,41,52],am6_dev_mcu_mcspi2:[28,29,39,40,41,52],am6_dev_mcu_msram0:[28,29,39,40,41,52],am6_dev_mcu_navss0:[28,29,34,39,40,41,47,52],am6_dev_mcu_navss0_intr_aggr_0:[29,34,36,39,41,47,52],am6_dev_mcu_navss0_intr_router_0:[29,39,41,52],am6_dev_mcu_navss0_mcrc0:[29,33,39,41,52],am6_dev_mcu_navss0_proxy0:[29,33,34,39,41,46,47,52],am6_dev_mcu_navss0_ringacc0:[29,33,34,36,39,41,46,47,52],am6_dev_mcu_navss0_udmap0:[29,33,34,36,39,41,46,47,52],am6_dev_mcu_pbist0:[28,29,39,40,41,52],am6_dev_mcu_pdma0:[28,29,39,40,41,52],am6_dev_mcu_pdma1:[28,29,39,40,41,52],am6_dev_mcu_pll_mmr0:[28,29,39,40,41,52],am6_dev_mcu_psram0:[28,29,39,40,41,52],am6_dev_mcu_rom0:[28,29,39,40,41,52],am6_dev_mcu_rti0:[28,29,39,40,41,52],am6_dev_mcu_rti1:[28,29,39,40,41,52],am6_dev_mcu_sec_mmr0:[28,29,39,40,41,52],am6_dev_mcu_timer0:[28,29,39,40,41,52],am6_dev_mcu_timer1:[28,29,39,40,41,52],am6_dev_mcu_timer2:[28,29,39,40,41,52],am6_dev_mcu_timer3:[28,29,39,40,41,52],am6_dev_mcu_uart0:[28,29,39,40,41,52],am6_dev_mmcsd0:[28,29,33,39,40,41,46,52],am6_dev_mmcsd1:[28,29,33,39,40,41,46,52],am6_dev_mx_efuse_main_chain_main_0:[29,39,40,41,52],am6_dev_mx_efuse_mcu_chain_mcu_0:[29,39,40,41,52],am6_dev_mx_wakeup_reset_sync_wkup_0:[29,39,41,52],am6_dev_navss0:[28,29,32,33,34,36,39,40,41,46,47,52],am6_dev_navss0_cpts0:[29,33,39,41,46,52],am6_dev_navss0_intr_router_0:[29,39,41,52],am6_dev_navss0_mailbox0_cluster0:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster10:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster11:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster1:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster2:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster3:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster4:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster5:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster6:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster7:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster8:[29,33,39,41,46,52],am6_dev_navss0_mailbox0_cluster9:[29,33,39,41,46,52],am6_dev_navss0_mcrc0:[29,33,39,41,46,52],am6_dev_navss0_modss_inta0:[29,34,36,39,41,47,52],am6_dev_navss0_modss_inta1:[29,34,36,39,41,47,52],am6_dev_navss0_proxy0:[29,33,34,39,41,46,47,52],am6_dev_navss0_pvu0:[29,33,39,41,46,52],am6_dev_navss0_pvu1:[29,39,41,46,52],am6_dev_navss0_ringacc0:[29,33,34,36,39,41,46,47,52],am6_dev_navss0_timer_mgr0:[29,39,41,52],am6_dev_navss0_timer_mgr1:[29,39,41,52],am6_dev_navss0_udmap0:[29,33,34,36,39,41,46,47,52],am6_dev_navss0_udmass_inta0:[29,34,36,39,41,47,52],am6_dev_oldi_tx_core_main_0:[28,29,39,40,41,52],am6_dev_pbist0:[28,29,39,40,41,52],am6_dev_pbist1:[28,29,39,40,41,52],am6_dev_pcie0:[28,29,33,36,39,40,41,46,52],am6_dev_pcie1:[28,29,33,36,39,40,41,46,52],am6_dev_pdma0:[28,29,39,40,41,52],am6_dev_pdma1:[28,29,32,36,39,40,41,52],am6_dev_pdma_debug0:[28,29,39,40,41,52],am6_dev_pll_mmr0:[28,29,39,40,41,52],am6_dev_pllctrl0:[28,29,39,40,41,52],am6_dev_pru_icssg0:[28,29,32,33,36,39,40,41,45,46,52],am6_dev_pru_icssg1:[28,29,32,33,36,39,40,41,45,46,52],am6_dev_pru_icssg2:[28,29,32,33,36,39,40,41,45,46,52],am6_dev_psc0:[28,29,39,40,41,52],am6_dev_psramecc0:[28,29,39,40,41,52],am6_dev_rti0:[28,29,39,40,41,52],am6_dev_rti1:[28,29,39,40,41,52],am6_dev_rti2:[28,29,39,40,41,52],am6_dev_rti3:[28,29,39,40,41,52],am6_dev_sa2_ul0:[28,29,33,39,40,41,46,52],am6_dev_serdes0:[28,29,39,40,41,52],am6_dev_serdes1:[28,29,39,40,41,52],am6_dev_stm0:[28,29,39,40,41,52],am6_dev_timer0:[28,29,33,39,40,41,46,52],am6_dev_timer10:[28,29,33,39,40,41,46,52],am6_dev_timer11:[28,29,33,39,40,41,46,52],am6_dev_timer1:[28,29,33,39,40,41,46,52],am6_dev_timer2:[28,29,33,39,40,41,46,52],am6_dev_timer3:[28,29,33,39,40,41,46,52],am6_dev_timer4:[28,29,33,39,40,41,46,52],am6_dev_timer5:[28,29,33,39,40,41,46,52],am6_dev_timer6:[28,29,33,39,40,41,46,52],am6_dev_timer7:[28,29,33,39,40,41,46,52],am6_dev_timer8:[28,29,33,39,40,41,46,52],am6_dev_timer9:[28,29,33,39,40,41,46,52],am6_dev_timesync_intrtr0:[28,29,39,40,41,52],am6_dev_uart0:[28,29,33,39,40,41,46,52],am6_dev_uart1:[28,29,33,39,40,41,46,52],am6_dev_uart2:[28,29,33,39,40,41,46,52],am6_dev_usb3ss0:[28,29,33,39,40,41,46,52],am6_dev_usb3ss1:[28,29,33,39,40,41,46,52],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[29,39,41,52],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[29,39,41,52],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[29,39,41,52],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[29,39,41,52],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[29,39,41,52],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[29,39,41,52],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[29,39,41,52],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[29,39,41,52],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[29,39,41,52],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[29,39,41,52],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[29,39,41,52],am6_dev_wkup_cbass0:[28,29,39,40,41,52],am6_dev_wkup_cbass_fw0:[28,29,39,40,41,52],am6_dev_wkup_ctrl_mmr0:[28,29,39,40,41,52],am6_dev_wkup_dmsc0:[29,39,40,41,52],am6_dev_wkup_dmsc0_cortex_m3_0:[28,29,32,36,39,41,52],am6_dev_wkup_ecc_aggr0:[28,29,39,40,41,52],am6_dev_wkup_esm0:[28,29,32,36,39,40,41,52],am6_dev_wkup_gpio0:[28,29,33,39,40,41,46,52],am6_dev_wkup_gpiomux_intrtr0:[28,29,39,40,41,52],am6_dev_wkup_i2c0:[28,29,39,40,41,52],am6_dev_wkup_pllctrl0:[28,29,39,40,41,52],am6_dev_wkup_psc0:[28,29,39,40,41,52],am6_dev_wkup_uart0:[28,29,39,40,41,52],am6_dev_wkup_vtm0:[28,29,39,40,41,52],am6x:0,among:4,amongst:23,amount:[20,27],ani:[0,4,6,7,9,10,11,12,16,20,22,23,24,27,66,67],anoth:[0,4,5,12,15,23,27,34,47,60,67],anti:20,api:[0,1,3,7,8,9,10,11,13,16,19,20,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,71],append:[4,20,23,68,70],appli:[4,7,12,14,19,20,70],applic:[2,4,7,9,10,11,12,15,18,19,20,21,23,34,47,60,66,67,68],approach:[0,68],appropri:[4,5,12,70],aqcmpintr_level:33,arbitrari:27,arch32:12,architectur:[7,21,23,66],area:[24,42,67],argument:65,arm:[0,27],arrai:[11,14,17,20,22,23,32,34,45,47,58,60,65,67],ascend:23,asn1:20,asn:20,assert:[5,19],assign:[8,10,11,15,21,27,31,32,34,44,45,47,53,58,60,67],associ:[15,19,21,22,28,40,54,65],assum:[7,8,10,11,65],assumpt:65,assur:23,asymmetr:[3,18,68,69,71],atcm:12,atcm_en:12,attack:12,attempt:[4,5,7,10,12,19,23,27,66],attribut:[20,23],atyp:[23,27],auth_in_plac:20,authent:[0,16,20,22,24,68],authenticate_and_start_imag:12,authinplac:20,automat:[2,4,17,19],avail:[1,2,4,11,14,16,17,18,19,22,23,24,27,65,67,71],availail:13,avoid:12,back:[0,2,8,9,10,14,16,21,31,44,57],backward:[4,23],bad:27,bad_devic:27,base:[4,5,7,9,10,11,12,15,19,20,21,27,34,47,60,67],baseport:21,basic:[12,20],basicconstraint:20,bc_lvl:33,bcfg:20,bcfg_hash:20,becaus:[10,19,23,66],becom:67,been:[0,4,7,14,16,19,23,27,67],befor:[0,4,9,12,17,19,20,21,27,65,68,70],begin:[2,11,20],behavior:[2,5],behind:23,being:[0,4,5,11,12,20,21,22,66],belong:[4,27],below:[12,15,19,20,21,23,24,27,30,43,45,46,56,65,67,68,70],ber:20,best:[4,65],better:[4,12],between:[0,5,7,10,12,19,23,32,33,45,46,58,59],beyond:[0,11,23],big:20,bigint_len:65,biginteg:65,binari:[12,16,20,68,69,71],bit:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,27,36,42,49,62,65,66,67],bitfield:[7,8,9,10,11,20,23,66],blob:[0,16,20,21,23,68],block:[0,4,5,11,17,20,23,65],block_everyon:[30,43,56],bmpk:20,board0:4,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,26,27,28,29,30,31,32,33,34,35,37,38,39,40,41,42,43,44,45,46,47,48,50,51,52,53,54,55,56,57,58,59,60,61,63,64,65,66,67,69,70,71],boardcfg:[20,22,23,24,30,43,56,68],boardcfg_abi_maj:21,boardcfg_abi_min:21,boardcfg_abi_rev:[21,24],boardcfg_cfg:21,boardcfg_dbg_cfg:27,boardcfg_devgrp:21,boardcfg_max_main_host_count:21,boardcfg_max_mcu_host_count:21,boardcfg_msmc:2,boardcfg_pm_devgrp:22,boardcfg_pm_siz:22,boardcfg_pmp_high:22,boardcfg_pmp_low:22,boardcfg_rm_devgrp:23,boardcfg_rm_siz:23,boardcfg_rmp_high:23,boardcfg_rmp_low:23,boardcfg_sec:24,boardcfg_security_devgrp:24,boardcfg_security_s:24,boardcfg_securityp_high:24,boardcfg_securityp_low:24,boardcfg_siz:21,boardcfg_subhdr:21,boardcfghash:[20,68],boardcfgp_high:21,boardcfgp_low:21,boardconfig:[27,66],bodi:68,boot:[2,3,17,18,21,22,23,24,27,30,31,39,43,44,52,56,57,64,66,67,69,71],boot_seq:20,bootcor:20,bootcoreopts_clr:20,bootcoreopts_set:20,bootload:[2,66],bootvector:12,bootvector_hi:12,bootvector_lo:12,both:[0,4,9,20,21,22,23,24,65,68],boundari:[0,10,23],bp_init_complet:27,brief:[1,71],bring:[66,70],broadcast:23,btcm:12,btcm_en:12,buffer:[11,17,20,21],build:[27,37,50],built:[27,65],burst:[11,27],bus:[10,11,12,23],bus_access_err:46,bus_aqcmpintr_level:46,bus_bc_lvl:46,bus_cpts0_comp:46,bus_cpts0_genf0:46,bus_cpts0_genf1:46,bus_cpts0_genf2:46,bus_cpts0_genf3:46,bus_cpts0_genf4:46,bus_cpts0_genf5:46,bus_cpts0_sync:46,bus_cpts_comp:46,bus_cpts_genf0:46,bus_cpts_genf1:46,bus_cpts_sync:46,bus_ctm_level:46,bus_ddrss_v2h_other_err_lvl:46,bus_dispc_intr_req_0:46,bus_dispc_intr_req_1:46,bus_ecap_int:46,bus_elm_porocpsinterrupt_lvl:46,bus_emmcsdss_intr:46,bus_epwm_etint:46,bus_epwm_tripzint:46,bus_eqep_int:46,bus_exp_intr:46,bus_gpio:46,bus_gpio_bank:46,bus_gpmc_sinterrupt:46,bus_gpu_irq:46,bus_i00_lvl:46,bus_i01_lvl:46,bus_i02_lvl:46,bus_i03_lvl:46,bus_i04_lvl:46,bus_i05_lvl:46,bus_i06_lvl:46,bus_i07_lvl:46,bus_i08_lvl:46,bus_i09_lvl:46,bus_i10_lvl:46,bus_i11_lvl:46,bus_i12_lvl:46,bus_i13_lvl:46,bus_i14_lvl:46,bus_i15_lvl:46,bus_init_err:46,bus_int_cal_l:46,bus_int_lvdsrx1_p:46,bus_int_lvdsrx2_p:46,bus_int_lvdsrx3_p:46,bus_int_lvdsrx4_p:46,bus_intr_64:[38,51],bus_intr_65:[38,51],bus_intr_66:[38,51],bus_intr_67:[38,51],bus_intr_done_level:46,bus_intr_pend:46,bus_intr_spi:46,bus_lpsc_main_debug_err_intr:46,bus_lpsc_main_infra_err_intr:46,bus_lpsc_per_common_err_intr:46,bus_misc_lvl:46,bus_otg_lvl:46,bus_pcie0_pend:46,bus_pcie10_pend:46,bus_pcie11_pend:46,bus_pcie12_pend:46,bus_pcie13_pend:46,bus_pcie14_pend:46,bus_pcie1_pend:46,bus_pcie2_pend:46,bus_pcie3_pend:46,bus_pcie4_pend:46,bus_pcie5_pend:46,bus_pcie6_pend:46,bus_pcie7_pend:46,bus_pcie8_pend:46,bus_pcie9_pend:46,bus_pcie_cpts_comp:46,bus_pcie_cpts_genf0:46,bus_pcie_cpts_hw1_push:46,bus_pcie_cpts_pend:46,bus_pcie_cpts_sync:46,bus_pme_gen_lvl:46,bus_pointrpend:46,bus_pr1_edc0_sync0_out:46,bus_pr1_edc0_sync1_out:46,bus_pr1_edc1_sync0_out:46,bus_pr1_edc1_sync1_out:46,bus_pr1_host_intr_pend:46,bus_pr1_host_intr_req:46,bus_pr1_iep0_cmp_intr_req:46,bus_pr1_iep1_cmp_intr_req:46,bus_pr1_rx_sof_intr_req:46,bus_pr1_tx_sof_intr_req:46,bus_rec_intr_pend:46,bus_sa_ul_pka:46,bus_sa_ul_trng:46,bus_spi_64:[38,51],bus_spi_65:[38,51],bus_spi_66:[38,51],bus_spi_67:[38,51],bus_spi_68:[38,51],bus_spi_69:[38,51],bus_spi_70:[38,51],bus_spi_71:[38,51],bus_spi_72:[38,51],bus_spi_73:[38,51],bus_spi_74:[38,51],bus_spi_75:[38,51],bus_spi_76:[38,51],bus_spi_77:[38,51],bus_spi_78:[38,51],bus_spi_79:[38,51],bus_target_err:46,bus_usart_irq:46,bus_xmit_intr_pend:46,bytelen:65,c66:12,c66_event_in_sync_4:63,c66_event_in_sync_5:63,c66_event_in_sync_6:63,c66_event_in_sync_7:63,c66ss0_core0:[61,63],c66ss0_introuter0:58,c66ss1_core0:[61,63],c66ss1_introuter0:58,c6x_0:57,c6x_0_0:[57,63],c6x_0_1:[57,63],c6x_1:57,c6x_1_0:[57,63],c6x_1_1:[57,63],c71ss0:61,c7x:57,c7x_0:[57,63],c7x_1:[57,63],cach:[2,21,30,43,56],cal0:47,cal0_rx:34,calc_val:0,calcul:[10,18,65,68,70],call:[4,12,22,66,68],can:[0,4,5,7,9,10,11,12,15,19,21,22,23,24,27,28,29,30,40,41,43,49,54,55,56,65,66,67],cannot:[10,11,12,19,23,31,32,34,44,45,47,58,60],canon:20,capabl:[0,4,7,9,22,23,24,33,45,46,59,66],capac:[47,49],care:[22,66,68],carefulli:5,carri:67,categori:67,caus:[2,23,65],cba_permission_0:[30,43,56],cba_permission_1:[30,43,56],cba_permission_2:[30,43,56],cba_permission_x:[30,43,56],cbc:[20,68,70],ccdc_intr_pend:59,ceil:65,center:2,central:0,cer:20,cert_key_flags_cust_ssk:20,cert_key_flags_kek:20,certain:[0,4,5],certif:[3,12,16,18,19,70],certificate_address_hi:12,certificate_address_lo:12,cfg:[10,11,12,22,23,24],challeng:0,chang:[4,7,11,16,27,68,70],channel:[7,8,9,10,15,21,23,27,33,46,49,59],chapter:[4,5,7,8,9,10,11,12,14,15,16,17,18,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,67,71],check:[10,11,12,19,20,21,23,24,66],chip:68,choic:21,choos:[0,28,40,54,65,66,68,70],chose:0,chosen:[0,65,68,70],cipher_hi:13,cipher_lo:13,ciphertext:[13,65],claim:[5,12],cleanup:12,clear:[7,9,12,19,20,27],clk32:4,clk:[4,27],clk_gate:12,clk_stop:12,clock:[3,12,22,27,53],clock_dis:27,clock_en:27,clock_set_par:27,clock_set_r:27,close:[4,19],closest:4,cluster:[12,35,48,61],cmpevent_intrtr0:[32,58],cnt:10,code:[0,12,27],coher:[12,21,23],cold:67,com:20,combin:[7,10,19,20,23,30,43,56],come:[27,68],command:[3,4,16,18],common:[11,13,14,15,16,18,23,27,47,49],commun:[0,2,19,22,38,51,63,66],compact:[21,27],compar:[20,45,49,66,67,68],comparison:11,compat:[21,23],compatibl:0,complet:[0,5,7,10,11,12,13,16,19,21,22,23,24,27,65,66,70],complex:[0,70],complianc:5,compliant:17,complic:12,compon:[2,13],comprehend:27,compris:0,comput:[31,44,57],compute_cluster0_clec:63,compute_cluster0_gic500ss:63,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:61,compute_cluster_msmc0:[35,48],concept:[12,66],concern:66,condit:[0,12],config:[2,9,12,15,27,49,66],config_flags_1:12,config_flags_1_clear:12,config_flags_1_set:12,config_security_keystore_s:[16,37,50],configflags_clr:20,configflags_set:20,configur:[0,1,2,3,6,7,13,14,16,17,18,19,26,28,29,30,31,32,33,34,35,37,38,39,40,41,42,43,44,45,46,47,48,50,51,52,53,54,55,56,57,58,59,60,61,63,64,65,66,69,70,71],confirm:[4,12],confirugr:[37,50],conform:23,confus:[35,48,61,66],conjunct:[5,12],connect:4,consecut:12,consid:[0,2,7,8,10,11,12,23],consider:27,consist:[2,4,5,6,12,21,22,23,24],consol:27,constant:11,constraint:12,consum:23,contact:[16,67],contain:[0,2,4,5,6,7,9,10,11,12,17,18,19,20,21,22,23,24,65,67],content:[2,13,15,20,23,27,65],context:[0,5,31,44,57,67],context_loss_count:5,contigu:[11,23],continu:[12,22,23],control:[1,7,8,11,15,19,20,21,23,24,27,28,31,32,39,40,44,45,49,52,54,57,58,64,66,71],control_flags_1:12,control_flags_1_clear:12,control_flags_1_set:12,conveni:66,convent:27,convert:10,copi:[11,16,20,23,65],core:[0,2,12,20,24,27,45,49,67,70],core_halt:12,coredbgen:20,coredbgsecen:20,corepac:12,correct:[11,12],correctli:0,correspond:[0,7,8,10,11,12,28,30,40,43,54,56,65,66,68],corrupt:21,cortex:[31,44,57],could:[12,16,21,23,66,67],count:[9,10,11,27,47,67],counter:[5,10,49,68],coupl:17,cover:[8,9,10],cpsw0:47,cpts0_comp:[33,59],cpts0_genf0:[33,59],cpts0_genf1:[33,59],cpts0_genf2:[33,59],cpts0_genf3:[33,59],cpts0_genf4:[33,59],cpts0_genf5:[33,59],cpts0_sync:33,cpts_comp:[33,59],cpts_genf0:[33,59],cpts_genf1:[33,59],cpts_sync:[33,59],cpu:12,creat:[2,4,5,6,12,21,22,23,24,65,68],credenti:[0,10],credit:[9,11,21,27],criteria:23,critic:[0,2,12,39,52,64,66],crypto:0,cryptograph:65,cryptographi:65,csi_err_irq:59,csi_interrupt:59,csi_irq:59,csi_level:59,ctm_level:33,cumul:23,current:[2,4,5,12,14,15,16,17,20,21,22,23,27],current_st:[4,5],curv:65,custom:[4,19,20,21,23,67],dalla:20,data0_v:10,data1_v:10,data:[0,8,10,11,12,13,16,17,20,66,67,71],data_block:65,data_block_bigint:65,data_hi:13,data_lo:13,dbg_en:12,dbg_niden:12,dbg_spiden:12,dbg_spniden:12,ddrss_control:59,ddrss_hs_phy_global_error:59,ddrss_pll_freq_change_req:59,ddrss_v2a_other_err_lvl:59,ddrss_v2h_other_err_lvl:33,deal:[66,67],debug:[3,12,19,30,43,47,56,66],debug_cert_addr:18,debug_cfg:21,debug_core_sel:20,debug_dis:20,debug_ful:20,debug_preserv:20,debug_priv_level:20,debug_publ:20,debug_public_us:20,debug_secure_us:20,debugctrl:20,debugg:19,debugss:19,debugtyp:20,debuguid:20,decis:20,decod:[20,27],decoupl:10,decrypt:[0,20,67,68,70],dedic:21,deepest:0,defer:[22,24,27],defin:[0,7,8,9,10,11,15,16,20,21,22,23,24,27,28,29,31,37,40,41,44,50,54,55,65,66,68],definit:[0,21,23],delai:[12,19],delay_before_iteration_loop_start_u:12,delay_per_iteration_u:12,deliveri:67,demand:21,dep:27,depend:[5,12,19,20,22,23,24,27,66,67],depth:[11,66],der:20,deriv:[30,43,56],describ:[0,2,4,5,6,7,10,11,13,16,18,19,20,21,23,24,27,28,34,40,47,54,60,65,67,68,70],descript:[0,2,3,4,5,6,19,20,21,22,23,24,28,40,53,54,66,67],descriptor:[11,27],design:[2,4,16,27,33,59],desir:[0,4,5,12,22,65,66,68],destaddr:20,destin:[0,7,9,11,20,27,33,46,53,59],detail:[0,12,16,27,30,43,56,65,66,67],detect:[23,32,34,45,47,58,60,66],determin:[4,5,20,70],determinist:17,dev:27,dev_a72ss0_cluster_clk:54,dev_a72ss0_core0_arm_clk_clk:54,dev_a72ss0_core0_msmc_clk:54,dev_a72ss0_core0_pll_ctrl_clk:54,dev_a72ss0_core1_arm_clk_clk:54,dev_aasrc0_rx0_sync_0:54,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_rx1_sync_0:54,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_rx2_sync_0:54,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_rx3_sync_0:54,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_sys_clk:54,dev_aasrc0_tx0_sync_0:54,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:54,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_tx1_sync_0:54,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:54,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_tx2_sync_0:54,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:54,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_tx3_sync_0:54,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:54,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:54,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out:54,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:54,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:54,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:54,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:54,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:54,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:54,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:54,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:54,dev_aasrc0_vbusp_clk:54,dev_atl0_atl_clk:54,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:54,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:54,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:54,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:54,dev_atl0_atl_io_port_atclk_out_0:54,dev_atl0_atl_io_port_atclk_out_1:54,dev_atl0_atl_io_port_atclk_out_2:54,dev_atl0_atl_io_port_atclk_out_3:54,dev_atl0_vbus_clk:54,dev_board0_audio_ext_refclk0_in:54,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:54,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk0_out:54,dev_board0_audio_ext_refclk1_in:54,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:54,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk1_out:54,dev_board0_audio_ext_refclk2_in:54,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:54,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk2_out:54,dev_board0_audio_ext_refclk3_in:54,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:54,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:54,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:54,dev_board0_audio_ext_refclk3_out:54,dev_board0_bus_ccdc0_pclk_out:[28,40],dev_board0_bus_cpts_rft_clk_out:[28,40],dev_board0_bus_dss0extpclkin_out:[28,40],dev_board0_bus_dss0pclk_in:[28,40],dev_board0_bus_ext_refclk1_out:[28,40],dev_board0_bus_gpmcclk_out:[28,40],dev_board0_bus_mcasp0aclkr_out:[28,40],dev_board0_bus_mcasp0aclkx_out:[28,40],dev_board0_bus_mcasp0ahclkr_out:[28,40],dev_board0_bus_mcasp0ahclkx_out:[28,40],dev_board0_bus_mcasp1aclkr_out:[28,40],dev_board0_bus_mcasp1aclkx_out:[28,40],dev_board0_bus_mcasp1ahclkr_out:[28,40],dev_board0_bus_mcasp1ahclkx_out:[28,40],dev_board0_bus_mcasp2aclkr_out:[28,40],dev_board0_bus_mcasp2aclkx_out:[28,40],dev_board0_bus_mcasp2ahclkr_out:[28,40],dev_board0_bus_mcasp2ahclkx_out:[28,40],dev_board0_bus_mcu_clkout_in:[28,40],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[28,40],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,40],dev_board0_bus_mcu_cpts_rft_clk_out:[28,40],dev_board0_bus_mcu_ext_refclk0_out:[28,40],dev_board0_bus_mcu_hyperbus_clk_in:40,dev_board0_bus_mcu_hyperbus_nclk_in:40,dev_board0_bus_mcu_obsclk_in:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[28,40],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_board0_bus_mcu_ospi0clk_in:[28,40],dev_board0_bus_mcu_ospi0dqs_out:[28,40],dev_board0_bus_mcu_ospi0lbclko_in:[28,40],dev_board0_bus_mcu_ospi1clk_in:[28,40],dev_board0_bus_mcu_ospi1dqs_out:[28,40],dev_board0_bus_mcu_ospi1lbclko_in:[28,40],dev_board0_bus_mcu_rgmii1_rclk_out:[28,40],dev_board0_bus_mcu_rgmii1_tclk_out:[28,40],dev_board0_bus_mcu_rmii1_refclk_out:[28,40],dev_board0_bus_mcu_scl0_in:40,dev_board0_bus_mcu_spi0clk_out:[28,40],dev_board0_bus_mcu_spi1clk_out:[28,40],dev_board0_bus_mcu_sysclkout_in:[28,40],dev_board0_bus_obsclk_in:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[28,40],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[28,40],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_board0_bus_pcie1refclkm_out:40,dev_board0_bus_pcie1refclkp_out:40,dev_board0_bus_prg0_rgmii1_rclk_out:[28,40],dev_board0_bus_prg0_rgmii1_tclk_in:40,dev_board0_bus_prg0_rgmii1_tclk_out:28,dev_board0_bus_prg0_rgmii2_rclk_out:[28,40],dev_board0_bus_prg0_rgmii2_tclk_in:40,dev_board0_bus_prg0_rgmii2_tclk_out:28,dev_board0_bus_prg1_rgmii1_rclk_out:[28,40],dev_board0_bus_prg1_rgmii1_tclk_in:40,dev_board0_bus_prg1_rgmii1_tclk_out:28,dev_board0_bus_prg1_rgmii2_rclk_out:[28,40],dev_board0_bus_prg1_rgmii2_tclk_out:28,dev_board0_bus_prg2_rgmii1_rclk_out:[28,40],dev_board0_bus_prg2_rgmii1_tclk_in:40,dev_board0_bus_prg2_rgmii1_tclk_out:28,dev_board0_bus_prg2_rgmii2_rclk_out:[28,40],dev_board0_bus_prg2_rgmii2_tclk_in:40,dev_board0_bus_prg2_rgmii2_tclk_out:28,dev_board0_bus_refclk0m_in:40,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:40,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:40,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:40,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:40,dev_board0_bus_refclk0p_in:[28,40],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,40],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,40],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[28,40],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_board0_bus_refclk1m_in:40,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:40,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:40,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:40,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:40,dev_board0_bus_refclk1p_in:[28,40],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,40],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,40],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[28,40],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_board0_bus_scl0_in:40,dev_board0_bus_scl1_in:40,dev_board0_bus_scl2_in:40,dev_board0_bus_scl3_in:40,dev_board0_bus_spi0clk_out:[28,40],dev_board0_bus_spi1clk_out:[28,40],dev_board0_bus_spi2clk_out:[28,40],dev_board0_bus_spi3clk_out:[28,40],dev_board0_bus_sysclkout_in:[28,40],dev_board0_bus_usb0refclkm_out:40,dev_board0_bus_usb0refclkp_out:40,dev_board0_bus_wkup_scl0_in:40,dev_board0_bus_wkup_tck_out:[28,40],dev_board0_clkout_in:54,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:54,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:54,dev_board0_cpts0_rft_clk_out:54,dev_board0_ddr0_ck0_in:54,dev_board0_ddr0_ck0_n_in:54,dev_board0_dsi_txclkn_in:54,dev_board0_dsi_txclkp_in:54,dev_board0_ext_refclk1_out:54,dev_board0_gpmc0_clk_in:54,dev_board0_gpmc0_clk_out:54,dev_board0_gpmc0_fclk_mux_in:54,dev_board0_hfosc1_clk_out:[28,40,54],dev_board0_i2c0_scl_out:54,dev_board0_i2c1_scl_out:54,dev_board0_i2c2_scl_out:54,dev_board0_i2c3_scl_out:54,dev_board0_i2c4_scl_out:54,dev_board0_i2c5_scl_out:54,dev_board0_i2c6_scl_out:54,dev_board0_i3c0_scl_in:54,dev_board0_i3c0_scl_out:54,dev_board0_led_clk_out:54,dev_board0_mcasp0_aclkr_in:54,dev_board0_mcasp0_aclkr_out:54,dev_board0_mcasp0_aclkx_in:54,dev_board0_mcasp0_aclkx_out:54,dev_board0_mcasp0_afsr_out:54,dev_board0_mcasp0_afsx_out:54,dev_board0_mcasp10_aclkr_in:54,dev_board0_mcasp10_aclkr_out:54,dev_board0_mcasp10_aclkx_in:54,dev_board0_mcasp10_aclkx_out:54,dev_board0_mcasp10_afsr_out:54,dev_board0_mcasp10_afsx_out:54,dev_board0_mcasp11_aclkr_in:54,dev_board0_mcasp11_aclkr_out:54,dev_board0_mcasp11_aclkx_in:54,dev_board0_mcasp11_aclkx_out:54,dev_board0_mcasp11_afsr_out:54,dev_board0_mcasp11_afsx_out:54,dev_board0_mcasp1_aclkr_in:54,dev_board0_mcasp1_aclkr_out:54,dev_board0_mcasp1_aclkx_in:54,dev_board0_mcasp1_aclkx_out:54,dev_board0_mcasp1_afsr_out:54,dev_board0_mcasp1_afsx_out:54,dev_board0_mcasp2_aclkr_in:54,dev_board0_mcasp2_aclkr_out:54,dev_board0_mcasp2_aclkx_in:54,dev_board0_mcasp2_aclkx_out:54,dev_board0_mcasp2_afsr_out:54,dev_board0_mcasp2_afsx_out:54,dev_board0_mcasp3_aclkr_in:54,dev_board0_mcasp3_aclkr_out:54,dev_board0_mcasp3_aclkx_in:54,dev_board0_mcasp3_aclkx_out:54,dev_board0_mcasp3_afsr_out:54,dev_board0_mcasp3_afsx_out:54,dev_board0_mcasp4_aclkr_in:54,dev_board0_mcasp4_aclkr_out:54,dev_board0_mcasp4_aclkx_in:54,dev_board0_mcasp4_aclkx_out:54,dev_board0_mcasp4_afsr_out:54,dev_board0_mcasp4_afsx_out:54,dev_board0_mcasp5_aclkr_in:54,dev_board0_mcasp5_aclkr_out:54,dev_board0_mcasp5_aclkx_in:54,dev_board0_mcasp5_aclkx_out:54,dev_board0_mcasp5_afsr_out:54,dev_board0_mcasp5_afsx_out:54,dev_board0_mcasp6_aclkr_in:54,dev_board0_mcasp6_aclkr_out:54,dev_board0_mcasp6_aclkx_in:54,dev_board0_mcasp6_aclkx_out:54,dev_board0_mcasp6_afsr_out:54,dev_board0_mcasp6_afsx_out:54,dev_board0_mcasp7_aclkr_in:54,dev_board0_mcasp7_aclkr_out:54,dev_board0_mcasp7_aclkx_in:54,dev_board0_mcasp7_aclkx_out:54,dev_board0_mcasp7_afsr_out:54,dev_board0_mcasp7_afsx_out:54,dev_board0_mcasp8_aclkr_in:54,dev_board0_mcasp8_aclkr_out:54,dev_board0_mcasp8_aclkx_in:54,dev_board0_mcasp8_aclkx_out:54,dev_board0_mcasp8_afsr_out:54,dev_board0_mcasp8_afsx_out:54,dev_board0_mcasp9_aclkr_in:54,dev_board0_mcasp9_aclkr_out:54,dev_board0_mcasp9_aclkx_in:54,dev_board0_mcasp9_aclkx_out:54,dev_board0_mcasp9_afsr_out:54,dev_board0_mcasp9_afsx_out:54,dev_board0_mcu_clkout0_in:54,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk4:54,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk9:54,dev_board0_mcu_cpts0_rft_clk_out:54,dev_board0_mcu_ext_refclk0_out:54,dev_board0_mcu_hyperbus0_ck_in:54,dev_board0_mcu_hyperbus0_ckn_in:54,dev_board0_mcu_i2c0_scl_in:54,dev_board0_mcu_i2c0_scl_out:54,dev_board0_mcu_i2c1_scl_out:54,dev_board0_mcu_i3c0_scl_in:54,dev_board0_mcu_i3c0_scl_out:54,dev_board0_mcu_i3c1_scl_in:54,dev_board0_mcu_i3c1_scl_out:54,dev_board0_mcu_mdio0_mdc_in:54,dev_board0_mcu_obsclk0_in:54,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:54,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:54,dev_board0_mcu_ospi0_clk_in:54,dev_board0_mcu_ospi0_dqs_out:54,dev_board0_mcu_ospi0_lbclko_in:54,dev_board0_mcu_ospi1_clk_in:54,dev_board0_mcu_ospi1_dqs_out:54,dev_board0_mcu_ospi1_lbclko_in:54,dev_board0_mcu_rgmii1_rxc_out:54,dev_board0_mcu_rgmii1_txc_in:54,dev_board0_mcu_rgmii1_txc_out:54,dev_board0_mcu_rmii1_ref_clk_out:54,dev_board0_mcu_spi0_clk_in:54,dev_board0_mcu_spi1_clk_in:54,dev_board0_mcu_sysclkout0_in:54,dev_board0_mdio0_mdc_in:54,dev_board0_mlb0_mlbclk_out:54,dev_board0_mlb0_mlbcp_out:54,dev_board0_mmc0_clk_in:54,dev_board0_mmc1_clk_in:54,dev_board0_mmc2_clk_in:54,dev_board0_obsclk0_in:54,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:54,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:54,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:54,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:54,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:54,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:54,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:54,dev_board0_obsclk1_in:54,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk3:54,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk7:54,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk3:54,dev_board0_pcie_refclk0n_out:54,dev_board0_pcie_refclk0p_out:54,dev_board0_pcie_refclk1n_out:54,dev_board0_pcie_refclk1p_out:54,dev_board0_pcie_refclk2n_out:54,dev_board0_pcie_refclk2p_out:54,dev_board0_pcie_refclk3n_out:54,dev_board0_pcie_refclk3p_out:54,dev_board0_prg0_mdio0_mdc_in:54,dev_board0_prg0_rgmii1_rxc_out:54,dev_board0_prg0_rgmii1_txc_in:54,dev_board0_prg0_rgmii1_txc_out:54,dev_board0_prg0_rgmii2_rxc_out:54,dev_board0_prg0_rgmii2_txc_in:54,dev_board0_prg0_rgmii2_txc_out:54,dev_board0_prg1_mdio0_mdc_in:54,dev_board0_prg1_rgmii1_rxc_out:54,dev_board0_prg1_rgmii1_txc_in:54,dev_board0_prg1_rgmii1_txc_out:54,dev_board0_prg1_rgmii2_rxc_out:54,dev_board0_prg1_rgmii2_txc_in:54,dev_board0_prg1_rgmii2_txc_out:54,dev_board0_rgmii3_rxc_out:54,dev_board0_rgmii4_rxc_out:54,dev_board0_rgmii5_rxc_out:54,dev_board0_rgmii6_rxc_out:54,dev_board0_rgmii7_rxc_out:54,dev_board0_rgmii8_rxc_out:54,dev_board0_rmii_ref_clk_out:54,dev_board0_spi0_clk_in:54,dev_board0_spi1_clk_in:54,dev_board0_spi2_clk_in:54,dev_board0_spi3_clk_in:54,dev_board0_spi5_clk_in:54,dev_board0_spi6_clk_in:54,dev_board0_spi7_clk_in:54,dev_board0_sysclkout0_in:54,dev_board0_tck_out:54,dev_board0_trc_clk_in:54,dev_board0_ufs0_ref_clk_in:54,dev_board0_vout1_extpclkin_out:54,dev_board0_vout1_pclk_in:54,dev_board0_vout2_extpclkin_out:54,dev_board0_vout2_pclk_in:54,dev_board0_vpfe0_pclk_out:54,dev_board0_wkup_i2c0_scl_in:54,dev_board0_wkup_i2c0_scl_out:54,dev_c66ss0_core0_gem_clk2_out_clk:54,dev_c66ss0_core0_gem_pbist_rom_clk:54,dev_c66ss0_core0_gem_trc_clk:54,dev_c66ss0_introuter0_intr_clk:54,dev_c66ss1_core0_gem_clk2_out_clk:54,dev_c66ss1_core0_gem_pbist_rom_clk:54,dev_c66ss1_core0_gem_trc_clk:54,dev_c66ss1_introuter0_intr_clk:54,dev_c71ss0_c7x_clk:54,dev_c71ss0_mma_mma_clk:54,dev_c71ss0_mma_pll_ctrl_clk:54,dev_c71ss0_pll_ctrl_clk:54,dev_cal0_bus_clk:[28,40],dev_cal0_bus_cp_c_clk:[28,40],dev_cbass0_bus_main_sysclk0_2_clk:[28,40],dev_cbass0_bus_main_sysclk0_4_clk:[28,40],dev_cbass_debug0_bus_main_sysclk0_2_clk:[28,40],dev_cbass_debug0_bus_main_sysclk0_4_clk:[28,40],dev_cbass_fw0_bus_main_sysclk0_2_clk:[28,40],dev_cbass_fw0_bus_main_sysclk0_4_clk:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,40],dev_cbass_infra0_bus_main_sysclk0_2_clk:[28,40],dev_cbass_infra0_bus_main_sysclk0_4_clk:[28,40],dev_ccdebugss0_bus_atb0_clk:[28,40],dev_ccdebugss0_bus_atb1_clk:[28,40],dev_ccdebugss0_bus_cfg_clk:[28,40],dev_ccdebugss0_bus_dbg_clk:[28,40],dev_ccdebugss0_bus_sys_clk:[28,40],dev_cmpevent_intrtr0_bus_intr_clk:[28,40],dev_cmpevent_intrtr0_intr_clk:54,dev_compute_cluster0_cfg_wrap_clk4_clk:54,dev_compute_cluster0_clec_clk1_clk:54,dev_compute_cluster0_clec_clk4_clk:54,dev_compute_cluster0_core_core_clk1_clk:54,dev_compute_cluster0_core_core_psil_leaf_clk:54,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:54,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:54,dev_compute_cluster0_debug_wrap_clk1_clk_clk:54,dev_compute_cluster0_debug_wrap_clk2_clk_clk:54,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:54,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:54,dev_compute_cluster0_gic500ss_vclk_clk:54,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:54,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:54,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:54,dev_compute_cluster_a53_0_bus_arm0_clk:[28,40],dev_compute_cluster_a53_1_bus_arm0_clk:[28,40],dev_compute_cluster_a53_2_bus_arm1_clk:[28,40],dev_compute_cluster_a53_3_bus_arm1_clk:[28,40],dev_compute_cluster_cpac0_bus_arm0_clk:40,dev_compute_cluster_cpac1_bus_arm1_clk:40,dev_compute_cluster_msmc0_bus_msmc_clk:[28,40],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:40,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:40,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:40,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:40,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:28,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:28,dev_cpsw0_cppi_clk_clk:54,dev_cpsw0_cpts_genf0_0:54,dev_cpsw0_cpts_rft_clk:54,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:54,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:54,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_cpsw0_gmii1_mr_clk:54,dev_cpsw0_gmii1_mt_clk:54,dev_cpsw0_gmii2_mr_clk:54,dev_cpsw0_gmii2_mt_clk:54,dev_cpsw0_gmii3_mr_clk:54,dev_cpsw0_gmii3_mt_clk:54,dev_cpsw0_gmii4_mr_clk:54,dev_cpsw0_gmii4_mt_clk:54,dev_cpsw0_gmii5_mr_clk:54,dev_cpsw0_gmii5_mt_clk:54,dev_cpsw0_gmii6_mr_clk:54,dev_cpsw0_gmii6_mt_clk:54,dev_cpsw0_gmii7_mr_clk:54,dev_cpsw0_gmii7_mt_clk:54,dev_cpsw0_gmii8_mr_clk:54,dev_cpsw0_gmii8_mt_clk:54,dev_cpsw0_gmii_rft_clk:54,dev_cpsw0_mdio_mdclk_o_0:54,dev_cpsw0_rgmii_mhz_250_clk:54,dev_cpsw0_rgmii_mhz_50_clk:54,dev_cpsw0_rgmii_mhz_5_clk:54,dev_cpsw0_rmii_mhz_50_clk:54,dev_cpsw0_serdes1_refclk:54,dev_cpsw0_serdes1_rxclk:54,dev_cpsw0_serdes1_rxfclk:54,dev_cpsw0_serdes1_txclk:54,dev_cpsw0_serdes1_txfclk:54,dev_cpsw0_serdes1_txmclk:54,dev_cpsw0_serdes2_refclk:54,dev_cpsw0_serdes2_rxclk:54,dev_cpsw0_serdes2_rxfclk:54,dev_cpsw0_serdes2_txclk:54,dev_cpsw0_serdes2_txfclk:54,dev_cpsw0_serdes2_txmclk:54,dev_cpsw0_serdes3_refclk:54,dev_cpsw0_serdes3_rxclk:54,dev_cpsw0_serdes3_rxfclk:54,dev_cpsw0_serdes3_txclk:54,dev_cpsw0_serdes3_txfclk:54,dev_cpsw0_serdes3_txmclk:54,dev_cpsw0_serdes4_refclk:54,dev_cpsw0_serdes4_rxclk:54,dev_cpsw0_serdes4_rxfclk:54,dev_cpsw0_serdes4_txclk:54,dev_cpsw0_serdes4_txfclk:54,dev_cpsw0_serdes4_txmclk:54,dev_cpsw0_serdes5_refclk:54,dev_cpsw0_serdes5_rxclk:54,dev_cpsw0_serdes5_rxfclk:54,dev_cpsw0_serdes5_txclk:54,dev_cpsw0_serdes5_txfclk:54,dev_cpsw0_serdes5_txmclk:54,dev_cpsw0_serdes6_refclk:54,dev_cpsw0_serdes6_rxclk:54,dev_cpsw0_serdes6_rxfclk:54,dev_cpsw0_serdes6_txclk:54,dev_cpsw0_serdes6_txfclk:54,dev_cpsw0_serdes6_txmclk:54,dev_cpsw0_serdes7_refclk:54,dev_cpsw0_serdes7_rxclk:54,dev_cpsw0_serdes7_rxfclk:54,dev_cpsw0_serdes7_txclk:54,dev_cpsw0_serdes7_txfclk:54,dev_cpsw0_serdes7_txmclk:54,dev_cpsw0_serdes8_refclk:54,dev_cpsw0_serdes8_rxclk:54,dev_cpsw0_serdes8_rxfclk:54,dev_cpsw0_serdes8_txclk:54,dev_cpsw0_serdes8_txfclk:54,dev_cpsw0_serdes8_txmclk:54,dev_cpt2_aggr0_bus_vclk_clk:[28,40],dev_cpt2_aggr0_vclk_clk:54,dev_cpt2_aggr1_vclk_clk:54,dev_cpt2_aggr2_vclk_clk:54,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[28,40],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[28,40],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[28,40],dev_csi_psilss0_main_clk:54,dev_csi_rx_if0_main_clk_clk:54,dev_csi_rx_if0_ppi_rx_byte_clk:54,dev_csi_rx_if0_vbus_clk_clk:54,dev_csi_rx_if0_vp_clk_clk:54,dev_csi_rx_if1_main_clk_clk:54,dev_csi_rx_if1_ppi_rx_byte_clk:54,dev_csi_rx_if1_vbus_clk_clk:54,dev_csi_rx_if1_vp_clk_clk:54,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:54,dev_csi_tx_if0_esc_clk_clk:54,dev_csi_tx_if0_main_clk_clk:54,dev_csi_tx_if0_vbus_clk_clk:54,dev_ctrl_mmr0_bus_vbusp_clk:[28,40],dev_dcc0_bus_dcc_clksrc0_clk:[28,40],dev_dcc0_bus_dcc_clksrc1_clk:[28,40],dev_dcc0_bus_dcc_clksrc2_clk:[28,40],dev_dcc0_bus_dcc_clksrc3_clk:[28,40],dev_dcc0_bus_dcc_clksrc4_clk:[28,40],dev_dcc0_bus_dcc_clksrc5_clk:[28,40],dev_dcc0_bus_dcc_clksrc6_clk:[28,40],dev_dcc0_bus_dcc_input00_clk:[28,40],dev_dcc0_bus_dcc_input01_clk:[28,40],dev_dcc0_bus_dcc_input02_clk:[28,40],dev_dcc0_bus_dcc_input10_clk:[28,40],dev_dcc0_bus_vbus_clk:[28,40],dev_dcc0_dcc_clksrc0_clk:54,dev_dcc0_dcc_clksrc1_clk:54,dev_dcc0_dcc_clksrc2_clk:54,dev_dcc0_dcc_clksrc3_clk:54,dev_dcc0_dcc_clksrc4_clk:54,dev_dcc0_dcc_clksrc5_clk:54,dev_dcc0_dcc_clksrc6_clk:54,dev_dcc0_dcc_clksrc7_clk:54,dev_dcc0_dcc_input00_clk:54,dev_dcc0_dcc_input01_clk:54,dev_dcc0_dcc_input02_clk:54,dev_dcc0_dcc_input10_clk:54,dev_dcc0_vbus_clk:54,dev_dcc10_dcc_clksrc0_clk:54,dev_dcc10_dcc_clksrc1_clk:54,dev_dcc10_dcc_clksrc2_clk:54,dev_dcc10_dcc_clksrc3_clk:54,dev_dcc10_dcc_clksrc4_clk:54,dev_dcc10_dcc_clksrc5_clk:54,dev_dcc10_dcc_clksrc6_clk:54,dev_dcc10_dcc_clksrc7_clk:54,dev_dcc10_dcc_input00_clk:54,dev_dcc10_dcc_input01_clk:54,dev_dcc10_dcc_input02_clk:54,dev_dcc10_dcc_input10_clk:54,dev_dcc10_vbus_clk:54,dev_dcc11_dcc_clksrc0_clk:54,dev_dcc11_dcc_clksrc1_clk:54,dev_dcc11_dcc_clksrc2_clk:54,dev_dcc11_dcc_clksrc3_clk:54,dev_dcc11_dcc_clksrc4_clk:54,dev_dcc11_dcc_clksrc5_clk:54,dev_dcc11_dcc_clksrc6_clk:54,dev_dcc11_dcc_clksrc7_clk:54,dev_dcc11_dcc_input00_clk:54,dev_dcc11_dcc_input01_clk:54,dev_dcc11_dcc_input02_clk:54,dev_dcc11_dcc_input10_clk:54,dev_dcc11_vbus_clk:54,dev_dcc12_dcc_clksrc0_clk:54,dev_dcc12_dcc_clksrc1_clk:54,dev_dcc12_dcc_clksrc2_clk:54,dev_dcc12_dcc_clksrc3_clk:54,dev_dcc12_dcc_clksrc4_clk:54,dev_dcc12_dcc_clksrc5_clk:54,dev_dcc12_dcc_clksrc6_clk:54,dev_dcc12_dcc_clksrc7_clk:54,dev_dcc12_dcc_input00_clk:54,dev_dcc12_dcc_input01_clk:54,dev_dcc12_dcc_input02_clk:54,dev_dcc12_dcc_input10_clk:54,dev_dcc12_vbus_clk:54,dev_dcc1_bus_dcc_clksrc0_clk:[28,40],dev_dcc1_bus_dcc_clksrc1_clk:[28,40],dev_dcc1_bus_dcc_clksrc2_clk:[28,40],dev_dcc1_bus_dcc_clksrc3_clk:[28,40],dev_dcc1_bus_dcc_clksrc4_clk:[28,40],dev_dcc1_bus_dcc_clksrc5_clk:[28,40],dev_dcc1_bus_dcc_clksrc6_clk:[28,40],dev_dcc1_bus_dcc_clksrc7_clk:[28,40],dev_dcc1_bus_dcc_input00_clk:[28,40],dev_dcc1_bus_dcc_input01_clk:[28,40],dev_dcc1_bus_dcc_input02_clk:[28,40],dev_dcc1_bus_dcc_input10_clk:[28,40],dev_dcc1_bus_vbus_clk:[28,40],dev_dcc1_dcc_clksrc0_clk:54,dev_dcc1_dcc_clksrc1_clk:54,dev_dcc1_dcc_clksrc2_clk:54,dev_dcc1_dcc_clksrc3_clk:54,dev_dcc1_dcc_clksrc4_clk:54,dev_dcc1_dcc_clksrc5_clk:54,dev_dcc1_dcc_clksrc6_clk:54,dev_dcc1_dcc_clksrc7_clk:54,dev_dcc1_dcc_input00_clk:54,dev_dcc1_dcc_input01_clk:54,dev_dcc1_dcc_input02_clk:54,dev_dcc1_dcc_input10_clk:54,dev_dcc1_vbus_clk:54,dev_dcc2_bus_dcc_clksrc0_clk:[28,40],dev_dcc2_bus_dcc_clksrc1_clk:[28,40],dev_dcc2_bus_dcc_clksrc2_clk:[28,40],dev_dcc2_bus_dcc_clksrc3_clk:[28,40],dev_dcc2_bus_dcc_clksrc4_clk:[28,40],dev_dcc2_bus_dcc_clksrc5_clk:[28,40],dev_dcc2_bus_dcc_clksrc6_clk:[28,40],dev_dcc2_bus_dcc_clksrc7_clk:[28,40],dev_dcc2_bus_dcc_input00_clk:[28,40],dev_dcc2_bus_dcc_input01_clk:[28,40],dev_dcc2_bus_dcc_input02_clk:[28,40],dev_dcc2_bus_dcc_input10_clk:[28,40],dev_dcc2_bus_vbus_clk:[28,40],dev_dcc2_dcc_clksrc0_clk:54,dev_dcc2_dcc_clksrc1_clk:54,dev_dcc2_dcc_clksrc2_clk:54,dev_dcc2_dcc_clksrc3_clk:54,dev_dcc2_dcc_clksrc4_clk:54,dev_dcc2_dcc_clksrc5_clk:54,dev_dcc2_dcc_clksrc6_clk:54,dev_dcc2_dcc_clksrc7_clk:54,dev_dcc2_dcc_input00_clk:54,dev_dcc2_dcc_input01_clk:54,dev_dcc2_dcc_input02_clk:54,dev_dcc2_dcc_input10_clk:54,dev_dcc2_vbus_clk:54,dev_dcc3_bus_dcc_clksrc0_clk:[28,40],dev_dcc3_bus_dcc_clksrc1_clk:[28,40],dev_dcc3_bus_dcc_clksrc2_clk:[28,40],dev_dcc3_bus_dcc_clksrc3_clk:[28,40],dev_dcc3_bus_dcc_clksrc4_clk:[28,40],dev_dcc3_bus_dcc_clksrc5_clk:[28,40],dev_dcc3_bus_dcc_clksrc7_clk:[28,40],dev_dcc3_bus_dcc_input00_clk:[28,40],dev_dcc3_bus_dcc_input01_clk:[28,40],dev_dcc3_bus_dcc_input02_clk:[28,40],dev_dcc3_bus_dcc_input10_clk:[28,40],dev_dcc3_bus_vbus_clk:[28,40],dev_dcc3_dcc_clksrc0_clk:54,dev_dcc3_dcc_clksrc1_clk:54,dev_dcc3_dcc_clksrc2_clk:54,dev_dcc3_dcc_clksrc3_clk:54,dev_dcc3_dcc_clksrc4_clk:54,dev_dcc3_dcc_clksrc5_clk:54,dev_dcc3_dcc_clksrc6_clk:54,dev_dcc3_dcc_clksrc7_clk:54,dev_dcc3_dcc_input00_clk:54,dev_dcc3_dcc_input01_clk:54,dev_dcc3_dcc_input02_clk:54,dev_dcc3_dcc_input10_clk:54,dev_dcc3_vbus_clk:54,dev_dcc4_bus_dcc_clksrc0_clk:[28,40],dev_dcc4_bus_dcc_clksrc2_clk:[28,40],dev_dcc4_bus_dcc_clksrc3_clk:[28,40],dev_dcc4_bus_dcc_clksrc4_clk:[28,40],dev_dcc4_bus_dcc_clksrc5_clk:[28,40],dev_dcc4_bus_dcc_clksrc6_clk:[28,40],dev_dcc4_bus_dcc_clksrc7_clk:[28,40],dev_dcc4_bus_dcc_input00_clk:[28,40],dev_dcc4_bus_dcc_input01_clk:[28,40],dev_dcc4_bus_dcc_input02_clk:[28,40],dev_dcc4_bus_dcc_input10_clk:[28,40],dev_dcc4_bus_vbus_clk:[28,40],dev_dcc4_dcc_clksrc0_clk:54,dev_dcc4_dcc_clksrc1_clk:54,dev_dcc4_dcc_clksrc2_clk:54,dev_dcc4_dcc_clksrc3_clk:54,dev_dcc4_dcc_clksrc4_clk:54,dev_dcc4_dcc_clksrc5_clk:54,dev_dcc4_dcc_clksrc6_clk:54,dev_dcc4_dcc_clksrc7_clk:54,dev_dcc4_dcc_input00_clk:54,dev_dcc4_dcc_input01_clk:54,dev_dcc4_dcc_input02_clk:54,dev_dcc4_dcc_input10_clk:54,dev_dcc4_vbus_clk:54,dev_dcc5_bus_dcc_clksrc0_clk:[28,40],dev_dcc5_bus_dcc_clksrc1_clk:[28,40],dev_dcc5_bus_dcc_clksrc2_clk:[28,40],dev_dcc5_bus_dcc_clksrc3_clk:[28,40],dev_dcc5_bus_dcc_clksrc4_clk:[28,40],dev_dcc5_bus_dcc_clksrc5_clk:[28,40],dev_dcc5_bus_dcc_clksrc6_clk:[28,40],dev_dcc5_bus_dcc_clksrc7_clk:[28,40],dev_dcc5_bus_dcc_input00_clk:[28,40],dev_dcc5_bus_dcc_input01_clk:[28,40],dev_dcc5_bus_dcc_input02_clk:[28,40],dev_dcc5_bus_dcc_input10_clk:[28,40],dev_dcc5_bus_vbus_clk:[28,40],dev_dcc5_dcc_clksrc0_clk:54,dev_dcc5_dcc_clksrc1_clk:54,dev_dcc5_dcc_clksrc2_clk:54,dev_dcc5_dcc_clksrc3_clk:54,dev_dcc5_dcc_clksrc4_clk:54,dev_dcc5_dcc_clksrc5_clk:54,dev_dcc5_dcc_clksrc6_clk:54,dev_dcc5_dcc_clksrc7_clk:54,dev_dcc5_dcc_input00_clk:54,dev_dcc5_dcc_input01_clk:54,dev_dcc5_dcc_input02_clk:54,dev_dcc5_dcc_input10_clk:54,dev_dcc5_vbus_clk:54,dev_dcc6_bus_dcc_clksrc0_clk:[28,40],dev_dcc6_bus_dcc_clksrc1_clk:[28,40],dev_dcc6_bus_dcc_clksrc2_clk:[28,40],dev_dcc6_bus_dcc_clksrc3_clk:[28,40],dev_dcc6_bus_dcc_clksrc4_clk:[28,40],dev_dcc6_bus_dcc_clksrc5_clk:[28,40],dev_dcc6_bus_dcc_clksrc6_clk:[28,40],dev_dcc6_bus_dcc_clksrc7_clk:[28,40],dev_dcc6_bus_dcc_input00_clk:[28,40],dev_dcc6_bus_dcc_input01_clk:[28,40],dev_dcc6_bus_dcc_input02_clk:[28,40],dev_dcc6_bus_dcc_input10_clk:[28,40],dev_dcc6_bus_vbus_clk:[28,40],dev_dcc6_dcc_clksrc0_clk:54,dev_dcc6_dcc_clksrc1_clk:54,dev_dcc6_dcc_clksrc2_clk:54,dev_dcc6_dcc_clksrc3_clk:54,dev_dcc6_dcc_clksrc4_clk:54,dev_dcc6_dcc_clksrc5_clk:54,dev_dcc6_dcc_clksrc6_clk:54,dev_dcc6_dcc_clksrc7_clk:54,dev_dcc6_dcc_input00_clk:54,dev_dcc6_dcc_input01_clk:54,dev_dcc6_dcc_input02_clk:54,dev_dcc6_dcc_input10_clk:54,dev_dcc6_vbus_clk:54,dev_dcc7_bus_dcc_clksrc0_clk:[28,40],dev_dcc7_bus_dcc_clksrc1_clk:[28,40],dev_dcc7_bus_dcc_clksrc2_clk:[28,40],dev_dcc7_bus_dcc_clksrc3_clk:[28,40],dev_dcc7_bus_dcc_clksrc4_clk:[28,40],dev_dcc7_bus_dcc_clksrc5_clk:[28,40],dev_dcc7_bus_dcc_clksrc6_clk:[28,40],dev_dcc7_bus_dcc_clksrc7_clk:[28,40],dev_dcc7_bus_dcc_input00_clk:[28,40],dev_dcc7_bus_dcc_input01_clk:[28,40],dev_dcc7_bus_dcc_input02_clk:[28,40],dev_dcc7_bus_dcc_input10_clk:[28,40],dev_dcc7_bus_vbus_clk:[28,40],dev_dcc7_dcc_clksrc0_clk:54,dev_dcc7_dcc_clksrc1_clk:54,dev_dcc7_dcc_clksrc2_clk:54,dev_dcc7_dcc_clksrc3_clk:54,dev_dcc7_dcc_clksrc4_clk:54,dev_dcc7_dcc_clksrc5_clk:54,dev_dcc7_dcc_clksrc6_clk:54,dev_dcc7_dcc_clksrc7_clk:54,dev_dcc7_dcc_input00_clk:54,dev_dcc7_dcc_input01_clk:54,dev_dcc7_dcc_input02_clk:54,dev_dcc7_dcc_input10_clk:54,dev_dcc7_vbus_clk:54,dev_dcc8_dcc_clksrc0_clk:54,dev_dcc8_dcc_clksrc1_clk:54,dev_dcc8_dcc_clksrc2_clk:54,dev_dcc8_dcc_clksrc3_clk:54,dev_dcc8_dcc_clksrc4_clk:54,dev_dcc8_dcc_clksrc5_clk:54,dev_dcc8_dcc_clksrc6_clk:54,dev_dcc8_dcc_clksrc7_clk:54,dev_dcc8_dcc_input00_clk:54,dev_dcc8_dcc_input01_clk:54,dev_dcc8_dcc_input02_clk:54,dev_dcc8_dcc_input10_clk:54,dev_dcc8_vbus_clk:54,dev_dcc9_dcc_clksrc0_clk:54,dev_dcc9_dcc_clksrc1_clk:54,dev_dcc9_dcc_clksrc2_clk:54,dev_dcc9_dcc_clksrc3_clk:54,dev_dcc9_dcc_clksrc4_clk:54,dev_dcc9_dcc_clksrc5_clk:54,dev_dcc9_dcc_clksrc6_clk:54,dev_dcc9_dcc_clksrc7_clk:54,dev_dcc9_dcc_input00_clk:54,dev_dcc9_dcc_input01_clk:54,dev_dcc9_dcc_input02_clk:54,dev_dcc9_dcc_input10_clk:54,dev_dcc9_vbus_clk:54,dev_ddr0_ddrss_cfg_clk:54,dev_ddr0_ddrss_ddr_pll_clk:54,dev_ddr0_ddrss_io_ck_0:54,dev_ddr0_ddrss_io_ck_n_0:54,dev_ddr0_ddrss_vbus_clk:54,dev_ddr0_pll_ctrl_clk:54,dev_ddrss0_bus_ddrss_byp_4x_clk:[28,40],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_cfg_clk:[28,40],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[28,40],dev_ddrss0_bus_ddrss_tclk:[28,40],dev_ddrss0_bus_ddrss_vbus_clk:[28,40],dev_debugss0_bus_atb0_clk:[28,40],dev_debugss0_bus_atb1_clk:[28,40],dev_debugss0_bus_atb2_clk:[28,40],dev_debugss0_bus_atb3_clk:[28,40],dev_debugss0_bus_atb4_clk:[28,40],dev_debugss0_bus_atb5_clk:[28,40],dev_debugss0_bus_cfg_clk:[28,40],dev_debugss0_bus_dbg_clk:[28,40],dev_debugss0_bus_sys_clk:[28,40],dev_debugss_wrap0_atb_clk:54,dev_debugss_wrap0_bus_atb_clk:[28,40],dev_debugss_wrap0_bus_core_clk:[28,40],dev_debugss_wrap0_bus_jtag_tck:[28,40],dev_debugss_wrap0_bus_trexpt_clk:[28,40],dev_debugss_wrap0_core_clk:54,dev_debugss_wrap0_cstpiu_traceclk_0:54,dev_debugss_wrap0_jtag_tck:54,dev_debugss_wrap0_trexpt_clk:54,dev_debugsuspendrtr0_bus_intr_clk:[28,40],dev_decoder0_sys_clk:54,dev_dftss0_bus_vbusp_clk_clk:[28,40],dev_dmpac0_sde_0_clk:54,dev_dmpac_top_main_0_clk:54,dev_dmpac_top_main_0_pll_dco_clk:54,dev_dphy_rx0_main_clk_clk:54,dev_dphy_rx0_ppi_rx_byte_clk:54,dev_dphy_rx1_main_clk_clk:54,dev_dphy_rx1_ppi_rx_byte_clk:54,dev_dphy_tx0_ck_m_0:54,dev_dphy_tx0_ck_p_0:54,dev_dphy_tx0_clk:54,dev_dphy_tx0_dphy_ref_clk:54,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:54,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:54,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:54,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:54,dev_dphy_tx0_psm_clk:54,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:40,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:28,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:40,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:28,dev_dss0_bus_dpi_1_in_clk:[28,40],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[28,40],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:40,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:40,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:28,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:28,dev_dss0_bus_dpi_1_out_clk:[28,40],dev_dss0_bus_dss_func_clk:[28,40],dev_dss0_dpi0_ext_clksel:54,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:54,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:54,dev_dss0_dpi1_ext_clksel:54,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:54,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:54,dev_dss0_dss_func_clk:54,dev_dss0_dss_inst0_dpi_0_in_2x_clk:54,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:54,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:54,dev_dss0_dss_inst0_dpi_0_out_2x_clk:54,dev_dss0_dss_inst0_dpi_0_out_clk:54,dev_dss0_dss_inst0_dpi_1_in_2x_clk:54,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:54,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:54,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:54,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:54,dev_dss0_dss_inst0_dpi_1_out_clk:54,dev_dss0_dss_inst0_dpi_2_in_2x_clk:54,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:54,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:54,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:54,dev_dss0_dss_inst0_dpi_2_out_clk:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:54,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:54,dev_dss0_dss_inst0_dpi_3_out_clk:54,dev_dss_dsi0_dphy_0_rx_esc_clk:54,dev_dss_dsi0_dphy_0_tx_esc_clk:54,dev_dss_dsi0_dpi_0_clk:54,dev_dss_dsi0_pll_ctrl_clk:54,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:54,dev_dss_dsi0_sys_clk:54,dev_dss_edp0_aif_i2s_clk:54,dev_dss_edp0_dpi_2_2x_clk:54,dev_dss_edp0_dpi_2_clk:54,dev_dss_edp0_dpi_3_clk:54,dev_dss_edp0_dpi_4_clk:54,dev_dss_edp0_dpi_5_clk:54,dev_dss_edp0_dptx_mod_clk:54,dev_dss_edp0_phy_ln0_refclk:54,dev_dss_edp0_phy_ln0_rxclk:54,dev_dss_edp0_phy_ln0_rxfclk:54,dev_dss_edp0_phy_ln0_txclk:54,dev_dss_edp0_phy_ln0_txfclk:54,dev_dss_edp0_phy_ln0_txmclk:54,dev_dss_edp0_phy_ln1_refclk:54,dev_dss_edp0_phy_ln1_rxclk:54,dev_dss_edp0_phy_ln1_rxfclk:54,dev_dss_edp0_phy_ln1_txclk:54,dev_dss_edp0_phy_ln1_txfclk:54,dev_dss_edp0_phy_ln1_txmclk:54,dev_dss_edp0_phy_ln2_refclk:54,dev_dss_edp0_phy_ln2_rxclk:54,dev_dss_edp0_phy_ln2_rxfclk:54,dev_dss_edp0_phy_ln2_txclk:54,dev_dss_edp0_phy_ln2_txfclk:54,dev_dss_edp0_phy_ln2_txmclk:54,dev_dss_edp0_phy_ln3_refclk:54,dev_dss_edp0_phy_ln3_rxclk:54,dev_dss_edp0_phy_ln3_rxfclk:54,dev_dss_edp0_phy_ln3_txclk:54,dev_dss_edp0_phy_ln3_txfclk:54,dev_dss_edp0_phy_ln3_txmclk:54,dev_dss_edp0_pll_ctrl_clk:54,dev_ecap0_bus_vbus_clk:[28,40],dev_ecap0_vbus_clk:54,dev_ecap1_vbus_clk:54,dev_ecap2_vbus_clk:54,dev_ecc_aggr0_bus_aggr_clk:[28,40],dev_ecc_aggr1_bus_aggr_clk:[28,40],dev_ecc_aggr2_bus_aggr_clk:[28,40],dev_efuse0_bus_efc0_ctl_fclk:40,dev_efuse0_bus_efc1_ctl_fclk:40,dev_efuse0_bus_vbusp_pll_clk_clk:[28,40],dev_ehrpwm0_bus_vbusp_clk:[28,40],dev_ehrpwm0_vbusp_clk:54,dev_ehrpwm1_bus_vbusp_clk:[28,40],dev_ehrpwm1_vbusp_clk:54,dev_ehrpwm2_bus_vbusp_clk:[28,40],dev_ehrpwm2_vbusp_clk:54,dev_ehrpwm3_bus_vbusp_clk:[28,40],dev_ehrpwm3_vbusp_clk:54,dev_ehrpwm4_bus_vbusp_clk:[28,40],dev_ehrpwm4_vbusp_clk:54,dev_ehrpwm5_bus_vbusp_clk:[28,40],dev_ehrpwm5_vbusp_clk:54,dev_elm0_bus_vbusp_clk:[28,40],dev_elm0_vbusp_clk:54,dev_encoder0_sys_clk:54,dev_eqep0_bus_vbus_clk:[28,40],dev_eqep0_vbus_clk:54,dev_eqep1_bus_vbus_clk:[28,40],dev_eqep1_vbus_clk:54,dev_eqep2_bus_vbus_clk:[28,40],dev_eqep2_vbus_clk:54,dev_esm0_bus_clk:[28,40],dev_esm0_clk:54,dev_gic0_bus_vclk_clk:[28,40],dev_gpio0_bus_mmr_clk:[28,40],dev_gpio0_mmr_clk:54,dev_gpio1_bus_mmr_clk:[28,40],dev_gpio1_mmr_clk:54,dev_gpio2_mmr_clk:54,dev_gpio3_mmr_clk:54,dev_gpio4_mmr_clk:54,dev_gpio5_mmr_clk:54,dev_gpio6_mmr_clk:54,dev_gpio7_mmr_clk:54,dev_gpiomux_intrtr0_bus_intr_clk:[28,40],dev_gpiomux_intrtr0_intr_clk:54,dev_gpmc0_bus_func_clk:[28,40],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[28,40],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[28,40],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,40],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[28,40],dev_gpmc0_bus_pi_gpmc_ret_clk:[28,40],dev_gpmc0_bus_po_gpmc_dev_clk:[28,40],dev_gpmc0_bus_vbusp_clk:[28,40],dev_gpmc0_func_clk:54,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:54,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk3:54,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:54,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:54,dev_gpmc0_pi_gpmc_ret_clk:54,dev_gpmc0_po_gpmc_dev_clk:54,dev_gpmc0_vbusp_clk:54,dev_gpu0_bus_hyd_core_clk:[28,40],dev_gpu0_bus_mem_clk:[28,40],dev_gpu0_bus_sgx_core_clk:[28,40],dev_gpu0_bus_sys_clk:[28,40],dev_gpu0_gpu_0_gpu_pll_clk:54,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[28,40],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[28,40],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[28,40],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[28,40],dev_gtc0_bus_vbusp_clk:[28,40],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,40],dev_gtc0_gtc_clk:54,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:54,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:54,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_gtc0_vbusp_clk:54,dev_i2c0_bus_clk:[28,40],dev_i2c0_bus_piscl:40,dev_i2c0_bus_pisys_clk:[28,40],dev_i2c0_clk:54,dev_i2c0_piscl_0:54,dev_i2c0_pisys_clk:54,dev_i2c1_bus_clk:[28,40],dev_i2c1_bus_piscl:40,dev_i2c1_bus_pisys_clk:[28,40],dev_i2c1_clk:54,dev_i2c1_piscl_0:54,dev_i2c1_pisys_clk:54,dev_i2c2_bus_clk:[28,40],dev_i2c2_bus_piscl:40,dev_i2c2_bus_pisys_clk:[28,40],dev_i2c2_clk:54,dev_i2c2_piscl_0:54,dev_i2c2_pisys_clk:54,dev_i2c3_bus_clk:[28,40],dev_i2c3_bus_piscl:40,dev_i2c3_bus_pisys_clk:[28,40],dev_i2c3_clk:54,dev_i2c3_piscl_0:54,dev_i2c3_pisys_clk:54,dev_i2c4_clk:54,dev_i2c4_piscl_0:54,dev_i2c4_pisys_clk:54,dev_i2c5_clk:54,dev_i2c5_piscl_0:54,dev_i2c5_pisys_clk:54,dev_i2c6_clk:54,dev_i2c6_piscl_0:54,dev_i2c6_pisys_clk:54,dev_i3c0_i3c_pclk_clk:54,dev_i3c0_i3c_scl_di:54,dev_i3c0_i3c_scl_do_0:54,dev_i3c0_i3c_sclk_clk:54,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[28,40],dev_led0_led_clk:54,dev_led0_vbus_clk:54,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[28,40],dev_main2mcu_lvl_intrtr0_intr_clk:54,dev_main2mcu_pls_intrtr0_bus_intr_clk:[28,40],dev_main2mcu_pls_intrtr0_intr_clk:54,dev_mcan0_mcanss_cclk_clk:54,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan0_mcanss_hclk_clk:54,dev_mcan10_mcanss_cclk_clk:54,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan10_mcanss_hclk_clk:54,dev_mcan11_mcanss_cclk_clk:54,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan11_mcanss_hclk_clk:54,dev_mcan12_mcanss_cclk_clk:54,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan12_mcanss_hclk_clk:54,dev_mcan13_mcanss_cclk_clk:54,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan13_mcanss_hclk_clk:54,dev_mcan1_mcanss_cclk_clk:54,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan1_mcanss_hclk_clk:54,dev_mcan2_mcanss_cclk_clk:54,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan2_mcanss_hclk_clk:54,dev_mcan3_mcanss_cclk_clk:54,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan3_mcanss_hclk_clk:54,dev_mcan4_mcanss_cclk_clk:54,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan4_mcanss_hclk_clk:54,dev_mcan5_mcanss_cclk_clk:54,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan5_mcanss_hclk_clk:54,dev_mcan6_mcanss_cclk_clk:54,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan6_mcanss_hclk_clk:54,dev_mcan7_mcanss_cclk_clk:54,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan7_mcanss_hclk_clk:54,dev_mcan8_mcanss_cclk_clk:54,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan8_mcanss_hclk_clk:54,dev_mcan9_mcanss_cclk_clk:54,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:54,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:54,dev_mcan9_mcanss_hclk_clk:54,dev_mcasp0_aux_clk:54,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp0_bus_aux_clk:[28,40],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:40,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:28,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcasp0_bus_mcasp_ahclkr_pin:40,dev_mcasp0_bus_mcasp_ahclkx_pin:40,dev_mcasp0_bus_vbusp_clk:[28,40],dev_mcasp0_mcasp_aclkr_pin_0:54,dev_mcasp0_mcasp_aclkr_pout_0:54,dev_mcasp0_mcasp_aclkx_pin_0:54,dev_mcasp0_mcasp_aclkx_pout_0:54,dev_mcasp0_mcasp_ahclkr_pin_0:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp0_mcasp_ahclkr_pout_0:54,dev_mcasp0_mcasp_ahclkx_pin_0:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp0_mcasp_ahclkx_pout_0:54,dev_mcasp0_vbusp_clk:54,dev_mcasp10_aux_clk:54,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp10_mcasp_aclkr_pin_0:54,dev_mcasp10_mcasp_aclkr_pout_0:54,dev_mcasp10_mcasp_aclkx_pin_0:54,dev_mcasp10_mcasp_aclkx_pout_0:54,dev_mcasp10_mcasp_ahclkr_pin_0:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp10_mcasp_ahclkr_pout_0:54,dev_mcasp10_mcasp_ahclkx_pin_0:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp10_mcasp_ahclkx_pout_0:54,dev_mcasp10_vbusp_clk:54,dev_mcasp11_aux_clk:54,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp11_mcasp_aclkr_pin_0:54,dev_mcasp11_mcasp_aclkr_pout_0:54,dev_mcasp11_mcasp_aclkx_pin_0:54,dev_mcasp11_mcasp_aclkx_pout_0:54,dev_mcasp11_mcasp_ahclkr_pin_0:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp11_mcasp_ahclkr_pout_0:54,dev_mcasp11_mcasp_ahclkx_pin_0:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp11_mcasp_ahclkx_pout_0:54,dev_mcasp11_vbusp_clk:54,dev_mcasp1_aux_clk:54,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp1_bus_aux_clk:[28,40],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:40,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:28,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcasp1_bus_mcasp_ahclkr_pin:40,dev_mcasp1_bus_mcasp_ahclkx_pin:40,dev_mcasp1_bus_vbusp_clk:[28,40],dev_mcasp1_mcasp_aclkr_pin_0:54,dev_mcasp1_mcasp_aclkr_pout_0:54,dev_mcasp1_mcasp_aclkx_pin_0:54,dev_mcasp1_mcasp_aclkx_pout_0:54,dev_mcasp1_mcasp_ahclkr_pin_0:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp1_mcasp_ahclkr_pout_0:54,dev_mcasp1_mcasp_ahclkx_pin_0:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp1_mcasp_ahclkx_pout_0:54,dev_mcasp1_vbusp_clk:54,dev_mcasp2_aux_clk:54,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp2_bus_aux_clk:[28,40],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:40,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:28,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcasp2_bus_mcasp_ahclkr_pin:40,dev_mcasp2_bus_mcasp_ahclkx_pin:40,dev_mcasp2_bus_vbusp_clk:[28,40],dev_mcasp2_mcasp_aclkr_pin_0:54,dev_mcasp2_mcasp_aclkr_pout_0:54,dev_mcasp2_mcasp_aclkx_pin_0:54,dev_mcasp2_mcasp_aclkx_pout_0:54,dev_mcasp2_mcasp_ahclkr_pin_0:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp2_mcasp_ahclkr_pout_0:54,dev_mcasp2_mcasp_ahclkx_pin_0:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp2_mcasp_ahclkx_pout_0:54,dev_mcasp2_vbusp_clk:54,dev_mcasp3_aux_clk:54,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp3_mcasp_aclkr_pin_0:54,dev_mcasp3_mcasp_aclkr_pout_0:54,dev_mcasp3_mcasp_aclkx_pin_0:54,dev_mcasp3_mcasp_aclkx_pout_0:54,dev_mcasp3_mcasp_ahclkr_pin_0:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp3_mcasp_ahclkr_pout_0:54,dev_mcasp3_mcasp_ahclkx_pin_0:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp3_mcasp_ahclkx_pout_0:54,dev_mcasp3_vbusp_clk:54,dev_mcasp4_aux_clk:54,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp4_mcasp_aclkr_pin_0:54,dev_mcasp4_mcasp_aclkr_pout_0:54,dev_mcasp4_mcasp_aclkx_pin_0:54,dev_mcasp4_mcasp_aclkx_pout_0:54,dev_mcasp4_mcasp_ahclkr_pin_0:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp4_mcasp_ahclkr_pout_0:54,dev_mcasp4_mcasp_ahclkx_pin_0:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp4_mcasp_ahclkx_pout_0:54,dev_mcasp4_vbusp_clk:54,dev_mcasp5_aux_clk:54,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp5_mcasp_aclkr_pin_0:54,dev_mcasp5_mcasp_aclkr_pout_0:54,dev_mcasp5_mcasp_aclkx_pin_0:54,dev_mcasp5_mcasp_aclkx_pout_0:54,dev_mcasp5_mcasp_ahclkr_pin_0:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp5_mcasp_ahclkr_pout_0:54,dev_mcasp5_mcasp_ahclkx_pin_0:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp5_mcasp_ahclkx_pout_0:54,dev_mcasp5_vbusp_clk:54,dev_mcasp6_aux_clk:54,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp6_mcasp_aclkr_pin_0:54,dev_mcasp6_mcasp_aclkr_pout_0:54,dev_mcasp6_mcasp_aclkx_pin_0:54,dev_mcasp6_mcasp_aclkx_pout_0:54,dev_mcasp6_mcasp_ahclkr_pin_0:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp6_mcasp_ahclkr_pout_0:54,dev_mcasp6_mcasp_ahclkx_pin_0:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp6_mcasp_ahclkx_pout_0:54,dev_mcasp6_vbusp_clk:54,dev_mcasp7_aux_clk:54,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp7_mcasp_aclkr_pin_0:54,dev_mcasp7_mcasp_aclkr_pout_0:54,dev_mcasp7_mcasp_aclkx_pin_0:54,dev_mcasp7_mcasp_aclkx_pout_0:54,dev_mcasp7_mcasp_ahclkr_pin_0:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp7_mcasp_ahclkr_pout_0:54,dev_mcasp7_mcasp_ahclkx_pin_0:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp7_mcasp_ahclkx_pout_0:54,dev_mcasp7_vbusp_clk:54,dev_mcasp8_aux_clk:54,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp8_mcasp_aclkr_pin_0:54,dev_mcasp8_mcasp_aclkr_pout_0:54,dev_mcasp8_mcasp_aclkx_pin_0:54,dev_mcasp8_mcasp_aclkx_pout_0:54,dev_mcasp8_mcasp_ahclkr_pin_0:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp8_mcasp_ahclkr_pout_0:54,dev_mcasp8_mcasp_ahclkx_pin_0:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp8_mcasp_ahclkx_pout_0:54,dev_mcasp8_vbusp_clk:54,dev_mcasp9_aux_clk:54,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:54,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:54,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mcasp9_mcasp_aclkr_pin_0:54,dev_mcasp9_mcasp_aclkr_pout_0:54,dev_mcasp9_mcasp_aclkx_pin_0:54,dev_mcasp9_mcasp_aclkx_pout_0:54,dev_mcasp9_mcasp_ahclkr_pin_0:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp9_mcasp_ahclkr_pout_0:54,dev_mcasp9_mcasp_ahclkx_pin_0:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:54,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:54,dev_mcasp9_mcasp_ahclkx_pout_0:54,dev_mcasp9_vbusp_clk:54,dev_mcspi0_bus_clkspiref_clk:[28,40],dev_mcspi0_bus_io_clkspii_clk:[28,40],dev_mcspi0_bus_io_clkspio_clk:[28,40],dev_mcspi0_bus_vbusp_clk:[28,40],dev_mcspi0_clkspiref_clk:54,dev_mcspi0_io_clkspio_clk:54,dev_mcspi0_vbusp_clk:54,dev_mcspi1_bus_clkspiref_clk:[28,40],dev_mcspi1_bus_io_clkspii_clk:[28,40],dev_mcspi1_bus_io_clkspio_clk:[28,40],dev_mcspi1_bus_vbusp_clk:[28,40],dev_mcspi1_clkspiref_clk:54,dev_mcspi1_io_clkspio_clk:54,dev_mcspi1_vbusp_clk:54,dev_mcspi2_bus_clkspiref_clk:[28,40],dev_mcspi2_bus_io_clkspii_clk:[28,40],dev_mcspi2_bus_io_clkspio_clk:[28,40],dev_mcspi2_bus_vbusp_clk:[28,40],dev_mcspi2_clkspiref_clk:54,dev_mcspi2_io_clkspio_clk:54,dev_mcspi2_vbusp_clk:54,dev_mcspi3_bus_clkspiref_clk:[28,40],dev_mcspi3_bus_io_clkspii_clk:[28,40],dev_mcspi3_bus_io_clkspio_clk:[28,40],dev_mcspi3_bus_vbusp_clk:[28,40],dev_mcspi3_clkspiref_clk:54,dev_mcspi3_io_clkspii_clk:54,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:54,dev_mcspi3_io_clkspio_clk:54,dev_mcspi3_vbusp_clk:54,dev_mcspi4_bus_clkspiref_clk:[28,40],dev_mcspi4_bus_io_clkspii_clk:28,dev_mcspi4_bus_io_clkspio_clk:28,dev_mcspi4_bus_vbusp_clk:[28,40],dev_mcspi4_clkspiref_clk:54,dev_mcspi4_io_clkspii_clk:54,dev_mcspi4_io_clkspio_clk:54,dev_mcspi4_vbusp_clk:54,dev_mcspi5_clkspiref_clk:54,dev_mcspi5_io_clkspio_clk:54,dev_mcspi5_vbusp_clk:54,dev_mcspi6_clkspiref_clk:54,dev_mcspi6_io_clkspio_clk:54,dev_mcspi6_vbusp_clk:54,dev_mcspi7_clkspiref_clk:54,dev_mcspi7_io_clkspio_clk:54,dev_mcspi7_vbusp_clk:54,dev_mcu_adc0_adc_clk:54,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:54,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:54,dev_mcu_adc0_bus_adc_clk:[28,40],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,40],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,40],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_adc0_bus_sys_clk:[28,40],dev_mcu_adc0_bus_vbus_clk:[28,40],dev_mcu_adc0_sys_clk:54,dev_mcu_adc0_vbus_clk:54,dev_mcu_adc1_adc_clk:54,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:54,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:54,dev_mcu_adc1_bus_adc_clk:[28,40],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[28,40],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[28,40],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_adc1_bus_sys_clk:[28,40],dev_mcu_adc1_bus_vbus_clk:[28,40],dev_mcu_adc1_sys_clk:54,dev_mcu_adc1_vbus_clk:54,dev_mcu_armss0_bus_interface_clk:40,dev_mcu_armss0_cpu0_bus_cpu_clk:[28,40],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,40],dev_mcu_armss0_cpu0_bus_interface_clk:[28,40],dev_mcu_armss0_cpu0_bus_interface_phas:[28,40],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_armss0_cpu1_bus_cpu_clk:[28,40],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[28,40],dev_mcu_armss0_cpu1_bus_interface_clk:[28,40],dev_mcu_armss0_cpu1_bus_interface_phas:[28,40],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[28,40],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[28,40],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[28,40],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[28,40],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[28,40],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[28,40],dev_mcu_cpsw0_bus_cppi_clk_clk:[28,40],dev_mcu_cpsw0_bus_cpts_genf0_0:40,dev_mcu_cpsw0_bus_cpts_rft_clk:[28,40],dev_mcu_cpsw0_bus_gmii1_mr_clk:[28,40],dev_mcu_cpsw0_bus_gmii1_mt_clk:[28,40],dev_mcu_cpsw0_bus_gmii_rft_clk:[28,40],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[28,40],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[28,40],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[28,40],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[28,40],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[28,40],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[28,40],dev_mcu_cpsw0_cppi_clk_clk:54,dev_mcu_cpsw0_cpts_genf0_0:54,dev_mcu_cpsw0_cpts_rft_clk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:54,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:54,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:54,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_mcu_cpsw0_gmii1_mr_clk:54,dev_mcu_cpsw0_gmii1_mt_clk:54,dev_mcu_cpsw0_gmii_rft_clk:54,dev_mcu_cpsw0_mdio_mdclk_o_0:54,dev_mcu_cpsw0_rgmii1_rxc_i:54,dev_mcu_cpsw0_rgmii1_txc_i:54,dev_mcu_cpsw0_rgmii1_txc_o:54,dev_mcu_cpsw0_rgmii_mhz_250_clk:54,dev_mcu_cpsw0_rgmii_mhz_50_clk:54,dev_mcu_cpsw0_rgmii_mhz_5_clk:54,dev_mcu_cpsw0_rmii_mhz_50_clk:54,dev_mcu_cpt2_aggr0_bus_vclk_clk:[28,40],dev_mcu_cpt2_aggr0_vclk_clk:54,dev_mcu_ctrl_mmr0_bus_vbusp_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[28,40],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[28,40],dev_mcu_dcc0_bus_dcc_input00_clk:[28,40],dev_mcu_dcc0_bus_dcc_input01_clk:[28,40],dev_mcu_dcc0_bus_dcc_input02_clk:[28,40],dev_mcu_dcc0_bus_dcc_input10_clk:[28,40],dev_mcu_dcc0_bus_vbus_clk:[28,40],dev_mcu_dcc0_dcc_clksrc0_clk:54,dev_mcu_dcc0_dcc_clksrc1_clk:54,dev_mcu_dcc0_dcc_clksrc2_clk:54,dev_mcu_dcc0_dcc_clksrc3_clk:54,dev_mcu_dcc0_dcc_clksrc4_clk:54,dev_mcu_dcc0_dcc_clksrc5_clk:54,dev_mcu_dcc0_dcc_clksrc6_clk:54,dev_mcu_dcc0_dcc_clksrc7_clk:54,dev_mcu_dcc0_dcc_input00_clk:54,dev_mcu_dcc0_dcc_input01_clk:54,dev_mcu_dcc0_dcc_input02_clk:54,dev_mcu_dcc0_dcc_input10_clk:54,dev_mcu_dcc0_vbus_clk:54,dev_mcu_dcc1_bus_dcc_clksrc0_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[28,40],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[28,40],dev_mcu_dcc1_bus_dcc_input00_clk:[28,40],dev_mcu_dcc1_bus_dcc_input01_clk:[28,40],dev_mcu_dcc1_bus_dcc_input02_clk:[28,40],dev_mcu_dcc1_bus_dcc_input10_clk:[28,40],dev_mcu_dcc1_bus_vbus_clk:[28,40],dev_mcu_dcc1_dcc_clksrc0_clk:54,dev_mcu_dcc1_dcc_clksrc1_clk:54,dev_mcu_dcc1_dcc_clksrc2_clk:54,dev_mcu_dcc1_dcc_clksrc3_clk:54,dev_mcu_dcc1_dcc_clksrc4_clk:54,dev_mcu_dcc1_dcc_clksrc5_clk:54,dev_mcu_dcc1_dcc_clksrc6_clk:54,dev_mcu_dcc1_dcc_clksrc7_clk:54,dev_mcu_dcc1_dcc_input00_clk:54,dev_mcu_dcc1_dcc_input01_clk:54,dev_mcu_dcc1_dcc_input02_clk:54,dev_mcu_dcc1_dcc_input10_clk:54,dev_mcu_dcc1_vbus_clk:54,dev_mcu_dcc2_bus_dcc_clksrc0_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[28,40],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[28,40],dev_mcu_dcc2_bus_dcc_input00_clk:[28,40],dev_mcu_dcc2_bus_dcc_input01_clk:[28,40],dev_mcu_dcc2_bus_dcc_input02_clk:[28,40],dev_mcu_dcc2_bus_dcc_input10_clk:[28,40],dev_mcu_dcc2_bus_vbus_clk:[28,40],dev_mcu_dcc2_dcc_clksrc0_clk:54,dev_mcu_dcc2_dcc_clksrc1_clk:54,dev_mcu_dcc2_dcc_clksrc3_clk:54,dev_mcu_dcc2_dcc_clksrc4_clk:54,dev_mcu_dcc2_dcc_clksrc6_clk:54,dev_mcu_dcc2_dcc_clksrc7_clk:54,dev_mcu_dcc2_dcc_input00_clk:54,dev_mcu_dcc2_dcc_input01_clk:54,dev_mcu_dcc2_dcc_input02_clk:54,dev_mcu_dcc2_dcc_input10_clk:54,dev_mcu_dcc2_vbus_clk:54,dev_mcu_debugss0_bus_atb0_clk:[28,40],dev_mcu_debugss0_bus_atb1_clk:[28,40],dev_mcu_debugss0_bus_atb2_clk:[28,40],dev_mcu_debugss0_bus_atb3_clk:[28,40],dev_mcu_debugss0_bus_cfg_clk:[28,40],dev_mcu_debugss0_bus_dbg_clk:[28,40],dev_mcu_debugss0_bus_sys_clk:[28,40],dev_mcu_ecc_aggr0_bus_aggr_clk:[28,40],dev_mcu_ecc_aggr1_bus_aggr_clk:[28,40],dev_mcu_efuse0_bus_efc0_ctl_fclk:40,dev_mcu_efuse0_bus_efc1_ctl_fclk:40,dev_mcu_efuse0_bus_efc2_ctl_fclk:40,dev_mcu_efuse0_bus_efc3_ctl_fclk:40,dev_mcu_efuse0_bus_vbusp_clk_clk:[28,40],dev_mcu_esm0_bus_clk:[28,40],dev_mcu_esm0_clk:54,dev_mcu_fss0_fsas_0_gclk:54,dev_mcu_fss0_hyperbus0_bus_cba_clk:[28,40],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[28,40],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[28,40],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[28,40],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:40,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:40,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:40,dev_mcu_fss0_hyperbus1p0_0_cba_clk:54,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:54,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:54,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:54,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:54,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:54,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:54,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:40,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:40,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:40,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:28,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_0_ospi_dqs_clk:54,dev_mcu_fss0_ospi_0_ospi_hclk_clk:54,dev_mcu_fss0_ospi_0_ospi_iclk_clk:54,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:54,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:54,dev_mcu_fss0_ospi_0_ospi_oclk_clk:54,dev_mcu_fss0_ospi_0_ospi_pclk_clk:54,dev_mcu_fss0_ospi_0_ospi_rclk_clk:54,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:54,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:54,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:40,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:40,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:40,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:28,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:28,dev_mcu_fss0_ospi_1_ospi_dqs_clk:54,dev_mcu_fss0_ospi_1_ospi_hclk_clk:54,dev_mcu_fss0_ospi_1_ospi_iclk_clk:54,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:54,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:54,dev_mcu_fss0_ospi_1_ospi_oclk_clk:54,dev_mcu_fss0_ospi_1_ospi_pclk_clk:54,dev_mcu_fss0_ospi_1_ospi_rclk_clk:54,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:54,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:54,dev_mcu_i2c0_bus_clk:[28,40],dev_mcu_i2c0_bus_piscl:40,dev_mcu_i2c0_bus_pisys_clk:[28,40],dev_mcu_i2c0_clk:54,dev_mcu_i2c0_piscl_0:54,dev_mcu_i2c0_pisys_clk:54,dev_mcu_i2c0_porscl_0:54,dev_mcu_i2c1_clk:54,dev_mcu_i2c1_piscl_0:54,dev_mcu_i2c1_pisys_clk:54,dev_mcu_i3c0_i3c_pclk_clk:54,dev_mcu_i3c0_i3c_scl_di:54,dev_mcu_i3c0_i3c_scl_do_0:54,dev_mcu_i3c0_i3c_sclk_clk:54,dev_mcu_i3c1_i3c_pclk_clk:54,dev_mcu_i3c1_i3c_scl_di:54,dev_mcu_i3c1_i3c_scl_do_0:54,dev_mcu_i3c1_i3c_sclk_clk:54,dev_mcu_mcan0_bus_mcanss_cclk_clk:[28,40],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,40],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,40],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,40],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_mcan0_bus_mcanss_hclk_clk:[28,40],dev_mcu_mcan0_mcanss_cclk_clk:54,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:54,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:54,dev_mcu_mcan0_mcanss_hclk_clk:54,dev_mcu_mcan1_bus_mcanss_cclk_clk:[28,40],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[28,40],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[28,40],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[28,40],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_mcan1_bus_mcanss_hclk_clk:[28,40],dev_mcu_mcan1_mcanss_cclk_clk:54,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:54,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:54,dev_mcu_mcan1_mcanss_hclk_clk:54,dev_mcu_mcspi0_bus_clkspiref_clk:[28,40],dev_mcu_mcspi0_bus_io_clkspii_clk:[28,40],dev_mcu_mcspi0_bus_io_clkspio_clk:[28,40],dev_mcu_mcspi0_bus_vbusp_clk:[28,40],dev_mcu_mcspi0_clkspiref_clk:54,dev_mcu_mcspi0_io_clkspio_clk:54,dev_mcu_mcspi0_vbusp_clk:54,dev_mcu_mcspi1_bus_clkspiref_clk:[28,40],dev_mcu_mcspi1_bus_io_clkspii_clk:[28,40],dev_mcu_mcspi1_bus_io_clkspio_clk:[28,40],dev_mcu_mcspi1_bus_vbusp_clk:[28,40],dev_mcu_mcspi1_clkspiref_clk:54,dev_mcu_mcspi1_io_clkspii_clk:54,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:54,dev_mcu_mcspi1_io_clkspio_clk:54,dev_mcu_mcspi1_vbusp_clk:54,dev_mcu_mcspi2_bus_clkspiref_clk:[28,40],dev_mcu_mcspi2_bus_io_clkspii_clk:28,dev_mcu_mcspi2_bus_io_clkspio_clk:28,dev_mcu_mcspi2_bus_vbusp_clk:[28,40],dev_mcu_mcspi2_clkspiref_clk:54,dev_mcu_mcspi2_io_clkspii_clk:54,dev_mcu_mcspi2_io_clkspio_clk:54,dev_mcu_mcspi2_vbusp_clk:54,dev_mcu_msram0_bus_cclk_clk:[28,40],dev_mcu_msram0_bus_vclk_clk:[28,40],dev_mcu_navss0_bus_cpsw0clk:[28,40],dev_mcu_navss0_bus_modss_vd2clk:[28,40],dev_mcu_navss0_bus_pdma_mcu1clk:[28,40],dev_mcu_navss0_bus_udmass_vd2clk:40,dev_mcu_navss0_intaggr_0_sys_clk:54,dev_mcu_navss0_intr_router_0_intr_clk:54,dev_mcu_navss0_mcrc_0_clk:54,dev_mcu_navss0_modss_vd2clk:54,dev_mcu_navss0_proxy_0_clk_clk:54,dev_mcu_navss0_ringacc_0_sys_clk:54,dev_mcu_navss0_udmap_0_sys_clk:54,dev_mcu_navss0_udmass_vd2clk:54,dev_mcu_pbist0_bus_clk1_clk:[28,40],dev_mcu_pbist0_bus_clk2_clk:[28,40],dev_mcu_pbist0_bus_clk4_clk:[28,40],dev_mcu_pdma0_bus_vclk:[28,40],dev_mcu_pdma1_bus_vclk:[28,40],dev_mcu_pll_mmr0_bus_vbusp_clk:[28,40],dev_mcu_psram0_bus_clk_clk:[28,40],dev_mcu_r5fss0_core0_cpu_clk:54,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:54,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:54,dev_mcu_r5fss0_core0_interface_clk:54,dev_mcu_r5fss0_core1_cpu_clk:54,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:54,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:54,dev_mcu_r5fss0_core1_interface_clk:54,dev_mcu_rom0_bus_clk_clk:[28,40],dev_mcu_rti0_bus_rti_clk:[28,40],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_rti0_bus_vbusp_clk:[28,40],dev_mcu_rti0_rti_clk:54,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_rti0_vbusp_clk:54,dev_mcu_rti1_bus_rti_clk:[28,40],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_rti1_bus_vbusp_clk:[28,40],dev_mcu_rti1_rti_clk:54,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_rti1_vbusp_clk:54,dev_mcu_sa2_ul0_pka_in_clk:54,dev_mcu_sa2_ul0_x1_clk:54,dev_mcu_sa2_ul0_x2_clk:54,dev_mcu_sec_mmr0_bus_vbusp_clk:[28,40],dev_mcu_timer0_bus_timer_hclk_clk:[28,40],dev_mcu_timer0_bus_timer_tclk_clk:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:40,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_timer0_timer_hclk_clk:54,dev_mcu_timer0_timer_pwm_0:54,dev_mcu_timer0_timer_tclk_clk:54,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:54,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:54,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:54,dev_mcu_timer1_bus_timer_hclk_clk:[28,40],dev_mcu_timer1_bus_timer_tclk_clk:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:40,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_timer1_timer_hclk_clk:54,dev_mcu_timer1_timer_tclk_clk:54,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:54,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:54,dev_mcu_timer2_bus_timer_hclk_clk:[28,40],dev_mcu_timer2_bus_timer_tclk_clk:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:40,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_timer2_timer_hclk_clk:54,dev_mcu_timer2_timer_pwm_0:54,dev_mcu_timer2_timer_tclk_clk:54,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:54,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:54,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:54,dev_mcu_timer3_bus_timer_hclk_clk:[28,40],dev_mcu_timer3_bus_timer_tclk_clk:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:40,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_mcu_timer3_timer_hclk_clk:54,dev_mcu_timer3_timer_tclk_clk:54,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:54,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:54,dev_mcu_timer4_timer_hclk_clk:54,dev_mcu_timer4_timer_pwm_0:54,dev_mcu_timer4_timer_tclk_clk:54,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:54,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:54,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:54,dev_mcu_timer5_timer_hclk_clk:54,dev_mcu_timer5_timer_tclk_clk:54,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:54,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:54,dev_mcu_timer6_timer_hclk_clk:54,dev_mcu_timer6_timer_pwm_0:54,dev_mcu_timer6_timer_tclk_clk:54,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:54,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:54,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:54,dev_mcu_timer7_timer_hclk_clk:54,dev_mcu_timer7_timer_tclk_clk:54,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:54,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:54,dev_mcu_timer8_timer_hclk_clk:54,dev_mcu_timer8_timer_pwm_0:54,dev_mcu_timer8_timer_tclk_clk:54,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:54,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:54,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:54,dev_mcu_timer9_timer_hclk_clk:54,dev_mcu_timer9_timer_tclk_clk:54,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:54,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:54,dev_mcu_uart0_bus_fclk_clk:[28,40],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,40],dev_mcu_uart0_bus_vbusp_clk:[28,40],dev_mcu_uart0_fclk_clk:54,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:54,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:54,dev_mcu_uart0_vbusp_clk:54,dev_mlb0_mlbss_amlb_clk:54,dev_mlb0_mlbss_hclk_clk:54,dev_mlb0_mlbss_mlb_clk:54,dev_mlb0_mlbss_pclk_clk:54,dev_mlb0_mlbss_sclk_clk:54,dev_mmcsd0_bus_emmcsdss_vbus_clk:[28,40],dev_mmcsd0_bus_emmcsdss_xin_clk:[28,40],dev_mmcsd0_emmcss_io_clk_0:54,dev_mmcsd0_emmcss_vbus_clk:54,dev_mmcsd0_emmcss_xin_clk:54,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:54,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:54,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:54,dev_mmcsd1_bus_emmcsdss_vbus_clk:[28,40],dev_mmcsd1_bus_emmcsdss_xin_clk:[28,40],dev_mmcsd1_emmcsdss_io_clk_i_0:54,dev_mmcsd1_emmcsdss_io_clk_o_0:54,dev_mmcsd1_emmcsdss_vbus_clk:54,dev_mmcsd1_emmcsdss_xin_clk:54,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:54,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:54,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:54,dev_mmcsd2_emmcsdss_io_clk_i_0:54,dev_mmcsd2_emmcsdss_io_clk_o_0:54,dev_mmcsd2_emmcsdss_vbus_clk:54,dev_mmcsd2_emmcsdss_xin_clk:54,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:54,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:54,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:54,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:54,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:40,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:40,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:40,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:40,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:40,dev_navss0_bus_cpts0_genf2_0:40,dev_navss0_bus_cpts0_genf3_0:40,dev_navss0_bus_cpts0_genf4_0:40,dev_navss0_bus_cpts0_genf5_0:40,dev_navss0_bus_icss_g0clk:[28,40],dev_navss0_bus_icss_g1clk:[28,40],dev_navss0_bus_icss_g2clk:[28,40],dev_navss0_bus_modss_vd2clk:40,dev_navss0_bus_msmc0clk:[28,40],dev_navss0_bus_nbss_vclk:[28,40],dev_navss0_bus_nbss_vd2clk:[28,40],dev_navss0_bus_pdma_main1clk:[28,40],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,40],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[28,40],dev_navss0_bus_udmass_vd2clk:40,dev_navss0_cpts_0_rclk:54,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:54,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:54,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:54,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_navss0_cpts_0_ts_genf0:54,dev_navss0_cpts_0_ts_genf1:54,dev_navss0_cpts_0_vbusp_gclk:54,dev_navss0_dti_0_clk_clk:54,dev_navss0_dti_0_ext0_dti_clk_clk:54,dev_navss0_dti_0_ext1_dti_clk_clk:54,dev_navss0_dti_0_ext2_dti_clk_clk:54,dev_navss0_dti_0_ext3_dti_clk_clk:54,dev_navss0_intr_router_0_intr_clk:54,dev_navss0_mailbox_0_vclk_clk:54,dev_navss0_mailbox_10_vclk_clk:54,dev_navss0_mailbox_11_vclk_clk:54,dev_navss0_mailbox_1_vclk_clk:54,dev_navss0_mailbox_2_vclk_clk:54,dev_navss0_mailbox_3_vclk_clk:54,dev_navss0_mailbox_4_vclk_clk:54,dev_navss0_mailbox_5_vclk_clk:54,dev_navss0_mailbox_6_vclk_clk:54,dev_navss0_mailbox_7_vclk_clk:54,dev_navss0_mailbox_8_vclk_clk:54,dev_navss0_mailbox_9_vclk_clk:54,dev_navss0_mcrc_0_clk:54,dev_navss0_modss_intaggr_0_sys_clk:54,dev_navss0_modss_intaggr_1_sys_clk:54,dev_navss0_modss_vd2clk:54,dev_navss0_proxy_0_clk_clk:54,dev_navss0_ringacc_0_sys_clk:54,dev_navss0_spinlock_0_clk:54,dev_navss0_tbu_0_clk_clk:54,dev_navss0_tcu_0_clk_clk:54,dev_navss0_timermgr_0_eon_tick_evt:54,dev_navss0_timermgr_0_vclk_clk:54,dev_navss0_timermgr_1_eon_tick_evt:54,dev_navss0_timermgr_1_vclk_clk:54,dev_navss0_udmap_0_sys_clk:54,dev_navss0_udmass_intaggr_0_sys_clk:54,dev_navss0_udmass_vd2clk:54,dev_navss0_virtss_vd2clk:54,dev_navss512l_main_0_cpts0_genf2_0:54,dev_navss512l_main_0_cpts0_genf3_0:54,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:40,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:40,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:28,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[28,40],dev_pbist0_bus_clk1_clk:[28,40],dev_pbist0_bus_clk2_clk:[28,40],dev_pbist0_bus_clk4_clk:[28,40],dev_pbist1_bus_clk1_clk:[28,40],dev_pbist1_bus_clk2_clk:[28,40],dev_pbist1_bus_clk4_clk:[28,40],dev_pcie0_bus_pcie_cba_clk:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,40],dev_pcie0_bus_pcie_txi0_clk:[28,40],dev_pcie0_bus_pcie_txr0_clk:[28,40],dev_pcie0_bus_pcie_txr1_clk:[28,40],dev_pcie0_pcie_cba_clk:54,dev_pcie0_pcie_cpts_rclk_clk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:54,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:54,dev_pcie0_pcie_lane0_refclk:54,dev_pcie0_pcie_lane0_rxclk:54,dev_pcie0_pcie_lane0_rxfclk:54,dev_pcie0_pcie_lane0_txclk:54,dev_pcie0_pcie_lane0_txfclk:54,dev_pcie0_pcie_lane0_txmclk:54,dev_pcie0_pcie_lane1_refclk:54,dev_pcie0_pcie_lane1_rxclk:54,dev_pcie0_pcie_lane1_rxfclk:54,dev_pcie0_pcie_lane1_txclk:54,dev_pcie0_pcie_lane1_txfclk:54,dev_pcie0_pcie_lane1_txmclk:54,dev_pcie0_pcie_pm_clk:54,dev_pcie1_bus_pcie_cba_clk:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[28,40],dev_pcie1_bus_pcie_txi0_clk:[28,40],dev_pcie1_bus_pcie_txr0_clk:[28,40],dev_pcie1_pcie_cba_clk:54,dev_pcie1_pcie_cpts_rclk_clk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:54,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:54,dev_pcie1_pcie_lane0_refclk:54,dev_pcie1_pcie_lane0_rxclk:54,dev_pcie1_pcie_lane0_rxfclk:54,dev_pcie1_pcie_lane0_txclk:54,dev_pcie1_pcie_lane0_txfclk:54,dev_pcie1_pcie_lane0_txmclk:54,dev_pcie1_pcie_lane1_refclk:54,dev_pcie1_pcie_lane1_rxclk:54,dev_pcie1_pcie_lane1_rxfclk:54,dev_pcie1_pcie_lane1_txclk:54,dev_pcie1_pcie_lane1_txfclk:54,dev_pcie1_pcie_lane1_txmclk:54,dev_pcie1_pcie_pm_clk:54,dev_pcie2_pcie_cba_clk:54,dev_pcie2_pcie_cpts_rclk_clk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:54,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:54,dev_pcie2_pcie_lane0_refclk:54,dev_pcie2_pcie_lane0_rxclk:54,dev_pcie2_pcie_lane0_rxfclk:54,dev_pcie2_pcie_lane0_txclk:54,dev_pcie2_pcie_lane0_txfclk:54,dev_pcie2_pcie_lane0_txmclk:54,dev_pcie2_pcie_lane1_refclk:54,dev_pcie2_pcie_lane1_rxclk:54,dev_pcie2_pcie_lane1_rxfclk:54,dev_pcie2_pcie_lane1_txclk:54,dev_pcie2_pcie_lane1_txfclk:54,dev_pcie2_pcie_lane1_txmclk:54,dev_pcie2_pcie_pm_clk:54,dev_pcie3_pcie_cba_clk:54,dev_pcie3_pcie_cpts_rclk_clk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:54,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:54,dev_pcie3_pcie_lane0_refclk:54,dev_pcie3_pcie_lane0_rxclk:54,dev_pcie3_pcie_lane0_rxfclk:54,dev_pcie3_pcie_lane0_txclk:54,dev_pcie3_pcie_lane0_txfclk:54,dev_pcie3_pcie_lane0_txmclk:54,dev_pcie3_pcie_lane1_refclk:54,dev_pcie3_pcie_lane1_rxclk:54,dev_pcie3_pcie_lane1_rxfclk:54,dev_pcie3_pcie_lane1_txclk:54,dev_pcie3_pcie_lane1_txfclk:54,dev_pcie3_pcie_lane1_txmclk:54,dev_pcie3_pcie_pm_clk:54,dev_pdma0_bus_vclk:[28,40],dev_pdma1_bus_vclk:[28,40],dev_pdma_debug0_bus_vclk:[28,40],dev_pll_mmr0_bus_vbusp_clk:[28,40],dev_pllctrl0_bus_pll_clkout_clk:[28,40],dev_pllctrl0_bus_pll_refclk_clk:[28,40],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_pllctrl0_bus_vbus_slv_refclk_clk:[28,40],dev_pru_icssg0_bus_core_clk:[28,40],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,40],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg0_bus_iep_clk:[28,40],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,40],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:40,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:40,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:40,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:40,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[28,40],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[28,40],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[28,40],dev_pru_icssg0_bus_uclk_clk:[28,40],dev_pru_icssg0_bus_vclk_clk:[28,40],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[28,40],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[28,40],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[28,40],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[28,40],dev_pru_icssg0_core_clk:54,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:54,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pru_icssg0_iep_clk:54,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:54,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_pru_icssg0_pr1_mdio_mdclk_o_0:54,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:54,dev_pru_icssg0_pr1_rgmii0_txc_i_0:54,dev_pru_icssg0_pr1_rgmii0_txc_o_0:54,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:54,dev_pru_icssg0_pr1_rgmii1_txc_i_0:54,dev_pru_icssg0_pr1_rgmii1_txc_o_0:54,dev_pru_icssg0_rgmii_mhz_250_clk:54,dev_pru_icssg0_rgmii_mhz_50_clk:54,dev_pru_icssg0_rgmii_mhz_5_clk:54,dev_pru_icssg0_uclk_clk:54,dev_pru_icssg0_vclk_clk:54,dev_pru_icssg1_bus_core_clk:[28,40],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,40],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg1_bus_iep_clk:[28,40],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,40],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:40,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:40,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:40,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:40,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[28,40],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[28,40],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[28,40],dev_pru_icssg1_bus_uclk_clk:[28,40],dev_pru_icssg1_bus_vclk_clk:[28,40],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[28,40],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[28,40],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[28,40],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[28,40],dev_pru_icssg1_core_clk:54,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:54,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pru_icssg1_iep_clk:54,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:54,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:54,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:54,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:54,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:54,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:54,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:54,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:54,dev_pru_icssg1_pr1_mdio_mdclk_o_0:54,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:54,dev_pru_icssg1_pr1_rgmii0_txc_i_0:54,dev_pru_icssg1_pr1_rgmii0_txc_o_0:54,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:54,dev_pru_icssg1_pr1_rgmii1_txc_i_0:54,dev_pru_icssg1_pr1_rgmii1_txc_o_0:54,dev_pru_icssg1_rgmii_mhz_250_clk:54,dev_pru_icssg1_rgmii_mhz_50_clk:54,dev_pru_icssg1_rgmii_mhz_5_clk:54,dev_pru_icssg1_serdes0_refclk:54,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:54,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:54,dev_pru_icssg1_serdes0_rxclk:54,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:54,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:54,dev_pru_icssg1_serdes0_rxfclk:54,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:54,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:54,dev_pru_icssg1_serdes0_txclk:54,dev_pru_icssg1_serdes0_txfclk:54,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:54,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:54,dev_pru_icssg1_serdes0_txmclk:54,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:54,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:54,dev_pru_icssg1_serdes1_refclk:54,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:54,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:54,dev_pru_icssg1_serdes1_rxclk:54,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:54,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:54,dev_pru_icssg1_serdes1_rxfclk:54,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:54,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:54,dev_pru_icssg1_serdes1_txclk:54,dev_pru_icssg1_serdes1_txfclk:54,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:54,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:54,dev_pru_icssg1_serdes1_txmclk:54,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:54,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:54,dev_pru_icssg1_uclk_clk:54,dev_pru_icssg1_vclk_clk:54,dev_pru_icssg2_bus_core_clk:[28,40],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[28,40],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg2_bus_iep_clk:[28,40],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[28,40],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[28,40],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:40,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:40,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:40,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:40,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[28,40],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[28,40],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[28,40],dev_pru_icssg2_bus_uclk_clk:[28,40],dev_pru_icssg2_bus_vclk_clk:[28,40],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[28,40],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[28,40],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[28,40],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[28,40],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[28,40],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[28,40],dev_psc0_bus_clk:[28,40],dev_psc0_bus_slow_clk:[28,40],dev_psc0_clk:54,dev_psc0_slow_clk:54,dev_psramecc0_bus_clk_clk:[28,40],dev_pulsar_sl_main_0_interface0_phase_0:54,dev_pulsar_sl_main_0_interface1_phase_0:54,dev_pulsar_sl_main_1_interface0_phase_0:54,dev_pulsar_sl_main_1_interface1_phase_0:54,dev_pulsar_sl_mcu_0_interface0_phase_0:54,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:54,dev_pulsar_sl_mcu_0_interface1_phase_0:54,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:54,dev_r5fss0_core0_cpu_clk:54,dev_r5fss0_core0_interface_clk:54,dev_r5fss0_core1_cpu_clk:54,dev_r5fss0_core1_interface_clk:54,dev_r5fss0_introuter0_intr_clk:54,dev_r5fss1_core0_cpu_clk:54,dev_r5fss1_core0_interface_clk:54,dev_r5fss1_core1_cpu_clk:54,dev_r5fss1_core1_interface_clk:54,dev_r5fss1_introuter0_intr_clk:54,dev_rti0_bus_rti_clk:[28,40],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,40],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_rti0_bus_vbusp_clk:[28,40],dev_rti0_rti_clk:54,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti0_vbusp_clk:54,dev_rti15_rti_clk:54,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti15_vbusp_clk:54,dev_rti16_rti_clk:54,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti16_vbusp_clk:54,dev_rti1_bus_rti_clk:[28,40],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,40],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_rti1_bus_vbusp_clk:[28,40],dev_rti1_rti_clk:54,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti1_vbusp_clk:54,dev_rti24_rti_clk:54,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti24_vbusp_clk:54,dev_rti25_rti_clk:54,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti25_vbusp_clk:54,dev_rti28_rti_clk:54,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti28_vbusp_clk:54,dev_rti29_rti_clk:54,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti29_vbusp_clk:54,dev_rti2_bus_rti_clk:[28,40],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,40],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_rti2_bus_vbusp_clk:[28,40],dev_rti30_rti_clk:54,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti30_vbusp_clk:54,dev_rti31_rti_clk:54,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:54,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:54,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:54,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:54,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:54,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:54,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:54,dev_rti31_vbusp_clk:54,dev_rti3_bus_rti_clk:[28,40],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[28,40],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[28,40],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[28,40],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_rti3_bus_vbusp_clk:[28,40],dev_sa2_ul0_bus_pka_in_clk:[28,40],dev_sa2_ul0_bus_x1_clk:[28,40],dev_sa2_ul0_bus_x2_clk:[28,40],dev_sa2_ul0_pka_in_clk:54,dev_sa2_ul0_x1_clk:54,dev_sa2_ul0_x2_clk:54,dev_serdes0_bus_clk:[28,40],dev_serdes0_bus_ip2_ln0_txrclk:[28,40],dev_serdes0_bus_ip3_ln0_txrclk:[28,40],dev_serdes0_bus_li_refclk:[28,40],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,40],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,40],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[28,40],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_serdes0_bus_ln0_rxclk:[28,40],dev_serdes0_bus_ln0_txclk:[28,40],dev_serdes0_bus_refclkpn:40,dev_serdes0_bus_refclkpp:40,dev_serdes1_bus_clk:[28,40],dev_serdes1_bus_ip1_ln0_txrclk:[28,40],dev_serdes1_bus_ip2_ln0_txrclk:[28,40],dev_serdes1_bus_ip3_ln0_txrclk:[28,40],dev_serdes1_bus_ln0_rxclk:[28,40],dev_serdes1_bus_ln0_txclk:[28,40],dev_serdes1_bus_refclkpn:40,dev_serdes1_bus_refclkpp:40,dev_serdes1_bus_ri_refclk:[28,40],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[28,40],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[28,40],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[28,40],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_serdes_10g0_clk:54,dev_serdes_10g0_core_ref_clk:54,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_10g0_ip1_ln0_refclk:54,dev_serdes_10g0_ip1_ln0_rxclk:54,dev_serdes_10g0_ip1_ln0_rxfclk:54,dev_serdes_10g0_ip1_ln0_txclk:54,dev_serdes_10g0_ip1_ln0_txfclk:54,dev_serdes_10g0_ip1_ln0_txmclk:54,dev_serdes_10g0_ip1_ln1_refclk:54,dev_serdes_10g0_ip1_ln1_rxclk:54,dev_serdes_10g0_ip1_ln1_rxfclk:54,dev_serdes_10g0_ip1_ln1_txclk:54,dev_serdes_10g0_ip1_ln1_txfclk:54,dev_serdes_10g0_ip1_ln1_txmclk:54,dev_serdes_10g0_ip1_ln2_refclk:54,dev_serdes_10g0_ip1_ln2_rxclk:54,dev_serdes_10g0_ip1_ln2_rxfclk:54,dev_serdes_10g0_ip1_ln2_txclk:54,dev_serdes_10g0_ip1_ln2_txfclk:54,dev_serdes_10g0_ip1_ln2_txmclk:54,dev_serdes_10g0_ip1_ln3_refclk:54,dev_serdes_10g0_ip1_ln3_rxclk:54,dev_serdes_10g0_ip1_ln3_rxfclk:54,dev_serdes_10g0_ip1_ln3_txclk:54,dev_serdes_10g0_ip1_ln3_txfclk:54,dev_serdes_10g0_ip1_ln3_txmclk:54,dev_serdes_10g0_ip3_ln0_refclk:54,dev_serdes_10g0_ip3_ln0_rxclk:54,dev_serdes_10g0_ip3_ln0_rxfclk:54,dev_serdes_10g0_ip3_ln0_txclk:54,dev_serdes_10g0_ip3_ln0_txfclk:54,dev_serdes_10g0_ip3_ln0_txmclk:54,dev_serdes_10g0_ip3_ln1_refclk:54,dev_serdes_10g0_ip3_ln1_rxclk:54,dev_serdes_10g0_ip3_ln1_rxfclk:54,dev_serdes_10g0_ip3_ln1_txclk:54,dev_serdes_10g0_ip3_ln1_txfclk:54,dev_serdes_10g0_ip3_ln1_txmclk:54,dev_serdes_10g0_ip3_ln2_refclk:54,dev_serdes_10g0_ip3_ln2_rxclk:54,dev_serdes_10g0_ip3_ln2_rxfclk:54,dev_serdes_10g0_ip3_ln2_txclk:54,dev_serdes_10g0_ip3_ln2_txfclk:54,dev_serdes_10g0_ip3_ln2_txmclk:54,dev_serdes_10g0_ip3_ln3_refclk:54,dev_serdes_10g0_ip3_ln3_rxclk:54,dev_serdes_10g0_ip3_ln3_rxfclk:54,dev_serdes_10g0_ip3_ln3_txclk:54,dev_serdes_10g0_ip3_ln3_txfclk:54,dev_serdes_10g0_ip3_ln3_txmclk:54,dev_serdes_10g0_ref_out_clk:54,dev_serdes_16g0_clk:54,dev_serdes_16g0_cmn_refclk1_m_0:54,dev_serdes_16g0_cmn_refclk1_p_0:54,dev_serdes_16g0_core_ref1_clk:54,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g0_core_ref_clk:54,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g0_ip1_ln0_refclk:54,dev_serdes_16g0_ip1_ln0_rxclk:54,dev_serdes_16g0_ip1_ln0_rxfclk:54,dev_serdes_16g0_ip1_ln0_txclk:54,dev_serdes_16g0_ip1_ln0_txfclk:54,dev_serdes_16g0_ip1_ln0_txmclk:54,dev_serdes_16g0_ip1_ln1_refclk:54,dev_serdes_16g0_ip1_ln1_rxclk:54,dev_serdes_16g0_ip1_ln1_rxfclk:54,dev_serdes_16g0_ip1_ln1_txclk:54,dev_serdes_16g0_ip1_ln1_txfclk:54,dev_serdes_16g0_ip1_ln1_txmclk:54,dev_serdes_16g0_ip2_ln0_refclk:54,dev_serdes_16g0_ip2_ln0_rxclk:54,dev_serdes_16g0_ip2_ln0_rxfclk:54,dev_serdes_16g0_ip2_ln0_txclk:54,dev_serdes_16g0_ip2_ln0_txfclk:54,dev_serdes_16g0_ip2_ln0_txmclk:54,dev_serdes_16g0_ip2_ln1_refclk:54,dev_serdes_16g0_ip2_ln1_rxclk:54,dev_serdes_16g0_ip2_ln1_rxfclk:54,dev_serdes_16g0_ip2_ln1_txclk:54,dev_serdes_16g0_ip2_ln1_txfclk:54,dev_serdes_16g0_ip2_ln1_txmclk:54,dev_serdes_16g0_ip3_ln1_refclk:54,dev_serdes_16g0_ip3_ln1_rxclk:54,dev_serdes_16g0_ip3_ln1_rxfclk:54,dev_serdes_16g0_ip3_ln1_txclk:54,dev_serdes_16g0_ip3_ln1_txfclk:54,dev_serdes_16g0_ip3_ln1_txmclk:54,dev_serdes_16g0_ref1_out_clk:54,dev_serdes_16g0_ref_out_clk:54,dev_serdes_16g1_clk:54,dev_serdes_16g1_cmn_refclk1_m_0:54,dev_serdes_16g1_cmn_refclk1_p_0:54,dev_serdes_16g1_core_ref1_clk:54,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g1_core_ref_clk:54,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g1_ip1_ln0_refclk:54,dev_serdes_16g1_ip1_ln0_rxclk:54,dev_serdes_16g1_ip1_ln0_rxfclk:54,dev_serdes_16g1_ip1_ln0_txclk:54,dev_serdes_16g1_ip1_ln0_txfclk:54,dev_serdes_16g1_ip1_ln0_txmclk:54,dev_serdes_16g1_ip1_ln1_refclk:54,dev_serdes_16g1_ip1_ln1_rxclk:54,dev_serdes_16g1_ip1_ln1_rxfclk:54,dev_serdes_16g1_ip1_ln1_txclk:54,dev_serdes_16g1_ip1_ln1_txfclk:54,dev_serdes_16g1_ip1_ln1_txmclk:54,dev_serdes_16g1_ip2_ln0_refclk:54,dev_serdes_16g1_ip2_ln0_rxclk:54,dev_serdes_16g1_ip2_ln0_rxfclk:54,dev_serdes_16g1_ip2_ln0_txclk:54,dev_serdes_16g1_ip2_ln0_txfclk:54,dev_serdes_16g1_ip2_ln0_txmclk:54,dev_serdes_16g1_ip2_ln1_refclk:54,dev_serdes_16g1_ip2_ln1_rxclk:54,dev_serdes_16g1_ip2_ln1_rxfclk:54,dev_serdes_16g1_ip2_ln1_txclk:54,dev_serdes_16g1_ip2_ln1_txfclk:54,dev_serdes_16g1_ip2_ln1_txmclk:54,dev_serdes_16g1_ip3_ln1_refclk:54,dev_serdes_16g1_ip3_ln1_rxclk:54,dev_serdes_16g1_ip3_ln1_rxfclk:54,dev_serdes_16g1_ip3_ln1_txclk:54,dev_serdes_16g1_ip3_ln1_txfclk:54,dev_serdes_16g1_ip3_ln1_txmclk:54,dev_serdes_16g1_ip4_ln0_refclk:54,dev_serdes_16g1_ip4_ln0_rxclk:54,dev_serdes_16g1_ip4_ln0_rxfclk:54,dev_serdes_16g1_ip4_ln0_txclk:54,dev_serdes_16g1_ip4_ln0_txfclk:54,dev_serdes_16g1_ip4_ln0_txmclk:54,dev_serdes_16g1_ip4_ln1_refclk:54,dev_serdes_16g1_ip4_ln1_rxclk:54,dev_serdes_16g1_ip4_ln1_rxfclk:54,dev_serdes_16g1_ip4_ln1_txclk:54,dev_serdes_16g1_ip4_ln1_txfclk:54,dev_serdes_16g1_ip4_ln1_txmclk:54,dev_serdes_16g1_ref1_out_clk:54,dev_serdes_16g1_ref_out_clk:54,dev_serdes_16g2_clk:54,dev_serdes_16g2_cmn_refclk1_m_0:54,dev_serdes_16g2_cmn_refclk1_p_0:54,dev_serdes_16g2_core_ref1_clk:54,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g2_core_ref_clk:54,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g2_ip2_ln0_refclk:54,dev_serdes_16g2_ip2_ln0_rxclk:54,dev_serdes_16g2_ip2_ln0_rxfclk:54,dev_serdes_16g2_ip2_ln0_txclk:54,dev_serdes_16g2_ip2_ln0_txfclk:54,dev_serdes_16g2_ip2_ln0_txmclk:54,dev_serdes_16g2_ip2_ln1_refclk:54,dev_serdes_16g2_ip2_ln1_rxclk:54,dev_serdes_16g2_ip2_ln1_rxfclk:54,dev_serdes_16g2_ip2_ln1_txclk:54,dev_serdes_16g2_ip2_ln1_txfclk:54,dev_serdes_16g2_ip2_ln1_txmclk:54,dev_serdes_16g2_ip3_ln1_refclk:54,dev_serdes_16g2_ip3_ln1_rxclk:54,dev_serdes_16g2_ip3_ln1_rxfclk:54,dev_serdes_16g2_ip3_ln1_txclk:54,dev_serdes_16g2_ip3_ln1_txfclk:54,dev_serdes_16g2_ip3_ln1_txmclk:54,dev_serdes_16g2_ip4_ln0_refclk:54,dev_serdes_16g2_ip4_ln0_rxclk:54,dev_serdes_16g2_ip4_ln0_rxfclk:54,dev_serdes_16g2_ip4_ln0_txclk:54,dev_serdes_16g2_ip4_ln0_txfclk:54,dev_serdes_16g2_ip4_ln0_txmclk:54,dev_serdes_16g2_ip4_ln1_refclk:54,dev_serdes_16g2_ip4_ln1_rxclk:54,dev_serdes_16g2_ip4_ln1_rxfclk:54,dev_serdes_16g2_ip4_ln1_txclk:54,dev_serdes_16g2_ip4_ln1_txfclk:54,dev_serdes_16g2_ip4_ln1_txmclk:54,dev_serdes_16g2_ref1_out_clk:54,dev_serdes_16g2_ref_out_clk:54,dev_serdes_16g3_clk:54,dev_serdes_16g3_cmn_refclk1_m_0:54,dev_serdes_16g3_cmn_refclk1_p_0:54,dev_serdes_16g3_core_ref1_clk:54,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g3_core_ref_clk:54,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:54,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:54,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:54,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:54,dev_serdes_16g3_ip2_ln0_refclk:54,dev_serdes_16g3_ip2_ln0_rxclk:54,dev_serdes_16g3_ip2_ln0_rxfclk:54,dev_serdes_16g3_ip2_ln0_txclk:54,dev_serdes_16g3_ip2_ln0_txfclk:54,dev_serdes_16g3_ip2_ln0_txmclk:54,dev_serdes_16g3_ip2_ln1_refclk:54,dev_serdes_16g3_ip2_ln1_rxclk:54,dev_serdes_16g3_ip2_ln1_rxfclk:54,dev_serdes_16g3_ip2_ln1_txclk:54,dev_serdes_16g3_ip2_ln1_txfclk:54,dev_serdes_16g3_ip2_ln1_txmclk:54,dev_serdes_16g3_ip3_ln1_refclk:54,dev_serdes_16g3_ip3_ln1_rxclk:54,dev_serdes_16g3_ip3_ln1_rxfclk:54,dev_serdes_16g3_ip3_ln1_txclk:54,dev_serdes_16g3_ip3_ln1_txfclk:54,dev_serdes_16g3_ip3_ln1_txmclk:54,dev_serdes_16g3_ref1_out_clk:54,dev_serdes_16g3_ref_out_clk:54,dev_stm0_atb_clk:54,dev_stm0_bus_atb_clk:[28,40],dev_stm0_bus_core_clk:[28,40],dev_stm0_bus_vbusp_clk:[28,40],dev_stm0_core_clk:54,dev_stm0_vbusp_clk:54,dev_timer0_bus_timer_hclk_clk:[28,40],dev_timer0_bus_timer_tclk_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer0_timer_hclk_clk:54,dev_timer0_timer_pwm_0:54,dev_timer0_timer_tclk_clk:54,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer10_bus_timer_hclk_clk:[28,40],dev_timer10_bus_timer_tclk_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer10_timer_hclk_clk:54,dev_timer10_timer_pwm_0:54,dev_timer10_timer_tclk_clk:54,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer11_bus_timer_hclk_clk:[28,40],dev_timer11_bus_timer_tclk_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer11_timer_hclk_clk:54,dev_timer11_timer_tclk_clk:54,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:54,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:54,dev_timer12_timer_hclk_clk:54,dev_timer12_timer_pwm_0:54,dev_timer12_timer_tclk_clk:54,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer13_timer_hclk_clk:54,dev_timer13_timer_tclk_clk:54,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:54,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:54,dev_timer14_timer_hclk_clk:54,dev_timer14_timer_pwm_0:54,dev_timer14_timer_tclk_clk:54,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer15_timer_hclk_clk:54,dev_timer15_timer_tclk_clk:54,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:54,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:54,dev_timer16_timer_hclk_clk:54,dev_timer16_timer_pwm_0:54,dev_timer16_timer_tclk_clk:54,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer17_timer_hclk_clk:54,dev_timer17_timer_tclk_clk:54,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:54,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:54,dev_timer18_timer_hclk_clk:54,dev_timer18_timer_pwm_0:54,dev_timer18_timer_tclk_clk:54,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer19_timer_hclk_clk:54,dev_timer19_timer_tclk_clk:54,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:54,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:54,dev_timer1_bus_timer_hclk_clk:[28,40],dev_timer1_bus_timer_tclk_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer1_timer_hclk_clk:54,dev_timer1_timer_tclk_clk:54,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:54,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:54,dev_timer2_bus_timer_hclk_clk:[28,40],dev_timer2_bus_timer_tclk_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer2_timer_hclk_clk:54,dev_timer2_timer_pwm_0:54,dev_timer2_timer_tclk_clk:54,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer3_bus_timer_hclk_clk:[28,40],dev_timer3_bus_timer_tclk_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer3_timer_hclk_clk:54,dev_timer3_timer_tclk_clk:54,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:54,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:54,dev_timer4_bus_timer_hclk_clk:[28,40],dev_timer4_bus_timer_tclk_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer4_timer_hclk_clk:54,dev_timer4_timer_pwm_0:54,dev_timer4_timer_tclk_clk:54,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer5_bus_timer_hclk_clk:[28,40],dev_timer5_bus_timer_tclk_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer5_timer_hclk_clk:54,dev_timer5_timer_tclk_clk:54,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:54,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:54,dev_timer6_bus_timer_hclk_clk:[28,40],dev_timer6_bus_timer_tclk_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer6_timer_hclk_clk:54,dev_timer6_timer_pwm_0:54,dev_timer6_timer_tclk_clk:54,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer7_bus_timer_hclk_clk:[28,40],dev_timer7_bus_timer_tclk_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer7_timer_hclk_clk:54,dev_timer7_timer_tclk_clk:54,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:54,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:54,dev_timer8_bus_timer_hclk_clk:[28,40],dev_timer8_bus_timer_tclk_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer8_timer_hclk_clk:54,dev_timer8_timer_pwm_0:54,dev_timer8_timer_tclk_clk:54,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:54,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:54,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:54,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:54,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:54,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:54,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:54,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:54,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:54,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:54,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:54,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:54,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:54,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:54,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:54,dev_timer9_bus_timer_hclk_clk:[28,40],dev_timer9_bus_timer_tclk_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[28,40],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[28,40],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[28,40],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[28,40],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[28,40],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[28,40],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:40,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:40,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:40,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:40,dev_timer9_timer_hclk_clk:54,dev_timer9_timer_tclk_clk:54,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:54,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:54,dev_timesync_intrtr0_bus_intr_clk:[28,40],dev_timesync_intrtr0_intr_clk:54,dev_uart0_bus_fclk_clk:[28,40],dev_uart0_bus_vbusp_clk:[28,40],dev_uart0_fclk_clk:54,dev_uart0_vbusp_clk:54,dev_uart1_bus_fclk_clk:[28,40],dev_uart1_bus_vbusp_clk:[28,40],dev_uart1_fclk_clk:54,dev_uart1_vbusp_clk:54,dev_uart2_bus_fclk_clk:[28,40],dev_uart2_bus_vbusp_clk:[28,40],dev_uart2_fclk_clk:54,dev_uart2_vbusp_clk:54,dev_uart3_fclk_clk:54,dev_uart3_vbusp_clk:54,dev_uart4_fclk_clk:54,dev_uart4_vbusp_clk:54,dev_uart5_fclk_clk:54,dev_uart5_vbusp_clk:54,dev_uart6_fclk_clk:54,dev_uart6_vbusp_clk:54,dev_uart7_fclk_clk:54,dev_uart7_vbusp_clk:54,dev_uart8_fclk_clk:54,dev_uart8_vbusp_clk:54,dev_uart9_fclk_clk:54,dev_uart9_vbusp_clk:54,dev_ufs0_ufshci_hclk_clk:54,dev_ufs0_ufshci_mclk_clk:54,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:54,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:54,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:54,dev_ufs0_ufshci_mphy_refclk_0:54,dev_usb0_aclk_clk:54,dev_usb0_buf_clk:54,dev_usb0_clk_lpm_clk:54,dev_usb0_pclk_clk:54,dev_usb0_pipe_refclk:54,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:54,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:54,dev_usb0_pipe_rxclk:54,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:54,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:54,dev_usb0_pipe_rxfclk:54,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:54,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:54,dev_usb0_pipe_txclk:54,dev_usb0_pipe_txfclk:54,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:54,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:54,dev_usb0_pipe_txmclk:54,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:54,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:54,dev_usb0_usb2_apb_pclk_clk:54,dev_usb0_usb2_refclock_clk:54,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:54,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:54,dev_usb1_aclk_clk:54,dev_usb1_buf_clk:54,dev_usb1_clk_lpm_clk:54,dev_usb1_pclk_clk:54,dev_usb1_pipe_refclk:54,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:54,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:54,dev_usb1_pipe_rxclk:54,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:54,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:54,dev_usb1_pipe_rxfclk:54,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:54,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:54,dev_usb1_pipe_txclk:54,dev_usb1_pipe_txfclk:54,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:54,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:54,dev_usb1_pipe_txmclk:54,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:54,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:54,dev_usb1_usb2_apb_pclk_clk:54,dev_usb1_usb2_refclock_clk:54,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:54,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:54,dev_usb3ss0_bus_bus_clk:[28,40],dev_usb3ss0_bus_hsic_clk_clk:[28,40],dev_usb3ss0_bus_phy2_refclk960m_clk:[28,40],dev_usb3ss0_bus_pipe3_txb_clk:[28,40],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:40,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:28,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[28,40],dev_usb3ss0_bus_ref_clk:[28,40],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,40],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:40,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss0_bus_susp_clk:[28,40],dev_usb3ss0_bus_utmi_clk_clk:[28,40],dev_usb3ss1_bus_bus_clk:[28,40],dev_usb3ss1_bus_hsic_clk_clk:[28,40],dev_usb3ss1_bus_phy2_refclk960m_clk:[28,40],dev_usb3ss1_bus_pipe3_txb_clk:[28,40],dev_usb3ss1_bus_ref_clk:[28,40],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[28,40],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:40,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:28,dev_usb3ss1_bus_susp_clk:[28,40],dev_usb3ss1_bus_utmi_clk_clk:[28,40],dev_vpac_top_main_0_clk:54,dev_vpac_top_main_0_pll_dco_clk:54,dev_vpfe0_ccd_pclk_clk:54,dev_vpfe0_vpfe_clk:54,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[28,40],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[28,40],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[28,40],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[28,40],dev_wkup_ddpa0_ddpa_clk:54,dev_wkup_dmsc0_bus_dap_clk:40,dev_wkup_dmsc0_bus_ext_clk:40,dev_wkup_dmsc0_bus_func_32k_rc_clk:40,dev_wkup_dmsc0_bus_func_32k_rt_clk:40,dev_wkup_dmsc0_bus_func_mosc_clk:40,dev_wkup_dmsc0_bus_sec_efc_fclk:40,dev_wkup_dmsc0_bus_vbus_clk:40,dev_wkup_dmsc0_cortex_m3_0_bus_dap_clk:28,dev_wkup_dmsc0_cortex_m3_0_bus_vbus_clk:28,dev_wkup_ecc_aggr0_bus_aggr_clk:[28,40],dev_wkup_esm0_bus_clk:[28,40],dev_wkup_esm0_clk:54,dev_wkup_gpio0_bus_mmr_clk:[28,40],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[28,40],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[28,40],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[28,40],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[28,40],dev_wkup_gpio0_mmr_clk:54,dev_wkup_gpio1_mmr_clk:54,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[28,40],dev_wkup_gpiomux_intrtr0_intr_clk:54,dev_wkup_i2c0_bus_clk:[28,40],dev_wkup_i2c0_bus_piscl:40,dev_wkup_i2c0_bus_pisys_clk:[28,40],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[28,40],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_wkup_i2c0_clk:54,dev_wkup_i2c0_piscl_0:54,dev_wkup_i2c0_pisys_clk:54,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:54,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:54,dev_wkup_i2c0_porscl_0:54,dev_wkup_pllctrl0_bus_pll_clkout_clk:[28,40],dev_wkup_pllctrl0_bus_pll_refclk_clk:[28,40],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[28,40],dev_wkup_porz_sync0_clk_12m_rc_clk:54,dev_wkup_psc0_bus_clk:[28,40],dev_wkup_psc0_bus_slow_clk:[28,40],dev_wkup_psc0_clk:54,dev_wkup_psc0_slow_clk:54,dev_wkup_uart0_bus_fclk_clk:[28,40],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:40,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[28,40],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:28,dev_wkup_uart0_bus_vbusp_clk:[28,40],dev_wkup_uart0_fclk_clk:54,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:54,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:54,dev_wkup_uart0_vbusp_clk:54,dev_wkup_vtm0_bus_fix_ref_clk:[28,40],dev_wkup_vtm0_bus_vbusp_clk:[28,40],dev_wkup_vtm0_fix_ref2_clk:54,dev_wkup_vtm0_fix_ref_clk:54,dev_wkup_vtm0_vbusp_clk:54,devgrp:[23,24,27],devgrp_00:[39,52,64,66],devgrp_01:[39,52,64,66],devgrp_02:66,devgrp_03:66,devgrp_04:66,devgrp_05:66,devgrp_06:66,devgrp_al:66,devgrp_boardcfg:27,devgrp_devic:27,devgrp_t:[21,22,23,24,66],devgrp_valid:27,devic:[3,4,6,7,8,9,10,11,12,14,17,18,19,20,21,22,23,24,27,31,32,33,36,37,44,45,46,50,53,57,58,59,62,69,71],device_id:27,device_off:27,device_on:27,diagram:68,dies:12,differ:[0,4,7,10,19,20,21,23,31,44,57,67,68],digit:65,direct:[7,28,38,40,51,54,63],directli:[0,7,10,11,65],directori:20,dirstring_typ:20,disabl:[4,5,7,9,11,12,20,21,27],disable_main_nav_secure_proxi:21,discard:19,discoveri:23,discuss:[21,66],dispc_intr_req_0:33,dispc_intr_req_1:33,disregard:0,distinguish:[12,20],distinguished_nam:20,div2:12,div3:12,div4:12,divid:[4,10,12],dma:[0,11],dma_event_intr:[33,46,59],dmsc:[2,8,10,15,19,22,23,24,29,30,31,32,34,41,43,44,45,47,55,56,57,58,60,65],document:[12,14,18,19,23,24,28,38,40,51,54,63,65,66,67,68,70,71],doe:[2,4,7,20,23,24,65,66,67],doesn:6,domain:[5,7,39,52,64,66],don:66,done:[4,12],doorbel:10,doubl:21,down:[11,12,66],drbg:17,driven:12,driver:[0,4,5,7,9,23,27,49],drop:11,dru:[27,47,49],dsi_0_func_intr:59,dsp:[0,5],dss:65,dss_inst0_dispc_func_irq_proc0:59,dss_inst0_dispc_func_irq_proc1:59,dss_inst0_dispc_safety_error_irq_proc0:59,dss_inst0_dispc_safety_error_irq_proc1:59,dss_inst0_dispc_secure_irq_proc0:59,dss_inst0_dispc_secure_irq_proc1:59,dst_host_irq:7,dst_id:7,dst_thread:9,dual:23,due:[0,4,5,11,12,21,27,67,68],durat:12,dure:[11,13,17,20,23,27,37,39,50,52,64,66,67],each:[0,4,7,10,12,15,19,21,23,24,27,30,34,43,46,47,56,60,66,67,68],earli:27,earlier:66,earliest:27,eas:[28,40,54],easili:[27,67],ecap_int:[33,59],ecc_intr_err_pend:59,ecdsa:13,effect:[24,27,65,66],effici:65,efus:[12,14,67,68],egress:[33,46,59],either:[0,10,12],element:[7,10,21,23,24,45,46],elig:[1,71],ellipt:65,elm_porocpsinterrupt_lvl:[33,59],els:65,emailaddress:20,emif:0,emmcsdss_intr:[33,59],emmcss_intr:59,empti:[2,4,5,6,12,17,21,22,23,24],emu_ctrl:11,emu_ctrl_fre:11,emu_ctrl_soft:11,emul:11,enabl:[0,2,4,5,7,9,10,11,12,14,18,20,21,23,24,27],encod:[10,12,20,23],encrypt:[21,22,23,24,67],end:[2,4,11,20,23,27,30,43,56,66],end_address:15,endian:[12,20,65],enforc:[12,65,67,68,70],enough:16,ensur:[0,4,20,21,22,24,68],entir:[7,66],entiti:[1,4,5,9,12,21,23,24,31,36,38,44,49,51,57,62,63,71],entitl:0,entri:[10,23,67],enumer:[20,23,28,40,54],eoe:[11,33,46,59],epwm_etint:[33,59],epwm_tripzint:[33,59],eqep_int:[33,59],equal:[4,65,66],equival:0,err_level:59,errataid:10,error:[6,8,10,11,23,27,33,38,46,49,51,59,63],esm_int_cfg_lvl:59,esm_int_hi_lvl:59,esm_int_low_lvl:59,especi:27,essenti:[2,4,5,6,12,21,22,23,24],establish:[12,68],etc:[0,6,27,66],evalu:4,even:[0,10,11,24,31,44,57,66,67],event:[7,8,10,11,12,22,23,27,45,46,49],event_pend_intr:[33,46,59],everi:[12,23],everyon:[30,43,56],everyth:66,evnt_pend:59,exact:16,exactli:21,exampl:[0,2,5,6,7,20,21,22,23,65,66],exce:11,exceed:4,except:[2,11,12],exchang:5,exclus:[5,27,66,68],exclusive_busi:27,exclusive_devic:27,execut:[4,7,10,12,16,27,67],exist:[7,8,9,10,23],exp_intr:33,expans:[8,9],expect:[0,21,22,65,66,67],explain:12,explicitli:[23,68],expon:27,extend:[3,4,11,20,27,53,69,71],extens:[0,18,19,68,70],extern:[4,11,16,19,22,47,49],extra:[4,65],extract:[18,65,67],extrem:[2,12,23],facilit:65,fact:5,factor:21,factori:67,fail:[4,5,12,15,19,27,65],failur:[0,4,12,15,23],fals:[14,30,43,56],famili:[4,5,12,16,23,67,71],familiar:66,far:[2,7],fast:[12,27],faster:[23,39,52,64],fault:21,fdepth:[11,27],fdq0:27,fdq1:27,fdq2:27,fdq3:27,featur:[7,21,23],fenc:[21,23],fetch:[2,11,27],few:[0,20],field:[0,4,5,7,9,12,15,18,19,21,23,24,27,66,67,68],fieldvalid:20,fifo:11,figur:68,fill:[18,19,20,65],filter:27,find:4,finer:4,fip:[17,65],firewal:[0,2,3,7,8,9,10,11,21,23,24,27,53],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71],first:[0,12,16,23,24,65,66,70],fit:16,fix:[21,22,23,24,67,68],flag:[4,5,7,9,10,11,20,23,39,52,64,65],flagsvalid:20,flat:[22,24],flexbl:[18,19],flexibl:68,flow:[27,33,46,49,59,66,68,70],flow_id:11,flow_index:11,flowid_cnt:11,flowid_start:11,flush:12,fly:7,follow:[0,2,7,10,11,12,15,19,20,21,22,23,24,27,28,37,40,50,54,65,66,68,70],forc:12,form:[23,30,43,56],format:[0,9,12,16,18,19,20,21,22,23,24,66],formula:10,forward:4,found:[4,23,27],foundat:[16,65],fraction:21,framework:20,free:[7,11,12],freed:[7,9],freq_hz:4,frequenc:[0,4,22,27],from:[0,2,4,5,7,9,10,12,14,15,17,18,19,20,21,22,23,24,27,28,30,32,33,40,43,45,49,54,56,58,59,65,67,68,70],ftbool:21,full:[2,4,5,6,12,16,20,21,22,23,24,66,68],fulli:9,fundament:65,further:[16,19,38,51,63,66,67],futur:[0,8,9,16,20,21,24,27],fwl_id:15,gate:23,gcfg:[11,27],gen_ign_bootvector:12,gen_level:59,gener:[1,5,7,9,10,11,13,15,27,33,39,46,47,49,52,59,64,65,66,67,68,71],generic_debug:27,get:[0,2,4,5,22,27,66],get_clock_par:4,get_processor_config:12,get_processor_control:12,get_processor_wake_reason:12,get_reset_cfg:27,gevi:[47,49],gevt:[34,60],gic500ss_main_0:[38,51],gic:[45,49],gic_output_waker_gic_pwr0_wake_request:59,give:[8,12],given:[4,65,66],glitch:[12,22],global:[7,10,27,33,46,49,59],global_ev:7,global_soft_lock:14,goal:0,goe:12,going:12,gov:65,gpio:[23,33,45,49],gpio_bank:[33,59],gpiomux_intrtr0:[32,58],gpmc_sinterrupt:[33,59],gpu_0:[30,31,38,43,44,51,56,57,63],gpu_1:[31,38,44,51],gpu_irq:33,grant:[7,10,11],granular:[12,27,28,40,54,67],greater:[4,10,11,23,65],group:[21,22,23,24,27,53,65,69,71],gtc_push_ev:[33,59],guarante:[4,23,27],guid:[12,23,30,43,56],guidanc:66,guidelin:23,had:[0,12],halt:12,hand:12,handl:[5,7,11,12,20,27,30,43,56],handler:27,handover_processor:12,handshak:5,happen:0,hard:12,hardwar:[0,2,4,5,12,14,19,65,66],has:[0,4,5,7,12,14,16,17,19,22,23,24,27,28,34,40,47,54,60,66,67,68],hash:[13,20,65,68,70],have:[0,2,4,7,9,12,21,22,23,24,27,28,30,39,40,43,49,52,54,56,64,65,67],hdr:[2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],header:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,22,23,24,71],help:12,henc:0,here:[12,28,40,54,66,68],heterogen:0,hex:20,hidden:20,hierarchi:21,high:[2,10,11,21,22,23,24,47,49,66,68],high_prior:[38,51,63],higher:[12,16,65],highli:[21,22],hlo:[7,66],hold:[4,12,65],holder:20,hole:21,host:[0,2,4,5,7,8,9,10,11,12,13,15,16,20,21,23,27,30,32,33,34,35,38,43,45,46,47,48,51,53,56,58,59,60,61,63,65,67],host_cfg:23,host_cfg_entri:23,host_hierarchi:24,host_hierarchy_entri:24,host_id:[12,23,24,35,48,61],host_id_al:[23,31,44],host_perm:24,host_system_error:59,how:[5,11,12,20,21,22,23,24,27,67,68],howev:[0,5,10,12,19,21,22,23,27,28,40,54,68],hpb_intr:59,html:65,http:[20,65],huge:27,human:[2,27],hw_key_hide_flag:20,hw_read_lock:14,hw_write_lock:14,hypervisor:10,hypothet:[4,12],i00_lvl:33,i01_lvl:33,i02_lvl:33,i03_lvl:33,i04_lvl:33,i05_lvl:33,i06_lvl:33,i07_lvl:33,i08_lvl:33,i09_lvl:33,i10_lvl:33,i11_lvl:33,i12_lvl:33,i13_lvl:33,i14_lvl:33,i15_lvl:33,i2023:10,i2c2:0,i2c:66,i3c__int:59,ia0:[47,49],ia1:[47,49],ia_global_ev:27,ia_id:7,ia_vint:27,ia_vint_status_bit:27,icss:[5,31,44],icssg0:[45,47,49],icssg0_rx:34,icssg0_tx:34,icssg1:[45,47,49],icssg1_rx:34,icssg1_tx:34,icssg2:[45,47,49],icssg2_rx:34,icssg2_tx:34,icssg:[30,43,57],icssg_0:[31,38,44,51,57,63],icssg_1:[31,38,44,51],icssg_2:[31,38,44,51],identif:[31,38,44,51,57,63,66],identifi:[0,4,5,7,12,18,20,23,27,30,43,53,56],ids:27,iec:20,ietf:65,ignor:[4,5,10,11,14,24,27],imag:[68,70],image_address_hi:12,image_address_lo:12,image_s:12,images:20,immedi:[6,11,21,22,27],impact:[12,27,66],implement:[0,2,4,5,6,7,10,12,21,22,23,24,28,40,54,65],impli:[0,12,22,28,30,40,43,54,56,66,67],improv:[23,68],inact:21,incap:7,includ:[0,4,5,17,20,66],inclus:23,incom:[28,40,54],increas:[10,23,66,68,70],independ:[0,2,5,12,22,24,65,67,68],index:[7,8,10,11,13,14,15,16,23,27,32,33,34,46,47,58,59,60,65],indic:[0,2,4,5,9,10,11,12,13,14,15,16,19,20,27,31,44,57,66],individu:[8,10,11,67],infifo_level:59,info:[2,11,15,27],inform:[2,4,5,7,8,9,10,11,12,14,17,18,20,23,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,66,67],infrastructur:2,ingroup_level:59,init:[23,27,39,52,64],init_err:33,initalvector:20,initi:[0,2,16,17,20,22,23,24,27,39,52,64,68,70],initialvector:[20,68],input:[4,7,11,23,27,28,32,33,34,40,45,46,47,49,54,58,59,60,65,70],input_hi:13,input_lo:13,insecur:21,insert:0,insid:27,instal:6,instanc:[0,12,23,66],instead:[0,4,23,66,67,68,70],instrument:[0,20],insur:5,int_cal_l:33,int_mcrc_intr:46,intact:0,intaggr_vintr_pend:[33,59],integ:20,integ_check:0,integr:[21,23,24,68,70],intend:[2,7,31,44,57],intent:[0,15],intention:21,interact:[0,2,12],interconnect:[20,30,43,56],interest:[16,27,66],interfac:[0,3,12,17,18,27],intermedi:11,intern:[4,7,10,11,12,15,16,17,23,30,43,56,65],interpret:[0,4,11,20,27,71],interrupt:[0,7,12,27,45,46,49,53],intput:23,intr:59,intr_224:63,intr_225:63,intr_226:63,intr_227:63,intr_64:63,intr_65:63,intr_66:63,intr_67:63,intr_done_level:[33,59],intr_pend:[33,59],intr_spi:[33,59],intr_wwd:59,introduc:66,introduct:71,invalid:[4,11,14,20,21,23,27,33,46,49,59,66],invalid_st:27,invas:12,invoc:12,invok:[5,12,17,22,65,66],involv:[12,19],invovl:12,io_tbu0_ras_intr:59,ir_input:27,ir_output:27,irq:[3,5,10,11,23,27,38,49,51,53,59,63],irq_dst_host_irq:27,irq_dst_id:27,irq_global_ev:27,irq_ia_id:27,irq_ia_init:27,irq_ia_map_vint:27,irq_ia_oes_get:27,irq_ia_oes_set:27,irq_ia_unmap_vint:27,irq_init:27,irq_ir_cfg:27,irq_ir_clr:27,irq_ir_init:27,irq_releas:27,irq_secondary_host:27,irq_set:27,irq_src_id:27,irq_src_index:27,irq_vint:27,irq_vint_status_bit_index:27,irrespect:67,isc:[0,10],island:[31,44,57],iso:20,isol:[5,21,22,24],issu:[4,6],iter:[10,12],iterationcnt:[20,68],itm:[21,27],its:[0,4,8,10,11,16,20],itself:12,itu:20,j721e:[27,71],j721e_dev_a72ss0:[54,55,64],j721e_dev_a72ss0_core0:[54,55,64],j721e_dev_a72ss0_core1:[54,55,64],j721e_dev_aasrc0:[54,55,59,64],j721e_dev_atl0:[54,55,64],j721e_dev_board0:[54,55,64],j721e_dev_c66ss0_core0:[54,55,58,62,64],j721e_dev_c66ss0_introuter0:[54,55,64],j721e_dev_c66ss0_pbist0:[55,64],j721e_dev_c66ss1_core0:[54,55,58,62,64],j721e_dev_c66ss1_introuter0:[54,55,64],j721e_dev_c66ss1_pbist0:[55,64],j721e_dev_c71ss0:[54,55,64],j721e_dev_c71ss0_mma:[54,55,64],j721e_dev_c71x_0_pbist_vd:[55,64],j721e_dev_cmpevent_intrtr0:[54,55,64],j721e_dev_compute_cluster0_cfg_wrap:[54,55,64],j721e_dev_compute_cluster0_clec:[54,55,58,59,62,64],j721e_dev_compute_cluster0_core_cor:[54,55,64],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[54,55,64],j721e_dev_compute_cluster0_debug_wrap:[54,55,64],j721e_dev_compute_cluster0_divh2_divh0:[55,64],j721e_dev_compute_cluster0_divp_tft0:[55,64],j721e_dev_compute_cluster0_dmsc_wrap:[54,55,64],j721e_dev_compute_cluster0_en_msmc_domain:[54,55,64],j721e_dev_compute_cluster0_gic500ss:[54,55,58,62,64],j721e_dev_compute_cluster0_pbist_wrap:[54,55,64],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[55,59,64],j721e_dev_cpsw0:[54,55,58,59,62,64],j721e_dev_cpt2_aggr0:[54,55,64],j721e_dev_cpt2_aggr1:[54,55,64],j721e_dev_cpt2_aggr2:[54,55,64],j721e_dev_csi_psilss0:[54,55,64],j721e_dev_csi_rx_if0:[54,55,59,64],j721e_dev_csi_rx_if1:[54,55,59,64],j721e_dev_csi_tx_if0:[54,55,59,64],j721e_dev_dcc0:[54,55,59,64],j721e_dev_dcc10:[54,55,59,64],j721e_dev_dcc11:[54,55,59,64],j721e_dev_dcc12:[54,55,59,64],j721e_dev_dcc1:[54,55,59,64],j721e_dev_dcc2:[54,55,59,64],j721e_dev_dcc3:[54,55,59,64],j721e_dev_dcc4:[54,55,59,64],j721e_dev_dcc5:[54,55,59,64],j721e_dev_dcc6:[54,55,59,64],j721e_dev_dcc7:[54,55,59,64],j721e_dev_dcc8:[54,55,59,64],j721e_dev_dcc9:[54,55,59,64],j721e_dev_ddr0:[54,55,59,64],j721e_dev_debugss_wrap0:[54,55,64],j721e_dev_decoder0:[54,55,59,64],j721e_dev_dmpac0_sde_0:[54,55,64],j721e_dev_dmpac_top_main_0:[54,55,64],j721e_dev_dmsc_wkup_0:[55,64],j721e_dev_dphy_rx0:[54,55,64],j721e_dev_dphy_rx1:[54,55,64],j721e_dev_dphy_tx0:[54,55,64],j721e_dev_dss0:[54,55,59,64],j721e_dev_dss_dsi0:[54,55,59,64],j721e_dev_dss_edp0:[54,55,59,64],j721e_dev_ecap0:[54,55,59,64],j721e_dev_ecap1:[54,55,59,64],j721e_dev_ecap2:[54,55,59,64],j721e_dev_ehrpwm0:[54,55,59,64],j721e_dev_ehrpwm1:[54,55,59,64],j721e_dev_ehrpwm2:[54,55,59,64],j721e_dev_ehrpwm3:[54,55,59,64],j721e_dev_ehrpwm4:[54,55,59,64],j721e_dev_ehrpwm5:[54,55,59,64],j721e_dev_elm0:[54,55,59,64],j721e_dev_emif_data_0_vd:[55,64],j721e_dev_encoder0:[54,55,59,64],j721e_dev_eqep0:[54,55,59,64],j721e_dev_eqep1:[54,55,59,64],j721e_dev_eqep2:[54,55,59,64],j721e_dev_esm0:[54,55,58,59,62,64],j721e_dev_fss_mcu_0:[55,64],j721e_dev_gpio0:[54,55,59,64],j721e_dev_gpio1:[54,55,59,64],j721e_dev_gpio2:[54,55,59,64],j721e_dev_gpio3:[54,55,59,64],j721e_dev_gpio4:[54,55,59,64],j721e_dev_gpio5:[54,55,59,64],j721e_dev_gpio6:[54,55,59,64],j721e_dev_gpio7:[54,55,59,64],j721e_dev_gpiomux_intrtr0:[54,55,64],j721e_dev_gpmc0:[54,55,59,64],j721e_dev_gpu0_dft_pbist_0:[55,64],j721e_dev_gpu0_gpu_0:[54,55,64],j721e_dev_gpu0_gpucore_0:[55,64],j721e_dev_gtc0:[54,55,59,64],j721e_dev_i2c0:[54,55,59,64],j721e_dev_i2c1:[54,55,59,64],j721e_dev_i2c2:[54,55,59,64],j721e_dev_i2c3:[54,55,59,64],j721e_dev_i2c4:[54,55,59,64],j721e_dev_i2c5:[54,55,59,64],j721e_dev_i2c6:[54,55,59,64],j721e_dev_i3c0:[54,55,59,64],j721e_dev_j7_lascar_gpu_wrap_main_0:[55,64],j721e_dev_k3_c66_corepac_main_0:[55,64],j721e_dev_k3_c66_corepac_main_1:[55,64],j721e_dev_led0:[54,55,64],j721e_dev_main2mcu_lvl_intrtr0:[54,55,64],j721e_dev_main2mcu_pls_intrtr0:[54,55,64],j721e_dev_main2wkupmcu_vd:[55,64],j721e_dev_mcan0:[54,55,59,64],j721e_dev_mcan10:[54,55,59,64],j721e_dev_mcan11:[54,55,59,64],j721e_dev_mcan12:[54,55,59,64],j721e_dev_mcan13:[54,55,59,64],j721e_dev_mcan1:[54,55,59,64],j721e_dev_mcan2:[54,55,59,64],j721e_dev_mcan3:[54,55,59,64],j721e_dev_mcan4:[54,55,59,64],j721e_dev_mcan5:[54,55,59,64],j721e_dev_mcan6:[54,55,59,64],j721e_dev_mcan7:[54,55,59,64],j721e_dev_mcan8:[54,55,59,64],j721e_dev_mcan9:[54,55,59,64],j721e_dev_mcasp0:[54,55,59,64],j721e_dev_mcasp10:[54,55,59,64],j721e_dev_mcasp11:[54,55,59,64],j721e_dev_mcasp1:[54,55,59,64],j721e_dev_mcasp2:[54,55,59,64],j721e_dev_mcasp3:[54,55,59,64],j721e_dev_mcasp4:[54,55,59,64],j721e_dev_mcasp5:[54,55,59,64],j721e_dev_mcasp6:[54,55,59,64],j721e_dev_mcasp7:[54,55,59,64],j721e_dev_mcasp8:[54,55,59,64],j721e_dev_mcasp9:[54,55,59,64],j721e_dev_mcspi0:[54,55,59,64],j721e_dev_mcspi1:[54,55,59,64],j721e_dev_mcspi2:[54,55,59,64],j721e_dev_mcspi3:[54,55,59,64],j721e_dev_mcspi4:[54,55,59,64],j721e_dev_mcspi5:[54,55,59,64],j721e_dev_mcspi6:[54,55,59,64],j721e_dev_mcspi7:[54,55,59,64],j721e_dev_mcu_adc0:[54,55,59,64],j721e_dev_mcu_adc1:[54,55,59,64],j721e_dev_mcu_cpsw0:[54,55,58,59,62,64],j721e_dev_mcu_cpt2_aggr0:[54,55,64],j721e_dev_mcu_dcc0:[54,55,59,64],j721e_dev_mcu_dcc1:[54,55,59,64],j721e_dev_mcu_dcc2:[54,55,59,64],j721e_dev_mcu_esm0:[54,55,59,64],j721e_dev_mcu_fss0_fsas_0:[54,55,59,64],j721e_dev_mcu_fss0_hyperbus1p0_0:[54,55,59,64],j721e_dev_mcu_fss0_ospi_0:[54,55,59,64],j721e_dev_mcu_fss0_ospi_1:[54,55,59,64],j721e_dev_mcu_i2c0:[54,55,59,64],j721e_dev_mcu_i2c1:[54,55,59,64],j721e_dev_mcu_i3c0:[54,55,59,64],j721e_dev_mcu_i3c1:[54,55,59,64],j721e_dev_mcu_mcan0:[54,55,59,64],j721e_dev_mcu_mcan1:[54,55,59,64],j721e_dev_mcu_mcspi0:[54,55,59,64],j721e_dev_mcu_mcspi1:[54,55,59,64],j721e_dev_mcu_mcspi2:[54,55,59,64],j721e_dev_mcu_navss0_intaggr_0:[54,55,58,60,62,64],j721e_dev_mcu_navss0_intr_router_0:[54,55,64],j721e_dev_mcu_navss0_mcrc_0:[54,55,59,64],j721e_dev_mcu_navss0_modss:[54,55,64],j721e_dev_mcu_navss0_proxy_0:[54,55,59,60,64],j721e_dev_mcu_navss0_ringacc_0:[54,55,59,60,62,64],j721e_dev_mcu_navss0_udmap_0:[54,55,59,60,62,64],j721e_dev_mcu_navss0_udmass:[54,55,64],j721e_dev_mcu_pbist0:[55,64],j721e_dev_mcu_pbist1:[55,64],j721e_dev_mcu_r5fss0_core0:[54,55,58,62,64],j721e_dev_mcu_r5fss0_core1:[54,55,58,62,64],j721e_dev_mcu_rti0:[54,55,64],j721e_dev_mcu_rti1:[54,55,64],j721e_dev_mcu_sa2_ul0:[54,55,59,64],j721e_dev_mcu_timer0:[54,55,59,64],j721e_dev_mcu_timer1:[54,55,59,64],j721e_dev_mcu_timer2:[54,55,59,64],j721e_dev_mcu_timer3:[54,55,59,64],j721e_dev_mcu_timer4:[54,55,59,64],j721e_dev_mcu_timer5:[54,55,59,64],j721e_dev_mcu_timer6:[54,55,59,64],j721e_dev_mcu_timer7:[54,55,59,64],j721e_dev_mcu_timer8:[54,55,59,64],j721e_dev_mcu_timer9:[54,55,59,64],j721e_dev_mcu_uart0:[54,55,59,64],j721e_dev_mlb0:[54,55,59,64],j721e_dev_mmcsd0:[54,55,59,64],j721e_dev_mmcsd1:[54,55,59,64],j721e_dev_mmcsd2:[54,55,59,64],j721e_dev_navss0_cpts_0:[54,55,59,64],j721e_dev_navss0_dti_0:[54,55,64],j721e_dev_navss0_intr_router_0:[54,55,64],j721e_dev_navss0_mailbox_0:[54,55,59,64],j721e_dev_navss0_mailbox_10:[54,55,59,64],j721e_dev_navss0_mailbox_11:[54,55,59,64],j721e_dev_navss0_mailbox_1:[54,55,59,64],j721e_dev_navss0_mailbox_2:[54,55,59,64],j721e_dev_navss0_mailbox_3:[54,55,59,64],j721e_dev_navss0_mailbox_4:[54,55,59,64],j721e_dev_navss0_mailbox_5:[54,55,59,64],j721e_dev_navss0_mailbox_6:[54,55,59,64],j721e_dev_navss0_mailbox_7:[54,55,59,64],j721e_dev_navss0_mailbox_8:[54,55,59,64],j721e_dev_navss0_mailbox_9:[54,55,59,64],j721e_dev_navss0_mcrc_0:[54,55,59,64],j721e_dev_navss0_modss:[54,55,64],j721e_dev_navss0_modss_intaggr_0:[54,55,60,62,64],j721e_dev_navss0_modss_intaggr_1:[54,55,60,62,64],j721e_dev_navss0_proxy_0:[54,55,59,60,64],j721e_dev_navss0_ringacc_0:[54,55,59,60,62,64],j721e_dev_navss0_spinlock_0:[54,55,64],j721e_dev_navss0_tbu_0:[54,55,59,64],j721e_dev_navss0_tcu_0:[54,55,59,64],j721e_dev_navss0_timermgr_0:[54,55,64],j721e_dev_navss0_timermgr_1:[54,55,64],j721e_dev_navss0_udmap_0:[54,55,59,60,62,64],j721e_dev_navss0_udmass:[54,55,64],j721e_dev_navss0_udmass_intaggr_0:[54,55,58,60,62,64],j721e_dev_navss0_virtss:[54,55,64],j721e_dev_navss512l_main_0:[54,55,58,59,60,62,64],j721e_dev_navss_mcu_j7_mcu_0:[55,60,64],j721e_dev_pbist0:[55,64],j721e_dev_pbist10:[55,64],j721e_dev_pbist1:[55,64],j721e_dev_pbist2:[55,64],j721e_dev_pbist3:[55,64],j721e_dev_pbist4:[55,64],j721e_dev_pbist5:[55,64],j721e_dev_pbist6:[55,64],j721e_dev_pbist7:[55,64],j721e_dev_pbist9:[55,64],j721e_dev_pcie0:[54,55,59,62,64],j721e_dev_pcie1:[54,55,59,62,64],j721e_dev_pcie2:[54,55,59,62,64],j721e_dev_pcie3:[54,55,59,62,64],j721e_dev_pru_icssg0:[54,55,58,59,62,64],j721e_dev_pru_icssg1:[54,55,58,59,62,64],j721e_dev_psc0:[54,55,64],j721e_dev_pulsar_sl_main_0:[54,55,64],j721e_dev_pulsar_sl_main_1:[54,55,64],j721e_dev_pulsar_sl_mcu_0:[54,55,64],j721e_dev_r5fss0_core0:[54,55,58,62,64],j721e_dev_r5fss0_core1:[54,55,58,62,64],j721e_dev_r5fss0_introuter0:[54,55,64],j721e_dev_r5fss1_core0:[54,55,58,62,64],j721e_dev_r5fss1_core1:[54,55,58,62,64],j721e_dev_r5fss1_introuter0:[54,55,64],j721e_dev_rti0:[54,55,64],j721e_dev_rti15:[54,55,64],j721e_dev_rti16:[54,55,64],j721e_dev_rti1:[54,55,64],j721e_dev_rti24:[54,55,59,64],j721e_dev_rti25:[54,55,59,64],j721e_dev_rti28:[54,55,64],j721e_dev_rti29:[54,55,64],j721e_dev_rti30:[54,55,64],j721e_dev_rti31:[54,55,64],j721e_dev_sa2_ul0:[54,55,59,64],j721e_dev_serdes_10g0:[54,55,64],j721e_dev_serdes_16g0:[54,55,64],j721e_dev_serdes_16g1:[54,55,64],j721e_dev_serdes_16g2:[54,55,64],j721e_dev_serdes_16g3:[54,55,64],j721e_dev_stm0:[54,55,64],j721e_dev_timer0:[54,55,59,64],j721e_dev_timer10:[54,55,59,64],j721e_dev_timer11:[54,55,59,64],j721e_dev_timer12:[54,55,59,64],j721e_dev_timer13:[54,55,59,64],j721e_dev_timer14:[54,55,59,64],j721e_dev_timer15:[54,55,59,64],j721e_dev_timer16:[54,55,59,64],j721e_dev_timer17:[54,55,59,64],j721e_dev_timer18:[54,55,59,64],j721e_dev_timer19:[54,55,59,64],j721e_dev_timer1:[54,55,59,64],j721e_dev_timer2:[54,55,59,64],j721e_dev_timer3:[54,55,59,64],j721e_dev_timer4:[54,55,59,64],j721e_dev_timer5:[54,55,59,64],j721e_dev_timer6:[54,55,59,64],j721e_dev_timer7:[54,55,59,64],j721e_dev_timer8:[54,55,59,64],j721e_dev_timer9:[54,55,59,64],j721e_dev_timesync_intrtr0:[54,55,64],j721e_dev_uart0:[54,55,59,64],j721e_dev_uart1:[54,55,59,64],j721e_dev_uart2:[54,55,59,64],j721e_dev_uart3:[54,55,59,64],j721e_dev_uart4:[54,55,59,64],j721e_dev_uart5:[54,55,59,64],j721e_dev_uart6:[54,55,59,64],j721e_dev_uart7:[54,55,59,64],j721e_dev_uart8:[54,55,59,64],j721e_dev_uart9:[54,55,59,64],j721e_dev_ufs0:[54,55,59,64],j721e_dev_usb0:[54,55,59,64],j721e_dev_usb1:[54,55,59,64],j721e_dev_vpac_top_main_0:[54,55,64],j721e_dev_vpfe0:[54,55,59,64],j721e_dev_wkup_ddpa0:[54,55,64],j721e_dev_wkup_esm0:[54,55,58,59,62,64],j721e_dev_wkup_gpio0:[54,55,59,64],j721e_dev_wkup_gpio1:[54,55,59,64],j721e_dev_wkup_gpiomux_intrtr0:[54,55,64],j721e_dev_wkup_i2c0:[54,55,59,64],j721e_dev_wkup_porz_sync0:[54,55,64],j721e_dev_wkup_psc0:[54,55,64],j721e_dev_wkup_uart0:[54,55,59,64],j721e_dev_wkup_vtm0:[54,55,59,64],j721e_dev_wkupmcu2main_vd:[55,64],j7_main_sec_mmr_main_0:61,j7_mcu_sec_mmr_mcu_0:61,jitter:4,jtag:[18,20,21],judgement:12,judici:23,just:[12,31,44,57],keep:[0,2,5,23,27],kei:[0,3,18,19,20,21,22,23,67,68,69,70,71],kek:20,kept:4,key_index:[13,16],key_len_byt:16,keystor:[3,13,19,53,65],keystore_hi:16,keystore_lo:16,knob:[12,19],know:[0,2,4,66],knowledg:0,known:[9,23],l2_access_latency_valu:12,l2_pipeline_latency_valu:12,l2flush_don:12,l2flushreq:12,lack:[0,4],larg:[65,66],larger:[4,65],last:[5,7,12,20,65],latenc:[12,66],later:[2,7,66,68],layer:[0,26,71],layout:0,least:[12,16],leav:0,left:[11,27],leftmost:65,legal:11,length:[0,16,17,19,20,23,65,68,70],less:[4,65],lesser:66,let:[2,12],level:[0,12,20,22,23,24,45,49,65],levi:[47,49],like:[5,6,12,19],limit:[0,4,12,19,21,23,66],line:[5,7,16,20],link:[2,31,34,44,47,57,60],linux:0,list:[0,8,10,11,12,15,19,23,27,45,46,66,70],littl:[12,65],load:[2,5,12,68,70],local:[10,27,49],local_rm_boardcfg:23,locat:[0,8,9,10,11,12,13,16,20,21,22,23,24,35,48,61,65,68,70],lock:[20,67],lockstep:12,lockstep_permit:12,log2:10,log:[12,27],logic:[12,66],longer:12,look:0,loop:12,lost:5,low:[0,2,5,10,11,21,22,23,24],low_prior:[38,51,63],lower:[12,13,16,20,27],lowest:0,lpsc:27,lpsc_main_debug_err_intr:33,lpsc_main_infra_err_intr:33,lpsc_per_common_err_intr:33,lsb:[0,10,19,23],machin:[27,31,44,57],made:[4,16,21,23,31,44,57,65],magic:[21,23,24],mai:[0,4,11,12,16,20,22,31,44,57,65,66],main2mcu:[23,45,49],main2mcu_lvl_intrtr0:[32,58],main2mcu_pls_intrtr0:[32,58],main:[20,21,22,23,24,31,44,45,46,47,49,57],main_0_c6x_0_nonsecur:56,main_0_c6x_0_secur:56,main_0_c6x_1_nonsecur:56,main_0_c6x_1_secur:56,main_0_c7x_0_nonsecur:56,main_0_c7x_0_secur:56,main_0_icssg_0:56,main_0_r5_0:[57,63],main_0_r5_0_nonsecur:56,main_0_r5_0_secur:56,main_0_r5_1:[57,63],main_0_r5_1_nonsecur:56,main_0_r5_1_secur:56,main_0_r5_2:[57,63],main_0_r5_3:[57,63],main_1_r5_0:[57,63],main_1_r5_0_nonsecur:56,main_1_r5_0_secur:56,main_1_r5_1:[57,63],main_1_r5_1_nonsecur:56,main_1_r5_1_secur:56,main_1_r5_2:[57,63],main_1_r5_3:[57,63],main_isolation_en:21,main_isolation_hostid:21,maintain:[0,65,67],major:[0,2,21,27],make:[0,4,7,8,10,11,12,16,20,23,24,66],manag:[2,4,14,15,16,20,21,25,28,29,30,31,32,33,34,40,41,43,44,45,46,47,54,55,56,57,58,59,60,71],mandatori:[0,18,19,24,31,38,44,51,57,63],mandatorili:16,mani:[4,5,11,12,22,27],manipul:7,manner:[0,15,66],manual:[5,12],map:[7,9,10,11,23,27,28,40,47,54,67],mark:[0,4,12,24,28,32,34,40,45,47,54,58,60,67],mask:[14,67],maskabl:12,master:[0,12,24,30,43,56],match:[4,12,21,23,65],max:4,max_cpu_cor:20,max_freq_hz:4,maximum:[0,4,10,11,19,21,23,67],mcanss_ext_ts_rollover_lvl_int:59,mcanss_mcan_lvl_int:59,mcrc:[47,49],mcu:[21,23,24,31,39,44,45,46,47,49,52,57,64],mcu_0_r5_0:[57,63],mcu_0_r5_1:[57,63],mcu_0_r5_2:[57,63],mcu_0_r5_3:[57,63],mcu_armss0_cpu0:[38,51],mcu_armss0_cpu1:[38,51],mcu_navss0_intaggr_0:60,mcu_navss0_intr_aggr_0:34,mcu_navss0_intr_router_0:[32,58],mcu_navss0_ringacc0:34,mcu_navss0_ringacc_0:60,mcu_navss0_udmap0:34,mcu_navss0_udmap_0:60,mcu_r5fss0_core0:[61,63],mcu_r5fss0_core1:[61,63],mcu_sec_mmr0:[35,48],mdio_pend:59,mean:[2,5,12,20,21,23,27],meant:[4,12],meanwhil:2,mechan:[0,11,16,23],medium:11,mek:[16,68,70],member:[20,24],memori:[0,2,13,15,16,21,22,23,24,31,44,57,65,67,68,70],mention:66,messag:[1,12,27,28,29,32,33,34,38,40,41,45,46,47,51,54,55,58,59,60,63,65,67,70,71],method:[18,19],mevi:[47,49],mevt:[34,60],micro:12,might:[4,12,17,31,44,57],milli:12,millisecond:68,min:4,min_freq_hz:4,mind:[2,5,31,44,57],minim:10,minimum:[4,12],minor:[2,21,27,70],misc_lvl:33,misconfigur:21,mismatch:21,mix:66,mlbss_mlb_ahb_int:59,mlbss_mlb_int:59,mmr:[24,42,49,67],mmr_idx:14,mmr_val:14,mmu:[0,12],mode:[0,10,11,12,27,66,68,70],modif:67,modifi:[4,5,10,19,27,29,34,41,47,55,60,67,70],modss:[47,49],modul:[0,17,21,27,65],module_get:27,module_put:27,modulu:65,moment:[8,9],monitor:[27,33,34,46,47,49,59,60],monolith:11,monoton:5,more:[11,18,20,23,27,30,39,43,52,56,64,65,66,67],most:[4,10,19,23,67],motiv:66,mount:[28,40,54],move:[20,22],mpk:[16,68,70],mpu:[0,21],msb:[0,10,19,65],msd:27,msg_device_sw_state_auto_off:5,msg_device_sw_state_on:5,msg_flag_clock_allow_freq_chang:4,msg_param_dev_clk_id:27,msg_param_v:27,msg_receiv:27,msmc0:47,msmc0_rx:34,msmc0_tx:34,msmc:[21,47,49],msmc_cache_s:[2,21],msmc_end_high:2,msmc_end_low:2,msmc_start_high:2,msmc_start_low:2,multi:4,multicast:49,multipl:[0,4,5,23,27,67,68,70],multiplex:7,multipli:4,must:[0,2,4,5,7,8,9,10,11,12,14,15,16,17,18,19,20,21,22,23,24,65,66,67,68,70],mutual:66,mux:[4,28,40,54],n_permission_reg:15,nack:[4,13,15,16,23,65],nak:[0,4,5,12,21],name:[4,5,7,8,9,10,11,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,36,38,39,40,41,43,44,45,46,47,48,49,51,52,54,55,56,57,58,59,60,61,62,63,64,66],natur:0,nav:[21,46],nav_id:[8,9,10,11],navig:[0,7,8,9,10,11,45,49,53],navss0_intr_router_0:[32,58],navss0_modss_inta0:34,navss0_modss_inta1:34,navss0_modss_intaggr_0:60,navss0_modss_intaggr_1:60,navss0_ringacc0:34,navss0_ringacc_0:60,navss0_udmap0:34,navss0_udmap_0:60,navss0_udmass_inta0:34,navss0_udmass_intaggr_0:60,navss:[15,27,47],navss_main_cpsw9_rx:60,navss_main_cpsw9_tx:60,navss_main_csi_rx:60,navss_main_csi_tx:60,navss_main_dmpac_tc0_cc_rx:60,navss_main_dmpac_tc0_cc_tx:60,navss_main_icssg0_rx:60,navss_main_icssg0_tx:60,navss_main_icssg1_rx:60,navss_main_icssg1_tx:60,navss_main_msmc0_rx:60,navss_main_msmc0_tx:60,navss_main_pdma_main_aasrc_rx:60,navss_main_pdma_main_aasrc_tx:60,navss_main_pdma_main_debug_ccmcu_rx:60,navss_main_pdma_main_debug_mainc66_rx:60,navss_main_pdma_main_mcan_rx:60,navss_main_pdma_main_mcan_tx:60,navss_main_pdma_main_mcasp_g0_rx:60,navss_main_pdma_main_mcasp_g0_tx:60,navss_main_pdma_main_mcasp_g1_rx:60,navss_main_pdma_main_mcasp_g1_tx:60,navss_main_pdma_main_misc_g0_rx:60,navss_main_pdma_main_misc_g0_tx:60,navss_main_pdma_main_misc_g1_rx:60,navss_main_pdma_main_misc_g1_tx:60,navss_main_pdma_main_misc_g2_rx:60,navss_main_pdma_main_misc_g2_tx:60,navss_main_pdma_main_misc_g3_rx:60,navss_main_pdma_main_misc_g3_tx:60,navss_main_pdma_main_usart_g0_rx:60,navss_main_pdma_main_usart_g0_tx:60,navss_main_pdma_main_usart_g1_rx:60,navss_main_pdma_main_usart_g1_tx:60,navss_main_pdma_main_usart_g2_rx:60,navss_main_pdma_main_usart_g2_tx:60,navss_main_saul0_rx:60,navss_main_saul0_tx:60,navss_main_udmap0_rx:60,navss_main_udmap0_tx:60,navss_main_vpac_tc0_cc_rx:60,navss_main_vpac_tc0_cc_tx:60,navss_main_vpac_tc1_cc_rx:60,navss_main_vpac_tc1_cc_tx:60,navss_mcu_pdma_adc_rx:60,navss_mcu_pdma_adc_tx:60,navss_mcu_pdma_cpsw0_rx:60,navss_mcu_pdma_cpsw0_tx:60,navss_mcu_pdma_mcu0_rx:60,navss_mcu_pdma_mcu0_tx:60,navss_mcu_pdma_mcu1_rx:60,navss_mcu_pdma_mcu1_tx:60,navss_mcu_pdma_mcu2_rx:60,navss_mcu_pdma_mcu2_tx:60,navss_mcu_saul0_rx:60,navss_mcu_saul0_tx:60,navss_mcu_udmap0_rx:60,navss_mcu_udmap0_tx:60,necessari:[12,24,27,65,67],need:[0,2,7,8,9,10,12,19,20,21,22,23,66,68,70],never:67,newer:4,next:[0,65,67],nich:23,nist:65,nistpub:65,nmfi_en:12,nobmp:20,non:[1,7,10,11,12,14,17,20,23,24,30,31,39,43,44,52,56,57,64,67,71],none:[21,30,43,56],nor:65,norepli:20,normal:[2,4,5,6,7,8,9,10,11,12,15,20,21,22,23,24,68],notat:20,note:[4,7,12,19,27,28,35,40,48,54,61,65],notic:16,notif:[2,21,22,23,24],notifi:[2,38,51,63],notify_resp:[38,51,63],now:[14,20,66,68],nrbg:17,num:4,num_match_iter:12,num_par:4,num_parents32:4,num_resourc:23,num_wait_iter:12,number:[0,2,3,4,5,7,9,10,11,12,14,15,19,21,23,24,27,38,42,51,63,65,66,67],number_of_bytes_in_stream:65,nvlpub:65,obtain:[18,20],occup:10,occur:[7,11,12,19,27],ocmc:[21,23,24],oct:20,octet:20,oes_reg_index:27,ofc:22,off:[4,5,12,16,27],offer:[0,67,68],offici:22,offset:[11,12,27,47],often:[0,67],oid:20,old:4,older:4,onc:[4,5,17,19,27,67],one:[4,10,12,14,17,19,21,23,28,40,54,65,66,67,68],onli:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,65,66,67,68,70],onto:21,open:[20,23],oper:[0,4,5,9,11,12,14,15,16,19,20,22,23,24,27,65,66,67,68,70],optim:66,option:[0,4,7,10,11,12,19,20,21,22,24,28,39,40,52,54,64],order:[5,10,11,12,16,21,22,23,24,27,65,66,70],order_id:10,org:65,organ:[28,40,54,66,67,68],origin:[0,4,10,68],osal:27,ospi_lvl_intr:59,otfa_intr_err_pend:59,otg_lvl:33,otgirq:59,other:[4,5,7,10,12,14,17,18,19,20,21,23,24,27,66,67,70],otherwis:[0,4,11,23,65],otp:[3,53,69,71],otp_config:24,otp_entri:24,ouput:46,out:[5,12,68,70],outer:20,outfifo_level:59,outgo:[7,28,40,54],outgroup_level:59,output:[4,7,11,17,20,23,27,28,33,40,46,54,59,65,68,70],outsid:0,over:[0,12,22,27,66],overal:[5,12,21,23],overhead:12,overlap:[23,32,34,45,47,58,60],overrid:12,overwrit:11,own:[4,9,10,11,12,16,21,23,30,43,56,65,67],owner:[9,10,23,27,30,43,56,67],owner_index:15,owner_permission_bit:15,owner_privid:15,ownership:[12,15,66],pack:16,packet:[11,27],pad:[65,68,70],pair:[13,27],paramet:[0,2,4,5,6,12,13,14,15,16,17,18,19,20,21,22,23,24,28,29,34,40,41,47,49,54,55,60,65,68],parent32:4,parent:[4,27,28,40,54],pars:27,parser:20,part:[10,11,12,20,23,27,34,47,60,66],parti:11,particular:[16,28,29,40,41,54,55,65],partit:[16,27],pass:[5,7,8,10,11,16,20,21,22,23,24,65],patch:[2,27],patch_vers:2,path:[4,38,51,63],paus:[11,27],payload:[0,16,19,20,70],pcie0_pend:33,pcie10_pend:33,pcie11_pend:33,pcie12_pend:33,pcie13_pend:33,pcie14_pend:33,pcie1_pend:33,pcie2_pend:33,pcie3_pend:33,pcie4_pend:33,pcie5_pend:33,pcie6_pend:33,pcie7_pend:33,pcie8_pend:33,pcie9_pend:33,pcie_cpts_comp:[33,59],pcie_cpts_genf0:[33,59],pcie_cpts_hw1_push:[33,59],pcie_cpts_pend:[33,59],pcie_cpts_sync:[33,59],pcie_downstream_puls:59,pcie_error_puls:59,pcie_flr_puls:59,pcie_hot_reset_puls:59,pcie_legacy_puls:59,pcie_link_state_puls:59,pcie_local_level:59,pcie_phy_level:59,pcie_ptm_valid_puls:59,pcie_pwr_state_puls:59,pd_get:27,pd_init:27,pd_inv_dep_data:27,pd_put:27,pd_rstdne_timeout:27,pd_trans_timeout:27,pdf:65,pdma:[7,47],pdma_cpsw0_rx:34,pdma_cpsw0_tx:34,pdma_debug_cc_rx:34,pdma_debug_main_rx:34,pdma_debug_mcu_rx:34,pdma_main0_mcasp0_rx:34,pdma_main0_mcasp0_tx:34,pdma_main0_mcasp1_rx:34,pdma_main0_mcasp1_tx:34,pdma_main0_mcasp2_rx:34,pdma_main0_mcasp2_tx:34,pdma_main1_spi0_rx:34,pdma_main1_spi0_tx:34,pdma_main1_spi1_rx:34,pdma_main1_spi1_tx:34,pdma_main1_spi2_rx:34,pdma_main1_spi2_tx:34,pdma_main1_spi3_rx:34,pdma_main1_spi3_tx:34,pdma_main1_spi4_rx:34,pdma_main1_spi4_tx:34,pdma_main1_usart0_rx:34,pdma_main1_usart0_tx:34,pdma_main1_usart1_rx:34,pdma_main1_usart1_tx:34,pdma_main1_usart2_rx:34,pdma_main1_usart2_tx:34,pdma_mcu0_adc12_rx:34,pdma_mcu0_adc12_tx:34,pdma_mcu1_mcan0_rx:34,pdma_mcu1_mcan0_tx:34,pdma_mcu1_mcan1_rx:34,pdma_mcu1_mcan1_tx:34,pdma_mcu1_spi0_rx:34,pdma_mcu1_spi0_tx:34,pdma_mcu1_spi1_rx:34,pdma_mcu1_spi1_tx:34,pdma_mcu1_spi2_rx:34,pdma_mcu1_spi2_tx:34,pdma_mcu1_usart0_rx:34,pdma_mcu1_usart0_tx:34,peer:[11,27],pend:5,pend_intr:[33,46,59],per:[0,10,11,12,21,23,24,27,28,40,42,54,65],perf_ctrl:11,perf_ctrl_timeout_cnt:11,perform:[7,9,10,11,12,14,15,16,18,19,20,23,24,27,65,66,67,68],peripher:[7,22,23,39,52,53,64,66],perman:67,permiss:[10,15,24,30,43,56,67],permit:[12,21,29,31,32,33,35,36,38,39,41,44,45,46,48,49,51,52,55,57,58,59,61,62,63,64,66],perspect:[0,28,40,54],physic:[2,11,12,18,21,22,23,24,35,48,61,66],pick:20,piec:[2,67],pin:22,pinmux:22,pipelin:12,pka:65,pkc:65,pkh:68,place:[0,4,7,9,11,12,13,16,20,21,22,23,24,65,68],placement:0,plain:[12,21,23],plaintext:[13,65],pleas:[5,12,16,19,20,21,22,23,24,66,67,70],pll:22,pm_bcfg_hash:20,pm_dev_init:27,pm_init:27,pmboardcfghash:[20,68],pme_gen_lvl:33,pmmc:4,point:[2,19,22,23,27,66],pointer:[10,11,21,22,23,24,68],pointrpend:[33,59],polic:[0,12],poll:[4,7,19],pool:12,popul:[0,16,18,23,24,68,70],por:67,port:[18,19,20],portion:[22,23,24],posit:27,possibl:[2,4,5,10,12,23,65],post:[7,23,27],potenti:27,power:[5,12,21,25,28,29,40,41,54,55,71],powerdomain:27,pr1_edc0_sync0_out:[33,59],pr1_edc0_sync1_out:[33,59],pr1_edc1_sync0_out:[33,59],pr1_edc1_sync1_out:[33,59],pr1_host_intr_pend:[33,59],pr1_host_intr_req:[33,59],pr1_iep0_cmp_intr_req:[33,59],pr1_iep1_cmp_intr_req:[33,59],pr1_rx_sof_intr_req:[33,59],pr1_tx_sof_intr_req:[33,59],pre:[16,23],precaut:21,preclud:23,predefin:[66,67],prefix:0,prepar:0,prepend:0,present:[0,2,4,11,19,27,65],preserv:20,presum:21,prevent:[5,12,14,22,23,66,67],previou:66,previous:12,primari:[0,18,19,23,24,66],primer:[69,71],print:27,prior:[4,5,7,11,12,27],prioriti:[0,11,21,23,27],priv:[15,27],privat:[13,65,68,70],privileg:[20,30,43,56],probabl:12,proc_access_list:24,proc_access_mast:24,proc_access_secondari:24,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],proc_id:12,proceess:18,process:[0,2,4,5,7,8,10,11,12,15,18,19,21,23,24,31,36,38,44,49,51,57,62,63,67,70],processor:[0,3,7,20,23,31,32,33,38,44,45,46,51,53,57,58,59,63],processor_access_list:24,processor_acl_list:24,processor_id:[12,24],product:[22,66],profil:21,program:[0,4,5,7,8,9,10,11,15,20,27],programm:[10,14,67],programmed_st:[4,5],progress:27,prompt:20,proper:[0,22],properli:[22,27],protect:[22,24,66,67,68,70],protocol:[1,11,71],provid:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68],provis:16,proxi:[0,3,7,9,11,15,21,23,27,33,46,53,59],proxy_cfg:[8,27],proxy_cfg_respons:8,proxy_init:27,proxy_oes_get:27,proxy_oes_set:27,psc:27,psc_inv_data:27,pseudo:4,psi:[0,3,11,27],psil:9,psil_dru_dst_offset:27,psil_dst_thread:27,psil_init:27,psil_pair:27,psil_read:27,psil_src_thread:27,psil_src_thread_p:27,psil_thread:27,psil_thread_cfg_reg_addr:27,psil_thread_cfg_reg_val_hi:27,psil_thread_cfg_reg_val_lo:27,psil_thread_dis:27,psil_thread_en:27,psil_to:11,psil_to_tout:11,psil_to_tout_cnt:11,psil_unpair:27,psil_writ:27,psinfo:27,psuedo:4,pub:65,pub_boardcfg_rm_tisci:23,publish:16,puls:[45,49],pulsar:[45,49],pulsar_0:[30,43,56],pulsar_1:[30,43,56],purpos:[12,20,27,31,44,47,49,57,67,68],put:[16,27],qmode:10,qos:11,queri:[0,4,14,15,23,67],question:15,queue:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,21,22,23,24,27],quick:66,quickli:17,quietli:11,quirk:0,r5_0:[31,38,44,51,57],r5_1:[31,38,44,51,57],r5_2:[31,38,44,51],r5_3:[31,38,44,51],r5_cl0_c0:[35,48],r5_cl0_c1:[35,48],r5fss0_core0:[61,63],r5fss0_core1:[61,63],r5fss0_introuter0:58,r5fss1_core0:[61,63],r5fss1_core1:[61,63],r5fss1_introuter0:58,ra_init:27,ram:[2,8,12],random:[3,20,68,70],randomstr:[20,68],rang:[2,4,8,10,11,19,21,27,31,34,36,44,45,47,49,60,62],range_num:23,range_start:23,rapidli:4,rare:4,rat:12,rat_exp_intr:59,rate:[4,12],rather:4,rational:12,raw:68,rchan_rflow_rng:49,read:[2,8,10,11,12,17,19,24,27,30,38,43,51,56,63,66],readabl:[2,27,28,40,54],readi:[2,12],real:[4,7,9,10,11,23],realli:66,reamin:24,reason:[6,10,12,21,65,66,67],reboot:[6,27,67],rec_intr_pend:[33,59],receipt:[22,24],receiv:[0,2,4,16,21,22,23,24,27,33,34,46,47,49,59,60],recept:23,recommend:[21,22,23,65,66],reconfigur:[21,22],record:10,recov:12,recoveri:[6,12,24],reduc:[22,23,24,65,68],ref:[9,10,11,23],refer:[4,5,11,12,21,22,23,24,30,43,56,66,67,70],referenc:0,refil:17,refresh:[0,67],regard:[0,5,11],regardless:4,region:[8,9,11,27,49,67],regist:[0,7,8,10,11,12,14,15,19,20,23,27,47,49,67],regular:[21,23],reject:[11,21,23,32,34,45,47,58,60],rel:4,relationship:2,releas:[0,5,32,33,45,46,58,59],release_processor:12,relev:[12,20,66],reli:68,relinquish:12,reloc:2,remain:[2,4,19,22,66,68],remaind:65,remot:[9,11],remov:21,repeat:[19,66],replac:20,report:[12,27],repres:[4,23,27,28,29,31,32,33,35,36,38,40,41,44,45,46,48,49,51,54,55,57,58,59,61,62,63,65],represent:[20,65],req:20,req_distinguished_nam:20,request:[2,4,5,6,7,9,13,14,15,16,17,18,21,22,23,24,27,34,47,60,65],request_processor:12,requir:[0,4,5,7,10,12,15,16,18,19,20,21,22,23,24,27,34,47,60,65,66,68,70],requisit:4,resasg:23,resasg_entri:23,resasg_entries_s:23,resasg_firewall_cfg:27,resasg_fwl_ch:27,resasg_fwl_id:27,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group0_from_c66ss0_introuter0:62,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group1_from_c66ss0_introuter0:62,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group2_from_c66ss0_introuter0:62,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group3_from_c66ss0_introuter0:62,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group4_from_c66ss0_introuter0:62,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group0_from_c66ss1_introuter0:62,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group1_from_c66ss1_introuter0:62,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group2_from_c66ss1_introuter0:62,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group3_from_c66ss1_introuter0:62,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group4_from_c66ss1_introuter0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_cmpevent_intrtr0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_wkup_gpiomux_intrtr0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group1_from_navss0_intr_router_0:62,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group2_from_navss0_intr_router_0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_cmpevent_intrtr0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_wkup_gpiomux_intrtr0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group1_from_navss0_intr_router_0:62,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group2_from_navss0_intr_router_0:62,resasg_subtype_cpsw0_cpts_hw1_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw2_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw5_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw6_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw7_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_cpsw0_cpts_hw8_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_esm0_esm_pls_event0_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_esm0_esm_pls_event1_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_esm0_esm_pls_event2_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_gic0_spi_irq_group0_from_cmpevent_intrtr0:36,resasg_subtype_gic0_spi_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_gic0_spi_irq_group0_from_navss0_intr_router_0:36,resasg_subtype_gic0_spi_irq_group0_from_wkup_gpiomux_intrtr0:36,resasg_subtype_gic0_spi_irq_group1_from_navss0_intr_router_0:36,resasg_subtype_gic_irq_comp_evt:49,resasg_subtype_gic_irq_main_gpio:49,resasg_subtype_gic_irq_main_nav_set0:49,resasg_subtype_gic_irq_main_nav_set1:49,resasg_subtype_gic_irq_wkup_gpio:49,resasg_subtype_global_event_gevt:[36,62],resasg_subtype_global_event_mevt:[36,62],resasg_subtype_global_event_sevt:[36,62],resasg_subtype_global_event_trigg:[36,62],resasg_subtype_ia_vint:[36,62],resasg_subtype_icssg0_irq_main_gpio:49,resasg_subtype_icssg0_irq_main_nav:49,resasg_subtype_icssg1_irq_main_gpio:49,resasg_subtype_icssg1_irq_main_nav:49,resasg_subtype_main_nav_mcrc_levi:49,resasg_subtype_main_nav_modss_ia0_sevi:49,resasg_subtype_main_nav_modss_ia0_vint:49,resasg_subtype_main_nav_modss_ia1_sevi:49,resasg_subtype_main_nav_modss_ia1_vint:49,resasg_subtype_main_nav_ra_ring_gp:49,resasg_subtype_main_nav_ra_ring_udmap_rx:49,resasg_subtype_main_nav_ra_ring_udmap_tx:49,resasg_subtype_main_nav_udmap_gcfg:49,resasg_subtype_main_nav_udmap_invalid_flow_o:49,resasg_subtype_main_nav_udmap_rx_chan:49,resasg_subtype_main_nav_udmap_rx_flow_common:49,resasg_subtype_main_nav_udmap_rx_hchan:49,resasg_subtype_main_nav_udmap_trigg:49,resasg_subtype_main_nav_udmap_tx_chan:49,resasg_subtype_main_nav_udmap_tx_echan:49,resasg_subtype_main_nav_udmap_tx_hchan:49,resasg_subtype_main_nav_udmass_ia0_gevi:49,resasg_subtype_main_nav_udmass_ia0_mevi:49,resasg_subtype_main_nav_udmass_ia0_sevi:49,resasg_subtype_main_nav_udmass_ia0_vint:49,resasg_subtype_mcu_armss0_cpu0_intr_irq_group0_from_main2mcu_lvl_intrtr0:36,resasg_subtype_mcu_armss0_cpu0_intr_irq_group0_from_main2mcu_pls_intrtr0:36,resasg_subtype_mcu_armss0_cpu0_intr_irq_group0_from_mcu_navss0_intr_router_0:36,resasg_subtype_mcu_armss0_cpu0_intr_irq_group0_from_wkup_gpiomux_intrtr0:36,resasg_subtype_mcu_armss0_cpu1_intr_irq_group0_from_main2mcu_lvl_intrtr0:36,resasg_subtype_mcu_armss0_cpu1_intr_irq_group0_from_main2mcu_pls_intrtr0:36,resasg_subtype_mcu_armss0_cpu1_intr_irq_group0_from_mcu_navss0_intr_router_0:36,resasg_subtype_mcu_armss0_cpu1_intr_irq_group0_from_wkup_gpiomux_intrtr0:36,resasg_subtype_mcu_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_mcu_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_mcu_nav_mcrc_levi:49,resasg_subtype_mcu_nav_ra_ring_gp:49,resasg_subtype_mcu_nav_ra_ring_udmap_rx:49,resasg_subtype_mcu_nav_ra_ring_udmap_tx:49,resasg_subtype_mcu_nav_udmap_gcfg:49,resasg_subtype_mcu_nav_udmap_invalid_flow_o:49,resasg_subtype_mcu_nav_udmap_rx_chan:49,resasg_subtype_mcu_nav_udmap_rx_flow_common:49,resasg_subtype_mcu_nav_udmap_rx_hchan:49,resasg_subtype_mcu_nav_udmap_trigg:49,resasg_subtype_mcu_nav_udmap_tx_chan:49,resasg_subtype_mcu_nav_udmap_tx_hchan:49,resasg_subtype_mcu_nav_udmass_ia0_gevi:49,resasg_subtype_mcu_nav_udmass_ia0_mevi:49,resasg_subtype_mcu_nav_udmass_ia0_sevi:49,resasg_subtype_mcu_nav_udmass_ia0_vint:49,resasg_subtype_mcu_navss0_intaggr_0_intaggr_levi_pend_irq_group0_from_wkup_gpiomux_intrtr0:62,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_lvl_intrtr0:62,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_pls_intrtr0:62,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_mcu_navss0_intr_router_0:62,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_wkup_gpiomux_intrtr0:62,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_lvl_intrtr0:62,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_pls_intrtr0:62,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_mcu_navss0_intr_router_0:62,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_wkup_gpiomux_intrtr0:62,resasg_subtype_msmc_dru:49,resasg_subtype_navss0_cpts0_hw1_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw2_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw3_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw4_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw5_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw6_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw7_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_cpts0_hw8_push_irq_group0_from_timesync_intrtr0:36,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_cmpevent_intrtr0:62,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw1_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw2_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw3_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw4_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw5_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw6_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw7_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_navss512l_main_0_cpts0_hw8_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_pcie0_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pcie1_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pcie2_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_pcie3_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:62,resasg_subtype_pdma1_levent_in_irq_group0_from_cmpevent_intrtr0:36,resasg_subtype_pdma1_levent_in_irq_group0_from_timesync_intrtr0:36,resasg_subtype_pru_icssg0_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_pru_icssg0_pr1_slv_intr_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_pru_icssg0_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:[36,62],resasg_subtype_pru_icssg1_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:[36,62],resasg_subtype_pru_icssg1_pr1_slv_intr_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_pru_icssg1_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:[36,62],resasg_subtype_pru_icssg2_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:36,resasg_subtype_pru_icssg2_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:36,resasg_subtype_pru_icssg2_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:36,resasg_subtype_pru_icssg2_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:36,resasg_subtype_pru_icssg2_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_pru_icssg2_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_pru_icssg2_pr1_slv_intr_irq_group0_from_gpiomux_intrtr0:36,resasg_subtype_pru_icssg2_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:36,resasg_subtype_pulsar_c0_irq_main2mcu_lvl:49,resasg_subtype_pulsar_c0_irq_main2mcu_pl:49,resasg_subtype_pulsar_c0_irq_mcu_nav:49,resasg_subtype_pulsar_c0_irq_wkup_gpio:49,resasg_subtype_pulsar_c1_irq_main2mcu_lvl:49,resasg_subtype_pulsar_c1_irq_main2mcu_pl:49,resasg_subtype_pulsar_c1_irq_mcu_nav:49,resasg_subtype_pulsar_c1_irq_wkup_gpio:49,resasg_subtype_r5fss0_core0_intr_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_r5fss0_core0_intr_irq_group0_from_r5fss0_introuter0:62,resasg_subtype_r5fss0_core1_intr_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_r5fss0_core1_intr_irq_group0_from_r5fss0_introuter0:62,resasg_subtype_r5fss1_core0_intr_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_r5fss1_core0_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_r5fss1_core0_intr_irq_group0_from_r5fss1_introuter0:62,resasg_subtype_r5fss1_core1_intr_irq_group0_from_gpiomux_intrtr0:62,resasg_subtype_r5fss1_core1_intr_irq_group0_from_navss0_intr_router_0:62,resasg_subtype_r5fss1_core1_intr_irq_group0_from_r5fss1_introuter0:62,resasg_subtype_ra_error_o:[36,62],resasg_subtype_ra_gp:[36,62],resasg_subtype_ra_monitor:[36,62],resasg_subtype_ra_udmap_rx:[36,62],resasg_subtype_ra_udmap_rx_h:[36,62],resasg_subtype_ra_udmap_rx_uh:62,resasg_subtype_ra_udmap_tx:[36,62],resasg_subtype_ra_udmap_tx_ext:[36,62],resasg_subtype_ra_udmap_tx_h:[36,62],resasg_subtype_ra_udmap_tx_uh:62,resasg_subtype_ra_virtid:[36,62],resasg_subtype_udmap_global_config:[36,62],resasg_subtype_udmap_invalid_flow_o:[36,62],resasg_subtype_udmap_rx_chan:[36,62],resasg_subtype_udmap_rx_flow_common:[36,62],resasg_subtype_udmap_rx_hchan:[36,62],resasg_subtype_udmap_rx_uhchan:62,resasg_subtype_udmap_tx_chan:[36,62],resasg_subtype_udmap_tx_echan:[36,62],resasg_subtype_udmap_tx_hchan:[36,62],resasg_subtype_udmap_tx_uhchan:62,resasg_subtype_wkup_dmsc0_cortex_m3_0_nvic_irq_group0_from_wkup_gpiomux_intrtr0:36,resasg_subtype_wkup_esm0_esm_pls_event0_irq_group0_from_wkup_gpiomux_intrtr0:[36,62],resasg_subtype_wkup_esm0_esm_pls_event1_irq_group0_from_wkup_gpiomux_intrtr0:[36,62],resasg_subtype_wkup_esm0_esm_pls_event2_irq_group0_from_wkup_gpiomux_intrtr0:[36,62],resasg_subytpe_main_nav_ra_error_o:49,resasg_subytpe_main_nav_ra_monitor:49,resasg_subytpe_main_nav_ra_virtid:49,resasg_subytpe_mcu_nav_ra_error_o:49,resasg_subytpe_mcu_nav_ra_monitor:49,resasg_subytpe_mcu_nav_ra_virtid:49,resasg_type_gic_irq:49,resasg_type_icssg0_irq:49,resasg_type_icssg1_irq:49,resasg_type_icssg2_irq:49,resasg_type_main_nav_mcrc:49,resasg_type_main_nav_modss_ia0:49,resasg_type_main_nav_modss_ia1:49,resasg_type_main_nav_ra:49,resasg_type_main_nav_udmap:49,resasg_type_main_nav_udmass_ia0:49,resasg_type_mcu_nav_mcrc:49,resasg_type_mcu_nav_ra:49,resasg_type_mcu_nav_udmap:49,resasg_type_mcu_nav_udmass_ia0:49,resasg_type_msmc:49,resasg_type_pulsar_c0_irq:49,resasg_type_pulsar_c1_irq:49,resasg_utyp:27,resasg_validate_host:27,resasg_validate_resourc:27,resend:19,resent:19,reserv:[0,2,4,5,10,11,12,20,22,23,24,27,32,34,45,47,58,60],reset:[3,4,5,11,12,19,20,27,67,70],resetdon:27,resetvec:20,resid:7,resouc:[45,47],resourc:[2,5,15,21,22,25,29,30,31,32,34,39,41,43,44,45,47,52,53,55,56,58,60,64,66,71],resource_get:27,resource_get_range_num:27,resource_get_range_start:27,resource_get_secondary_host:27,resource_get_subtyp:27,resource_get_typ:27,respect:68,respon:14,respond:[2,4],respons:[2,4,5,6,9,12,13,15,16,17,18,19,21,22,23,24,27,38,51,63,65,66,67],rest:[0,12,68],restor:12,restrict:[11,27],result:[0,4,7,8,10,11,27],retent:[4,5,27],retention_get:27,retention_put:27,retri:11,retriev:[2,5,10,15,17,23,27],reus:20,rev:23,revers:4,review:19,revis:[23,24,67,68,70],rfc8017:65,rflowfwstat:11,rflowfwstat_pend:11,rgx:57,right:23,ring:[0,3,7,11,21,23,27,33,46,49,59],ring_ba_hi:10,ring_ba_lo:10,ring_ba_lo_hi:27,ring_ba_lo_lo:27,ring_configur:27,ring_count_hi:27,ring_count_lo:27,ring_get_cfg:27,ring_mod:27,ring_mon_cfg:[10,27],ring_mon_cfg_respons:10,ring_monitor_mod:27,ring_monitor_queu:27,ring_monitor_sourc:27,ring_oes_get:27,ring_oes_set:27,ring_orderid:27,ring_siz:[10,27],ring_validate_index:27,ring_virtid:27,ringacc:10,ringacc_control:10,ringacc_data0:10,ringacc_data1:10,ringacc_occ_j:10,ringacc_queu:10,rm_bcfg_hash:20,rm_boardcfg:23,rm_core_init:27,rm_init:27,rmboardcfghash:[20,68],rng:17,rng_out:17,rng_read_len:17,rng_req_len:17,role:21,rollback:[20,68,70],rom:[18,20,22,68],root:[0,18,21,23,67,68],round:21,rout:[11,23,27,32,33,45,46,58,59],router:[0,7,23],row:[42,67],row_idx:14,row_mask:14,row_soft_lock:14,row_val:14,rsdv2:20,rsdv3:20,rsvd1:20,rsvd2:20,rsvd3:20,rsvd:0,rto:0,rule:[0,20],run:[2,4,7,19,66,67],runtim:[3,19,23,27,39,52,53,64,70],rwcd:[30,43,56],rwd:[30,43,56],rx_atyp:11,rx_burst_siz:11,rx_chan:[34,60],rx_chan_typ:11,rx_desc_typ:11,rx_dest_qnum:11,rx_dest_tag_hi:11,rx_dest_tag_hi_sel:11,rx_dest_tag_lo:11,rx_dest_tag_lo_sel:11,rx_einfo_pres:11,rx_error_handl:11,rx_fdq0_sz0_qnum:11,rx_fdq0_sz1_qnum:11,rx_fdq0_sz2_qnum:11,rx_fdq0_sz3_qnum:11,rx_fdq1_qnum:11,rx_fdq1_sz0_qnum:11,rx_fdq2_qnum:11,rx_fdq2_sz0_qnum:11,rx_fdq3_qnum:11,rx_fdq3_sz0_qnum:11,rx_fetch_siz:11,rx_hchan:[34,60],rx_ignore_long:11,rx_ignore_short:11,rx_orderid:11,rx_pause_on_err:11,rx_prioriti:11,rx_ps_locat:11,rx_psinfo_pres:11,rx_qo:11,rx_sched_prior:11,rx_size_thresh0:11,rx_size_thresh1:11,rx_size_thresh2:11,rx_size_thresh:11,rx_size_thresh_en:11,rx_sop_offset:11,rx_src_tag_hi:11,rx_src_tag_hi_sel:11,rx_src_tag_lo:11,rx_src_tag_lo_sel:11,rx_uhchan:60,rxcq_qnum:11,sa2:0,sa_ul_pka:[33,59],sa_ul_trng:[33,59],safe:22,salt:[20,68],same:[0,5,7,10,19,23,24,27,31,44,57,65,67,68],sane:12,satisfi:4,saul0:47,saul0_rx:34,saul0_tx:34,save:[10,16],scalabl:23,scale:21,scaling_factor:21,scaling_profil:21,scan:12,scenario:12,schedul:[11,23,27],scheme:[65,66],sci:[0,13,14,15,16,18,21,22,24,27],scope:0,sdbg_debug_ctrl:20,sdk:0,sec1:65,sec:[19,65],sec_bcfg_enc_iv:20,sec_bcfg_enc_r:20,sec_bcfg_hash:20,sec_bcfg_key_derive_index:20,sec_bcfg_key_derive_salt:20,sec_bcfg_ver:20,sec_boot_ctrl:20,sec_debug_core_sel:20,secboardcfghash:[20,68],secboardcfgv:[20,68],secg:65,second:[12,23],secondari:[7,23,27],secondary_host:[7,23],secproxi:21,secreci:65,secret:[20,22,24],section:[0,10,11,12,13,16,20,23,28,30,34,40,43,47,54,56,60,65,66,70],secur:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,25,26,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,52,53,54,55,56,57,58,59,60,61,62,64,65,66,67,69,71],see:[2,4,5,10,11,12,16,18,19,20,23,24,27,38,51,63,67,68],select:[4,10,21,27,65],selector:[11,27],self:[0,12],send:[0,2,4,10,11,21,22,23,24,27],sender:[0,65],sensit:66,sensor:0,sent:[0,2,4,21,22,23,24,27,68],separ:[0,10,12,21,22,23,24,68],seq:0,sequenc:[0,2,7,9,10,11,20,39,52,64,66],seri:65,serv:[21,23],servic:[0,3,16,23,24,66,69,71],set:[0,2,4,5,6,8,10,11,14,19,20,21,23,24,27,32,33,39,45,46,52,58,59,64,65,66,67,68],set_clock_freq:4,set_clock_par:4,set_devic:5,set_local_reset:27,set_processor_config:[12,20],set_processor_control:12,set_processor_suspend_readi:12,setup:[4,8,12,67],sever:2,sevi:[47,49],sevt:[34,60],sgx544:[31,44],sha2:[20,68,70],shall:[12,66],share:[2,5,7,23],shatyp:20,shavalu:20,shift:11,shortest:7,should:[0,4,7,12,18,19,20,27,35,48,61,66],show:[20,65,68],shown:[20,65,68,70],shutdown:12,side:[66,67],sign:[16,18,19,21,22,23,24,69,71],signal:[33,45,46,59],signatur:19,signature_hi:13,signature_lo:13,signature_r_hi:13,signature_r_lo:13,signature_s_hi:13,signature_s_lo:13,significand:27,similar:[12,66],similarli:4,simpl:15,simplest:66,simutan:21,sinc:[0,5,7,12,21,34,47,60,66],singl:[7,11,23,27,67,68],size:[2,10,12,16,19,20,21,22,23,24,27,65],size_byt:10,sizeof:21,slave:0,sleep:0,slightli:5,slot:[30,43,56,65],small:[4,65],smaller:67,smpk:20,snapshot:4,snoop:12,soc:[1,2,4,5,7,8,9,10,11,12,16,19,20,21,22,23,24,27,29,31,32,33,34,35,36,37,38,39,41,42,44,45,46,47,48,49,50,51,52,55,57,58,59,60,61,62,63,64,66,67,71],soc_doc_am6_public_host_desc_host_list:21,soc_events_in_64:63,soc_events_in_65:63,soc_events_in_66:63,soc_events_in_67:63,soc_events_in_68:63,soc_events_in_69:63,soc_events_in_70:63,soc_events_in_71:63,soc_events_in_72:63,soc_events_in_732:63,soc_events_in_733:63,soc_events_in_734:63,soc_events_in_735:63,soc_events_in_73:63,soc_events_out_level:59,soc_phys_addr_t:15,soc_uid:18,soft:67,softwar:[2,6,19,21,23,66,67,68,70],some:[4,5,7,8,10,11,12,16,21,29,31,34,41,44,47,55,57,60,70],sop:27,sort:23,sound:66,sourc:[4,5,7,9,10,11,27,28,32,40,45,49,53,54,58,68],space:16,span:66,special:[5,28,40,54],specif:[0,2,4,5,7,9,10,11,14,18,20,21,23,27,34,39,47,52,60,64,65,66,67,71],specifi:[7,9,10,11,12,14,15,18,19,20,21,23,24,27,28,29,31,40,41,44,54,55,57,65,67,68],spectrum:4,speed:66,spi_64:63,spi_65:63,spi_66:63,spi_67:63,spi_68:63,spi_69:63,spi_70:63,spi_71:63,spi_72:63,spi_732:63,spi_733:63,spi_734:63,spi_735:63,spi_73:63,split:12,spread:4,sproxi:[38,51,63],sproxy_priv:[30,43,56],sram:[2,21,23,24],src:7,src_id:7,src_index:7,src_tag:11,src_thread:9,ss_device_id:27,ssc:4,ssclk_mode_div_clk_mode_valu:12,stabil:0,stabl:12,stage:[12,39,52,64,66],stai:5,standalon:[22,23,24,67],standard:[0,8,9,10,11,12,22,23,24,27,47,49,65],standbywfil2:12,start:[2,5,11,12,14,15,20,23,27,30,43,56,66],start_address:15,start_resourc:23,startup:[2,12,15,23,66],starvat:11,stat_pend:59,state:[0,2,4,5,10,12,16,27,66,67],state_on:5,state_retent:5,statu:[7,8,10,11,27,31,44,57,65,67],status_flags_1:12,status_flags_1_clr_all_wait:12,status_flags_1_clr_any_wait:12,status_flags_1_set_all_wait:12,status_flags_1_set_any_wait:12,step:[10,19,66,68,70],still:[0,4,22,23],stop:12,storag:[16,23],store:[0,4,11,16,22,24,67],str:2,stream:65,strength:65,string:[2,20,27,68,70],strongli:[22,66],struct:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24],structur:[12,16,20,68],sub:2,sub_vers:2,subdivid:22,subhdr:[21,23,24],subject:[7,16],suboptim:22,subordin:[10,11],subsequ:[16,19,23,24],subset:66,substructur:23,subsystem:[0,7,8,9,10,11,22,23,27,28,29,40,41,53,54,55],subtyp:[23,27,36,49,62],subvers:27,succe:[4,21],succeed:0,succes:15,success:[0,4,5,7,12,13,19,20,65,68,70],successfulli:[15,16],suffic:4,suffici:16,superset:68,superstructur:21,supervisor:[7,9,10,11,21,24],supervisor_host_id:24,supervisori:24,suppli:[28,40,54,65,68],support:[0,4,11,12,17,18,19,20,21,23,27,65,67,68,70],suppress:[11,27],sure:[7,11,12,23,66],suspend:12,swrev:20,swrv:20,synchron:10,syntax:20,sysfw:[12,20,66,68],sysfw_boot_seq:20,sysfw_hs_boardcfg:20,sysfw_image_integr:20,sysfw_image_load:20,sysfw_vers:27,system:[1,2,3,4,5,7,8,9,10,11,12,13,14,15,16,17,18,19,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71],sz0:27,sz1:27,sz2:27,sz3:27,tabl:[0,7,10,11,20,21,28,30,40,43,45,46,54,56,68],taddr:9,tag:[11,27],take:[7,9,10,21,22,23,27,30,32,33,34,43,45,46,47,56,58,59,60,66,67],taken:[0,22],target:[4,8,18,19,20,27,68,70],target_err:33,target_freq_hz:4,task:[10,21],tchan_tcfg:11,tcm_rstbase:12,tcu_cmd_sync_ns_intr:59,tcu_cmd_sync_s_intr:59,tcu_event_q_ns_intr:59,tcu_event_q_s_intr:59,tcu_global_ns_intr:59,tcu_global_s_intr:59,tcu_ras_intr:59,te_init:12,tear:11,teardown:[11,27],technic:[5,12],technolog:20,term:66,termin:[4,23,45],test_image_enc_iv:20,test_image_enc_r:20,test_image_key_derive_index:20,test_image_key_derive_salt:20,test_image_length:20,test_image_sha512:20,texa:[0,20],text:[21,23],than:[4,10,11,23,65,66],thei:[0,4,10,11,23,27,65,67,68],them:[27,28,40,54],themselv:[12,32,58],theorit:19,therefor:[9,10,21,23,67],therm_lvl_gt_th1_intr:59,therm_lvl_gt_th2_intr:59,therm_lvl_lt_th0_intr:59,thermal:0,thi:[0,2,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,70],thing:[7,31,44,57],those:2,though:[22,24,31,44,57,66],thrd_id:9,thread:[0,27],three:[15,22],threshold:[10,27,38,51,63],through:[1,7,9,10,11,18,19,23,24,65,67,71],throughout:27,thu:[7,21,23],thumb:12,ti_bcfg_info:20,ti_enc_info:20,ti_load_info:20,tied:[18,67],till:22,time:[5,7,9,10,11,12,14,16,19,22,23,24,30,43,56,66,67],timedout:12,timeout:[11,12,27],timer_pwm:59,timesync_intrtr0:[32,58],tisci:[1,19,20,27,28,29,30,32,33,34,40,41,43,45,46,47,54,55,56,58,59,60,67,70],tisci_head:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24],tisci_msg_:0,tisci_msg_board_config:[21,22,23,27,66],tisci_msg_board_config_pm:[21,22,66],tisci_msg_board_config_pm_req:22,tisci_msg_board_config_pm_resp:22,tisci_msg_board_config_req:21,tisci_msg_board_config_resp:21,tisci_msg_board_config_rm:[23,66],tisci_msg_board_config_rm_req:23,tisci_msg_board_config_rm_resp:23,tisci_msg_board_config_secur:[24,66,68],tisci_msg_board_config_security_req:24,tisci_msg_board_config_security_resp:24,tisci_msg_boot_notification_req:2,tisci_msg_boot_notification_resp:2,tisci_msg_flag_:0,tisci_msg_flag_ack:0,tisci_msg_flag_aop:0,tisci_msg_flag_clock_allow_freq_chang:4,tisci_msg_flag_clock_allow_ssc:4,tisci_msg_flag_clock_input_term:4,tisci_msg_flag_clock_ssc_act:4,tisci_msg_flag_device_exclus:5,tisci_msg_flag_device_reset_iso:5,tisci_msg_flag_device_wake_en:5,tisci_msg_flag_reserved0:0,tisci_msg_fwl_change_owner_info_req:15,tisci_msg_fwl_change_owner_info_resp:15,tisci_msg_fwl_get_firewall_region_req:15,tisci_msg_fwl_get_firewall_region_resp:15,tisci_msg_fwl_set_firewall_region_req:15,tisci_msg_fwl_set_firewall_region_resp:15,tisci_msg_get_clock_parent_req:4,tisci_msg_get_clock_parent_resp:4,tisci_msg_get_clock_req:4,tisci_msg_get_clock_resp:4,tisci_msg_get_device_req:5,tisci_msg_get_device_resp:5,tisci_msg_get_freq_req:4,tisci_msg_get_freq_resp:4,tisci_msg_get_num_clock_parents_req:4,tisci_msg_get_num_clock_parents_resp:4,tisci_msg_get_otp_row_lock_statu:67,tisci_msg_get_otp_row_lock_status_req:14,tisci_msg_get_otp_row_lock_status_resp:14,tisci_msg_get_soc_uid_req:18,tisci_msg_get_soc_uid_resp:18,tisci_msg_keystore_export_req:16,tisci_msg_keystore_export_resp:16,tisci_msg_keystore_gen_skey_from_rng_req:16,tisci_msg_keystore_gen_skey_from_rng_resp:16,tisci_msg_keystore_import_req:16,tisci_msg_keystore_import_resp:16,tisci_msg_keystore_write_req:16,tisci_msg_keystore_write_resp:16,tisci_msg_lock_otp_row:67,tisci_msg_lock_otp_row_req:14,tisci_msg_lock_otp_row_resp:14,tisci_msg_open_debug_fwls_req:18,tisci_msg_open_debug_fwls_resp:18,tisci_msg_proc_auth_boot:70,tisci_msg_proc_auth_boot_req:12,tisci_msg_proc_auth_boot_resp:12,tisci_msg_proc_get_status_req:12,tisci_msg_proc_get_status_resp:12,tisci_msg_proc_handover_req:12,tisci_msg_proc_handover_resp:12,tisci_msg_proc_release_req:12,tisci_msg_proc_release_resp:12,tisci_msg_proc_request_req:12,tisci_msg_proc_request_resp:12,tisci_msg_proc_set_config_req:12,tisci_msg_proc_set_config_resp:12,tisci_msg_proc_set_control_req:12,tisci_msg_proc_set_control_resp:12,tisci_msg_proc_status_wait_req:12,tisci_msg_proc_status_wait_resp:12,tisci_msg_query_freq_req:4,tisci_msg_query_freq_resp:4,tisci_msg_read_otp_mmr:67,tisci_msg_read_otp_mmr_req:14,tisci_msg_read_otp_mmr_resp:14,tisci_msg_receiv:27,tisci_msg_rm_board_config_rm:23,tisci_msg_rm_get_resource_rang:23,tisci_msg_rm_get_resource_range_req:23,tisci_msg_rm_get_resource_range_resp:23,tisci_msg_rm_irq_release_req:7,tisci_msg_rm_irq_set_req:7,tisci_msg_rm_proxy_cfg_req:8,tisci_msg_rm_proxy_cfg_resp:8,tisci_msg_rm_psil_read_req:9,tisci_msg_rm_psil_read_resp:9,tisci_msg_rm_psil_write_req:9,tisci_msg_rm_psil_write_resp:9,tisci_msg_rm_ring_cfg_req:10,tisci_msg_rm_ring_mon_cfg_req:10,tisci_msg_rm_ring_mon_cfg_resp:10,tisci_msg_rm_udmap_flow_cfg_req:11,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:11,tisci_msg_rm_udmap_gcfg_cfg_req:11,tisci_msg_rm_udmap_gcfg_cfg_resp:11,tisci_msg_rm_udmap_rx_ch_cfg_req:11,tisci_msg_rm_udmap_tx_ch_cfg_req:11,tisci_msg_sa2ul_pka_ecdsa_sign_req:13,tisci_msg_sa2ul_pka_ecdsa_sign_resp:13,tisci_msg_sa2ul_pka_ecdsa_verify_req:13,tisci_msg_sa2ul_pka_ecdsa_verify_resp:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_sign_prim_req:13,tisci_msg_sa2ul_pka_rsa_sign_prim_resp:13,tisci_msg_sa2ul_pka_rsa_verify_prim_req:13,tisci_msg_sa2ul_pka_rsa_verify_prim_resp:13,tisci_msg_sender_host_id:27,tisci_msg_set_clock_parent_req:4,tisci_msg_set_clock_parent_resp:4,tisci_msg_set_clock_req:4,tisci_msg_set_clock_resp:4,tisci_msg_set_device_req:5,tisci_msg_set_device_resets_req:5,tisci_msg_set_device_resets_resp:5,tisci_msg_set_device_resp:5,tisci_msg_set_freq_req:4,tisci_msg_set_freq_resp:4,tisci_msg_soft_lock_otp_write_glob:67,tisci_msg_soft_lock_otp_write_global_req:14,tisci_msg_soft_lock_otp_write_global_resp:14,tisci_msg_sys_reset_req:6,tisci_msg_sys_reset_resp:6,tisci_msg_value_clock_hw_state_not_readi:4,tisci_msg_value_clock_hw_state_readi:4,tisci_msg_value_clock_sw_state_auto:4,tisci_msg_value_clock_sw_state_req:4,tisci_msg_value_clock_sw_state_unreq:4,tisci_msg_value_device_hw_state_off:5,tisci_msg_value_device_hw_state_on:5,tisci_msg_value_device_hw_state_tran:5,tisci_msg_value_device_sw_state_auto_off:5,tisci_msg_value_device_sw_state_on:5,tisci_msg_value_device_sw_state_retent:5,tisci_msg_value_rm_mon_data0_val_valid:10,tisci_msg_value_rm_mon_data1_val_valid:10,tisci_msg_value_rm_mon_mode_dis:10,tisci_msg_value_rm_mon_mode_push_pop:10,tisci_msg_value_rm_mon_mode_starv:10,tisci_msg_value_rm_mon_mode_threshold:10,tisci_msg_value_rm_mon_mode_valid:10,tisci_msg_value_rm_mon_mode_watermark:10,tisci_msg_value_rm_mon_queue_valid:10,tisci_msg_value_rm_mon_source_valid:10,tisci_msg_value_rm_mon_src_accum_q_s:10,tisci_msg_value_rm_mon_src_elem_cnt:10,tisci_msg_value_rm_mon_src_head_pkt_s:10,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:11,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:11,tisci_msg_value_rm_unused_secondary_host:23,tisci_msg_version_req:2,tisci_msg_version_resp:2,tisci_msg_write_otp_row:67,tisci_msg_write_otp_row_req:14,tisci_msg_write_otp_row_resp:14,tisci_query_msmc_req:2,tisci_query_msmc_resp:2,tisci_rng_get_random_req:17,tisci_rng_get_random_resp:17,tisci_sec_head:0,todo:68,toler:[4,21],too:[17,65],tool:65,top:[12,24],topic:71,total:[10,12,42],trace:[7,21,71],trace_data_vers:27,trace_dst:21,trace_dst_en:21,trace_dst_itm:21,trace_dst_mem:21,trace_dst_uart0:21,trace_src:21,trace_src_bas:21,trace_src_en:21,trace_src_pm:21,trace_src_rm:21,trace_src_sec:21,trace_src_supr:21,trace_src_us:21,track:[0,66],tradit:0,transact:19,transfer:[0,11,15,65],transit:[5,27],translat:[7,65],transmit:[0,27,33,34,46,47,49,59,60],transmitt:0,transport:[1,71],treat:11,treatment:11,tree:[22,24],tremend:0,tri:12,trigger:[7,34,47,49,60],tripl:21,trivial:12,trm:[11,12,15,30,43,56],truncat:65,trust:[0,18,19,21,67,68],tune:[22,24],turn:[5,27],two:[0,12,19,21,23,66,67,68],tx_atyp:11,tx_burst_siz:11,tx_chan:[34,60],tx_chan_typ:11,tx_credit_count:11,tx_echan:[34,60],tx_fetch_siz:11,tx_filt_einfo:11,tx_filt_psword:11,tx_hchan:[34,60],tx_orderid:11,tx_pause_on_err:11,tx_prioriti:11,tx_qo:11,tx_sched_prior:11,tx_supr_tdpkt:11,tx_tdtype:11,tx_uhchan:60,txcq_qnum:11,type:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,27,34,47,53,60,65,66,68],typic:[4,5,6,10,12,31,44,57,66],u16:[0,2,7,8,9,10,11,15,20,21,22,23,24],u32:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,27,65],u64:[4,18,20],uart0:21,uart:[0,27,66],udma:[7,33,34,59,60,65],udma_ch_atyp:27,udma_ch_burst_s:27,udma_ch_cq_qnum:27,udma_ch_fetch_s:27,udma_ch_orderid:27,udma_ch_pause_on_err:27,udma_ch_prior:27,udma_ch_qo:27,udma_ch_sched_prior:27,udma_ch_thread_id:27,udma_ch_typ:27,udma_flow_desc_typ:27,udma_flow_dest_tag_sel:27,udma_flow_rx_dest_qnum:27,udma_flow_rx_einfo_pres:27,udma_flow_rx_error_handl:27,udma_flow_rx_fdq0_sz0_qnum:27,udma_flow_rx_fdq0_sz1_qnum:27,udma_flow_rx_fdq0_sz2_qnum:27,udma_flow_rx_fdq0_sz3_qnum:27,udma_flow_rx_fdq1_qnum:27,udma_flow_rx_fdq2_qnum:27,udma_flow_rx_fdq3_qnum:27,udma_flow_rx_ps_loc:27,udma_flow_rx_psinfo_pres:27,udma_flow_rx_size_thresh_en:27,udma_flow_rx_sop_offset:27,udma_flow_src_tag_sel:27,udma_rx_ch_flow_id_count:27,udma_rx_ch_flow_id_start:27,udma_rx_ch_ignore_long:27,udma_rx_ch_ignore_short:27,udma_tx_ch_credit_count:27,udma_tx_ch_fdepth:27,udma_tx_ch_filt_einfo:27,udma_tx_ch_filt_psword:27,udma_tx_ch_supr_tdpkt:27,udma_tx_ch_tdtyp:27,udmap0:47,udmap0_cfgstrm_tx:[34,60],udmap0_rx:34,udmap0_trstrm_tx:[34,60],udmap0_tx:34,udmap:[0,3,7,9,10,23,27,46,47,49],udmap_flow_cfg:27,udmap_flow_get_cfg:27,udmap_flow_sz_cfg:27,udmap_flow_sz_get_cfg:27,udmap_gcfg_cfg:[11,27],udmap_gcfg_cfg_respons:11,udmap_gcfg_get_cfg:27,udmap_init:27,udmap_oes_get:27,udmap_oes_set:27,udmap_rx:[34,60],udmap_rx_ch_cfg:27,udmap_rx_ch_get_cfg:27,udmap_rx_ch_set_thrd_id:27,udmap_rx_h:[34,60],udmap_rx_uh:60,udmap_tx:[34,60],udmap_tx_ch_cfg:27,udmap_tx_ch_get_cfg:27,udmap_tx_ch_set_thrd_id:27,udmap_tx_ext:[34,60],udmap_tx_h:[34,60],udmap_tx_uh:60,udmass:[47,49],ufs_intr:59,uid:20,uid_len_word:18,unawar:0,under:[0,23],underli:[4,67],understand:[2,24,66],uniqu:[18,19,20,21,23,27,30,36,43,49,56,62],unit:[0,11,21],unknown:11,unless:4,unlock:[16,18,19,20],unmap:[7,27],unpair:27,unsign:[21,23,68],unsuccess:[19,65],until:[2,7,12,16,19,22,23,24,27,67,68,70],unus:[4,7,8,9,15,23,24,27,65],updat:[23,68],upfront:66,upon:[13,22,23,24,66],upper:[13,20,27],upto:12,usabl:47,usag:[0,15,27,65],usart_irq:[33,59],use:[0,2,5,7,8,10,11,12,16,20,21,23,24,27,31,32,34,39,44,45,47,52,57,58,60,64,65,66,67,68],useabl:[31,44],usecas:[2,4,12,20,21,70],used:[0,2,4,5,6,7,8,9,10,11,12,15,18,19,20,21,22,23,24,27,28,31,34,39,40,44,47,49,52,54,57,60,64,65,66,67,68,70],useful:27,user:[0,4,6,11,12,16,17,20,21,23,27,28,29,30,40,41,43,54,55,56,65,66],uses:[2,20],using:[7,9,11,12,15,16,18,19,21,23,27,65,66,67,68,70],usual:[0,4,22],utc:27,utc_chan_start:11,util:[7,9,27,39,52,64],v3_ca:20,valid:[0,2,4,9,12,16,20,21,27,34,47,60,65,66],valid_param:[7,8,9,10,11,27],valid_param_hi:27,valid_param_lo:27,valu:[0,2,4,6,7,8,9,10,11,12,14,17,19,20,21,23,24,27,34,39,42,47,52,60,64,67,70],vari:[5,12,23,66,67],variabl:23,variant:20,variat:0,variou:[0,4,5,12,19,20,24,27,66,68,70],vector:[12,20,65,68,70],verfic:13,veri:[4,12],verif:13,verifi:[0,9,11,19,20,23,68,70],version:[2,4,20,21,23,24,27,65,68],via:[0,2,4,7,8,9,10,11,12,16,18,19,21,23,24,28,29,40,41,54,55],view:[4,5],vim:[45,49],vint:[7,47],vint_status_bit_index:7,virt:[10,27,49],virtid:10,virtual:[7,11,23,27,31,44,49,57],voltag:66,wai:[0,20,27,68],wait:[11,17,19,27],wake:5,wake_arm:27,wake_handl:27,wakeup:[12,27,39,45,49,52,64],wakeupss:21,want:6,warm:[6,67],warn:[0,12],well:[0,4,10,19,21,22,23,24,27,68],were:[13,16],wfe:12,wfi:12,what:[4,9,21,65,66],whatev:0,when:[0,2,4,5,6,7,8,10,11,12,19,20,21,23,24,27,65,66,68,70],whenev:23,where:[4,7,8,10,11,13,16,19,20,23,30,43,56,65,66,70],whether:[0,8,10,11,20,23],which:[4,5,7,9,10,11,12,13,16,20,21,22,23,24,27,28,31,38,40,44,51,54,57,63,65,66,67],who:[10,11,16,23,24],whole:23,whose:[9,23],wide:[4,6,10,22,24,27],wider:66,width:[9,67],within:[0,4,5,7,8,9,10,11,12,19,22,23,24,27,32,34,45,46,47,58,60],without:[0,4],wkup_gpiomux_intrtr0:[32,58],word:[9,11,17,18,19,23,27,65],work:[11,67],workaround:[0,10],worst:12,would:[4,12,21,28,40,54],wrap:[0,10],write:[2,8,10,11,12,19,24,27,30,38,43,51,56,63],write_host:[24,67],writeback:[21,23],writer:67,written:[9,10,14,19,27,67],www:[20,65],x509:[3,12,18,19,68,70],x509_extens:20,xmit_intr_pend:[33,59],xyz:[28,40,54],yes:12,yet:[7,16,19,20],you:[0,66],your:[4,5,12],zero:[0,4,7,10,11,12,14,15,19,20,23,65,68,70]},titles:["Brief Introduction to SoC System Control Entity","Chapter 1: Introduction","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Asymmetric Key Services TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","Runtime Keystore TISCI Description","Random Number Generator API","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","am6 Peripheral Interrupt Destination Descriptions","am6 Peripheral Interrupt Source Descriptions","am6 Navigator Subsystem Descriptions","AM6 Processor Descriptions","am6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Peripheral IRQ Destination Descriptions","AM6 Peripheral IRQ Source Descriptions","AM6 Navigator Subsystem Descriptions","AM6 Processor Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","j721e Peripheral Interrupt Destination Descriptions","j721e Peripheral Interrupt Source Descriptions","j721e Navigator Subsystem Descriptions","J721E Processor Descriptions","j721e Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","Asymmetric Key Services on HS Devices","Device Group Primer","Using Extended OTP on HS devices","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Signing binaries for Secure Boot on HS Devices","TISCI User Guide"],titleterms:{"export":16,"function":[0,21,23],"import":16,"return":65,"static":23,IDs:[27,29,31,32,33,34,35,39,41,44,45,46,47,48,49,52,55,57,58,59,60,61,64],Used:[4,5],Using:67,With:65,a72ss0:54,a72ss0_core0:54,a72ss0_core1:54,aasrc0:54,abi:21,acceler:10,access:[12,24,39,52,64],action:27,all:66,alloc:[38,51,63],am65x:[42,53],am6:[28,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53],api:[2,4,5,6,12,14,15,17,18,21,22,23,24,67],arm:12,armv8:12,arrai:24,assign:[23,36,49,62],asymmetr:[13,65],atl0:54,authent:12,avail:0,background:15,base:[30,33,43,56,59],baseport:27,bigint:65,binari:70,board0:[28,40,54],board:[20,21,22,23,24,25,36,49,62,68],boardcfg:21,boardcfg_control:21,boardcfg_dbg_cfg:21,boardcfg_dbg_dst_port:21,boardcfg_dbg_src:21,boardcfg_host_hierarchi:24,boardcfg_msmc:21,boardcfg_pm:22,boardcfg_proc:24,boardcfg_rm:23,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_entri:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_entri:23,boardcfg_secproxi:21,book:12,boot:[12,20,68,70],brief:0,buffer:27,c66ss0_core0:54,c66ss0_introuter0:54,c66ss0_pbist0:54,c66ss1_core0:54,c66ss1_introuter0:54,c66ss1_pbist0:54,c6x:12,c71ss0:54,c71ss0_mma:54,c71x_0_pbist_vd:54,c7x:12,cal0:[28,40],calcul:0,cbass0:[28,40],cbass_debug0:[28,40],cbass_fw0:[28,40],cbass_infra0:[28,40],ccdebugss0:[28,40],certif:[20,68],chang:15,channel:[11,30,34,43,47,56,60],chapter:[1,3,25,26,53,69],check:0,clock:[0,4,28,40,54],cmpevent_intrtr0:[28,40,54],command:19,compat:4,compil:21,compute_cluster0_cfg_wrap:54,compute_cluster0_clec:54,compute_cluster0_core_cor:54,compute_cluster0_ddr32ss_emif0_ew:54,compute_cluster0_debug_wrap:54,compute_cluster0_dmsc_wrap:54,compute_cluster0_en_msmc_domain:54,compute_cluster0_gic500ss:54,compute_cluster0_pbist_wrap:54,compute_cluster_a53_0:[28,40],compute_cluster_a53_1:[28,40],compute_cluster_a53_2:[28,40],compute_cluster_a53_3:[28,40],compute_cluster_cpac0:[28,40],compute_cluster_cpac1:[28,40],compute_cluster_cpac_pbist0:[28,40],compute_cluster_cpac_pbist1:[28,40],compute_cluster_j7es_tb_vdc_main_0:54,compute_cluster_msmc0:[28,40],compute_cluster_pbist0:[28,40],config:[21,22,23,24],configur:[4,5,8,9,10,11,12,15,20,21,22,23,24,25,27,36,49,62,67,68],consol:21,content:16,control:[0,4,5,12],core:68,cpsw0:54,cpt2_aggr0:[28,40,54],cpt2_aggr1:54,cpt2_aggr2:54,cpt2_probe_vbusm_main_cal0_0:[28,40],cpt2_probe_vbusm_main_dss_2:[28,40],cpt2_probe_vbusm_main_navddrhi_5:[28,40],cpt2_probe_vbusm_main_navddrlo_6:[28,40],cpt2_probe_vbusm_main_navsramhi_3:[28,40],cpt2_probe_vbusm_main_navsramlo_4:[28,40],cpt2_probe_vbusm_mcu_export_slv_0:[28,40],cpt2_probe_vbusm_mcu_fss_s0_2:[28,40],cpt2_probe_vbusm_mcu_fss_s1_3:[28,40],cpt2_probe_vbusm_mcu_sram_slv_1:[28,40],csi_psilss0:54,csi_rx_if0:54,csi_rx_if1:54,csi_tx_if0:54,ctrl_mmr0:[28,40],data:[2,4,5,6,9,19,21,22,23,24,26,27,65],dcc0:[28,40,54],dcc10:54,dcc11:54,dcc12:54,dcc1:[28,40,54],dcc2:[28,40,54],dcc3:[28,40,54],dcc4:[28,40,54],dcc5:[28,40,54],dcc6:[28,40,54],dcc7:[28,40,54],dcc8:54,dcc9:54,ddr0:54,ddrss0:[28,40],debug:[18,20,21,27],debugss0:[28,40],debugss_wrap0:[28,40,54],debugsuspendrtr0:[28,40],decoder0:54,decrypt:[13,16,65],definit:[12,66],descript:[7,8,9,10,11,12,13,14,15,16,17,18,29,30,31,32,33,34,35,36,38,39,41,43,44,45,46,47,48,49,51,52,55,56,57,58,59,60,61,62,63,64],design:[21,23],destin:[32,34,45,47,58,60],detail:[21,23],develop:68,devgrp:[39,52,64,66],devic:[0,5,28,29,34,39,40,41,47,52,54,55,60,64,65,66,67,68,70],dftss0:[28,40],dmpac0_sde_0:54,dmpac_top_main_0:54,dmsc_wkup_0:54,document:[2,3,4,5,6,20,53],domain:27,dphy_rx0:54,dphy_rx1:54,dphy_tx0:54,dsp:12,dss0:[28,40,54],dss_dsi0:54,dss_edp0:54,dummy_ip_lpsc_debug2dmsc_vd:[28,40],dummy_ip_lpsc_dmsc_vd:[28,40],dummy_ip_lpsc_emif_data_vd:[28,40],dummy_ip_lpsc_main2mcu_vd:[28,40],dummy_ip_lpsc_mcu2main_infra_vd:[28,40],dummy_ip_lpsc_mcu2main_vd:[28,40],dummy_ip_lpsc_mcu2wkup_vd:[28,40],dummy_ip_lpsc_wkup2main_infra_vd:[28,40],dummy_ip_lpsc_wkup2mcu_vd:[28,40],dure:[19,68],ecap0:[28,40,54],ecap1:54,ecap2:54,ecc_aggr0:[28,40],ecc_aggr1:[28,40],ecc_aggr2:[28,40],ecdsa:65,efuse0:[28,40],ehrpwm0:[28,40,54],ehrpwm1:[28,40,54],ehrpwm2:[28,40,54],ehrpwm3:[28,40,54],ehrpwm4:[28,40,54],ehrpwm5:[28,40,54],elig:0,elm0:[28,40,54],emif_data_0_vd:54,enabl:66,encoder0:54,encrypt:[13,16,20,65,68,70],entir:16,entiti:0,entri:24,enumer:[21,24,29,31,35,38,39,41,44,45,46,48,49,51,52,55,57,61,63,64],eqep0:[28,40,54],eqep1:[28,40,54],eqep2:[28,40,54],esm0:[28,40,54],event:[33,34,47,59,60],exampl:12,extend:[14,24,42,67],extens:20,failur:65,famili:53,featur:0,field:[8,10,11,20],firewal:[15,18,30,43,56],firmwar:[20,21,22,23,24,68],flag:[0,12],flow:[11,34,47,60],format:[27,65,68],from:16,fss_mcu_0:[28,54],gener:[0,2,3,12,16,17],get:[12,14,15,17,18,19,23],gic0:[28,40],global:[11,14,34,47,60],goal:[21,23],gpio0:[28,40,54],gpio1:[28,40,54],gpio2:54,gpio3:54,gpio4:54,gpio5:54,gpio6:54,gpio7:54,gpiomux_intrtr0:[28,40,54],gpmc0:[28,40,54],gpu0:[28,40],gpu0_dft_pbist_0:54,gpu0_gpu_0:54,gpu0_gpucore_0:54,group:[39,52,64,66],gs80prg_mcu_wrap_wkup_0:[28,40],gs80prg_soc_wrap_wkup_0:[28,40],gtc0:[28,40,54],guid:[69,71],handov:12,hardwar:67,header:[0,21],hierarchi:24,host:[24,31,44,57],i2c0:[28,40,54],i2c1:[28,40,54],i2c2:[28,40,54],i2c3:[28,40,54],i2c4:54,i2c5:54,i2c6:54,i3c0:54,icemelter_wkup_0:[28,40],identifi:[28,40,54],ids:[30,43,56],imag:[12,20],includ:68,increment:66,index:4,indic:[34,47,60],inform:[15,42,68],initi:[15,66],integr:[0,20],interfac:19,interpret:26,interrupt:[23,32,33,34,47,58,59,60],introduct:[0,1,4,5,7,8,9,10,11,12,13,16,17,18,19,20,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,55,56,57,58,59,60,61,62,63,64,65,66],irq:[7,45,46],j721e:[53,54,55,56,57,58,59,60,61,62,63,64],j7_lascar_gpu_wrap_main_0:54,jtag:19,k3_arm_atb_funnel_3_32_mcu_0:[28,40],k3_c66_corepac_main_0:54,k3_c66_corepac_main_1:54,k3_led_main_0:[28,40],keep:12,kei:[13,16,65],keystor:[16,37,50],larg:4,layer:27,led0:54,list:[24,28,30,40,43,54,56],load:20,locat:27,lock:14,macro:[4,5],main2mcu_lvl_intrtr0:[28,40,54],main2mcu_pls_intrtr0:[28,40,54],main2wkupmcu_vd:54,main:[39,52,64],main_sec_proxy0:[38,51],manag:[0,3,7,8,9,10,11,12,22,23,27],mcan0:54,mcan10:54,mcan11:54,mcan12:54,mcan13:54,mcan1:54,mcan2:54,mcan3:54,mcan4:54,mcan5:54,mcan6:54,mcan7:54,mcan8:54,mcan9:54,mcasp0:[28,40,54],mcasp10:54,mcasp11:54,mcasp1:[28,40,54],mcasp2:[28,40,54],mcasp3:54,mcasp4:54,mcasp5:54,mcasp6:54,mcasp7:54,mcasp8:54,mcasp9:54,mcspi0:[28,40,54],mcspi1:[28,40,54],mcspi2:[28,40,54],mcspi3:[28,40,54],mcspi4:[28,40,54],mcspi5:54,mcspi6:54,mcspi7:54,mcu_adc0:[28,40,54],mcu_adc1:[28,40,54],mcu_armss0:[28,40],mcu_armss0_cpu0:[28,40],mcu_armss0_cpu1:[28,40],mcu_cbass0:[28,40],mcu_cbass_debug0:[28,40],mcu_cbass_fw0:[28,40],mcu_cpsw0:[28,40,54],mcu_cpt2_aggr0:[28,40,54],mcu_ctrl_mmr0:[28,40],mcu_dcc0:[28,40,54],mcu_dcc1:[28,40,54],mcu_dcc2:[28,40,54],mcu_debugss0:[28,40],mcu_ecc_aggr0:[28,40],mcu_ecc_aggr1:[28,40],mcu_efuse0:[28,40],mcu_esm0:[28,40,54],mcu_fss0_fsas_0:[28,40,54],mcu_fss0_hyperbus0:[28,40],mcu_fss0_hyperbus1p0_0:54,mcu_fss0_ospi_0:[28,40,54],mcu_fss0_ospi_1:[28,40,54],mcu_i2c0:[28,40,54],mcu_i2c1:54,mcu_i3c0:54,mcu_i3c1:54,mcu_mcan0:[28,40,54],mcu_mcan1:[28,40,54],mcu_mcspi0:[28,40,54],mcu_mcspi1:[28,40,54],mcu_mcspi2:[28,40,54],mcu_msram0:[28,40],mcu_navss0:[28,40],mcu_navss0_intaggr_0:54,mcu_navss0_intr_aggr_0:[28,40],mcu_navss0_intr_router_0:[28,40,54],mcu_navss0_mcrc0:[28,40],mcu_navss0_mcrc_0:54,mcu_navss0_modss:54,mcu_navss0_proxy0:[28,40],mcu_navss0_proxy_0:54,mcu_navss0_ringacc0:[28,40],mcu_navss0_ringacc_0:54,mcu_navss0_sec_proxy_0:63,mcu_navss0_udmap0:[28,40],mcu_navss0_udmap_0:54,mcu_navss0_udmass:54,mcu_pbist0:[28,40,54],mcu_pbist1:54,mcu_pdma0:[28,40],mcu_pdma1:[28,40],mcu_pll_mmr0:[28,40],mcu_psram0:[28,40],mcu_r5fss0_core0:54,mcu_r5fss0_core1:54,mcu_rom0:[28,40],mcu_rti0:[28,40,54],mcu_rti1:[28,40,54],mcu_sa2_ul0:54,mcu_sec_mmr0:[28,40],mcu_sec_proxy0:[38,51],mcu_timer0:[28,40,54],mcu_timer1:[28,40,54],mcu_timer2:[28,40,54],mcu_timer3:[28,40,54],mcu_timer4:54,mcu_timer5:54,mcu_timer6:54,mcu_timer7:54,mcu_timer8:54,mcu_timer9:54,mcu_uart0:[28,40,54],mcu_wakeup:[39,52,64],memori:27,messag:[0,2,3,4,5,6,7,8,9,10,11,13,14,15,16,17,18,21,22,23,24,68],mlb0:54,mmcsd0:[28,40,54],mmcsd1:[28,40,54],mmcsd2:54,mmr:14,model:66,monitor:10,msmc:2,mx_efuse_main_chain_main_0:[28,40],mx_efuse_mcu_chain_mcu_0:[28,40],mx_wakeup_reset_sync_wkup_0:[28,40],navig:[34,47,60],navss0:[28,40],navss0_cpts0:[28,40],navss0_cpts_0:54,navss0_dti_0:54,navss0_intr_router_0:[28,40,54],navss0_mailbox0_cluster0:[28,40],navss0_mailbox0_cluster10:[28,40],navss0_mailbox0_cluster11:[28,40],navss0_mailbox0_cluster1:[28,40],navss0_mailbox0_cluster2:[28,40],navss0_mailbox0_cluster3:[28,40],navss0_mailbox0_cluster4:[28,40],navss0_mailbox0_cluster5:[28,40],navss0_mailbox0_cluster6:[28,40],navss0_mailbox0_cluster7:[28,40],navss0_mailbox0_cluster8:[28,40],navss0_mailbox0_cluster9:[28,40],navss0_mailbox_0:54,navss0_mailbox_10:54,navss0_mailbox_11:54,navss0_mailbox_1:54,navss0_mailbox_2:54,navss0_mailbox_3:54,navss0_mailbox_4:54,navss0_mailbox_5:54,navss0_mailbox_6:54,navss0_mailbox_7:54,navss0_mailbox_8:54,navss0_mailbox_9:54,navss0_mcrc0:[28,40],navss0_mcrc_0:54,navss0_modss:54,navss0_modss_inta0:[28,40],navss0_modss_inta1:[28,40],navss0_modss_intaggr_0:54,navss0_modss_intaggr_1:54,navss0_proxy0:[28,40],navss0_proxy_0:54,navss0_pvu0:[28,40],navss0_pvu1:[28,40],navss0_ringacc0:[28,40],navss0_ringacc_0:54,navss0_sec_proxy_0:63,navss0_spinlock_0:54,navss0_tbu_0:54,navss0_tcu_0:54,navss0_timer_mgr0:[28,40],navss0_timer_mgr1:[28,40],navss0_timermgr_0:54,navss0_timermgr_1:54,navss0_udmap0:[28,40],navss0_udmap_0:54,navss0_udmass:54,navss0_udmass_inta0:[28,40],navss0_udmass_intaggr_0:54,navss0_virtss:54,navss512l_main_0:54,navss_mcu_j7_mcu_0:54,non:[0,33,59],number:17,object:[2,4,5,6],oldi_tx_core_main_0:[28,40],open:[18,19],optim:68,option:27,otp:[14,24,42,67],outer:68,overview:27,owner:15,pair:9,paramet:[7,8,9,10,11,42],path:0,payload:68,pbist0:[28,40,54],pbist10:54,pbist1:[28,40,54],pbist2:54,pbist3:54,pbist4:54,pbist5:54,pbist6:54,pbist7:54,pbist9:54,pcie0:[28,40,54],pcie1:[28,40,54],pcie2:54,pcie3:54,pdma0:[28,40],pdma1:[28,40],pdma_debug0:[28,40],per:[38,51,63],perform:13,peripher:[32,33,45,46,58,59],pll_mmr0:[28,40],pllctrl0:[28,40],popul:20,power:[0,3,22,27],previous:16,primer:66,primit:[13,65],priv:[30,43,56],procedu:68,procedur:[10,68],processor:[12,24,35,48,61],program:67,protocol:[0,19],proxi:[8,34,38,47,51,60,63],pru_icssg0:[28,40,54],pru_icssg1:[28,40,54],pru_icssg2:[28,40],psc0:[28,40,54],psi:[9,34,47,60],psramecc0:[28,40],pulsar_sl_main_0:54,pulsar_sl_main_1:54,pulsar_sl_mcu_0:54,queri:2,r5fss0_core0:54,r5fss0_core1:54,r5fss0_introuter0:54,r5fss1_core0:54,r5fss1_core1:54,r5fss1_introuter0:54,random:17,rang:23,read:[9,14,67],receiv:[11,19],refer:[20,65],region:[15,30,43,56],regist:9,releas:[7,12],request:[0,8,10,11,12],reset:[6,10],resourc:[0,3,7,8,9,10,11,23,27,36,49,62],respons:[0,8,10,11],revis:[20,21],ring:[10,34,47,60],rng:16,rout:7,row:[14,24],rsa:[13,65],rsadp:[13,65],rsaep:[13,65],rsasp1:[13,65],rsavp1:[13,65],rti0:[28,40,54],rti15:54,rti16:54,rti1:[28,40,54],rti24:54,rti25:54,rti28:54,rti29:54,rti2:[28,40],rti30:54,rti31:54,rti3:[28,40],runtim:[16,18,37,50],sa2_ul0:[28,40,54],sampl:20,sci:23,secur:[0,3,19,20,24,27,38,51,63,68,70],sequenc:12,serdes0:[28,40],serdes1:[28,40],serdes_10g0:54,serdes_16g0:54,serdes_16g1:54,serdes_16g2:54,serdes_16g3:54,servic:[13,65],set:[7,12,15],sign:[13,65,68,70],signatur:[13,65],size:[11,37,50],soc:[0,18,28,40,53,54],soft:14,softwar:20,sourc:[33,34,46,47,59,60],specif:[12,53],sr2:53,statu:[12,14],stm0:[28,40,54],structur:[2,4,5,6,9,21,22,23,24],sub:27,substructur:[21,24],subsystem:[34,47,60],symmetr:16,system:[0,6,20,21,22,23,24,68],templat:20,thi:[4,5],thread:[9,34,38,47,51,60,63],threshold:11,through:0,time:[21,68],timeout:19,timer0:[28,40,54],timer10:[28,40,54],timer11:[28,40,54],timer12:54,timer13:54,timer14:54,timer15:54,timer16:54,timer17:54,timer18:54,timer19:54,timer1:[28,40,54],timer2:[28,40,54],timer3:[28,40,54],timer4:[28,40,54],timer5:[28,40,54],timer6:[28,40,54],timer7:[28,40,54],timer8:[28,40,54],timer9:[28,40,54],timesync_intrtr0:[28,40,54],tisci:[0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,68,71],tisci_msg_board_config:2,tisci_msg_board_config_pm:2,tisci_msg_board_config_rm:2,tisci_msg_board_config_secur:2,tisci_msg_boot_notif:2,tisci_msg_change_fwl_own:15,tisci_msg_get_clock:4,tisci_msg_get_clock_par:4,tisci_msg_get_devic:5,tisci_msg_get_freq:4,tisci_msg_get_fwl_region:15,tisci_msg_get_num_clock_par:4,tisci_msg_get_otp_row_lock_statu:14,tisci_msg_get_random:17,tisci_msg_get_soc_uid:18,tisci_msg_keystore_export_al:16,tisci_msg_keystore_gen_skey_from_rng:16,tisci_msg_keystore_import_al:16,tisci_msg_keystore_writ:16,tisci_msg_lock_otp_row:14,tisci_msg_open_debug_fwl:18,tisci_msg_proc_auth_boot:12,tisci_msg_proc_get_statu:12,tisci_msg_proc_handov:12,tisci_msg_proc_releas:12,tisci_msg_proc_request:12,tisci_msg_proc_set_config:12,tisci_msg_proc_set_control:12,tisci_msg_proc_wait_statu:12,tisci_msg_query_freq:4,tisci_msg_query_msmc:2,tisci_msg_read_otp_mmr:14,tisci_msg_rm_irq_releas:7,tisci_msg_rm_irq_set:7,tisci_msg_rm_proxy_cfg:8,tisci_msg_rm_psil_pair:9,tisci_msg_rm_psil_read:9,tisci_msg_rm_psil_unpair:9,tisci_msg_rm_psil_writ:9,tisci_msg_rm_ring_cfg:10,tisci_msg_rm_ring_mon_cfg:10,tisci_msg_rm_udmap_flow_cfg:11,tisci_msg_rm_udmap_flow_size_thresh_cfg:11,tisci_msg_rm_udmap_gcfg_cfg:11,tisci_msg_rm_udmap_rx_ch_cfg:11,tisci_msg_rm_udmap_tx_ch_cfg:11,tisci_msg_sa2ul_pka_ecdsa_sign:13,tisci_msg_sa2ul_pka_ecdsa_verifi:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim:13,tisci_msg_sa2ul_pka_rsa_sign_prim:13,tisci_msg_sa2ul_pka_rsa_verify_prim:13,tisci_msg_set_clock:4,tisci_msg_set_clock_par:4,tisci_msg_set_devic:5,tisci_msg_set_device_reset:5,tisci_msg_set_freq:4,tisci_msg_set_fwl_region:15,tisci_msg_soft_lock_otp_write_glob:14,tisci_msg_sys_reset:6,tisci_msg_vers:2,tisci_msg_write_otp_row:14,topic:69,trace:[26,27],transfer:19,transmit:[11,19],transport:0,type:[36,49,62],uart0:[28,40,54],uart1:[28,40,54],uart2:[28,40,54],uart3:54,uart4:54,uart5:54,uart6:54,uart7:54,uart8:54,uart9:54,udmap:11,ufs0:54,uid:[18,19],unencrypt:70,unpair:9,usag:[2,4,5,6,7,8,9,10,11,12,13,14,16,21,22,23,24,66],usb0:54,usb1:54,usb3ss0:[28,40],usb3ss1:[28,40],user:[69,71],valid:[7,8,10,11,23],valu:66,vdc_data_vbusm_32b_ref_mcu2wkup:[28,40],vdc_data_vbusm_32b_ref_wkup2mcu:[28,40],vdc_data_vbusm_64b_ref_main2mcu:[28,40],vdc_data_vbusm_64b_ref_mcu2main:[28,40],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[28,40],vdc_infra_vbusp_32b_ref_mcu2main_infra:[28,40],vdc_infra_vbusp_32b_ref_wkup2main_infra:[28,40],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[28,40],vdc_nav_psil_128b_ref_main2mcu:[28,40],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[28,40],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[28,40],verif:65,verifi:[13,65],virtual:[34,47,60],vpac_top_main_0:54,vpfe0:54,wait:12,wise:[28,40,54],wkup_cbass0:[28,40],wkup_cbass_fw0:[28,40],wkup_ctrl_mmr0:[28,40],wkup_ddpa0:54,wkup_dmsc0:[28,40],wkup_dmsc0_cortex_m3_0:[28,40],wkup_ecc_aggr0:[28,40],wkup_esm0:[28,40,54],wkup_gpio0:[28,40,54],wkup_gpio1:54,wkup_gpiomux_intrtr0:[28,40,54],wkup_i2c0:[28,40,54],wkup_pllctrl0:[28,40],wkup_porz_sync0:54,wkup_psc0:[28,40,54],wkup_uart0:[28,40,54],wkup_vtm0:[28,40,54],wkupmcu2main_vd:54,write:[9,14,16,67],x509:20}})