; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; Auto generated checks were manually updated to retain only necessary checks.
; RUN: opt -hir-ssa-deconstruction -hir-vec-dir-insert -VPlanDriverHIR -vplan-print-plain-cfg -disable-output < %s 2>&1 | FileCheck %s

; Verify that decomposer generates the right code for loop upper bound in a do-while loop.

; Source code
; #define N 1600
;
; int a[N];
; int b[N];
; int c[N];
;
; void foo(int n) {
;     int i = 0;
;     do {
;         c[i] = a[i] + b[i];
;         i++;
;     } while (i < n);
; }

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@a = common dso_local local_unnamed_addr global [1600 x i32] zeroinitializer, align 16
@b = common dso_local local_unnamed_addr global [1600 x i32] zeroinitializer, align 16
@c = common dso_local local_unnamed_addr global [1600 x i32] zeroinitializer, align 16

; Function Attrs: norecurse nounwind uwtable
define dso_local void @foo(i32 %n) local_unnamed_addr {
; CHECK-LABEL:  VPlan after importing plain CFG
; CHECK-NEXT:  External Defs Start:
; CHECK-DAG:     [[VP0:%.*]] = {@c}
; CHECK-DAG:     [[VP1:%.*]] = {@a}
; CHECK-DAG:     [[VP2:%.*]] = {smax(1, sext.i32.i64(%n)) + -1}
; CHECK-DAG:     [[VP3:%.*]] = {@b}
; CHECK-NEXT:  External Defs End:
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     i64 [[VP4:%.*]] = phi  [ i64 0, [[BB1]] ],  [ i64 [[VP5:%.*]], [[BB2]] ]
; CHECK-NEXT:     i32* [[VP6:%.*]] = subscript inbounds [1600 x i32]* @a i64 0 i64 [[VP4]]
; CHECK-NEXT:     i32 [[VP7:%.*]] = load i32* [[VP6]]
; CHECK-NEXT:     i32* [[VP8:%.*]] = subscript inbounds [1600 x i32]* @b i64 0 i64 [[VP4]]
; CHECK-NEXT:     i32 [[VP9:%.*]] = load i32* [[VP8]]
; CHECK-NEXT:     i32 [[VP10:%.*]] = add i32 [[VP7]] i32 [[VP9]]
; CHECK-NEXT:     i32* [[VP11:%.*]] = subscript inbounds [1600 x i32]* @c i64 0 i64 [[VP4]]
; CHECK-NEXT:     store i32 [[VP10]] i32* [[VP11]]
; CHECK-NEXT:     i64 [[VP5]] = add i64 [[VP4]] i64 1
; CHECK-NEXT:     i1 [[VP12:%.*]] = icmp i64 [[VP5]] i64 [[VP2]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB2]](i1 [[VP12]]), [[BB3:BB[0-9]+]](!i1 [[VP12]])
; CHECK-NEXT:    PREDECESSORS(2): [[BB1]] [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
;
entry:
  %0 = sext i32 %n to i64
  br label %do.body

do.body:                                          ; preds = %do.body, %entry
  %indvars.iv = phi i64 [ %indvars.iv.next, %do.body ], [ 0, %entry ]
  %arrayidx = getelementptr inbounds [1600 x i32], [1600 x i32]* @a, i64 0, i64 %indvars.iv, !intel-tbaa !2
  %1 = load i32, i32* %arrayidx, align 4, !tbaa !2
  %arrayidx2 = getelementptr inbounds [1600 x i32], [1600 x i32]* @b, i64 0, i64 %indvars.iv, !intel-tbaa !2
  %2 = load i32, i32* %arrayidx2, align 4, !tbaa !2
  %add = add nsw i32 %2, %1
  %arrayidx4 = getelementptr inbounds [1600 x i32], [1600 x i32]* @c, i64 0, i64 %indvars.iv, !intel-tbaa !2
  store i32 %add, i32* %arrayidx4, align 4, !tbaa !2
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %cmp = icmp slt i64 %indvars.iv.next, %0
  br i1 %cmp, label %do.body, label %do.end

do.end:                                           ; preds = %do.body
  ret void
}


!2 = !{!3, !4, i64 0}
!3 = !{!"array@_ZTSA1600_i", !4, i64 0}
!4 = !{!"int", !5, i64 0}
!5 = !{!"omnipotent char", !6, i64 0}
!6 = !{!"Simple C/C++ TBAA"}
