 STM32G474xB STM32G474xC 
STM32G474xE
Arm® Cortex®-M4 32-bit MCU+FPU, 170 MHz / 213 DMIPS, 
 128 KB SRAM, rich analog, math acc, 184 ps 12 chan Hi-res timer
Datasheet - production data

Features

Includes ST state-of-the-art patented 
technology
• Core: Arm® 32-bit Cortex®-M4 CPU with FPU, 

Adaptive real-time accelerator (ART 
Accelerator) allowing 0-wait-state execution 
from Flash memory, frequency up to 170 MHz 
with 213 DMIPS, MPU, DSP instructions

• Operating conditions:

– VDD, VDDA voltage range:  

1.71 V to 3.6 V

• Mathematical hardware accelerators

– CORDIC for trigonometric functions 

acceleration

– FMAC: filter mathematical accelerator

• Memories

– 512 Kbytes of Flash memory with ECC 
support, two banks read-while-write, 
proprietary code readout protection 
(PCROP), securable memory area, 1 Kbyte 
OTP

– 96 Kbytes of SRAM, with hardware parity 
check implemented on the first 32 Kbytes
– Routine booster: 32 Kbytes of SRAM on 
instruction and data bus, with hardware 
parity check (CCM SRAM)

– External memory interface for static 
memories FSMC supporting SRAM, 
PSRAM, NOR and NAND memories

– Quad-SPI memory interface
• Reset and supply management
– Power-on/power-down reset 

(POR/PDR/BOR)

– Programmable voltage detector (PVD)
– Low-power modes: sleep, stop, standby 

and shutdown

– VBAT supply for RTC and backup registers

LQFP48 (7 x 7 mm)
LQFP64 (10 x 10 mm)

LQFP80 (12 x 12 mm) 
LQFP100 (14 x 14 mm)
LQFP128 (14 x 14 mm)

UFQFPN48
(7 x 7 mm)

WLCSP81
(4.02 x 4.27 mm)

UFBGA121
 (6 x 6 mm) 

TFBGA100
 (8 x 8 mm) 

• Clock management

– 4 to 48 MHz crystal oscillator
– 32 kHz oscillator with calibration
– Internal 16 MHz RC with PLL option (± 1%)
– Internal 32 kHz RC oscillator (± 5%)

• Up to 107 fast I/Os

– All mappable on external interrupt vectors
– Several I/Os with 5 V tolerant capability

Interconnect matrix

•
• 16-channel DMA controller
• 5 x 12-bit ADCs 0.25 µs, up to 42 channels. 

Resolution up to 16-bit with hardware 
oversampling, 0 to 3.6 V conversion range

• 7 x 12-bit DAC channels 

– 3 x buffered external channels 1 MSPS
– 4 x unbuffered internal channels 15 MSPS

• 7 x ultra-fast rail-to-rail analog comparators
• 6 x operational amplifiers that can be used in 

PGA mode, all terminals accessible

•

Internal voltage reference buffer (VREFBUF) 
supporting three output voltages (2.048 V, 
2.5 V, 2.9 V)

• 17 timers:

– HRTIM (Hi-Resolution and complex 

waveform builder): 6 x16-bit counters, 
184 ps resolution, 12 PWM

November 2021

DS12288 Rev 6

This is information on a product in full production. 

1/236

www.st.com

– 2 x 32-bit timer and 2 x 16-bit timers with 
up to four IC/OC/PWM or pulse counter 
and quadrature (incremental) encoder input

– 3 x 16-bit 8-channel advanced motor 
control timers, with up to 8 x PWM 
channels, dead time generation and 
emergency stop

– 1 x 16-bit timer with 2 x IC/OCs, one 

OCN/PWM, dead time generation and 
emergency stop

– 2 x 16-bit timers with IC/OC/OCN/PWM, 

dead time generation and emergency stop
– 2 x watchdog timers (independent, window)
– 1 x SysTick timer: 24-bit downcounter
– 2 x 16-bit basic timers
– 1 x low-power timer

• Calendar RTC with alarm, periodic wakeup 

from stop/standby

STM32G474xB STM32G474xC STM32G474xE

• Communication interfaces

– 3 x FDCAN controller supporting flexible 

data rate

– 4 x I2C Fast mode plus (1 Mbit/s) with 
20 mA current sink, SMBus/PMBus, 
wakeup from stop

– 5 x USART/UARTs (ISO 7816 interface, 

LIN, IrDA, modem control)

– 1 x  LPUART
– 4 x  SPIs, 4 to 16 programmable bit frames, 

2 x with multiplexed half duplex I2S 
interface

– 1 x SAI (serial audio interface) 
– USB 2.0 full-speed interface with LPM and 

BCD support

– IRTIM (infrared interface)
– USB Type-C™ /USB power delivery 

controller (UCPD)

• True random number generator (RNG)
• CRC calculation unit, 96-bit unique ID 
• Development support: serial wire debug 

(SWD), JTAG, Embedded Trace Macrocell™ 

Reference

STM32G474xB

STM32G474xC

STM32G474xE

Table 1. Device summary 

          

Part number

STM32G474CB, STM32G474MB, STM32G474RB,
STM32G474VB, STM32G474QB, STM32G474PB

STM32G474CC, STM32G474MC, STM32G474RC, 
STM32G474VC, STM32G474QC, STM32G474PC

STM32G474CE, STM32G474ME, STM32G474RE, 
STM32G474VE, STM32G474QE, STM32G474PE

          

2/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Contents

Contents

1

2

3

Introduction  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Arm® Cortex®-M4 core with FPU  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

Adaptive real-time memory accelerator (ART accelerator)   . . . . . . . . . . .  18

Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18

Embedded Flash memory   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19

Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20

Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21

Boot modes   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21

CORDIC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22

Filter mathematical accelerator (FMAC) . . . . . . . . . . . . . . . . . . . . . . . . . .  22

3.10 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . .  23

3.11

Power supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23

3.11.1

Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.11.2

Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.11.3

Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.11.4

Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.11.5

Reset mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.11.6

VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

3.12

Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27

3.13 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29

3.14 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . .  30

3.15 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . .  30

3.16 DMA request router (DMAMUX) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31

3.17

Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31

3.17.1

Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . 31

3.17.2

Extended interrupt/event controller (EXTI)   . . . . . . . . . . . . . . . . . . . . . . 31

3.18 Analog-to-digital converter (ADC)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32

3.18.1

Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

DS12288 Rev 6

3/236

7

Contents

STM32G474xB STM32G474xC STM32G474xE

3.18.2

Internal voltage reference (VREFINT)  . . . . . . . . . . . . . . . . . . . . . . . . . . 33

3.18.3

VBAT battery voltage monitoring  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

3.18.4 Operational amplifier internal output (OPAMPxINT):  . . . . . . . . . . . . . . . 33

3.19 Digital to analog converter (DAC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33

3.20 Voltage reference buffer (VREFBUF) . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34

3.21 Comparators (COMP)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35

3.22 Operational amplifier (OPAMP)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35

3.23 Random number generator (RNG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35

3.24

Timers and watchdogs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35

3.24.1

High-resolution timer (HRTIM)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Advanced motor control timer (TIM1, TIM8, TIM20)   . . . . . . . . . . . . . . . 36

3.24.2
3.24.3 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, 

TIM17)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

3.24.4

Basic timers (TIM6 and TIM7)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

3.24.5

Low-power timer (LPTIM1)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.24.6

Independent watchdog (IWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.24.7

System window watchdog (WWDG)   . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.24.8

SysTick timer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.25 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . .  39

3.26

Tamper and backup registers (TAMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . .  39

3.27

3.28

Infrared transmitter  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
Inter-integrated circuit interface (I2C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41

3.29 Universal synchronous/asynchronous receiver transmitter (USART)   . . .  42

3.30

Low-power universal asynchronous receiver transmitter (LPUART)  . . . .  43

3.31 Serial peripheral interface (SPI)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43

3.32 Serial audio interfaces (SAI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44

3.33 Controller area network (FDCAN1, FDCAN2, FDCAN3)  . . . . . . . . . . . . .  45

3.34 Universal serial bus (USB)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45

3.35 USB Type-C™ / USB Power Delivery controller (UCPD) . . . . . . . . . . . . .  45

3.36 Clock recovery system (CRS)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46

3.37

Flexible static memory controller (FSMC)   . . . . . . . . . . . . . . . . . . . . . . . .  46

3.38 Quad-SPI memory interface (QUADSPI)  . . . . . . . . . . . . . . . . . . . . . . . . .  47

3.39 Development support  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48

3.39.1

Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 48

3.39.2

Embedded trace macrocell™   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

4/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Contents

4

Pinouts and pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

4.1

4.2

4.3

4.4

4.5

4.6

4.8

4.9

UFQFPN48 pinout description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49

LQFP48 pinout description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50

LQFP64 pinout description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50

LQFP80 pinout description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51

LQFP100 pinout description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52

LQFP128 pinout description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53

4.7 WLCSP81 pinout description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54

TFBGA100 pinout description   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54

UFBGA121 pinout description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55

4.10 Pin definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56

4.11

Alternate functions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73

5

Electrical characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

5.1

Parameter conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80

5.1.1

5.1.2

5.1.3

5.1.4

5.1.5

5.1.6

5.1.7

5.3.1

5.3.2

5.3.3

5.3.4

5.3.5

5.3.6

5.3.7

5.3.8

5.3.9

Minimum and maximum values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Typical values   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Typical curves   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Loading capacitor   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Pin input voltage   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

Current consumption measurement   . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

5.2

5.3

Absolute maximum ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82

Operating conditions   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84

General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . 85

Embedded reset and power control block characteristics  . . . . . . . . . . . 85

Embedded voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Wakeup time from low-power modes and voltage scaling 
transition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 115

Internal clock source characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . 120

PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

5.3.10

Flash memory characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

5.3.11

EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

DS12288 Rev 6

5/236

7

Contents

STM32G474xB STM32G474xC STM32G474xE

5.3.12

Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

5.3.13

I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 127

5.3.14

I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

5.3.15

NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133

5.3.16

High-resolution timer (HRTIM)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

5.3.17

Extended interrupt and event controller input (EXTI) characteristics . . 136

5.3.18

Analog switches booster  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137

5.3.19

Analog-to-digital converter characteristics  . . . . . . . . . . . . . . . . . . . . . . 138

5.3.20

Digital-to-Analog converter characteristics   . . . . . . . . . . . . . . . . . . . . . 153

5.3.21

Voltage reference buffer characteristics   . . . . . . . . . . . . . . . . . . . . . . . 160

5.3.22

Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163

5.3.23 Operational amplifiers characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 164

5.3.24

Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 168

5.3.25

5.3.26

VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169

5.3.27

Communication interfaces characteristics  . . . . . . . . . . . . . . . . . . . . . . 170

5.3.28

FSMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180

5.3.29 QUADSPI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197

5.3.30

UCPD characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199

6

Package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200

6.1 WLCSP81 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  200

6.2

6.3

6.4

6.5

6.6

6.7

6.8

6.9

UFQFPN48 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  203

LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  206

LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  210

 LQFP80 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  213

TFBGA100 package information   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  216

LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  219

LQFP128 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  222

UFBGA121 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  225

6.10

Thermal characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  228

6.10.1

Reference document  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 229

6.10.2

Selecting the product temperature range   . . . . . . . . . . . . . . . . . . . . . . 230

7

Ordering information   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232

6/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Contents

8

Revision history   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233

DS12288 Rev 6

7/236

7

List of tables

STM32G474xB STM32G474xC STM32G474xE

List of tables

Table 22.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Table 1.
STM32G474xB/xC/xE features and peripheral counts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 2.
STM32G474xB/xC/xE peripherals interconnect matrix. . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 3.
DMA implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 4.
Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 5.
Internal voltage reference calibration values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 6.
Timer feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 7.
I2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 8.
USART/UART/LPUART features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 9.
SAI features implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 10.
Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 11.
STM32G474xB/xC/xE pin definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 12.
Alternate function  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Table 13.
Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 14.
Current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Table 15.
Table 16.
Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Table 17. General operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Table 18. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Embedded reset and power control block characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 85
Table 19.
Embedded internal voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Table 20.
Current consumption in Run and Low-power run modes, code with data 
Table 21.
processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)  . . 89
Current consumption in Run and Low-power run modes, code with data 
processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) . . . . 91
Current consumption in Run and Low-power run modes, 
code with data processing running from SRAM1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Typical current consumption in Run and Low-power run modes, with different codes  
running from Flash, ART enable (Cache ON Prefetch OFF)  . . . . . . . . . . . . . . . . . . . . . . . 95
Typical current consumption in Run and Low-power run modes, with different codes  
running from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Typical current consumption in Run and Low-power run modes, with different codes  
running from SRAM2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Typical current consumption in Run and Low-power run modes, with different codes  
running from CCMSRAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Current consumption in Sleep and Low-power sleep mode Flash ON . . . . . . . . . . . . . . . 100
Table 28.
Current consumption in low-power sleep modes, Flash in power-down. . . . . . . . . . . . . . 101
Table 29.
Current consumption in Stop 1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Table 30.
Current consumption in Stop 0 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Table 31.
Current consumption in Standby mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Table 32.
Current consumption in Shutdown mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Table 33.
Current consumption in VBAT mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
Table 34.
Peripheral current consumption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Table 35.
Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Table 36.
Table 37.
Regulator modes transition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
Table 38. Wakeup time using USART/LPUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
Table 39.
Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Table 40.
HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Table 41.

Table 23.

Table 24.

Table 26.

Table 25.

Table 27.

8/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

List of tables

LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Table 42.
HSI16 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Table 43.
HSI48 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Table 44.
LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Table 45.
PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
Table 46.
Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Table 47.
Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Table 48.
EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Table 49.
EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Table 50.
ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Table 51.
Electrical sensitivities  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Table 52.
I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Table 53.
Table 54.
I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Table 55. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
I/O (except FT_c) AC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Table 56.
I/O FT_c AC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Table 57.
NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Table 58.
HRTIM characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Table 59.
HRTIM output response to fault protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Table 60.
HRTIM output response to external events 1 to 5  
Table 61.
(Low-Latency mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
HRTIM output response to external events 1 to 10 (Synchronous mode ) . . . . . . . . . . . . 136
Table 62.
HRTIM synchronization input / output. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Table 63.
EXTI input characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Table 64.
Analog switches booster characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Table 65.
Table 66.
ADC characteristics    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Table 67. Maximum ADC RAIN  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
ADC accuracy - limited test conditions 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Table 68.
ADC accuracy - limited test conditions 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
Table 69.
ADC accuracy - limited test conditions 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
Table 70.
ADC accuracy (Multiple ADCs operation) - limited test conditions 1  . . . . . . . . . . . . . . . . 149
Table 71.
ADC accuracy (Multiple ADCs operation) - limited test conditions 2  . . . . . . . . . . . . . . . . 150
Table 72.
ADC accuracy (Multiple ADCs operation) - limited test conditions 3  . . . . . . . . . . . . . . . . 151
Table 73.
DAC 1MSPS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Table 74.
DAC 1MSPS accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Table 75.
DAC 15MSPS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Table 76.
DAC 15MSPS accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
Table 77.
VREFBUF characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160
Table 78.
Table 79.
COMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163
Table 80. OPAMP characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164
TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Table 81.
VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Table 82.
VBAT charging characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Table 83.
TIMx characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
Table 84.
Table 85.
IWDG min/max timeout period at 32 kHz (LSI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Table 86. WWDG min/max timeout value at 170 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Table 87. Minimum I2CCLK frequency in all I2C modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
Table 88.
SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172
Table 89.
I2S characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Table 90.
SAI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Table 91.
USB electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Table 92.

DS12288 Rev 6

9/236

10

List of tables

STM32G474xB STM32G474xC STM32G474xE

USART electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Table 93.
Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings  . . . . . . . . . . . . . . . . . 182
Table 94.
Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings . . . . . . . . . . . 182
Table 95.
Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . . . . . . . . . . . . . . 183
Table 96.
Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings. . . . . . . . . . . 184
Table 97.
Asynchronous multiplexed PSRAM/NOR read timings. . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Table 98.
Table 99.
Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . . . . . . . . . . . . . . . . . 185
Table 100. Asynchronous multiplexed PSRAM/NOR write timings  . . . . . . . . . . . . . . . . . . . . . . . . . . 187
Table 101. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . . . . . . . . . . . . . . . . . 187
Table 102. Synchronous multiplexed NOR/PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
Table 103. Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
Table 104. Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 192
Table 105. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
Table 106. Switching characteristics for NAND Flash read cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
Table 107. Switching characteristics for NAND Flash write cycles. . . . . . . . . . . . . . . . . . . . . . . . . . . 196
Table 108. Quad SPI characteristics in SDR mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
Table 109. QUADSPI characteristics in DDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
Table 110. UCPD characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
Table 111. WLCSP81 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
Table 112. WLCSP81 - Recommended PCB design rules. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202
Table 113. UFQFPN48 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
Table 114. LQFP48 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
Table 115. LQFP64 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
Table 116. LQFP80 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
Table 117. TFBGA100 - Mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217
Table 118. TFBGA100 - Recommended PCB design rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217
Table 119. LQPF100 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 219
Table 120. LQFP128 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Table 121. UFBGA121 - Mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Table 122. UFBGA121 - Recommended PCB design rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
Table 123. Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 228
Table 124. Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232
Table 125. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233

10/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

List of figures

List of figures

STM32G474xB/xC/xE block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 1.
Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2.
Voltage reference buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 3.
Infrared transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 4.
STM32G474xB/xC/xE UFQFPN48 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 5.
STM32G474xB/xC/xE LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 6.
STM32G474xB/xC/xE LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 7.
STM32G474xB/xC/xE LQFP80 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 8.
Figure 9.
STM32G474xB/xC/xE LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 10. STM32G474xB/xC/xE LQFP128 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Figure 11. STM32G474xB/xC/xE WLCSP81 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 12. STM32G474xB/xC/xE TFBGA100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 13. STM32G474xB/xC/xE UFBGA121 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Figure 14. Pin loading conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Figure 15. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Figure 16. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Figure 17. Current consumption measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Figure 18. VREFINT versus temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Figure 19. High-speed external clock source AC timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 20.
Low-speed external clock source AC timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 21. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Figure 22. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Figure 23. HSI16 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Figure 24. HSI48 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Figure 25.
I/O AC characteristics definition(1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Figure 26.
Figure 27. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Figure 28. ADC accuracy characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Figure 29. Typical connection diagram when using the ADC with FT/TT pins 

featuring analog switch function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Figure 30.
12-bit buffered / non-buffered DAC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Figure 31. VREFOUT_TEMP in case VRS = 00 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
Figure 32. VREFOUT_TEMP in case VRS = 01 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162
Figure 33. VREFOUT_TEMP in case VRS = 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162
Figure 34. OPAMP noise density @ 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Figure 35. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Figure 36. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
Figure 37. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
Figure 38. SAI master timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
Figure 39. SAI slave timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178
Figure 40. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms  . . . . . . . . . . . . . . 181
Figure 41. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . . . . . . . . . . . 183
Figure 42. Asynchronous multiplexed PSRAM/NOR read waveforms. . . . . . . . . . . . . . . . . . . . . . . . 184
Figure 43. Asynchronous multiplexed PSRAM/NOR write waveforms  . . . . . . . . . . . . . . . . . . . . . . . 186
Figure 44. Synchronous multiplexed NOR/PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 188
Figure 45. Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190
Figure 46. Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 192
Figure 47. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193

DS12288 Rev 6

11/236

12

List of figures

STM32G474xB STM32G474xC STM32G474xE

Figure 48. NAND controller waveforms for read access  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
Figure 49. NAND controller waveforms for write access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
Figure 50. NAND controller waveforms for common memory read access . . . . . . . . . . . . . . . . . . . . 195
Figure 51. NAND controller waveforms for common memory write access. . . . . . . . . . . . . . . . . . . . 196
Figure 52. Quad SPI timing diagram - SDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Figure 53. Quad SPI timing diagram - DDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
Figure 54. WLCSP81 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200
Figure 55. WLCSP81 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
Figure 56. UFQFPN48 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203
Figure 57. UFQFPN48 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204
Figure 58. UFQFPN48 top view example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
LQFP48 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206
Figure 59.
LQFP48 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208
Figure 60.
LQFP48 top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209
Figure 61.
LQFP64 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
Figure 62.
LQFP64 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211
Figure 63.
LQFP64 top view example   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212
Figure 64.
LQFP80 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
Figure 65.
LQFP80 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
Figure 66.
Figure 67.
LQFP80 top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
Figure 68. TFBGA100 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 216
Figure 69. TFBGA100 - recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217
Figure 70. TFBGA100 - Top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
LQFP100 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 219
Figure 71.
LQFP100 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
Figure 72.
LQFP100 top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221
Figure 73.
LQFP128 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Figure 74.
Figure 75.
LQFP128 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
LQFP128 top view example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Figure 76.
Figure 77. UFBGA121 - Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
Figure 78. UFBGA121 - Recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227

12/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Introduction

1 

Introduction

This datasheet provides the ordering information and mechanical device characteristics of 
the STM32G474xB/xC/xE microcontrollers.

This document should be read in conjunction with the reference manual RM0440 
“STM32G4 Series advanced Arm® 32-bit MCUs”. The reference manual is available from 
the STMicroelectronics website www.st.com.
For information on the Arm®(a) Cortex®-M4 core, refer to the Cortex®-M4 technical 
reference manual, available from the www.arm.com website.

          

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

DS12288 Rev 6

13/236

48

Description

STM32G474xB STM32G474xC STM32G474xE

2 

Description

The STM32G474xB/xC/xE devices are based on the high-performance Arm® Cortex®-M4 
32-bit RISC core. They operate at a frequency of up to 170 MHz. 

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all 
the Arm single-precision data-processing instructions and all the data types. It also 
implements a full set of DSP (digital signal processing) instructions and a memory protection 
unit (MPU) which enhances the application’s security.

These devices embed high-speed memories (up to 512 Kbytes of Flash memory, and 
128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for 
devices with packages of 100 pins and more), a Quad-SPI Flash memory interface, and an 
extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB 
buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded Flash memory and 
SRAM: readout protection, write protection, securable memory area and proprietary code 
readout protection. 

The devices embed peripherals allowing mathematical/arithmetic function acceleration 
(CORDIC for trigonometric functions and FMAC unit for filter functions). 

They offer five fast 12-bit ADCs (4 Msps), seven comparators, six operational amplifiers, 
seven DAC channels (3 external and 4 internal), an internal voltage reference buffer, a low-
power RTC, two general-purpose 32-bit timers, three 16-bit PWM timers dedicated to motor 
control, seven general-purpose 16-bit timers, and one 16-bit low-power timer, and high 
resolution timer with 184 ps resolution.

They also feature standard and advanced communication interfaces such as:

- Four SPIs multiplexed with two half duplex I2Ss

- Three USARTs, two UARTs and one low-power UART.

- Four I2Cs

- Three FDCANs

- One SAI 

- USB device

- UCPD

The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C 
junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of 
power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply 
input for ADC, DAC, OPAMPs and comparators. A VBAT input allows backup of the RTC and 
the registers.

The STM32G474xB/xC/xE family offers 9 packages from 48-pin to 128-pin.

14/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Description

          

Table 2. STM32G474xB/xC/xE features and peripheral counts 

Peripheral

x
C
4
7
4
G
2
3
M
T
S

x
R
4
7
4
G
2
3
M
T
S

x
M
4
7
4
G
2
3
M
T
S

x
V
4
7
4
G
2
3
M
T
S

x
P
4
7
4
G
2
3
M
T
S

 

x
Q
4
7
4
G
2
3
M
T
S

Flash memory 

SRAM 

External memory controller for 
static memories (FSMC)

QUADSPI

128 
KB

256 
KB

512 
KB

128 
KB

256 
KB

512 
KB

128 
KB

256 
KB

512 
KB

128 
KB

256 
KB

512 
KB

128 
KB

256 
KB

512 
KB

128 
KB

256 
KB

512 
KB

128 (80 + 16+ 32) KB

No

No

No

Yes(1)

Yes(2)

Yes

Timers

Basic

Advanced motor 
control

HRTIM

General purpose

Low power

SysTick timer

Watchdog timers 
(independent, 
window)

SPI(I2S)(3)

I2C

USART

UART

LPUART

FDCANs

USB device

UCPD

SAI

RTC

Tamper pins

CORDIC

FMAC

Random number generator

3 (2)

4 (2)

Comm. 
interfaces

0

2

3 (16-bit)

5 (16-bit)
2 (32-bit)

2 (16-bit)

1 (16-bit)

1

1

1

2

4

3

1

3

Yes

Yes

Yes

Yes

Yes

Yes

Yes

2

3

DS12288 Rev 6

15/236

48

Description

STM32G474xB STM32G474xC STM32G474xE

Table 2. STM32G474xB/xC/xE features and peripheral counts (continued)

Peripheral

GPIOs 

Wakeup pins

12-bit ADCs 
Number of channels

12-bit DAC  
Number of channels

Internal voltage reference 
buffer

PWM channels (all)

PWM channels 
(except complementary) 

Analog comparator

Operational amplifiers

Max. CPU frequency

Operating voltage

38 in 
LQFP48
42 in 
UFQFPN48
3

20 in 
LQFP48
21 in 
UFQFPN48

x
C
4
7
4
G
2
3
M
T
S

33

28

x
R
4
7
4
G
2
3
M
T
S

52

4

26

41

30

x
P
4
7
4
G
2
3
M
T
S

102

5

 

x
Q
4
7
4
G
2
3
M
T
S

107

5

48

33

48

33

42

42

42

x
V
4
7
4
G
2
3
M
T
S

86

5

48

33

x
M
4
7
4
G
2
3
M
T
S

67 in 
WLCSP81
66 in 
LQFP80
4

42 in 
WLCSP81
41 in 
LQFP80

5

7

6

Yes

42

32

170 MHz

1.71 V to 3.6 V

4
7 (3 external + 4 internal)

Operating temperature

Ambient operating temperature: -40 to 85 °C /-40 to 125 °C

Packages

LQFP48/
UFQFPN48

LQFP64

WLCSP81
LQFP80

LQFP100/
TFBGA100

UFBGA121

LQFP128

1. For the LQFP100 package, only FMC bank1 and NAND bank are available. Bank1 can only support a multiplexed 

NOR/PSRAM memory using the NE1 chip select.

2. For the UFBGA121 package, only FMC bank1/bank4 and NAND bank are available. Bank1/Bank4 can only support a 

multiplexed NOR/PSRAM memory using the NE1/NE4 chip select.

3. The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.

16/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Description

Figure 1. STM32G474xB/xC/xE block diagram

JTRST, JTDI, 
JTCK/SWCLK
JTDO/SWD, JTDO

TRACECK
TRACED(3:0)

Ain ADC

PA(15:0)

PB(15:0)

PC(15:0)

PD(15:0)

PE(15:0)

PF(15:0)

PG(10:0)

FS, SCK, SD,
MCLK as AF

6 Fault inputs as AF
10 ext. event inputs
1 synchro. input
1 synchro. Output
12 PWM outputs

4 PWM,4PWM, 
ETR,BKIN as F
4 PWM,4PWM,
ETR,BKIN as F

CH as AF

CH as AF

4 PWM,4PWM,
ETR,BKIN as F
RX, TX, SCK,CTS, 
RTS as AF

MOSI, MISO
SCK, NSS as AF

MOSI, MISO
SCK, NSS as AF

JTAG & SW
ETM

ARM®  
CORTEX-M4
170MHz

MPU
NVIC
FPU

D-BUS

I-BUS

S-BUS

GP-DMA2

8 Chan

GP-DMA1

8 Chan

DMAMUX

@VDDA

SAR ADC1

SAR ADC2

SAR ADC3

SAR ADC4

SAR ADC5

IF

IF

USART 2MBps

GPIO PORT A

USART 2MBps

GPIO PORT B

USART 2MBps

GPIO PORT C

USART 2MBps

GPIO PORT D

USART 2MBps

GPIO PORT E

USART 2MBps

GPIO PORT F

USART 2MBps

GPIO PORT G

SAI1

HRTimer

16b PWM

TIMER1

TIMER8

16b PWM

16b PWM

TIMER15
USART 2MBps

TIMER16
USART 2MBps

16b    

16b    

16b    

TIMER20

16b PWM

USART 1
USART 2MBps

USART 2MBps

SPI 1

SPI 4

SysCfg

 
 

2
B
P
A

 
 

1
B
P
A
z
H
M
0
6
 
2
B
P
A

107 AF

EXT IT. WKUP

USART 2MBps

CH as AF16b

TIMER17
USART 2MBps

S
9
 
/
 

I

M
5
 
X
R
T
A
M
S
U
B
B
H
A

-

 

/

L
E
C
C
A

E
H
C
A
C

FLASH 2 x 256 KB

CCM SRAM 32 KB

SRAM2 16 KB

SRAM1 80 KB

AHB2  

RNG

RNB1
analog

CORDIC

FMAC

@VDD

LSI

PLL

HSI

HSI48

A
H
B
1
 
 

CLK, E(3:0), A(23:0)
D(31:0), OEN, WEN,
BL(3:0), L, WAIT/IORDY,
IORD, IOWD,IS16 as AF      

QUADSPI

CLK, NCS, BK1_IO[3:0]

FSMC

@VDDA

CH1

CH2

CH1

CH2

CH1

CH2

DAC3

DAC4

DAC1

OUT1/OUT2

DAC2

CH1

OUT1

VDD12

POWER MNGT

VOLT. REG. 
3.3V TO 1.2V

VDD = 1.71 to 3.6V
VSS

@VDD
SUPPLY  
SUPERVISION

POR / BOR

PVD, PWM

POR
Reset
Int

VDD, VSS, 
VDDA, VSSA,    
RESET

XTAL OSC 
4-48MHz

OSC_IN
OSC_OUT

RESET&

IWDG  

CLOCKCTRL  

Standby Interface

VBAT = 1.55 to 3.6V

peripheralclocks
and system

CRC

@VBAT

XTAL 32kHz

RTC AWU 
BKPREG

RTC Interface

OSC32_IN
 OSC_OUT

RTC_OUT
RTC_TS
 RTC_TAMPx

TIMER2&5

4 CH, ETR as AF

TIMER3&4

4 CH, ETR as AF

LP_UART1

RX, TX as AF

I2C1&2&3&4

SCL, SDA, SMBAL as AF

USART2&3

UART4&5

SPI2&3

CAN1 & 2 & 3

Smcard
irDA

irDA

I2S half 
duplex

O
F
F

I

RX, TX, SCK, 
CTS, RTS as AF
RX, TX, CTS, 
RTS as AF  

MOSI, MISO, SCK
NSS, as AF

RX,TX as AF

@VDDA

Y
H
P

UCPD

Vref_Buf

COMP
1,2,3,4,5,6,7

OPAMP
1,2,3,4,5,6

O
F
F

I

USB
Y
H
Device P

D+
D-

AHB/APB2

AHB/APB1

PWRCTRL

WinWATCHDOG

LP timer1

TIMER6

16b trigg

TIMER7

16b trigg

CRS

CC1
CC2

DS12288 Rev 6

1. AF: alternate function on I/O pins.

MSv42693V4

17/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3 

Functional overview

3.1 

Arm® Cortex®-M4 core with FPU
The Arm® Cortex®-M4 with FPU processor is the latest generation of Arm processors for 
embedded systems. It was developed to provide a low-cost platform that meets the needs of 
the MCU implementation, with a reduced pin count and with low-power consumption, while 
delivering outstanding computational performance and an advanced response to interrupts.
The Arm® Cortex®-M4 with FPU 32-bit RISC processor features an exceptional code-
efficiency, delivering the expected high-performance from an Arm core in a memory size 
usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing 
and a complex algorithm execution. Its single precision FPU speeds up the software 
development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G474xB/xC/xE family is compatible with all Arm 
tools and software.

Figure 1 shows the general block diagram of the STM32G474xB/xC/xE devices.

3.2 

Adaptive real-time memory accelerator (ART accelerator)

The ART accelerator is a memory accelerator that is optimized for the STM32 industry-
standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of 
the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the 
processor to wait for the Flash memory at higher frequencies.

3.3 

Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory 
and to prevent one task to accidentally corrupt the memory or the resources used by any 
other active task. This memory area is organized into up to 8 protected areas, which can be 
divided in up into 8 subareas each. The protection area sizes range between 32 bytes and 
the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be 
protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-
time operating system). If a program accesses a memory location that is prohibited by the 
MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can 
dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

18/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.4 

Embedded Flash memory

The STM32G474xB/xC/xE devices feature up to 512 Kbytes of embedded Flash memory 
which is available for storing programs and data. 

The Flash interface features:

–

–

Single or dual bank operating modes

Read-while-write (RWW) in dual bank mode

This feature allows to perform a read operation from one bank while an erase or program 
operation is performed to the other bank. The dual bank boot is also supported.

Flexible protections can be configured thanks to the option bytes:
• Readout protection (RDP) to protect the whole memory. Three levels of protection are 

available:
– Level 0: no readout protection
– Level 1: memory readout protection; the Flash memory cannot be read from or written 
to if either the debug features are connected or the boot in RAM or bootloader are 
selected

– Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial 

wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This 
selection is irreversible.

• Write protection (WRP): the protected area is protected against erasing and 

programming.

Proprietary code readout protection (PCROP): a part of the Flash memory can be 
protected against read and write from third parties. The protected area is execute-only 
and it can only be reached by the STM32 CPU as an instruction code, while all other 
accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An 
additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not 
when the RDP protection is changed from Level 1 to Level 0.

Securable memory area: a part of Flash memory can be configured by option bytes to 
be securable. After reset this securable memory area is not secured and it behaves like 
the remainder of main Flash memory (execute, read, write access). When secured, any 
access to this securable memory area generates corresponding read/write error. 
Purpose of the Securable memory area is to protect sensitive code and data (secure 
keys storage) which can be executed only once at boot, and never again unless a new 
reset occurs.

The Flash memory embeds the error correction code (ECC) feature supporting:
•

Single error detection and correction

Double error detection

The address of the ECC fail can be read in the ECC register

1 Kbyte (128 double word) OTP (one-time programmable) for user data. The OTP area 
is available in Bank 1 only. The OTP data cannot be erased and can be written only 
once.

•

•

•

•

•

DS12288 Rev 6

19/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.5 

Embedded SRAM

STM32G474xB/xC/xE devices feature 128 Kbytes of embedded SRAM. This SRAM is split 
into three blocks:
•

80 Kbytes mapped at address 0x2000 0000 (SRAM1). The CM4 can access the 
SRAM1 through the System Bus (or through the I-Code/D-Code buses when boot from 
SRAM1 is selected or when physical remap is selected by SYSCFG_MEMRMP 
register). The first 32 Kbytes of SRAM1 support hardware parity check.

•

•

•

16 Kbytes mapped at address 0x2001 4000 (SRAM2). The CM4 can access the 
SRAM2 through the System bus. SRAM2 can be  retained in standby modes.

32 Kbytes mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU 
through I-Code/D-Code bus for maximum performance.  
It is also aliased at 0x2001 8000 address to be accessed by all masters (CPU, DMA1, 
DMA2) through SBUS contiguously to SRAM1 and SRAM2. The CCM SRAM supports 
hardware parity check and can be write-protected with 1-Kbyte granularity.

The memory can be accessed in read/write at max CPU clock speed with 0 wait states.

20/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.6 

Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves 
(Flash memory, RAM, FSMC, QUADSPI, AHB and APB peripherals). It also ensures a 
seamless and efficient operation even when several high-speed peripherals work 
simultaneously.

Figure 2. Multi-AHB bus matrix

Cortex®-M4
with FPU

s
u
b
-
I

s
u
b
-
D

s
u
b
-
S

DMA1

DMA2

ICode

DCode

A
C
C
E
L

FLASH
512 KB

SRAM1

CCM 
SRAM

SRAM2

AHB1
peripherals

AHB2
peripherals

FSMC

QUADSPI

BusMatrix-S

MSv42663V1

3.7 

Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to 
select one of three boot options:
•

Boot from user Flash

•

•

Boot from system memory

Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit 
depending on the value of a user nBOOT_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory 
by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

DS12288 Rev 6

21/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.8 

CORDIC

The CORDIC provides hardware acceleration of certain mathematical functions, notably 
trigonometric, commonly used in motor control, metering, signal processing and many other 
applications.

It speeds up the calculation of these functions compared to a software implementation, 
allowing a lower operating frequency, or freeing up processor cycles in order to perform 
other tasks.

Cordic features

24-bit CORDIC rotation engine

Circular and Hyperbolic modes

Rotation and Vectoring modes

Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, 
Natural logarithm

Programmable precision up to 20-bit

Fast convergence: 4 bits per clock cycle

Supports 16-bit and 32-bit fixed point input and output formats

Low latency AHB slave interface

Results can be read as soon as ready without polling or interrupt

DMA read and write channels

•

•

•

•

•

•

•

•

•

•

3.9 

Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It 
comprises a multiplier/accumulator (MAC) unit, together with address generation logic, 
which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters 
to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing 
up the processor for other tasks. In many cases it can accelerate such calculations 
compared to a software implementation, resulting in a speed-up of time critical tasks.

22/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

FMAC features

16 x 16-bit multiplier

24+2-bit accumulator with addition and subtraction

16-bit input and output data

256 x 16-bit local memory

Up to three areas can be defined in memory for data buffers (two input, one output), 
defined by programmable base address pointers and associated size registers

Input and output sample buffers can be circular

Buffer “watermark” feature reduces overhead in interrupt mode

Filter functions: FIR, IIR (direct form 1)

AHB slave interface

DMA read and write data channels

•

•

•

•

•

•

•

•

•

•

3.10 

Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a 
configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission 
or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify 
the Flash memory integrity. 

The CRC calculation unit helps to compute a signature of the software during runtime, which 
can be ulteriorly compared with a reference signature generated at link-time and which can 
be stored at a given memory location.

3.11 

Power supply management

3.11.1 

Power supply schemes

The STM32G474xB/xC/xE devices require a 1.71 V to 3.6 V VDD operating voltage supply. 
Several independent supplies, can be provided for specific peripherals:
•

VDD = 1.71 V to 3.6 V
VDD is the external power supply for the I/Os, the internal regulator and the system 
analog such as reset, power management and internal clocks. It is provided externally 
through the VDD pins.
VDDA = 1.62 V  to 3.6 V (see Section 5: Electrical characteristics for the minimum VDDA 
voltage required for ADC, DAC, COMP, OPAMP, VREFBUF operation). 
VDDA is the external analog power supply for A/D converters, D/A converters, voltage 
reference buffer, operational amplifiers and comparators. The VDDA voltage level is 
independent from the VDD voltage and should preferably be connected to VDD when 
these peripherals are not used.
VBAT = 1.55 V to 3.6 V
VBAT is the power supply for RTC, external clock 32 kHz oscillator and backup registers 
(through power switch) when VDD is not present.

•

•

DS12288 Rev 6

23/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

•

VREF-, VREF+
VREF+ is the input reference voltage for ADCs and DACs. It is also the output of the 
internal voltage reference buffer when enabled.
When VDDA < 2 V VREF+ must be equal to VDDA.
When VDDA ≥ 2 V VREF+ must be between 2 V and VDDA.
The internal voltage reference buffer supports three output voltages, which are 
configured with VRS bits in the VREFBUF_CSR register:

–

–

VREF+ = 2.048 V
VREF+ = 2.5 V 
VREF+ = 2.9 V

–
VREF- is double bonded with VSSA.

3.11.2 

Power supply supervisor

3.11.3 

Voltage regulator

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes 
(except for Shutdown mode). The BOR ensures proper operation of the device after power-
on and during power down. The device remains in reset mode when the monitored supply 
voltage VDD is below a specified threshold, without the need for an external reset circuit.
The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected 
through option bytes.The device features an embedded programmable voltage detector 
(PVD) that monitors the VDD power supply and compares it to the VPVD threshold. An 
interrupt can be generated when VDD drops below the VPVD threshold and/or when VDD is 
higher than the VPVD threshold. The interrupt service routine can then generate a warning 
message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a peripheral voltage monitor which compares the 
independent supply voltages VDDA, with a fixed threshold in order to ensure that the 
peripheral is in its functional supply range.

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator 
(LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep 
modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby 
and Shutdown modes, both regulators are powered down and their outputs set in high-
impedance state, such as to bring their current consumption close to zero. 

The device supports dynamic voltage scaling to optimize its power consumption in Run 
mode. the voltage from the main regulator that supplies the logic (VCORE) can be adjusted 
according to the system’s maximum operating frequency.

The main regulator (MR) operates in the following ranges:
•

Range 1 boost mode with the CPU running at up to 170 MHz.

•

•

Range 1 normal mode with CPU running at up to 150 MHz.

Range 2 with a maximum CPU frequency of 26 MHz.

24/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.11.4 

Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the 
user to select one of the low-power modes described below: 
•

Sleep mode: In Sleep mode, only the CPU is stopped. All peripherals continue to 
operate and can wake up the CPU when an interrupt/event occurs. 

•

•

•

•

•

Low-power run mode: This mode is achieved with VCORE supplied by the low-power 
regulator to minimize the regulator's operating current. The code can be executed from 
SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with 
independent clock can be clocked by HSI16.

Low-power sleep mode: This mode is entered from the low-power run mode. Only the 
CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the 
system reverts to the Low power run mode.

Stop mode: In Stop mode, the device achieves the lowest power consumption while 
retaining the SRAM and register contents. All clocks in the VCORE domain are 
stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are 
disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with 
RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable 
the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. 

Standby mode: The Standby mode is used to achieve the lowest power consumption 
with brown-out reset, BOR. The internal regulator is switched off to power down the 
VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal 
oscillator are also powered down. The RTC can remain active (Standby mode with 
RTC, Standby mode without RTC). The BOR always remains active in Standby mode. 
For each I/O, the software can determine whether a pull-up, a pull-down or no resistor 
shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM 
and register contents are lost except for registers in the RTC domain and standby 
circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG 
reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC 
event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on 
LSE (CSS on LSE).

Shutdown mode: The Shutdown mode allows to achieve the lowest power 
consumption. The internal regulator is switched off to power down the VCORE domain. 
The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are 
also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown 
mode without RTC). The BOR is not available in Shutdown mode. No power voltage 
monitoring is possible in this mode. Therefore, switching to RTC domain is not 
supported. SRAM and register contents are lost except for registers in the RTC 
domain. The device exits Shutdown mode upon external reset event (NRST pin), 
IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or 
RTC event (alarm, periodic wakeup, timestamp, tamper). 

3.11.5 

Reset mode 

In order to improve the consumption under reset, the I/Os state under and after reset is 
“analog state” (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is 
deactivated when the reset source is internal.

DS12288 Rev 6

25/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.11.6 

VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external 
supercapacitor, or from VDD when there is no external battery and when an external 
supercapacitor is present. The VBAT pin supplies the RTC with LSE and the backup 
registers. Three anti-tamper detection pins are available in VBAT mode.
The VBAT operation is automatically activated when VDD is not present. An internal VBAT 
battery charging circuit is embedded and can be activated when VDD is present.
When the microcontroller is supplied from VBAT, neither external interrupts nor RTC 
alarm/events exit the microcontroller from the VBAT operation.

Note:

26/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.12 

Interconnect matrix 

Several peripherals have direct connections between them. This allows autonomous 
communication between peripherals, saving CPU resources thus power supply 
consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop 
modes. 

          

Table 3. STM32G474xB/xC/xE peripherals interconnect matrix 

 Interconnect source

Interconnect action

Interconnect 
destination

TIM16/TIM17

Infrared interface output generation

COMPx 

LPTIMER1

Y

Y

Y

Y

Y

TIMx 

ADCx

RTC

TIMx

ADCx 
DACx

DMA

COMPx

IRTIM

HRTIM

HRTIM

Timers synchronization or chaining

Conversion triggers

Memory to memory transfer trigger

Comparator output blanking

TIM1, 8, 20 
TIM2, 3, 4, 5

Timer input channel, trigger, break from 
analog signals comparison

Low-power timer triggered by analog 
signals comparison 

COMPx Output is an input event or a 
fault input for HRTIM

TIM1, 8, 20

Timer triggered by analog watchdog 

HRTIM external event source can be 
ADCx analog watchdog 

TIM16

Timer input channel from RTC events

LPTIMER1

Low-power timer triggered by RTC 
alarms or tampers 

All clocks sources (internal and 
external)

TIM5, 
TIM15, 16, 17

Clock source used as input channel for 
RC measurement and trimming

USB

TIM2

Timer triggered by USB SOF 

CSS 
RAM (parity error) 
Flash memory (ECC error) 
COMPx 
PVD

TIM1,8, 20 
TIM15,16,17 
HRTIM

Timer break 
 
HRTIM SYSFLT

n
u
R

p
e
e
S

l

p
o
t

S

n
u
r
 
r
e
w
o
p
-
w
o
L

l

p
e
e
s
 
r
e
w
o
p
-
w
o
L

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

-

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

-

Y

Y

Y

Y

-

-

-

-

-

-

-

-

-

-

-

-

-

Y

DS12288 Rev 6

27/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

Table 3. STM32G474xB/xC/xE peripherals interconnect matrix (continued)

 Interconnect source

Interconnect action

Interconnect 
destination

CPU (hard fault)

GPIO

HRTIM

TIM1,8,20 
TIM15/16/17 
HRTIM

Timer break 
 
HRTIM SYSFLT

TIMx

External trigger

LPTIMER1

External trigger

HRTIM

ADCx 
DACx

External fault/event/Synchro inputs for 
HRTIM

Conversion external trigger

Y

Y

Y

Y

DACx/ADCx

Conversion trigger

GPIO

Synchro output for HRTIM

Y

Y

Y

Y

Y

Y

Y

Y

-

-

n
u
R

p
e
e
S

l

n
u
r
 
r
e
w
o
p
-
w
o
L

l

p
e
e
s
 
r
e
w
o
p
-
w
o
L

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

Y

p
o
t
S

Y

-

-

-

-

28/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.13 

Clocks and startup

•

•

•

•

•

•

•

•

The clock controller distributes the clocks coming from different oscillators to the core and 
the peripherals. It also manages clock gating for low-power modes and ensures clock 
robustness. It features: 
•

Clock prescaler: to get the best trade-off between speed and current consumption, 
the clock frequency to the CPU and peripherals can be adjusted by a programmable 
prescaler 

Safe clock switching: clock sources can be changed safely on the fly in run mode 
through a configuration register. 

Clock management: to reduce power consumption, the clock controller can stop the 
clock to the core, individual peripherals or memory. 

System clock source: three different sources can deliver SYSCLK system clock: 

–

–

–

–

–

4 - 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). 
It can supply clock to system PLL. The HSE can also be configured in bypass 
mode for an external clock. 

16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can 
supply clock to system PLL. 

System PLL with maximum output frequency of 170 MHz. It can be fed with HSE 
or HSI16 clocks. 

RC48 with clock recovery system (HSI48): internal HSIRC48 MHz clock source can 
be used to drive the USB or the RNG peripherals.

Auxiliary clock source: two ultra-low-power clock sources for the real-time clock 
(RTC): 

32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive 
capability modes. The LSE can also be configured in bypass mode for using an 
external clock. 

32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to 
clock an independent watchdog. 

Peripheral clock sources: several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, 
RNG) have their own clock independent of the system clock. 

Clock security system (CSS): in the event of HSE clock failure, the system clock is 
automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE 
clock failure can also be detected and generate an interrupt. 

Clock-out capability: 

use by the application 

– MCO: microcontroller clock output: it outputs one of the internal clocks for external 

–

LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and 
the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB 
domains is 170 MHz.

DS12288 Rev 6

29/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.14 

General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as 
input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the 
GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be 
achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific 
sequence in order to avoid spurious writing to the I/Os registers.

3.15 

Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to Table 4: DMA implementation for the features 
implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer 
between peripherals and memory as well as from memory to memory. Data can be quickly 
moved by DMA without any CPU actions. This keeps the CPU resources free for other 
operations.

The two DMA controllers have 16 channels in total, each one dedicated to manage memory 
access requests from one or more peripherals. Each controller has an arbiter for handling 
the priority between DMA requests. 

The DMA supports:
•

16 independently configurable channels (requests)

–

Each channel is connected to a dedicated hardware DMA request, a software 
trigger is also supported on each channel. This configuration is done by software.

Priorities between requests from channels of one DMA are both software 
programmable (4 levels: very high, high, medium, low) or hardware programmable in 
case of equality (request 1 has priority over request 2, etc.)

Independent source and destination transfer size (byte, half word, word), emulating 
packing and unpacking. Source/destination addresses must be aligned on the data 
size.

Support for circular buffer management

3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) 
logically ORed together in a single interrupt request for each channel

Memory-to-memory transfer

Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers 

Access to Flash, SRAM, APB and AHB peripherals as source and destination

Programmable number of data to be transferred: up to 65536.

•

•

•

•

•

•

•

•

          

Table 4. DMA implementation 

DMA features

Number of regular channels

DMA1

8

DMA2

8

30/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.16 

DMA request router (DMAMUX)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the 
DMA request is pending until it is served and the corresponding DMA request line is reset. 
The DMA request router allows to route the DMA control lines between the peripherals and 
the DMA controllers of the product. 

An embedded multi-channel DMA request generator can be considered as one of such 
peripherals. The routing function is ensured by a multi-channel DMA request line 
multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or 
synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA 
control lines are not shown in figures or described in the text. The DMA request generator 
produces DMA requests following events on DMA request trigger inputs.

3.17 

Interrupts and events

3.17.1 

Nested vectored interrupt controller (NVIC)

The STM32G474xB/xC/xE devices embed a nested vectored interrupt controller which is 
able to manage 16 priority levels, and to handle up to 102 maskable interrupt channels plus 
the 16 interrupt lines of the Cortex®-M4.

The NVIC benefits are the following:
•

Closely coupled NVIC gives low latency interrupt processing

Interrupt entry vector table address passed directly to the core

Allows early processing of interrupts

Processing of late arriving higher priority interrupts

Support for tail chaining

Processor state automatically saved

•

•

•

•

•

•

Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal 
interrupt latency.

3.17.2 

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 44 edge detector lines used to generate 
interrupt/event requests and to wake-up the system from the Stop mode. Each external line 
can be independently configured to select the trigger event (rising edge, falling edge, both) 
and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are 
connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an 
external line with a pulse width shorter than the internal clock period. Up to 107 GPIOs can 
be connected to the 16 external interrupt lines.

DS12288 Rev 6

31/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.18 

Analog-to-digital converter (ADC)

The device embeds five successive approximation analog-to-digital converters with the 
following features:
•

12-bit native resolution, with built-in calibration

4 Msps maximum conversion rate with full resolution

Down to 41.67 ns sampling time

Increased conversion rate for lower resolution (up to 6.66 Msps for 6-bit 
resolution)

One external reference pin is available on all packages, allowing the input voltage 
range to be independent from the power supply

Single-ended and differential mode inputs

Low-power design

Capable of low-current operation at low conversion rate (consumption decreases 
linearly with speed)

Dual clock domain architecture: ADC speed independent from CPU frequency

Highly versatile digital interface

Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups 
of analog signals conversions can be programmed to differentiate background and 
high-priority real-time conversions

Each ADC support multiple trigger inputs for synchronization with on-chip timers 
and external signals

Results stored into a data register or in RAM with DMA controller support

Data pre-processing: left/right alignment and per channel offset compensation

Built-in oversampling unit for enhanced SNR

Channel-wise programmable sampling time

Analog watchdog for automatic voltage monitoring, generating interrupts and 
trigger for selected timers

Hardware assistant to prepare the context of the injected channels to allow fast 
context switching

Flexible sample time control

Hardware gain and offset compensation

•

•

•

•

•

–

–

–

–

–

–

–

–

–

–

–

–

–

–

The temperature sensor (TS) generates a voltage VTS that varies linearly with temperature. 
The temperature sensor is internally connected to the ADCs input channels which is used to 
convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall 
accuracy of the temperature measurement. As the offset of the temperature sensor varies 
from chip to chip due to process variation, the uncalibrated internal temperature sensor is 
suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is 
individually factory-calibrated by ST. The temperature sensor factory calibration data are 
stored by ST in the system memory area, accessible in read-only mode.

3.18.1 

Temperature sensor

32/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

          

Table 5. Temperature sensor calibration values 

Calibration value name

Description

Memory address

TS_CAL1

TS_CAL2

TS ADC raw data acquired at a 
temperature of 30 °C (± 5 °C), 
VDDA = VREF+ = 3.0 V (± 10 mV)

TS ADC raw data acquired at a 
temperature of 130 °C (± 5 °C), 
VDDA = VREF+ = 3.0 V (± 10 mV)

0x1FFF 75A8 - 0x1FFF 75A9

0x1FFF 75CA - 0x1FFF 75CB

3.18.2 

Internal voltage reference (VREFINT)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for 
the ADC and the comparators. The VREFINT is internally connected to the ADCx_IN18, 
x = 1,3,4,5 input channel. The precise voltage of VREFINT is individually measured for each 
part by ST during production test and stored in the system memory area. It is accessible in 
read-only mode.

          

Table 6. Internal voltage reference calibration values 

Calibration value name

Description

Memory address

VREFINT

0x1FFF 75AA - 0x1FFF 75AB

Raw data acquired at a 
temperature of 30 °C (± 5 °C), 
VDDA = VREF+ = 3.0 V (± 10 mV)

3.18.3 

VBAT battery voltage monitoring

This embedded hardware enables the application to measure the VBAT battery voltage using 
the internal ADC1_IN17 channel. As the VBAT voltage may be higher than the VDDA, and 
thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 
3. As a consequence, the converted digital value is one third of the VBAT voltage.

3.18.4 

Operational amplifier internal output (OPAMPxINT):

The OPAMPx (x = 1...6) output OPAMPxINT can be sampled using an ADCx (x = 1...5) 
internal input channel. In this case, the I/O on which the OPAMPx output is mapped can be 
used as GPIO.

3.19 

Digital to analog converter (DAC)

Seven 12 bit DAC channels (3 external buffered and 4 internal unbuffered) can be used to 
convert digital signals into analog voltage signal outputs. The chosen design structure is 
composed of integrated resistor strings and an amplifier in inverting configuration.

DS12288 Rev 6

33/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

This digital interface supports the following features:
•

Up to two DAC output channels

8-bit or 12-bit output mode

Buffer offset calibration (factory and user trimming)

Left or right data alignment in 12-bit mode

Synchronized update capability

Noise-wave generation

Triangular-wave generation

Saw tooth wave generation

DMA capability for each channel

External triggers for conversion

Dual DAC channel independent or simultaneous conversions

•

•

•

•

•

•

•

•

•

•

•

•

Sample and hold low-power mode, with internal or external capacitor

Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected 
to different DMA channels.

3.20 

Voltage reference buffer (VREFBUF)
The STM32G474xB/xC/xE devices embed a voltage reference buffer which can be used as 
voltage reference for ADC, DACs and also as voltage reference for external components 
through the VREF+ pin.

The internal voltage reference buffer supports three voltages:
•

2.048 V

•

•

2.5 V

2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal 
voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the 
internal voltage reference buffer is not available.

Figure 3. Voltage reference buffer

VREFBUF

Bandgap

+

-

VDDA

DAC, ADC

VREF+

Low frequency 
cut-off capacitor

100 nF

MSv40197V1

34/236

DS12288 Rev 6

•

•

•

•

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.21 

Comparators (COMP)

The STM32G474xB/xC/xE devices embed seven rail-to-rail comparators with 
programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:
•

External I/O

DAC output channels

Internal reference voltage or submultiple (1/4, 1/2, 3/4). 

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.22 

Operational amplifier (OPAMP)

The STM32G474xB/xC/xE devices embed six operational amplifiers with external or internal 
follower routing and PGA capability.

The operational amplifier features:
•

13 MHz bandwidth 

Rail-to-rail input/output 

PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging 
of -1, -3, -7, -15, -31 or -63

3.23 

Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated 
analog circuit.

3.24 

Timers and watchdogs

The STM32G474xB/xC/xE devices include One High Resolution time, three advanced 
motor control timers, up to nine general-purpose timers, two basic timers, one low-power 
timer, two watchdog timers and a SysTick timer. The table below compares the features of 
the advanced motor control, general purpose and basic timers.

          

Table 7. Timer feature comparison 

Timer type

Timer

Counter 
resolution

Counter 
type

Prescaler 
factor

DMA 
request 
generation

Capture/
compare 
channels

Complementary 
outputs

High 
resolution 
timer

Advanced 
motor 
control

General-
purpose

 HRTIM

 16-bit 

Up 

Yes

12

Yes

 /1 /2 /4 
(x2 x4 x8 x16 
x32, with DLL) 

TIM1, TIM8, 
TIM20

16-bit

TIM2, TIM5

32-bit

Up, 
down, 
Up/down

Any integer 
between 1 and 
65536

Up, 
down, 
Up/down

Any integer 
between 1 and 
65536

Yes

Yes

4

4

4

No

DS12288 Rev 6

35/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

Table 7. Timer feature comparison (continued)

Timer type

Timer

Counter 
resolution

Counter 
type

Prescaler 
factor

DMA 
request 
generation

Capture/
compare 
channels

Complementary 
outputs

TIM3, TIM4

16-bit

Up, 
down, 
Up/down

Any integer 
between 1 and 
65536

General-
purpose

General-
purpose

General-
purpose

TIM15

16-bit

Up

TIM16, TIM17

16-bit

Up

Basic

TIM6, TIM7

16-bit

Up

Yes

Yes

Yes

Yes

Any integer 
between 1 and 
65536

Any integer 
between 1 and 
65536

Any integer 
between 1 and 
65536

4

2

1

0

No

1

1

No

3.24.1 

High-resolution timer (HRTIM)

The high-resolution timer (HRTIM) allows generating digital signals with high-accuracy 
timings, such as PWM or phase-shifted pulses.

It consists of 7 timers, 1 master and 6 slaves, totaling 12 high-resolution outputs, which can 
be coupled by pairs for deadtime insertion. It also features 6 fault inputs for protection 
purposes and 10 inputs to handle external events such as current limitation, zero voltage or 
zero current switching.

HRTIM timer is made of a digital kernel clocked at 170 MHz followed by delay lines. Delay 
lines with closed loop control guarantee a 184 ps resolution whatever the voltage, 
temperature or chip-to-chip manufacturing process deviation. The high-resolution is 
available on the 12 outputs in all operating modes: variable duty cycle, variable frequency, 
and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate 
independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events 
such as analog or digital feedbacks signals.

HRTIM timer includes options for blanking and filtering out spurious events or faults. It also 
offers specific modes and features to offload the CPU: DMA requests, burst mode controller, 
push-pull and resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost 
converters, either in voltage or current mode, as well as lighting application (fluorescent or 
LED). It can also be used as a general purpose timer, for instance to achieve high-resolution 
PWM-emulated DAC. 

In debug mode, the HRTIM counters can be frozen and the PWM outputs enter safe state. 

3.24.2 

Advanced motor control timer (TIM1, TIM8, TIM20)

The advanced motor control timers can each be seen as a four-phase  
PWM multiplexed on 8 channels. They have complementary PWM outputs with 

36/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

programmable inserted dead-times. They can also be seen as complete general-purpose 
timers. 

The 4 independent channels can be used for:
•

Input capture

•

•

•

Output compare
PWM generation (edge or center-aligned modes) with full modulation capability  
(0-100%)

One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM 
outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in 
Section 3.24.3) using the same architecture, so the advanced motor control timers can work 
together with the TIMx timers via the Timer Link feature for synchronization or event 
chaining.

3.24.3 

General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, 
TIM17)

There are up to seven synchronizable general-purpose timers embedded in the 
STM32G474xB/xC/xE devices (see Table 7 for differences). Each general-purpose timer 
can be used to generate PWM outputs, or act as a simple time base.
•

TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler

TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM 
or one-pulse mode output. They can work together, or with the other general-purpose 
timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

•

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

TIM15 has 2 channels and 1 complementary channel

TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode 
output.

The timers can work together via the Timer Link feature for synchronization or event 
chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

–

–

–

–

3.24.4 

Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as 
generic 16-bit timebases.

DS12288 Rev 6

37/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.24.5 

Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running 
in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system 
from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:
•

16-bit up counter with 16-bit autoreload register

16-bit compare register

Configurable output: pulse, PWM

Continuous/ one shot mode

Selectable software/hardware input trigger

Selectable clock source

–

–

Internal clock sources: LSE, LSI, HSI16 or APB clock

External clock source over LPTIM input (working even with no internal clock 
source running, used by pulse counter application).

Programmable digital glitch filter

Encoder mode

3.24.6 

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is 
clocked from an independent 32 kHz internal RC (LSI) and as it operates independently 
from the main clock, it can operate in Stop and Standby modes. It can be used either as a 
watchdog to reset the device when a problem occurs, or as a free running timer for 
application timeout management. It is hardware or software configurable through the option 
bytes. The counter can be frozen in debug mode.

3.24.7 

System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It 
can be used as a watchdog to reset the device when a problem occurs. It is clocked from 
the main clock. It has an early warning interrupt capability and the counter can be frozen in 
debug mode.

3.24.8 

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard 
down counter. It features:
•

A 24-bit down counter

Autoreload capability

Programmable clock source

Maskable system interrupt generation when the counter reaches 0.

•

•

•

•

•

•

•

•

•

•

38/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.25 

Real-time clock (RTC) and backup registers

The RTC supports the following features: 
•

Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, 
month, year, in BCD (binary-coded decimal) format. 

Automatic correction for 28, 29 (leap year), 30, and 31 days of the month. 

Two programmable alarms. 

On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to 
synchronize it with a master clock. 

Reference clock detection: a more precise second source clock (50 or 60 Hz) can be 
used to enhance the calendar precision. 

Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal 
inaccuracy. 

Timestamp feature which can be used to save the calendar content. This function can 
be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to 
VBAT mode.
17-bit auto-reload wakeup timer (WUT) for periodic events with programmable 
resolution and period. 

The RTC is supplied through a switch that takes power either from the VDD supply when 
present or from the VBAT pin. 

The RTC clock sources can be: 
•

A 32.768 kHz external crystal (LSE)

An external resonator or oscillator (LSE)

The internal low power RC oscillator (LSI, with typical frequency of 32 kHz) 

The high-speed external clock (HSE) divided by 32. 

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the 
LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in 
all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup 
the device from the low-power modes.

3.26 

Tamper and backup registers (TAMP) 

32 32-bit backup registers, retained in all low-power modes and also in VBAT mode. 
They can be used to store sensitive data as their content is protected by an tamper 
detection circuit. They are not reset by a system or power reset, or when the device 
wakes up from Standby or Shutdown mode.

Up to three tamper pins for external tamper detection events. The external tamper pins 
can be configured for edge detection, edge and level, level detection with filtering. 

Five internal tampers events. 

Any tamper detection can generate a RTC timestamp event. 

Any tamper detection erases the backup registers. 

Any tamper detection can generate an interrupt and wake-up the device from all low-
power modes. 

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

DS12288 Rev 6

39/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.27 

Infrared transmitter 

The STM32G474xB/xC/xE devices provide an infrared transmitter solution. The solution is 
based on internal connections between TIM16 and TIM17 as shown in the figure below. 

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be 
sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must 
be properly configured to generate correct waveforms. All standard IR pulse modulation 
modes can be obtained by programming the two timers output compare channels. 

Figure 4. Infrared transmitter

IRTIM

IR_OUT

TIM17_CH1

TIM16_CH1

MS30474V2

40/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

3.28 

Inter-integrated circuit interface (I2C)

The device embeds four I2Cs. Refer to Table 8: I2C implementation for the features 
implementation.
The I2C bus interface handles communications between the microcontroller and the serial 
I2C bus. It controls all I2C bus-specific sequencing, protocol, arbitration and timing. 

The I2C peripheral supports:
•

I2C-bus specification and user manual rev. 5 compatibility: 
Slave and master modes, multimaster capability 
–

Standard-mode (Sm), with a bitrate up to 100 kbit/s

Fast-mode (Fm), with a bitrate up to 400 kbit/s 

–

–

–

–

–

–

–

–

•

•

•

•

          

Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os

7-bit and 10-bit addressing mode, multiple 7-bit slave addresses

Programmable setup and hold times 

Optional clock stretching 

System management bus (SMBus) specification rev 2.0 compatibility: 

Hardware PEC (packet error checking) generation and verification with ACK 
control 

Address resolution protocol (ARP) support 

SMBus alert 

–
Power system management protocol (PMBusTM) specification rev 1.1 compatibility 
Independent clock: a choice of independent clock sources allowing the I2C 
communication speed to be independent from the PCLK reprogramming. 

• Wakeup from Stop mode on address match 
•
Programmable analog and digital noise filters

1-byte buffer with DMA capability

Table 8. I2C implementation 

I2C features(1)

I2C1

I2C2

I2C3

I2C4

Standard-mode (up to 100 kbit/s)

Fast-mode (up to 400 kbit/s)

Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)

Programmable analog and digital noise filters

SMBus/PMBus hardware support

Independent clock

Wakeup from Stop mode on address match

1. X: supported

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

DS12288 Rev 6

41/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.29 

Universal synchronous/asynchronous receiver transmitter 
(USART)

The STM32G474xB/xC/xE devices have three embedded universal synchronous receiver 
transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver 
transmitters (UART4, USART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, 
multiprocessor communication mode, single-wire half-duplex communication mode and 
have LIN master/slave capability. They provide hardware management of the CTS and RTS 
signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) 
and an SPI-like communication capability. 

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO 
mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the U(S)ARTx 
(x=1,2,3,4,5) to wake up the MCU from Stop mode. The wakeup from Stop mode can be 
done on: 
•

Start bit detection

Any received data frame

A specific programmed data frame

Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

•

•

•

          

Table 9. USART/UART/LPUART features 

USART modes/features(1)

USART1 USART2 USART3 UART4 UART5 LPUART1

Hardware flow control for modem

Continuous communication using DMA

Multiprocessor communication

Synchronous mode

Smartcard mode

Single-wire half-duplex communication

IrDA SIR ENDEC block

LIN mode

Dual clock domain

Wakeup from Stop mode

Receiver timeout interrupt

Modbus communication

Auto baud rate detection

Driver Enable

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X (4 modes)

X

X

X

-

-

X

X

X

X

X

X

X

X

X

X

X

-

-

X

X

X

X

X

X

X

X

X

X

X

X

X

X

-

-

-

-

-

-

-

X

LPUART/USART data length

7, 8 and 9 bits

42/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

Table 9. USART/UART/LPUART features (continued)

USART modes/features(1)

USART1 USART2 USART3 UART4 UART5 LPUART1

Tx/Rx FIFO

Tx/Rx FIFO size

1. X = supported.

X

8

3.30 

Low-power universal asynchronous receiver transmitter 
(LPUART)

The STM32G474xB/xC/xE devices embed one Low-Power UART. The LPUART supports 
asynchronous serial communication with minimum power consumption. It supports half-
duplex single-wire communication and modem operations (CTS/RTS). It allows 
multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO 
mode is enabled by software and is disabled by default. It has a clock domain independent 
from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop 
mode can be done on: 
•

Start bit detection

Any received data frame

A specific programmed data frame

•

•

•

Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 
baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while 
having an extremely low energy consumption. Higher speed clock can be used to reach 
higher baudrates.

The LPUART interface can be served by the DMA controller.

3.31 

Serial peripheral interface (SPI)

Four SPI interfaces allow communication up to 75 Mbits/s in master and up to 41 Mbits/s in 
slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode 
frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces 
support NSS pulse mode, TI mode and hardware CRC calculation.
Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio 
standards can operate as master or slave at half-duplex communication modes. They can 
be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and 
synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can 
be set by 8-bit programmable linear prescaler. When operating in master mode it can output 
a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

DS12288 Rev 6

43/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.32 

Serial audio interfaces (SAI) 

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

          

The device embeds 1 SAI. The SAI bus interface handles communications between the 
microcontroller and the serial audio protocol. 

SAI peripheral supports:

Two independent audio sub-blocks which can be transmitters or receivers with their 
respective FIFO. 

8-word integrated FIFOs for each audio sub-block. 

Synchronous or asynchronous mode between the audio sub-blocks. 

Master or slave configuration independent for both audio sub-blocks. 

Clock generator for each audio block to target independent audio frequency sampling 
when both audio sub-blocks are configured in master mode. 

Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit. 

Peripheral with large configurability and flexibility allowing to target as example the 
following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97 and SPDIF 
out. 

Up to 16 slots available with configurable size and with the possibility to select which 
ones are active in the audio frame. 

Number of bits by frame may be configurable. 

Frame synchronization active level configurable (offset, bit length, level). 

First active bit position in the slot is configurable. 

LSB first or MSB first for data transfer. 

Mute mode. 

Stereo/Mono audio frame capability. 

Communication clock strobing edge configurable (SCK). 

Error flags with associated interrupts if enabled respectively. 

Overrun and underrun detection. 

Anticipated frame synchronization signal detection in slave mode. 

Late frame synchronization signal detection in slave mode. 

Codec not ready for the AC’97 mode in reception.

Interruption sources when enabled: 

Errors. 

FIFO requests. 

–

–

–

–

–

–

DMA interface with 2 dedicated channels to handle access to the dedicated integrated 
FIFO of each SAI audio sub-block. 

Table 10. SAI features implementation 

SAI features

Support(1)

I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97

Mute mode

16 slots

Stereo/Mono audio frame capability

X

X

X

X

44/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

Table 10. SAI features implementation (continued)

Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit

SAI features

Support(1)

X (8 word)

X

X

FIFO size

SPDIF

1. X: supported.

3.33 

Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of three CAN modules and a shared 
message RAM memory.

The three CAN modules (FDCAN1, FDCAN2 and FDCAN3) are compliant with ISO 11898-1 
(CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification 
version 1.0. 

A 3-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, 
transmit event FIFOs, transmit buffers. This message RAM is shared between the three 
FDCAN modules.

3.34 

Universal serial bus (USB)

The STM32G474xB/xC/xE devices embed a full-speed USB device peripheral compliant 
with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, 
embedded DP pull-up and also battery charging detection according to Battery Charging 
Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function 
interface with added support for USB 2.0 Link Power Management. It has software-
configurable endpoint setting with packet memory up-to 1 Kbyte and suspend/resume 
support. It requires a precise 48 MHz clock which can be generated from the internal main 
PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator 
in automatic trimming mode. The synchronization for this oscillator can be taken from the 
USB data stream itself (SOF signalization) which allows crystal less operation.

3.35 

USB Type-C™ / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB 
Power Delivery Rev. 3.0 specifications. 

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery 
requirements, featuring: 
•

USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors 

•

•

•

“Dead battery” support 

USB Power Delivery message transmission and reception 

FRS (fast role swap) support 

DS12288 Rev 6

45/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

The digital controller handles notably: 
•

USB Type-C level detection with de-bounce, generating interrupts

FRS detection, generating an interrupt 

Byte-level interface for USB Power Delivery payload, generating interrupts (DMA 
compatible) 

USB Power Delivery timing dividers (including a clock pre-scaler) 

CRC generation/checking 

4b5b encode/decode 

Ordered sets (with a programmable ordered set mask at receive) 

Frequency recovery in receiver during preamble 

The interface offers low-power operation compatible with Stop mode, maintaining the 
capacity to detect incoming USB Power Delivery messages and FRS signaling. 

3.36 

Clock recovery system (CRS) 

The devices embed a special block which allows automatic trimming of the internal 48 MHz 
oscillator to guarantee its optimal accuracy over the whole device operational range. This 
automatic trimming is based on the external synchronization signal, which could be either 
derived from USB SOF signalization, from LSE oscillator, from an external signal on 
CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also 
possible to combine automatic trimming with manual trimming action.

3.37 

Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:
•

The NOR/PSRAM memory controller

•

The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:
•

Interface with static-memory mapped devices including:

Static random access memory (SRAM)

NOR Flash memory/OneNAND Flash memory

PSRAM (4 memory banks)

–

–

–

–

–

NAND Flash memory with ECC hardware to check up to 8 Kbytes of data

Ferroelectric RAM (FRAM)

8-,16- bit data bus width

Independent Chip Select control for each memory bank

Independent configuration for each memory bank

•
• Write FIFO
•

The Maximum FMC_CLK frequency for synchronous accesses is HCLK/2.

•

•

•

•

•

•

•

•

•

46/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Functional overview

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It 
supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to 
specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost 
effective graphic applications using LCD modules with embedded controllers or high 
performance solutions using external controllers with dedicated acceleration.

3.38 

Quad-SPI memory interface (QUADSPI)

The Quad-SPI is a specialized communication interface targeting single, dual or quad SPI 
Flash memories. It can operate in any of the three following modes: 
•

Indirect mode: all the operations are performed using the QUADSPI registers 

Status polling mode: the external Flash status register is periodically read and an 
interrupt can be generated in case of flag setting 

Memory-mapped mode: the external Flash is memory mapped and is seen by the 
system as if it were an internal memory.

Both throughput and capacity can be increased two-fold using dual-flash mode, where two 
quad SPI Flash memories are accessed simultaneously.

The Quad-SPI interface supports: 
•

Indirect mode: all the operations are performed using the QUADSPI registers 

Status polling mode: the external Flash status register is periodically read and an 
interrupt can be generated in case of flag setting 

Memory-mapped mode: the external Flash is memory mapped and is seen by the 
system as if it were an internal memory 

Three functional modes: indirect, status-polling, and memory-mapped 

Fully programmable opcode for both indirect and memory mapped mode 

Fully programmable frame format for both indirect and memory mapped mode 

Each of the 5 following phases can be configured independently (enable, length, 
single/dual/quad communication) 

SDR and DDR support 

–

–

–

–

–

–

Instruction phase 

Address phase 

Alternate bytes phase

Dummy cycles phase

Data phase 

Integrated FIFO for reception and transmission 

8, 16, and 32-bit data accesses are allowed 

DMA channel for indirect mode operations 

Programmable masking for external Flash flag management 

Timeout management 

Interrupt generation on FIFO threshold, timeout, status match, operation complete, and 
access error 

•

•

•

•

•

•

•

•

•

•

•

•

•

•

DS12288 Rev 6

47/236

48

Functional overview

STM32G474xB STM32G474xC STM32G474xE

3.39 

Development support

3.39.1 

Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug 
port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could 
be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with 
SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to 
switch between JTAG-DP and SW-DP.

3.39.2 

Embedded trace macrocell™

The Arm embedded trace macrocell provides a greater visibility of the instruction and data 
flow inside the CPU core by streaming compressed data at a very high rate from the 
STM32G474xB/xC/xE devices through a small number of ETM pins to an external hardware 
trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded 
and then formatted for display on the host computer that runs the debugger software. TPA 
hardware is commercially available from common development tool vendors.

The Embedded trace macrocell operates with third party debugger software tools.

48/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

4 

Pinouts and pin description

4.1 

UFQFPN48 pinout description

Figure 5. STM32G474xB/xC/xE UFQFPN48 pinout

VBAT

PC13  

PC14-OSC32_IN

PC15-OSC32_OUT

PF0-OSC_IN

PF1-OSC_OUT

PG10-NRST

PA0  

PA1

PA2

PA3

PA4

1

2

3

4

5

6

7

8

9

10

11

12

0
T
O
O
B
-
8
B
P

D
D
V

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

1
1
C
P

0
1
C
P

5
1
A
P

4
1
A
P

8
4

7
4

6
4

5
4

4
4

3
4

2
4

1
4

0
4

9
3

8
3

7
3

UFQFPN48

Exposed pad

3
1

4
1

5
1

6
1

7
1

8
1

9
1

0
2

1
2

2
2

3
2

4
2

5
A
P

6
A
P

7
A
P

4
C
P

0
B
P

1
B
P

2
B
P

+
F
E
R
V

A
D
D
V

0
1
B
P

D
D
V

1
1
B
P

36

35

34

33

32

31

30

29

28

27

26

25

PA13

VDD

PA12

PA11

PA10

PA9

PA8

PC6

PB15

PB14

PB13

PB12

VSS

1. The above figure shows the package top view.

2. VSS pads are connected to the exposed pad.

MS60210V1

DS12288 Rev 6

49/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

4.2 

LQFP48 pinout description

Figure 6. STM32G474xB/xC/xE LQFP48 pinout

0
T
O
O
B
-
8
B
P

D
D
V

S
S
V

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

5
1
A
P

4
1
A
P

3
1
A
P

8
4

7
4

6
4

5
4

4
4

3
4

2
4

1
4

0
4

9
3

8
3

7
3

LQFP48

36

35

34

33

32

31

30

29

28

27

26

25

VDD

VSS

PA12

PA11

PA10

PA9

PA8

PB15

PB14

PB13

PB12

PB11

VBAT

PC13  

PC14 - OSC32_IN

PC15 - OSC32_OUT

PF0 - OSC_IN

PF1 - OSC_OUT

PG10 - NRST

1

2

3

4

5

6

7

8

9

10

11

12

PA0  

PA1

PA2

PA3

PA4

3
1

4
1

5
1

6
1

7
1

8
1

9
1

0
2

1
2

2
2

3
2

4
2

5
A
P

6
A
P

7
A
P

0
B
P

1
B
P

2
B
P

A
S
S
V

+
F
E
R
V

A
D
D
V

0
1
B
P

S
S
V

D
D
V

MSv42659V2

1. The above figure shows the package top view.

4.3 

LQFP64 pinout description

Figure 7. STM32G474xB/xC/xE LQFP64 pinout

0
T
O
O
B
-
8
B
P

D
D
V

S
S
V

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

2
D
P

2
1
C
P

1
1
C
P

0
1
C
P

5
1
A
P

4
1
A
P

3
1
A
P

4
6

3
6

2
6

1
6

0
6

9
5

8
5

7
5

6
5

5
5

4
5

3
5

2
5

1
5

0
5

9
4

VBAT

PC13  

PC14-OSC32_IN

PC15-OSC32_OUT

PF0-OSC_IN

PF1-OSC_OUT

PG10-NRST

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

PC0

PC1

PC2

PC3

PA0  

PA1

PA2

VSS

VDD

LQFP64

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

VDD

VSS

PA12

PA11

PA10

PA9

PA8

PC9

PC8

PC7

PC6

PB15

PB14

PB13

PB12

PB11

7
1

8
1

9
1

0
2

1
2

2
2

3
2

4
2

5
2

6
2

7
2

8
2

9
2

0
3

1
3

2
3

3
A
P

4
A
P

5
A
P

6
A
P

7
A
P

4
C
P

5
C
P

0
B
P

1
B
P

2
B
P

A
S
S
V

+
F
E
R
V

A
D
D
V

0
1
B
P

S
S
V

D
D
V

MSv42658V2

1. The above figure shows the package top view.

50/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

4.4 

LQFP80 pinout description

Figure 8. STM32G474xB/xC/xE LQFP80 pinout

0
T
O
O
B
-
8
B
P

D
D
V

S
S
V

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

2
D
P

1
D
P

0
D
P

2
1
C
P

1
1
C
P

0
1
C
P

5
1
A
P

4
1
A
P

3
1
A
P

D
D
V

S
S
V

0
8

9
7

8
7

7
7

6
7

5
7

4
7

3
7

2
7

1
7

0
7

9
6

8
6

7
6

6
6

5
6

4
6

3
6

2
6

1
6

VBAT

PC13  

PC14-OSC32_IN

PC15-OSC32_OUT

PF0-OSC_IN

PF1-OSC_OUT

PG10-NRST

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

PC0

PC1

PC2

PC3

PA0  

PA1

PA2

VSS

VDD

PA3

PA4

PA5

PA6

LQFP80

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

PA12

PA11

PA10

PA9

PA8

PC9

PC8

PC7

PC6

VDD

VSS

PD10

PD9

PD8

PB15

PB14

PB13

PB12

PB11

VDD

1
2

2
2

3
2

4
2

5
2

6
2

7
2

8
2

9
2

0
3

1
3

2
3

3
3

4
3

5
3

6
3

7
3

8
3

9
3

0
4

7
A
P

4
C
P

5
C
P

0
B
P

1
B
P

2
B
P

A
S
S
V

+
F
E
R
V

A
D
D
V

7
E
P

8
E
P

9
E
P

0
1
E
P

1
1
E
P

2
1
E
P

3
1
E
P

4
1
E
P

5
1
E
P

0
1
B
P

S
S
V

1. The above figure shows the package top view.

MSv60826V1

DS12288 Rev 6

51/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

4.5 

LQFP100 pinout description

Figure 9. STM32G474xB/xC/xE LQFP100 pinout

0
T
O
O
B
-
8
B
P

D
D
V

S
S
V

1
E
P

0
E
P

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

7
D
P

6
D
P

5
D
P

4
D
P

3
D
P

2
D
P

1
D
P

0
D
P

2
1
C
P

1
1
C
P

0
1
C
P

5
1
A
P

4
1
A
P

3
1
A
P

9
9

8
9

7
9

6
9

5
9

4
9

3
9

2
9

1
9

0
9

9
8

8
8

7
8

6
8

5
8

4
8

3
8

2
8

1
8

0
8

9
7

8
7

7
7

6
7

0
0
1

PC14-OSC32_IN

PC15-OSC32_OUT

PF0-OSC_IN

PF1-OSC_OUT

PG10-NRST

PE2

PE3

PE4

PE5

PE6  

VBAT

PC13  

PF9

PF10

PC0

PC1

PC2

PC3

PF2

PA0  

PA1

PA2

VSS

VDD

PA3

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

LQFP100

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

VDD

VSS

PA12

PA11

PA10

PA9

PA8

PC9

PC8

PC7

PC6

VDD

VSS

PD15

PD14

PD13

PD12

PD11

PD10

PD9

PD8

PB15

PB14

PB13

PB12

6
2

7
2

8
2

9
2

0
3

1
3

2
3

3
3

4
3

5
3

6
3

7
3

8
3

9
3

0
4

1
4

2
4

3
4

4
4

5
4

6
4

7
4

8
4

9
4

0
5

4
A
P

5
A
P

6
A
P

7
A
P

4
C
P

5
C
P

0
B
P

1
B
P

2
B
P

A
S
S
V

+
F
E
R
V

A
D
D
V

7
E
P

8
E
P

9
E
P

0
1
E
P

1
1
E
P

2
1
E
P

3
1
E
P

4
1
E
P

5
1
E
P

0
1
B
P

S
S
V

D
D
V

1
1
B
P

MSv42661V3

1. The above figure shows the package top view.

52/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

4.6 

LQFP128 pinout description

Figure 10. STM32G474xB/xC/xE LQFP128 pinout

0
T
O
O
B
-
8
B
P

D
D
V

S
S
V

1
E
P

0
E
P

9
B
P

7
B
P

6
B
P

5
B
P

4
B
P

3
B
P

7
D
P

6
D
P

5
D
P

4
D
P

3
D
P

2
D
P

D
D
V

S
S
V

1
D
P

0
D
P

9
G
P

8
G
P

7
G
P

6
G
P

5
G
P

2
1
C
P

1
1
C
P

0
1
C
P

5
1
A
P

4
1
A
P

6
F
P

8
2
1

7
2
1

6
2
1

5
2
1

4
2
1

3
2
1

2
2
1

1
2
1

0
2
1

9
1
1

8
1
1

7
1
1

6
1
1

5
1
1

4
1
1

3
1
1

2
1
1

1
1
1

0
1
1

9
0
1

8
0
1

7
0
1

6
0
1

5
0
1

4
0
1

3
0
1

2
0
1

1
0
1

0
0
1

9
9

8
9

7
9

PC14-OSC32_IN

PC15-OSC32_OUT

PF0-OSC_IN

PF1-OSC_OUT

PG10-NRST

PE2

PE3

PE4

PE5

PE6  

VBAT

PC13  

PF3

PF4

VSS

VDD

PF5

PF7

PF8

PF9

PF10

PC0

PC1

PC2

PC3

PF2

PA0  

PA1

PA2

VSS

VDD

PA3

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

LQFP128

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

PA13

VDD

VSS

PA12

PA11

PA10

PA9

PA8

PC9

PC8

PG4

PG3

PG2

PG1

PG0

PC7

PC6

VDD

VSS

PD15

PD14

PD13

PD12

PD11

PD10

PD9

PD8

PB15

PB14

PB13

PB12

PB11

3
3

4
3

5
3

6
3

7
3

8
3

9
3

0
4

1
4

2
4

3
4

4
4

5
4

6
4

7
4

8
4

9
4

0
5

1
5

2
5

3
5

4
5

5
5

6
5

7
5

8
5

9
5

0
6

1
6

2
6

3
6

4
6

4
A
P

5
A
P

6
A
P

7
A
P

4
C
P

5
C
P

0
B
P

1
B
P

2
B
P

A
S
S
V

+
F
E
R
V

+
F
E
R
V

A
D
D
V

S
S
V

D
D
V

1
1
F
P

2
1
F
P

3
1
F
P

4
1
F
P

5
1
F
P

7
E
P

8
E
P

9
E
P

0
1
E
P

1
1
E
P

2
1
E
P

3
1
E
P

4
1
E
P

5
1
E
P

0
1
B
P

S
S
V

D
D
V

1. The above figure shows the package top view.

MSv42664V3

DS12288 Rev 6

53/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

4.7 

WLCSP81 pinout description

Figure 11. STM32G474xB/xC/xE WLCSP81 pinout

1

2

3

4

5

6

7

8

9

VDD

PA15

PC12

PD1

PB3

PB5

PB9

VSS

VDD

VSS

PA13

PC10

PD0

PD2

PB6

PB8-BOOT0

PC13  

VBAT

PA12

PA11

PA14

PC11

PC8

PB4

PB7

PC1

PA8

PC9

PA10

PA9

PC7

PA4

PA0  

PG10-NRST

VDD

PD11

PC6

PB15

PE12

PC4

PA1

PC0

PF0-OSC_IN

VSS

PD10

PD9

PE15

PE9

PB0

PA5

PC2

PD8

PB14

PB12

PE13

PE8

PB1

PA6

PA2

PC3

PB13

PB11

PB10

PE11

PE7

VSSA

PC5

PA3

VSS

VDD

VSS

PE14

PE10

VDDA

VREF+

PB2

PA7

VDD

PC14-
OSC32_IN

PC15-
OSC32_OUT

PF1-
OSC_OUT

A

B

C

D

E

F

G

H

J

MSv48046V1

1. The above figure shows the package top view.

4.8 

TFBGA100 pinout description

Figure 12. STM32G474xB/xC/xE TFBGA100 pinout

PC14-
OSC32_IN

PC15-
OSC32_OUT

1

2

3

4

5

6

7

8

9

10

PE4

PB9

PB8-BOOT0

PB6

PB3

PD6

PD5

PD4

PD1

PC12

PE5

PE3

PE1

PB7

PB5

PD7

PD2

PD0

PA15

PA14

PE6  

PE2

PE0

PB4

PD3

PC11

PC10

PA12

PA11

VSS

VBAT

PC13  

VDD

VSS

VDD

PA13

PA10

PA9

PF0-OSC_IN

PF9

PF10

VSS

VSS

VSS

PC8

PC9

PA8

PF1-
OSC_OUT

PC2

PC0

PG10-NRST

PC1

VDD

VSS

VDD

PD14

PC6

PC7

PC3

PA1

PF2

PA0  

PE7

PE12

PD10

PD9

PD13

PD15

PA2

PA4

PA3

PB0

PE8

PE9

PE15

PB11

PB14

PD11

PA5

PA6

PC5

PB2

VDDA

PE11

PE14

PB10

PB13

PD12

PA7

PC4

PB1

VSSA

VREF+

PE10

PE13

PB12

PB15

PD8

A

B

C

D

E

F

G

H

J

K

1. The above figure shows the package top view.

MS48951V1

54/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

4.9 

UFBGA121 pinout description

Figure 13. STM32G474xB/xC/xE UFBGA121 pinout

1

2

3

4

5

6

7

8

9

10

11

PE4

PE2

VDD

PB9

PB6

PB3

PD4

VDD

PD1

PA15

PF6

PE5

PE3

VSS

PE0

PB5

PD7

PD3

VSS

PD0

PA14

PA13

PC13

VBAT

PE6

PE1

PB7

PB4

PD2

PC11

PC10

VSS

VDD

PC14-
OSC32_IN

PC15-
OSC32_OUT

PF3

PF4

PB8-BOOT0

PD6

PC12

PA9

PA10

PA12

PA11

VDD

VSS

PF5

PF7

PF8

PD5

PA8

PC9

PC8

PG4

PG3

PF0-OSC_IN

PF9

PF10

PG10-NRST

PD15

PG2

PG1

PG0

PC6

PC7

PF1-
OSC_OUT

PC1

PC0

PC2

PA0

PB1

PF15

PD11

PD12

PD13

PD14

VDD

PC3

PF2

PA1

PC5

PF12

PF14

PE10

PB15

PD8

PD9

PD10

VDD

VSS

PA2

PB0

PF11

PF13

PE9

PE13

PB12

PB14

PB13

PA3

PA5

PA7

PB2

VSSA

VSS

PE8

PE12

PE14

VSS

VDD

PA4

PA6

PC4

VREF+

VDDA

VDD

PE7

PE11

PE15

PB10

PB11

A

B

C

D

E

F

G

H

J

K

L

1. The above figure shows the package top view.

MS52876V1

DS12288 Rev 6

55/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

4.10 

Pin definition

           

Table 11. Legend/abbreviations used in the pinout table 

Name

Abbreviation

Definition

Pin name

Unless otherwise specified in brackets below the pin name, the pin function during and after 
reset is the same as the actual pin name

Supply pin

Input only pin

Input / output pin

5 V tolerant I/O

3.6 V tolerant I/O

Dedicated BOOT0 pin

Pin type

I/O structure

S

I

I/O

FT

TT

B

_a(1)

_c

_d

_f(2)

_u(3)

NRST

Bidirectional reset pin with embedded weak pull-up resistor

Option for TT or FT I/Os

I/O, with Analog switch function supplied by VDDA

I/O, USB Type-C PD capable

I/O, USB Type-C PD Dead Battery function

I/O, Fm+ capable

I/O, with USB function 

Notes

Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset

Pin functions

Alternate 
functions

Additional 
functions

Functions selected through GPIOx_AFR registers

Functions directly selected/enabled through peripheral registers

1. The related I/O structures in Table 12 are: FT_a, FT_fa, TT_a.

2. The related I/O structures in Table 12 are: FT_f, FT_fa.

3. The related I/O structures in Table 12 are FT_u.

          

56/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition 

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

-

-

-

-

-

C3

1

A2

1

PE2

I/O

FT

-

-

-

-

-

-

B2

2

B2

2

PE3

I/O

FT

-

-

-

-

-

-

A1

3

A1

3

PE4

I/O

FT

-

-

-

-

-

-

B1

4

B1

4

PE5

I/O

FT

-

-

-

-

-

-

C2

5

C3

5

PE6 

I/O

FT

WKUP3, 
RTC_TAMP3

B9

1

B8

2

C9

D9

-

3

4

-

1

2

3

4

-

1

2

3

4

-

1

2

3

4

-

D3

D4

C1

D1

-

6

7

8

9

-

C2

C1

D1

D2

6

7

8

9

VBAT

S

-

-

PC13 

I/O

FT

TIM1_BKIN, 
TIM1_CH1N, 
TIM8_CH4N, 
EVENTOUT

WKUP2, 
RTC_TAMP1, 
RTC_TS, 
RTC_OUT1

PC14-
OSC32_IN

PC15-
OSC32_OUT

I/O

FT

EVENTOUT

OSC32_IN

I/O

FT

EVENTOUT

OSC32_OUT

D3

10

PF3

I/O FT_f

-

TIM20_CH4, 
I2C3_SCL, 
FMC_A3, EVENTOUT

-

-

(2)

(3)

(2)

(3)

(2)

(3)

DS12288 Rev 6

57/236

79

TRACECK, 
TIM3_CH1,
SAI1_CK1, SPI4_SCK, 
TIM20_CH1, 
FMC_A23, 
SAI1_MCLK_A, 
EVENTOUT

TRACED0, 
TIM3_CH2, 
SPI4_NSS, 
TIM20_CH2, 
FMC_A19, 
SAI1_SD_B, 
EVENTOUT

TRACED1, 
TIM3_CH3, SAI1_D2, 
SPI4_NSS, 
TIM20_CH1N, 
FMC_A20, 
SAI1_FS_A, 
EVENTOUT

TRACED2, 
TIM3_CH4, 
SAI1_CK2, 
SPI4_MISO, 
TIM20_CH2N, 
FMC_A21, 
SAI1_SCK_A, 
EVENTOUT

TRACED3, SAI1_D1, 
SPI4_MOSI, 
TIM20_CH3N, 
FMC_A22, 
SAI1_SD_A, 
EVENTOUT

-

-

-

-

-

-

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

0
0
1
A
G
B
F
T

D2

D5

-

-

-

-

-

-

-

-

F1

A9

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

D4

11

PF4

I/O FT_f

E2

E1

12

13

VSS

VDD

S

S

-

-

-

-

E3

14

PF5

I/O

FT

E4

15

PF7

I/O

FT

-

-

-

-

-

-

-

-

COMP1_OUT, 
TIM20_CH1N, 
I2C3_SDA, FMC_A4, 
EVENTOUT

TIM20_CH2N, 
FMC_A5, EVENTOUT

TIM20_BKIN, 
TIM5_CH2, 
QUADSPI1_BK1_IO2, 
FMC_A1, 
SAI1_MCLK_B, 
EVENTOUT

TIM20_BKIN2, 
TIM5_CH3, 
QUADSPI1_BK1_IO0, 
FMC_A24, 
SAI1_SCK_B, 
EVENTOUT

TIM20_BKIN, 
TIM15_CH1, 
SPI2_SCK, 
TIM5_CH4, 
QUADSPI1_BK1_IO1, 
FMC_A25, 
SAI1_FS_B, 
EVENTOUT

TIM20_BKIN2, 
TIM15_CH2, 
SPI2_SCK, 
QUADSPI1_CLK, 
FMC_A0, SAI1_D3, 
EVENTOUT

I2C2_SDA, 
SPI2_NSS/I2S2_WS, 
TIM1_CH3N, 
EVENTOUT

SPI2_SCK/I2S2_CK, 
EVENTOUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

E5

16

PF8

I/O

FT

-

-

-

-

-

-

E3

10

F3

17

PF9

I/O

FT

-

-

-

-

-

-

E4

11

F4

18

PF10

I/O

FT

E9

5

5

5

5

E1

12

F1

19 PF0-OSC_IN I/O FT_fa

F9

6

E2

13

F2

20

I/O FT_a

PF1-
OSC_OUT

6

7

6

7

6

7

D8

7

F3

14

F5

21 PG10-NRST I/O

MCO, EVENTOUT

NRST

NRST
(4)

ADC1_IN10, 
OSC_IN

ADC2_IN10, 
COMP3_INM, 
OSC_OUT

58/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

E8

-

8

8

F2

15

G2

22

PC0

I/O FT_a

-

C8

-

9

9

F4

16

G1

23

PC1

I/O TT_a

-

F8

-

-

10

10

F1

17

G3

24

PC2

I/O FT_a

-

ADC12_IN8

G9

-

11

11 G1

18

H1

25

PC3

I/O TT_a

-

ADC12_IN9, 
OPAMP5_VINP

-

-

-

-

G3

19

H2

26

PF2

I/O

FT

-

-

-

-

-

-

LPTIM1_IN1, 
TIM1_CH1, 
LPUART1_RX, 
EVENTOUT

LPTIM1_OUT, 
TIM1_CH2, 
LPUART1_TX, 
QUADSPI1_BK2_IO0, 
SAI1_SD_A, 
EVENTOUT

LPTIM1_IN2, 
TIM1_CH3, 
COMP3_OUT, 
TIM20_CH2, 
QUADSPI1_BK2_IO1, 
EVENTOUT

 LPTIM1_ETR, 
TIM1_CH4, SAI1_D1, 
TIM1_BKIN2, 
QUADSPI1_BK2_IO2, 
SAI1_SD_A, 
EVENTOUT

TIM20_CH3, 
I2C2_SMBA, FMC_A2, 
EVENTOUT

TIM2_CH1, 
TIM5_CH1, 
USART2_CTS, 
COMP1_OUT, 
TIM8_BKIN, 
TIM8_ETR, 
TIM2_ETR, 
EVENTOUT

RTC_REFIN, 
TIM2_CH2, 
TIM5_CH2, 
USART2_RTS_DE, 
TIM15_CH1N, 
EVENTOUT

TIM2_CH3, 
TIM5_CH3, 
USART2_TX, 
COMP2_OUT, 
TIM15_CH1, 
QUADSPI1_BK1_NCS
, LPUART1_TX, 
UCPD1_FRSTX, 
EVENTOUT

ADC12_IN6, 
COMP3_INM

ADC12_IN7, 
COMP3_INP

ADC12_IN1, 
COMP1_INM, 
COMP3_INP, 
RTC_TAMP2,WK
UP1

ADC12_IN2, 
COMP1_INP, 
OPAMP1_VINP, 
OPAMP3_VINP, 
OPAMP6_VINM

ADC1_IN3, 
COMP2_INM, 
OPAMP1_VOUT, 
WKUP4/LSCO

D7

8

8

12

12 G4

20

G4

27

PA0 

I/O TT_a

-

E7

9

9

13

13 G2

21

H3

28

PA1

I/O TT_a

-

G8

10

10

14

14 H1

22

J3

29

PA2

I/O FT_a

-

DS12288 Rev 6

59/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

H9

J9

8
4
N
P
F
Q
F
U

-

-

8
4
P
F
Q
L

-

-

4
6
P
F
Q
L

15

16

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

15 D6

16 D7

0
0
1
F
Q
P
L

23

24

1
2
1
A
G
B
F
U

J2

J1

8
2
1
F
Q
P
L

30

31

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

VSS

VDD

e
r
u
t
c
u
r
t
s
O

 

/
I

-

-

e
p
y
t
 
n
P

i

S

S

s
e
t
o
N

-

-

Alternate functions

Additional 
functions

-

-

-

-

H8

11

11

17

17 H3

25

K1

32

PA3

I/O TT_a

-

D6

12

12

18

18 H2

26

L1

33

PA4

I/O TT_a

-

F7

13

13

19

19

J1

27

K2

34

PA5

I/O TT_a

-

G7

14

14

20

20

J2

28

L2

35

PA6

I/O TT_a

-

J8

15

15

21

21

K1

29

K3

36

PA7

I/O TT_a

-

ADC1_IN4, 
COMP2_INP, 
OPAMP1_VINM/
OPAMP
1_VINP, 
OPAMP5_VINM

ADC2_IN17, 
DAC1_OUT1, 
COMP1_INM

ADC2_IN13, 
DAC1_OUT2, 
COMP2_INM, 
OPAMP2_VINM

ADC2_IN3, 
DAC2_OUT1, 
OPAMP2_VOUT

ADC2_IN4, 
COMP2_INP, 
OPAMP1_VINP, 
OPAMP2_VINP

TIM2_CH4, 
TIM5_CH4, 
SAI1_CK1, 
USART2_RX, 
TIM15_CH2, 
QUADSPI1_CLK, 
LPUART1_RX, 
SAI1_MCLK_A, 
EVENTOUT

TIM3_CH2, 
SPI1_NSS, 
SPI3_NSS/I2S3_WS, 
USART2_CK, 
SAI1_FS_B, 
EVENTOUT

TIM2_CH1, 
TIM2_ETR, 
SPI1_SCK, 
UCPD1_FRSTX, 
EVENTOUT

TIM16_CH1, 
TIM3_CH1, 
TIM8_BKIN, 
SPI1_MISO, 
TIM1_BKIN, 
COMP1_OUT, 
QUADSPI1_BK1_IO3, 
LPUART1_CTS, 
EVENTOUT

TIM17_CH1, 
TIM3_CH2, 
TIM8_CH1N, 
SPI1_MOSI, 
TIM1_CH1N, 
COMP2_OUT, 
QUADSPI1_BK1_IO2, 
UCPD1_FRSTX, 
EVENTOUT

TIM1_ETR, I2C2_SCL, 
USART1_TX, 
QUADSPI1_BK2_IO3, 
EVENTOUT

E6

16

-

22

22

K2

30

L3

37

PC4

I/O FT_fa

-

ADC2_IN5

60/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

H7

-

-

23

23

J3

31

H4

38

PC5

I/O TT_a

-

F6

17

16

24

24 H4

32

J4

39

PB0

I/O TT_a

-

G6

18

17

25

25

K3

33

G5

40

PB1

I/O TT_a

-

J7

19

18

26

26

J4

34

K4

41

PB2

I/O TT_a

-

H6

J6

20

19

20

27

28

27

28

J5

21

21

29

29

K4

K5

-

J5

E5

F5

-

-

-

35

36

37

-

-

-

-

-

-

K5

L4

-

L5

K6

L6

42

43

44

45

46

47

VSSA

VREF+

VREF+

VDDA

VSS

VDD

S

S

S

S

S

S

-

-

-

-

-

-

J5

48

PF11

I/O

FT

H5

49

PF12

I/O

FT

J6

50

PF13

I/O

FT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

H9

J1

-

-

-

-

TIM15_BKIN, 
SAI1_D3, 
TIM1_CH4N, 
USART1_RX, 
HRTIM1_EEV10, 
EVENTOUT

TIM3_CH3, 
TIM8_CH2N, 
TIM1_CH2N, 
QUADSPI1_BK1_IO1, 
HRTIM1_FLT5, 
UCPD1_FRSTX, 
EVENTOUT

TIM3_CH4, 
TIM8_CH3N, 
TIM1_CH3N, 
COMP4_OUT, 
QUADSPI1_BK1_IO0, 
LPUART1_RTS_DE,H
RTIM1_SCOUT, 
EVENTOUT

RTC_OUT2, 
LPTIM1_OUT, 
TIM5_CH1, 
TIM20_CH1, 
I2C3_SMBA, 
QUADSPI1_BK2_IO1, 
HRTIM1_SCIN, 
EVENTOUT

ADC2_IN11, 
OPAMP1_VINM, 
OPAMP2_VINM, 
WKUP5

ADC3_IN12/
ADC1_IN15, 
COMP4_INP, 
OPAMP2_VINP, 
OPAMP3_VINP

ADC3_IN1/
ADC1_IN12, 
COMP1_INP, 
OPAMP3_VOUT, 
OPAMP6_VINM

ADC2_IN12, 
COMP4_INM, 
OPAMP3_VINM

VREFBUF_OUT

VREFBUF_OUT

-

-

-

-

-

-

TIM20_ETR, 
FMC_NE4, 
EVENTOUT

TIM20_CH1, FMC_A6, 
EVENTOUT

TIM20_CH2, 
I2C4_SMBA, FMC_A7, 
EVENTOUT

-

-

-

-

-

-

-

DS12288 Rev 6

61/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

-

-

0
0
1
F
Q
P
L

-

-

-

-

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

H6

51

PF14

I/O FT_f

G6

52

PF15

I/O FT_f

30 G5

38

L7

53

PE7

I/O TT_a

1
8
P
S
C
L
W

-

-

H5

G5

8
4
N
P
F
Q
F
U

-

-

-

-

-

-

-

-

31 H5

39

K7

54

PE8

I/O FT_a

s
e
t
o
N

-

-

-

-

Alternate functions

Additional 
functions

-

-

ADC3_IN4, 
COMP4_INP

ADC345_IN6, 
COMP4_INM

F5

-

-

32 H6

40

J7

55

PE9

I/O FT_a

-

ADC3_IN2

J4

-

-

33

K6

41

H7

56

PE10

I/O FT_a

-

ADC345_IN14

H4

-

-

34

J6

42

L8

57

PE11

I/O FT_a

-

ADC345_IN15

E5

-

-

35 G6

43

K8

58

PE12

I/O FT_a

-

ADC345_IN16

G4

-

-

36

K7

44

J8

59

PE13

I/O FT_a

-

ADC3_IN3

TIM20_CH3, 
I2C4_SCL, FMC_A8, 
EVENTOUT

TIM20_CH4, 
I2C4_SDA, FMC_A9, 
EVENTOUT

TIM1_ETR, FMC_D4, 
SAI1_SD_B, 
EVENTOUT

TIM5_CH3, 
TIM1_CH1N, 
FMC_D5, 
SAI1_SCK_B, 
EVENTOUT

TIM5_CH4, 
TIM1_CH1, FMC_D6, 
SAI1_FS_B, 
EVENTOUT

TIM1_CH2N, 
QUADSPI1_CLK, 
FMC_D7, 
SAI1_MCLK_B, 
EVENTOUT

TIM1_CH2, 
SPI4_NSS, 
QUADSPI1_BK1_NCS
, FMC_D8, 
EVENTOUT

TIM1_CH3N, 
SPI4_SCK, 
QUADSPI1_BK1_IO0, 
FMC_D9, EVENTOUT

TIM1_CH3, 
SPI4_MISO, 
QUADSPI1_BK1_IO1, 
FMC_D10, 
EVENTOUT

TIM1_CH4, 
SPI4_MOSI, 
TIM1_BKIN2, 
QUADSPI1_BK1_IO2, 
FMC_D11, 
EVENTOUT

J3

-

-

37

J7

45

K9

60

PE14

I/O FT_a

-

ADC4_IN1

-

-

-

-

-

-

-

-

-

-

62/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

F4

-

-

-

38 H7

46

L9

61

PE15

I/O FT_a

-

ADC4_IN2

H3

22

22

30

39

J8

47

L10

62

PB10

I/O TT_a

-

J2

J1

-

23

23

24

31

32

40

41

E6

F7

48

49

K10

K11

63

64

VSS

VDD

S

S

-

-

-

-

-

-

H2

24

25

33

42 H8

50

L11

65

PB11

I/O TT_a

-

-

-

TIM1_BKIN, 
TIM1_CH4N, 
USART3_RX, 
QUADSPI1_BK1_IO3, 
FMC_D12, 
EVENTOUT

TIM2_CH3, 
USART3_TX, 
LPUART1_RX, 
QUADSPI1_CLK, 
TIM1_BKIN, 
HRTIM1_FLT3, 
SAI1_SCK_A, 
EVENTOUT

TIM2_CH4, 
USART3_RX, 
LPUART1_TX, 
QUADSPI1_BK1_NCS
, HRTIM1_FLT4, 
EVENTOUT

TIM5_ETR, 
I2C2_SMBA, 
SPI2_NSS/I2S2_WS, 
TIM1_BKIN, 
USART3_CK, 
LPUART1_RTS_DE, 
FDCAN2_RX, 
HRTIM1_CHC1, 
EVENTOUT

SPI2_SCK/I2S2_CK, 
TIM1_CH1N, 
USART3_CTS, 
LPUART1_CTS, 
FDCAN2_TX, 
HRTIM1_CHC2, 
EVENTOUT

TIM15_CH1, 
SPI2_MISO, 
TIM1_CH2N, 
USART3_RTS_DE, 
COMP4_OUT, 
HRTIM1_CHD1, 
EVENTOUT

COMP5_INM, 
OPAMP3_VINM, 
OPAMP4_VINM

ADC12_IN14, 
COMP6_INP, 
OPAMP4_VINP, 
OPAMP6_VOUT

ADC4_IN3/
ADC1_IN11, 
COMP7_INM, 
OPAMP4_VOUT, 
OPAMP6_VINP

ADC3_IN5, 
COMP5_INP, 
OPAMP3_VINP, 
OPAMP4_VINP, 
OPAMP6_VINP

ADC4_IN4/
ADC1_IN5, 
COMP7_INP, 
OPAMP2_VINP, 
OPAMP5_VINP

G3

25

26

34

43

K8

51

J9

66

PB12

I/O TT_a

-

H1

26

27

35

44

J9

52

J11

67

PB13

I/O TT_a

-

G2

27

28

36

45 H9

53

J10

68

PB14

I/O TT_a

-

DS12288 Rev 6

63/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

E4

28

29

37

46

K9

54

H8

69

PB15

I/O TT_a

-

Alternate functions

Additional 
functions

RTC_REFIN, 
TIM15_CH2, 
TIM15_CH1N, 
COMP3_OUT, 
TIM1_CH3N, 
SPI2_MOSI/I2S2_SD, 
HRTIM1_CHD2, 
EVENTOUT

USART3_TX, 
FMC_D13, 
EVENTOUT

USART3_RX, 
FMC_D14, 
EVENTOUT

USART3_CK, 
FMC_D15, 
EVENTOUT

TIM5_ETR, 
I2C4_SMBA, 
USART3_CTS, 
FMC_A16, 
EVENTOUT

ADC4_IN5/
ADC2_IN15, 
COMP6_INM, 
OPAMP5_VINM

ADC4_IN12/
ADC5_IN12, 
OPAMP4_VINM

ADC4_IN13/
ADC5_IN13, 
OPAMP6_VINP

ADC345_IN7, 
COMP6_INM

ADC345_IN8, 
COMP6_INP, 
OPAMP4_VINP

TIM4_CH1, 
USART3_RTS_DE, 
FMC_A17, 
EVENTOUT

ADC345_IN9, 
COMP5_INP, 
OPAMP5_VINP

TIM4_CH2, FMC_A18, 
EVENTOUT

ADC345_IN10, 
COMP5_INM

ADC345_IN11, 
COMP7_INP, 
OPAMP2_VINP

TIM4_CH3, 
FMC_D0, EVENTOUT

TIM4_CH4, 
SPI2_NSS, 
FMC_D1, EVENTOUT

-

-

-

TIM3_CH1, 
HRTIM1_EEV10, 
TIM8_CH1, 
I2S2_MCK, 
COMP6_OUT, 
I2C4_SCL, 
HRTIM1_CHF1, 
EVENTOUT

-

-

-

-

-

-

-

-

-

-

-

47 K10

55

H9

70

PD8

I/O TT_a

48 G8

56 H10

71

PD9

I/O TT_a

49 G7

57 H11

72

PD10

I/O FT_a

-

H10

58

G7

73

PD11

I/O TT_a

-

-

-

J10

59

G8

74

PD12

I/O TT_a

G9

60

G9

75

PD13

I/O FT_a

F8

61 G10

76

PD14

I/O TT_a

G1

F3

F2

E2

-

-

-

-

B1

E1

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

- G10

62

F6

77

PD15

I/O FT_a

COMP7_INM

50

51

E7

63

-

-

64 G11

78

79

VSS

VDD

S

S

-

-

-

-

E3

29

38

52

F9

65

F10

80

PC6

I/O FT_f

64/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

D5

-

-

39

53 F10

66

F11

81

PC7

I/O FT_f

-

F9

82

PG0

I/O

FT

F8

83

PG1

I/O

FT

F7

84

PG2

I/O

FT

TIM20_CH3N, 
SPI1_SCK, FMC_A12, 
EVENTOUT

E11

85

PG3

I/O FT_f

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

E10

86

PG4

I/O FT_f

-

C5

-

-

40

54

E8

67

E9

87

PC8

I/O FT_f

-

-

-

-

-

TIM3_CH2, 
HRTIM1_FLT5, 
TIM8_CH2, 
I2S3_MCK, 
COMP5_OUT, 
I2C4_SDA, 
HRTIM1_CHF2, 
EVENTOUT

TIM20_CH1N, 
FMC_A10, 
EVENTOUT

TIM20_CH2N, 
FMC_A11, 
EVENTOUT

TIM20_BKIN, 
I2C4_SCL, 
SPI1_MISO, 
TIM20_CH4N, 
FMC_A13, 
EVENTOUT

TIM20_BKIN2, 
I2C4_SDA, 
SPI1_MOSI, 
FMC_A14, 
EVENTOUT

TIM3_CH3, 
HRTIM1_CHE1, 
TIM8_CH3, 
TIM20_CH3, 
COMP7_OUT, 
I2C3_SCL, 
EVENTOUT

TIM3_CH4, 
HRTIM1_CHE2, 
TIM8_CH4, I2SCKIN, 
TIM8_BKIN2, 
I2C3_SDA, 
EVENTOUT

-

-

-

-

-

-

-

-

D2

-

-

41

55

E9

68

E8

88

PC9

I/O FT_f

-

DS12288 Rev 6

65/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

D1

30

30

42

56 E10

69

E7

89

PA8

I/O FT_a

-

ADC5_IN1, 
OPAMP5_VOUT

D4

31

31

43

57 D10

70

D8

90

PA9

I/O FT_fda

-

ADC5_IN2, 
UCPD1_DBCC1

D3

32

32

44

58 D9

71

D9

91

PA10

I/O FT_fda

-

UCPD1_DBCC2, 
PVD_IN

MCO, I2C3_SCL, 
I2C2_SDA, 
I2S2_MCK, 
TIM1_CH1, 
USART1_CK, 
COMP7_OUT, 
TIM4_ETR, 
FDCAN3_RX, 
SAI1_CK2, 
HRTIM1_CHA1, 
SAI1_SCK_A, 
EVENTOUT

I2C3_SMBA, 
I2C2_SCL, I2S3_MCK, 
TIM1_CH2, 
USART1_TX, 
OMP5_OUT, 
TIM15_BKIN, 
TIM2_CH3, 
HRTIM1_CHA2, 
SAI1_FS_A, 
EVENTOUT

TIM17_BKIN, 
USB_CRS_SYNC, 
I2C2_SMBA, 
SPI2_MISO, 
TIM1_CH3, 
USART1_RX, 
COMP6_OUT, 
TIM2_CH4, 
TIM8_BKIN, SAI1_D1, 
HRTIM1_CHB1, 
SAI1_SD_A, 
EVENTOUT

SPI2_MOSI/I2S2_SD, 
TIM1_CH1N, 
USART1_CTS, 
COMP1_OUT, 
FDCAN1_RX, 
TIM4_CH1, 
TIM1_CH4, 
TIM1_BKIN2, 
HRTIM1_CHB2, 
EVENTOUT

C2

33

33

45

59 C10

72 D11

92

PA11

I/O FT_u

-

USB_DM

66/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

C1

34

34

46

60 C9

73 D10

93

PA12

I/O FT_u

-

USB_DP

A8

A1

-

35

35

36

47

48

61

62

F6

74 C10

-

75 C11

94

95

VSS

VDD

S

S

-

-

-

-

B2

36

37

49

63 D8

76

B11

96

PA13

I/O FT_f

-

-

-

-

-

-

-

A11

97

PF6

I/O FT_f

-

C3

37

38

50

64 B10

77

B10

98

PA14

I/O FT_f

(5)

A2

38

39

51

65

B9

78

A10

99

PA15

I/O FT_f

(5)

-

-

(5)

TIM16_CH1, I2SCKIN, 
TIM1_CH2N, 
USART1_RTS_DE, 
COMP2_OUT, 
FDCAN1_TX, 
TIM4_CH2, 
TIM1_ETR, 
HRTIM1_FLT1, 
EVENTOUT

SWDIO-JTMS, 
TIM16_CH1N, 
I2C4_SCL, I2C1_SCL, 
IR_OUT, 
USART3_CTS, 
TIM4_CH3, 
SAI1_SD_B, 
EVENTOUT

TIM5_ETR, 
TIM4_CH4, 
SAI1_SD_B, 
I2C2_SCL, TIM5_CH1, 
USART3_RTS, 
QUADSPI1_BK1_IO3, 
EVENTOUT

SWCLK-JTCK, 
LPTIM1_OUT, 
I2C4_SMBA, 
I2C1_SDA, 
TIM8_CH2, 
TIM1_BKIN, 
USART2_TX, 
SAI1_FS_B, 
EVENTOUT

JTDI, TIM2_CH1, 
TIM8_CH1, I2C1_SCL, 
SPI1_NSS, 
SPI3_NSS/I2S3_WS, 
USART2_RX, 
UART4_RTS_DE, 
TIM1_BKIN, 
FDCAN3_TX, 
HRTIM1_FLT2, 
TIM2_ETR, 
EVENTOUT

-

-

-

-

-

-

DS12288 Rev 6

67/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

B3

39

-

52

66 C8

79

C9

100

PC10

I/O

FT

-

TIM8_CH1N, 
UART4_TX, 
SPI3_SCK/I2S3_CK, 
USART3_TX, 
HRTIM1_FLT6, 
EVENTOUT

HRTIM1_EEV2, 
TIM8_CH2N, 
UART4_RX, 
SPI3_MISO, 
USART3_RX, 
I2C3_SDA, 
EVENTOUT

TIM5_CH2, 
HRTIM1_EEV1, 
TIM8_CH3N, 
UART5_TX, 
SPI3_MOSI/I2S3_SD, 
USART3_CK, 
UCPD1_FRSTX, 
EVENTOUT

TIM20_ETR, 
SPI1_NSS, 
LPUART1_CTS, 
FMC_A15, 
EVENTOUT

TIM20_BKIN, 
I2C3_SMBA, 
LPUART1_RTS_DE, 
FMC_INT, EVENTOUT

SAI1_CK1, I2C3_SCL, 
LPUART1_TX, 
FMC_INT, 
SAI1_MCLK_A, 
EVENTOUT

I2C3_SDA, 
LPUART1_RX, 
FMC_NE3, 
EVENTOUT

SPI3_SCK, 
USART1_TX, 
FMC_NCE/FMC_NE2, 
TIM15_CH1N, 
EVENTOUT

TIM8_CH4N, 
FDCAN1_RX, 
FMC_D2, EVENTOUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

C4

40

-

53

67 C7

80

C8

101

PC11

I/O FT_f

-

A3

-

-

54

68 A10

81

D7

102

PC12

I/O

FT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

103

PG5

I/O

FT

-

104

PG6

I/O

FT

-

105

PG7

I/O FT_f

-

106

PG8

I/O FT_f

-

107

PG9

I/O

FT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

B4

69

B8

82

B9

108

PD0

I/O

FT

68/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

 

i

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

1
8
P
S
C
L
W

A4

-

A1

B5

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

70

A9

83

A9

109

PD1

I/O

FT

-

-

-

-

-

-

B8

A8

110

111

VSS

VDD

S

S

-

-

55

71

B7

84

C7

112

PD2

I/O

FT

-

-

C6

85

B7

113

PD3

I/O

FT

-

A8

86

A7

114

PD4

I/O

FT

-

A7

87

E6

115

PD5

I/O

FT

-

A6

88

D6

116

PD6

I/O

FT

-

-

-

-

B6

89

B6

117

PD7

I/O

FT

-

-

-

-

-

-

-

-

-

TIM8_CH4, 
TIM8_BKIN2, 
FDCAN1_TX, 
FMC_D3, EVENTOUT

-

-

TIM3_ETR, 
TIM8_BKIN, 
UART5_RX, 
EVENTOUT

TIM2_CH1/ 
TIM2_ETR, 
USART2_CTS, 
QUADSPI1_BK2_NCS
, FMC_CLK, 
EVENTOUT

TIM2_CH2, 
USART2_RTS_DE, 
QUADSPI1_BK2_IO0, 
FMC_NOE, 
EVENTOUT

USART2_TX, 
QUADSPI1_BK2_IO1, 
FMC_NWE, 
EVENTOUT

TIM2_CH4, SAI1_D1, 
USART2_RX, 
QUADSPI1_BK2_IO2, 
FMC_NWAIT, 
SAI1_SD_A, 
EVENTOUT

TIM2_CH3, 
USART2_CK, 
QUADSPI1_BK2_IO3, 
FMC_NCE/FMC_NE1, 
EVENTOUT

-

-

-

-

-

-

-

-

-

DS12288 Rev 6

69/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

A5

41

40

56

72

A5

90

A6

118

PB3

I/O

FT

(5)

C6

42

41

57

73 C5

91

C6

119

PB4

I/O FT_c

UCPD1_CC2

(5)

(6)

JTDO-TRACESWO, 
TIM2_CH2, 
TIM4_ETR, 
UCPD1_CRS_SYNC, 
TIM8_CH1N, 
SPI1_SCK, 
SPI3_SCK/I2S3_CK, 
USART2_TX, 
TIM3_ETR, 
FDCAN3_RX, 
HRTIM1_SCOUT, 
HRTIM1_EEV9, 
SAI1_SCK_B, 
EVENTOUT

JTRST, TIM16_CH1, 
TIM3_CH1, 
TIM8_CH2N, 
SPI1_MISO, 
SPI3_MISO, 
USART2_RX, 
UART5_RTS_DE, 
TIM17_BKIN, 
FDCAN3_TX, 
HRTIM1_EEV7, 
SAI1_MCLK_B, 
EVENTOUT

TIM16_BKIN, 
TIM3_CH2, 
TIM8_CH3N, 
I2C1_SMBA, 
SPI1_MOSI, 
SPI3_MOSI/I2S3_SD, 
USART2_CK, 
I2C3_SDA, 
FDCAN2_RX, 
TIM17_CH1, 
LPTIM1_IN1, 
SAI1_SD_B, 
HRTIM1_EEV6, 
UART5_CTS, 
EVENTOUT

-

-

A6

43

42

58

74

B5

92

B5

120

PB5

I/O FT_f

-

70/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin description

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

B6

44

43

59

75

A4

93

A5

121

PB6

I/O FT_c

(6)

UCPD1_CC1

TIM16_CH1N, 
TIM4_CH1, 
TIM8_CH1, 
TIM8_ETR, 
USART1_TX, 
COMP4_OUT, 
FDCAN2_TX, 
TIM8_BKIN2, 
LPTIM1_ETR, 
HRTIM1_SCIN, 
HRTIM1_EEV4, 
SAI1_FS_B, 
EVENTOUT

TIM17_CH1N, 
TIM4_CH2, 
I2C4_SDA, I2C1_SDA, 
TIM8_BKIN, 
USART1_RX, 
COMP3_OUT, 
TIM3_CH4, 
LPTIM1_IN2, 
FMC_NL, 
HRTIM1_EEV3, 
UART4_CTS, 
EVENTOUT

TIM16_CH1, 
TIM4_CH3, 
SAI1_CK1, 
I2C1_SCL, 
USART3_RX, 
COMP1_OUT, 
FDCAN1_RX, 
TIM8_CH2, 
TIM1_BKIN, 
HRTIM1_EEV8, 
SAI1_MCLK_A, 
EVENTOUT

TIM17_CH1, 
TIM4_CH4, 
SAI1_D2, 
I2C1_SDA, 
IR_OUT, USART3_TX, 
COMP2_OUT, 
FDCAN1_TX, 
TIM8_CH3, 
TIM1_CH3N, 
HRTIM1_EEV5, 
SAI1_FS_A, 
EVENTOUT

-

-

-

C7

45

44

60

76

B4

94

C5

122

PB7

I/O FT_f

-

B7

46

45

61

77

A3

95

D5

123 PB8-BOOT0 I/O FT_f

(7)

A7

47

46

62

78

A2

96

A4

124

PB9

I/O FT_f

-

DS12288 Rev 6

71/236

79

Pinouts and pin description

STM32G474xB STM32G474xC STM32G474xE

Table 12. STM32G474xB/xC/xE pin definition (continued)

Pin Number

1
8
P
S
C
L
W

8
4
N
P
F
Q
F
U

8
4
P
F
Q
L

4
6
P
F
Q
L

0
8
P
F
Q
L

0
0
1
A
G
B
F
T

0
0
1
F
Q
P
L

1
2
1
A
G
B
F
U

8
2
1
F
Q
P
L

 

e
m
a
n
n
P

i

 

 

 
r
e
t
f
a
n
o
i
t
c
n
u
f
(

)
1
(

)
t
e
s
e
r

e
p
y
t
 
n
P

i

e
r
u
t
c
u
r
t
s
O

 

/
I

s
e
t
o
N

Alternate functions

Additional 
functions

-

-

-

-

-

C4

97

B4

125

PE0

I/O

FT

-

TIM4_ETR, 
TIM20_CH4N, 
TIM16_CH1, 
TIM20_ETR, 
USART1_TX, 
FMC_NBL0, 
EVENTOUT

TIM17_CH1, 
TIM20_CH4, 
USART1_RX, 
FMC_NBL1, 
EVENTOUT

-

-

-

-

-

-

-

-

-

-

-

-

B3

98

C4

126

PE1

I/O

FT

-

-

-

-

A9

48

47

48

63

64

79

80

-

-

99

B3

127

100

A3

128

VSS

VDD

S

S

-

-

1. Function availability depends on the chosen device.

2. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), 

the use of GPIOs PC13 to PC15 in output mode is limited:  
- The speed should not exceed 2 MHz with a maximum load of 30 pF  
- These GPIOs must not be used as current sources (e.g. to drive an LED).

3.

 After a backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of 
the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup 
domain and RTC register descriptions in the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit 
MCUs”.

4. PG10-NRST pin is FT tolerant if it is configured as PG10 GPIO by option bytes except for the startup time until option bytes 

are loaded.

5. After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 

pins and the internal pull-down on PA14 pin are activated. 

6. After reset, a pull-down resistor (Rd = 5.1kΩ from UCPD peripheral) can be activated on PB6, PB4 (UCPD1_CC1, 

UCPD1_CC2). The pull-down on PB6 (UCPD1_CC1) is activated by high level on PA9 (UCPD1_DBCC1). The pull-down on 
PB4 (UCPD1_CC2) is activated by high level on PA10 (UCPD1_DBCC2). This pull-down control (dead battery support on 
UCPD peripheral) can be disabled by setting bit UCPD1_DBDIS=1 in the PWR_CR3 register. PB4, PB6 have UCPD_CC 
functionality  which implements an internal pull-down resistor (5.1kΩ) which is controlled by the voltage on the UCPD_DBCC 
pin (PA10, PA9). A high level on the UCPD_DBCC pin activates the pull-down on the UCPD_CC pin. The pull-down effect on 
the CC lines can be removed by using the bit UCPD1_DBDIS =1 (USB Type-C and power delivery dead battery disable) in 
the PWR_CR3 register.

7.

 It is recommended to set PB8 in another mode than analog mode after startup to limit consumption if the pin is left 
unconnected.

72/236

DS12288 Rev 6

4.11 

Alternate functions

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Table 13. Alternate function 

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

TIM2_CH1

TIM5_CH1

RTC_
REFIN

TIM2_CH2

TIM5_CH2

TIM2_CH3

TIM5_CH3

USART2_
CTS

COMP1
_OUT

TIM8_ETR

TIM8_
BKIN

TIM15_
CH1N

USART2_
TX

COMP2
_OUT

TIM15_
CH1

QUADSPI1_
BK1_NCS

LPUART1_TX

UCPD1_
FRSTX

EVENT
OUT

-

-

-

-

TIM2_CH4

TIM5_CH4

SAI1_CK1

USART2_
RX

TIM15_
CH2

QUADSPI1_
CLK

LPUART1_RX

SAI1_MCLK_
A

TIM3_CH2

SPI1_NSS

SPI3_NSS/
I2S3_WS

USART2_
CK

SAI1_FS_B

TIM2_CH1

TIM2_ETR

SPI1_SCK

TIM16_CH1

TIM3_CH1

SPI1_MISO

TIM1_BKIN

TIM17_CH1

TIM3_CH2

SPI1_MOSI

TIM1_
CH1N

QUADSPI1_
BK1_IO3

QUADSPI1_
BK1_IO2

LPUART1_
CTS

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

SPI2_MOSI/
I2S2_SD

I2SCKIN

TIM1_
CH1N

TIM1_
CH2N

TIM1_
BKIN

-

-

-

-

-

-

-

-

TIM8_
BKIN

TIM8_
CH1N

I2C2_
SDA

I2C2_
SCL

I2C2_
SMBA

I2C1_
SCL

I2C1_
SDA

I2C1_
SCL

USART2_
RTS_DE

-

-

-

USART1_
CK

USART1_
TX

USART1_
RX

USART3_
CTS

USART2_
TX

-

-

-

-

-

-

COMP1
_OUT

COMP2_
OUT

COMP7
_OUT

COMP5
_OUT

COMP6
_OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM8_
BKIN

TIM1_
CH4

TIM1_
ETR

FDCAN3
_
TX

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

USART1_
CTS

COMP1
_OUT

FDCAN1
_RX

TIM4_CH1

TIM1_BKIN2

USART1_
RTS_DE

COMP2
_OUT

FDCAN1
_TX

TIM4_CH2

TIM16_CH1N

I2C4_SCL

IR_OUT

-

TIM4_CH3

LPTIM1_OUT

I2C4_SMBA

TIM8_CH2

-

-

-

-

-

TIM16_CH1

SWDIO-
JTMS

SWCLK-
JTCK

PA8

MCO

I2C3_SCL

I2S2_MCK

TIM1_CH1

TIM4_ETR

SAI1_CK2

FDCAN3
_RX

HRTIM1_
CHA1

SAI1_SC
K_A

EVENT
OUT

I2C3_SMBA

I2S3_MCK

TIM1_CH2

TIM15_
BKIN

TIM2_CH3

TIM17_BKIN

SPI2_MISO

TIM1_CH3

TIM2_CH4

SAI1_D1

USB_
CRS_SYNC

UART4/5/
SAI1/TIM
2/15/
UCPD1

EVENT

TIM2_
ETR

EVENT
OUT

-

-

-

-

-

-

UCPD1_
FRSTX

EVENT
OUT

UCPD1_
FRSTX

EVENT
OUT

HRTIM1_
CHA2

SAI1_FS
_A

EVENT
OUT

HRTIM1_
CHB1

SAI1_SD
_A

EVENT
OUT

-

-

-

-

-

-

-

-

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

HRTIM1_
CHB2

HRTIM1_
FLT1

SAI1_SD_B

SAI1_FS_B

-

-

-

-

-

-

-

-

-

-

-

PA0

PA1

PA2

PA3

PA4

PA5

PA6

PA7

PA9

PA10

PA11

PA12

PA13

PA14

A

 
t
r
o
P

PA15

JTDI

TIM2_CH1

TIM8_CH1

SPI1_NSS

SPI3_NSS/
I2S3_WS

USART2_
RX

UART4
_RTS_DE

TIM1_
BKIN

HRTIM1_
FLT2

TIM2_
ETR

EVENT
OUT

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

 

i

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

i

 

D
S
1
2
2
8
8
 
R
e
v
 
6

/

7
3
2
3
6

/

7
4
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

PB0

PB1

PB5

PB6

PB7

PB8

PB9

PB10

PB11

PB12

PB13

PB14

B

 
t
r
o
P

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Table 13. Alternate function (continued)

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

EVENT

TIM3_CH3

TIM3_CH4

PB2

RTC_OUT2

LPTIM1_OUT

TIM5_CH1

TIM20_CH1

PB3

JTDO-
TRACESWO

TIM2_CH2

TIM4_ETR

USB_CRS_
SYNC

SPI1_SCK

SPI3_SCK/
I2S3_CK

USART2_
TX

PB4

JTRST

TIM16_CH1

TIM3_CH1

SPI1_MISO

SPI3_MISO

USART2_
RX

UART5_
RTS_DE

TIM1_
CH2N

TIM1_
CH3N

-

-

-

COMP4_
OUT

-

-

-

QUADSPI1_
BK1_IO1

QUADSPI1_
BK1_IO0

QUADSPI1_
BK2_IO1

TIM3_ETR

TIM17_BKIN

HRTIM1_
FLT5

UCPD1_
FRSTX

EVENT
OUT

LPUART1_
RTS_DE

HRTIM1_
SCOUT

HRTIM1_
SCIN

EVENT
OUT

EVENT
OUT

HRTIM1_
SCOUT

HRTIM1_
EEV9

SAI1_
SCK_B

EVENT
OUT

TIM16_BKIN

TIM3_CH2

TIM8_CH3N

SPI1_MOSI

I2C3_SDA

TIM17_CH1

SAI1_SD_B

SPI3_MOSI
/I2S3_SD

USART2_
CK

FDCAN2
_RX

TIM16_CH1N

TIM4_CH1

-

TIM8_CH1

TIM8_ETR

TIM8_BKIN2

HRTIM1_SCIN

TIM17_CH1N

TIM4_CH2

I2C4_SDA

TIM8_BKIN

TIM3_CH4

FMC_NL

TIM16_CH1

TIM4_CH3

SAI1_CK1

TIM17_CH1

TIM4_CH4

SAI1_D2

USART3_
RX

COMP1_
OUT

FDCAN1
_RX

TIM8_CH2

TIM1_BKIN

IR_OUT

USART3_
TX

COMP2_
OUT

FDCAN1
_TX

TIM8_CH3

TIM1_CH3N

USART1_
TX

COMP4_
OUT

FDCAN2
_TX

USART1_
RX

COMP3_
OUT

TIM2_CH3

TIM2_CH4

TIM15_CH1

-

-

-

-

TIM5_ETR

I2C2_
SMBA

SPI2_NSS/
I2S2_WS

TIM1_BKIN

USART3_
CK

LPUART1_
RTS_DE

FDCAN2
_RX

SPI2_SCK/
I2S2_CK

SPI2_MISO

TIM1_
CH1N

TIM1_
CH2N

USART3_
CTS

LPUART1_
CTS

FDCAN2
_TX

USART3_
RTS_DE

COMP4_
OUT

-

-

-

-

PB15

RTC_REFIN

TIM15_CH2

TIM15_CH1N

COMP3_OUT

-

-

TIM1_
CH3N

SPI2_MOSI/
I2S2_SD

USART3_
TX

LPUART1_
RX

USART3_
RX

LPUART1_
TX

QUADSPI1_
CLK

QUADSPI1_
BK1_NCS

TIM1_BKIN

HRTIM1_
FLT3

SAI1_SC
K_A

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

FDCAN3
_RX

FDCAN3
_TX

LPTIM1_
IN1

LPTIM1_
ETR

LPTIM1_
IN2

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

HRTIM1_
EEV7

SAI1_
MCLK_B

EVENT
OUT

HRTIM1_
EEV6

UART5_
CTS

EVENT
OUT

HRTIM1_
EEV4

SAI1_FS
_B

EVENT
OUT

HRTIM1_
EEV3

UART4_
CTS

EVENT
OUT

HRTIM1_
EEV8

SAI1_
MCLK_A

EVENT
OUT

HRTIM1_
EEV5

SAI1_FS
_A

EVENT
OUT

HRTIM1_
FLT4

HRTIM1_
CHC1

HRTIM1_
CHC2

HRTIM1_
CHD1

HRTIM1_
CHD2

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM8_
CH2N

TIM8_
CH3N

I2C3_
SMBA

TIM8_
CH1N

TIM8_
CH2N

I2C1_
SMBA

I2C1_
SDA

I2C1_
SCL

I2C1_
SDA

-

-

-

-

-

-

-

-

-

-

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

 

i

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Table 13. Alternate function (continued)

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

LPUART1_
RX

LPUART1_
TX

QUADSPI1_
BK2_IO0

QUADSPI1_
BK2_IO1

QUADSPI1_
BK2_IO2

QUADSPI1_
BK2_IO3

C

 
t
r
o
P

PC0

PC1

PC2

PC3

PC4

PC5

PC6

PC7

PC8

PC9

PC10

PC11

PC12

PC13

PC14

PC15

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

LPTIM1_IN2

TIM1_CH3

COMP3_OUT

TIM20_CH2

LPTIM1_IN1

TIM1_CH1

LPTIM1_OUT

TIM1_CH2

LPTIM1_ETR

TIM1_CH4

SAI1_D1

TIM1_ETR

TIM15_BKIN

SAI1_D3

-

-

-

-

-

-

-

I2C2_
SCL

TIM8_
CH1

TIM8_
CH2

TIM8_
CH3

TIM8_
CH4

TIM8_
CH1N

TIM8_
CH2N

TIM8_
CH3N

TIM1_
CH1N

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM1_
BKIN2

TIM1_
CH4N

TIM8_
BKIN2

TIM8_
CH4N

USART1_
TX

USART1_
RX

COMP6_
OUT

COMP5_
OUT

COMP7_
OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM3_CH1

HRTIM1_EEV10

I2S2_MCK

I2C4_SCL

TIM3_CH2

HRTIM1_FLT5

I2S3_MCK

I2C4_SDA

TIM3_CH3

HRTIM1_CHE1

TIM20_CH3

I2C3_SCL

TIM3_CH4

HRTIM1_CHE2

I2SCKIN

-

I2C3_SDA

HRTIM1_EEV2

UART4_RX

SPI3_MISO

I2C3_SDA

UART4_TX

SPI3_SCK/
I2S3_CK

USART3_
TX

USART3_
RX

SPI3_MOSI
/I2S3_SD

USART3_
CK

TIM5_CH2

HRTIM1_EEV1

UART5_TX

-

-

-

-

-

TIM1_BKIN

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

D
S
1
2
2
8
8
 
R
e
v
 
6

/

7
5
2
3
6

EVENT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

SAI1_SD_A

SAI1_SD_A

HRTIM1_
EEV10

HRTIM1_
CHF1

HRTIM1_
CHF2

HRTIM1_
FLT6

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

UCPD1_
FRSTX

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

i

 

/

7
6
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

Table 13. Alternate function (continued)

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

D

 
t
r
o
P

PD0

PD1

PD2

PD3

PD4

PD5

PD6

PD7

PD8

PD9

PD10

PD11

PD12

PD13

PD14

PD15

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM2_CH4

SAI1_D1

TIM2_CH3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM3_ETR

TIM2_CH1/
TIM2_ETR

TIM2_CH2

TIM4_CH1

TIM4_CH2

TIM4_CH3

TIM4_CH4

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM8_
CH4N

TIM8_
BKIN2

TIM8_
CH4

TIM8_
BKIN

UART5_RX

FDCAN1
_RX

FDCAN1
_TX

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

USART2_
CTS

USART2_
RTS_DE

USART2_
TX

USART2_
RX

USART2_
CK

USART3_
TX

USART3_
RX

USART3_
CK

USART3_
CTS

USART3_
RTS_DE

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

SPI2_NSS

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

FMC_NWAIT

SAI1_SD_A

QUADSPI1
_BK2_NCS

QUADSPI1_
BK2_IO0

QUADSPI1_
BK2_IO1

QUADSPI1_
BK2_IO2

QUADSPI1_
BK2_IO3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

FMC_D2

FMC_D3

-

FMC_CLK

FMC_NOE

FMC_NWE

FMC_NCE/
FMC_NE1

FMC_D13

FMC_D14

FMC_D15

FMC_A16

FMC_A17

FMC_A18

FMC_D0

FMC_D1

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM5_ETR

I2C4_
SMBA

EVENT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

 

i

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Table 13. Alternate function (continued)

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

TIM4_ETR

TIM20_CH4N

TIM16_
CH1

TIM17_
CH1

TIM20_ETR

TIM20_CH4

USART1_
TX

USART1_
RX

FDCAN1
_RXFD

PE2

TRACECK

TIM3_CH1

SAI1_CK1

SPI4_SCK

TIM20_CH1

PE3

TRACED0

TIM3_CH2

SPI4_NSS

TIM20_CH2

PE4

TRACED1

TIM3_CH3

SAI1_D2

SPI4_NSS

PE5

TRACED2

TIM3_CH4

SAI1_CK2

SPI4_MISO

PE6

TRACED3

SAI1_D1

SPI4_MOSI

E

 
t
r
o
P

PE0

PE1

PE7

PE8

PE9

PE10

PE11

PE12

PE13

PE14

PE15

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM1_ETR

TIM5_CH3

TIM1_CH1N

TIM5_CH4

TIM1_CH1

-

-

TIM1_CH2N

TIM1_CH2

TIM1_CH3N

TIM1_CH3

TIM1_CH4

TIM1_BKIN

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM20_
CH1N

TIM20_
CH2N

TIM20_
CH3N

-

-

-

-

-

-

-

SPI4_NSS

SPI4_SCK

SPI4_MISO

SPI4_MOSI

TIM1_
BKIN2

TIM1_
CH4N

USART3_
RX

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

QUADSPI1_
CLK

QUADSPI1_
BK1_NCS

QUADSPI1_
BK1_IO0

QUADSPI1_
BK1_IO1

QUADSPI1_
BK1_IO2

QUADSPI1_
BK1_IO3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

FMC_NBL0

FMC_NBL1

FMC_A23

SAI1_MCLK_
A

FMC_A19

SAI1_SD_B

FMC_A20

SAI1_FS_A

FMC_A21

SAI1_SCK_A

FMC_A22

SAI1_SD_A

FMC_D4

SAI1_SD_B

FMC_D5

SAI1_SCK_B

FMC_D6

SAI1_FS_B

SAI1_MCLK_
B

FMC_D7

FMC_D8

FMC_D9

FMC_D10

FMC_D11

FMC_D12

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

EVENT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

 

i

D
S
1
2
2
8
8
 
R
e
v
 
6

/

7
7
2
3
6

/

7
8
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Table 13. Alternate function (continued)

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

SPI2_SCK/
I2S2_CK

I2C2_
SDA

SPI2_NSS/
I2S2_WS

TIM1_
CH3N

F

 
t
r
o
P

PF0

PF1

PF2

PF3

PF4

PF5

PF6

PF7

PF8

PF9

PF10

PF11

PF12

PF13

PF14

PF15

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

COMP1_OUT

TIM20_CH1N

TIM5_ETR

TIM4_CH4

SAI1_SD_B

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

TIM20_CH3

TIM20_CH4

TIM20_CH2N

TIM20_BKIN

TIM20_BKIN2

TIM20_ETR

TIM20_CH1

TIM20_CH2

TIM20_CH3

TIM20_CH4

-

-

-

-

-

-

-

-

-

-

-

-

I2C2_
SMBA

I2C3_
SCL

I2C3_
SDA

I2C2_
SCL

-

-

-

-

-

-

-

-

I2C4_
SMBA

I2C4_
SCL

I2C4_
SDA

-

-

-

-

-

-

-

-

-

-

-

-

TIM5_CH1

USART3_
RTS

TIM5_CH2

TIM5_CH3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

QUADSPI1_
BK1_IO3

QUADSPI1_
BK1_IO2

QUADSPI1_
BK1_IO0

QUADSPI1_
BK1_IO1

QUADSPI1_
CLK

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

FMC_A2

FMC_A3

FMC_A4

FMC_A5

FMC_NE4

FMC_A6

FMC_A7

FMC_A8

FMC_A9

-

-

-

-

-

-

-

-

-

-

-

-

FMC_A1

SAI1_MCLK_
B

FMC_A24

SAI1_SCK_B

-

-

-

-

-

-

-

-

-

-

-

TIM20_BKIN

TIM15_CH1

SPI2_SCK

TIM5_CH4

FMC_A25

SAI1_FS_B

TIM20_BKIN2

TIM15_CH2

SPI2_SCK

FMC_A0

SAI1_D3

EVENT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

i

 

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Table 13. Alternate function (continued)

AF0

AF1

AF2

AF3

AF4

AF5

AF6

AF7

AF8

AF9

AF10

AF11

AF12

AF13

AF14

AF15

Port

I2C4/
SYS_AF

LPTIM1/
TIM2/5/
15/16/17

I2C1/3/
TIM1/2/3/4/5/8/
20/15/
COMP1

QUADSPI1/
I2C3/4/SAI1/US
B/HRTIM1/
TIM8/20/15/
COMP3

I2C1/2/3/
4/TIM1/8/
16/17

QUADSPI1
/SPI1/2/3/4/
I2S2/3/I2C4/
UART4/5/
TIM8/
Infrared

QUADSPI1/
SPI2/3/I2S2
/3/TIM1/5/8/
20/Infrared

USART1/2/3
/FDCAN/CO
MP7/5/6

I2C3/4/UAR
T4/5/LPUA
RT1/COMP
1/2/7/4/5/6/
3

FDCAN/T
IM1/8/15/
FDCAN1/
2

QUADSPI1/
TIM2/3/4/8/1
7

LPTIM1/
TIM1/8/F
DCAN1/3

FMC/LPUART1
/SAI1/HRTIM1/
TIM1

SAI1SAI1/HR
TIM1/OPAMP
2

UART4/5/
SAI1/TIM
2/15/
UCPD1

PG0

PG1

PG2

PG3

PG4

PG5

PG6

PG7

PG8

PG9

G

 
t
r
o
P

-

-

-

-

-

-

-

-

-

-

PG10

MCO

-

-

-

-

-

-

-

-

-

-

-

TIM20_CH1N

TIM20_CH2N

TIM20_CH3N

TIM20_BKIN

TIM20_BKIN2

TIM20_ETR

TIM20_BKIN

-

-

-

-

-

-

-

-

-

-

-

-

-

-

SPI1_SCK

SPI1_MISO

TIM20_
CH4N

SPI1_MOSI

SPI1_NSS

-

-

-

-

-

-

I2C4_
SCL

I2C4_
SDA

I2C3_
SMBA

I2C3_
SCL

I2C3_
SDA

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

LPUART1_
CTS

LPUART1_
RTS_DE

LPUART1_
TX

LPUART1_
RX

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

FMC_A10

FMC_A11

FMC_A12

FMC_A13

FMC_A14

FMC_A15

FMC_INT

FMC_NE3

FMC_NCE/
FMC_NE2

-

-

-

-

-

-

-

-

-

-

-

SAI1_CK1

FMC_INT

SAI1_MCLK_
A

SPI3_SCK

USART1_TX

TIM15_
CH1N

EVENT
OUT

EVENT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

EVENT
OUT

-

-

-

-

-

-

-

-

-

-

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

i

 

P
n
o
u
t
s
 
a
n
d
p
n
d
e
s
c
r
i
p
t
i
o
n

 

i

D
S
1
2
2
8
8
 
R
e
v
 
6

/

7
9
2
3
6

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5 

Electrical characteristics

5.1 

Parameter conditions

Unless otherwise specified, all voltages are referenced to VSS.

5.1.1 

Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst 
conditions of ambient temperature, supply voltage and frequencies by tests in production on 
100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by 
the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics 
are indicated in the table footnotes and are not tested in production. Based on 
characterization, the minimum and maximum values refer to sample tests and represent the 
mean value plus or minus three times the standard deviation (mean ±3σ).

5.1.2 

Typical values

Unless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3 V. They 
are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from 
a standard diffusion lot over the full temperature range, where 95% of the devices have an 
error less than or equal to the value indicated (mean ±2σ).

5.1.3 

Typical curves

5.1.4 

Loading capacitor

5.1.5 

Pin input voltage

Unless otherwise specified, all typical curves are given only as design guidelines and are 
not tested.

The loading conditions used for pin parameter measurement are shown in Figure 14.

The input voltage measurement on a pin of the device is described in Figure 15.

          

Figure 14. Pin loading conditions

Figure 15. Pin input voltage

MCU pin

MCU pin

C = 50 pF

VIN

MS19210V1

MS19211V1

80/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.1.6 

Power supply scheme

Figure 16. Power supply scheme

VBAT

1.55 – 3.6 V

VDD

n x VDD

n x 100 nF

+1 x 4.7 μF

GPIOs

n x VSS

Backup circuitry
(LSE, RTC,
Backup registers)

VCORE

r
e
t
f
i
h
s
 
l
e
v
e
L

IO
logic

Kernel logic
(CPU, Digital
& Memories)

Power switch

Regulator

VDDIO

OUT

IN

VDDA

VDDA

VREF

10 nF
+1 μF

100 nF +1 μF

VSSA

VREF+

VREF+

VREF-

ADCs/
DACs/
OPAMPs/
COMPs/
VREFBUF

Reset block
Temp. sensor
PLL, HSI16, HSI48

Standby circuitry
(Wakeup logic, 
IWDG)

Caution:

Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled with filtering ceramic 
capacitors as shown above. These capacitors must be placed as close as possible to, or 
below, the appropriate pins on the underside of the PCB to ensure the good functionality of 
the device.

MS60206V1

DS12288 Rev 6

81/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.1.7 

Current consumption measurement

Figure 17. Current consumption measurement

IDD_VBAT

VBAT

IDD

VDD

IDDA

VDDA

The IDD_ALL parameters given in Table 21 to Table 25 represent the total MCU consumption 
including the current supplying VDD, VDDA and VBAT.

MS60200V1

5.2 

Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 14: Voltage characteristics, 
Table 15: Current characteristics and Table 16: Thermal characteristics may cause 
permanent damage to the device. These are stress ratings only and functional operation of 
the device at these conditions is not implied. Exposure to maximum rating conditions for 
extended periods may affect device reliability. Exposure to maximum rating conditions for 
extended periods may affect device reliability. Device mission profile (application conditions) 
is compliant with JEDEC JESD47 qualification standard, extended mission profiles are 
available on demand.

Table 14. Voltage characteristics(1) 

Ratings

Max

Unit

          

Symbol

VDD - VSS

External main supply voltage (including VDD, 
VDDA, VBAT and VREF+)

Input voltage on FT_xxx pins except FT_c pins

(2)

VIN

Input voltage on FT_c pins

Input voltage on TT_xx pins

Input voltage on any other pins

Min

-0.3

VSS-0.3

VSS-0.3

VSS-0.3

VSS-0.3

min (VDD, VDDA) 
+ 4.0(3)(4)

V

|∆VDDx|

Variations between different VDDX power pins of 
the same domain

|VSSx-VSS| Variations between all the different ground pins(5)
VREF+-VDDA Allowed voltage difference for VREF+ > VDDA

-

-

-

mV

V

1. All main power (VDD, VDDA, VBAT) and ground (VSS, VSSA) pins must always be connected to the external 

power supply, in the permitted range.

4.0

5.5

4.0

4.0

50

50

0.4

82/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

definition table.

5.

Include VREF- pin.

          

Symbol

2. VIN maximum must always be respected. Refer to Table 15: Current characteristics for the maximum 

allowed injected current values.

3. This formula has to be applied only on the power supplies related to the IO structure described in the pin 

4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

Table 15. Current characteristics 

Ratings

Max

Unit

150

150

100

100

20

20

20

100

100

-5/0(4)

±25

∑IVDD

Total current into sum of all VDD  power lines (source)(1)
Total current out of sum of all VSS  ground lines (sink)(1)
∑IVSS
IVDD(PIN) Maximum current into each VDD  power pin (source)(1)
IVSS(PIN) Maximum current out of each VSS  ground pin (sink)(1)

Output current sunk by any I/O and control pin except FT_f

IIO(PIN)

Output current sunk by any FT_f pin

mA

Output current sourced by any I/O and control pin

∑IIO(PIN)

Total output current sunk by sum of all I/Os and control pins(2)
Total output current sourced by sum of all I/Os and control pins(2)

(3)

IINJ(PIN)
Injected current on FT_xxx, TT_xx, NRST pins
∑|IINJ(PIN)| Total injected current (sum of all I/Os and control pins)(5)

1. All main power (VDD, VDDA, VBAT) and ground (VSS, VSSA) pins must always be connected to the external 

power supplies, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output 

current must not be sunk/sourced between two consecutive power supply pins referring to high pin count 
LQFP packages.

3. Positive injection (when VIN > VDD) is not possible on these I/Os and does not occur for input voltages 

lower than the specified maximum value.

4. A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 14: 

Voltage characteristics for the minimum allowed input voltage values. 

5. When several inputs are submitted to a current injection, the maximum ∑|IINJ(PIN)| is the absolute sum of 

the negative injected currents (instantaneous values).

          

Table 16. Thermal characteristics 

Symbol

TSTG

TJ

Ratings

Storage temperature range

Maximum junction temperature

 Value

–65 to +150

150

Unit

°C

°C

DS12288 Rev 6

83/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3 

Operating conditions

5.3.1 

General operating conditions

          

Table 17. General operating conditions 

Symbol

Parameter

 Conditions

fHCLK

fPCLK1

fPCLK2

Internal AHB clock frequency

Internal APB1 clock frequency

Internal APB2 clock frequency

VDD

Standard operating voltage

VDDA

Analog supply voltage

-

-

-

-

-

ADC or COMP used

DAC 1 MSPS or DAC 15 MSPS

OPAMP used

VREFBUF used

ADC, DAC, OPAMP, COMP, 
VREFBUF not used

1.71(1)

Min

0 

0 

0 

1.62

1.71

2.0

2.4

0

1.55

-0.3

-0.3

VBAT

Backup operating voltage

VIN

I/O input voltage

TT_xx

FT_c

PD

Power dissipation

VDD+0.3

MIN(MIN(VDD, 
VDDA)+3.6 V, 
5.5 V)(2)(3)

All I/O except TT_xx and FT_c

-0.3

See Section 6.10: Thermal characteristics for application 
appropriate thermal resistance and package. 
Power dissipation is then calculated according ambient 
temperature (TA) and maximum junction temperature (TJ) and 
selected thermal resistance.

TA 

Ambient temperature for the 
suffix 6 version

Ambient temperature for the 
suffix 3 version

Maximum power dissipation 

Low-power dissipation(4)

Maximum power dissipation 

Low-power dissipation(4)

TJ 

Junction temperature range

Suffix 6 version

Suffix 3 version

-40

-40

-40

-40

-40

-40

Max

170

170

170

3.6

3.6

3.6

3.6

3.6

5

85

105

125

130

105

130

Unit

MHz

V

V

V

V

mW

°C

°C

1. When RESET is released functionality is guaranteed down to VBOR0 Min.
2. This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. 

Maximum I/O input voltage is the smallest value between MIN(VDD, VDDA)+3.6 V and 5.5V.

3. For operation with voltage higher than Min (VDD, VDDA) +0.3 V, the internal Pull-up and Pull-Down resistors must be 

disabled.

4.

In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 6.10: 
Thermal characteristics).

84/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.2 

Operating conditions at power-up / power-down

The parameters given in Table 18 are derived from tests performed under the ambient 
temperature condition summarized in Table 17.

          

Table 18. Operating conditions at power-up / power-down 

Symbol

Parameter

Conditions

Min

Max

Unit

tVDD

tVDDA

VDD rise time rate

VDD fall time rate

VDDA rise time rate

VDDA fall time rate

-

-

0

10

0

10

∞

∞

∞

∞

µs/V

µs/V

5.3.3 

Embedded reset and power control block characteristics

The parameters given in Table 19 are derived from tests performed under the ambient 
temperature conditions summarized in Table 17: General operating conditions.

          

Table 19. Embedded reset and power control block characteristics 

Symbol

Parameter

Conditions(1)

Min

Typ

Max

Unit

tRSTTEMPO

(2) Reset temporization after 

BOR0 is detected

VBOR0

(2)

Brown-out reset threshold 0

VBOR1

Brown-out reset threshold 1

VBOR2

Brown-out reset threshold 2

VBOR3

Brown-out reset threshold 3

VBOR4

Brown-out reset threshold 4

VPVD0

Programmable voltage 
detector threshold 0

VPVD1

PVD threshold 1

VPVD2

PVD threshold 2

VPVD3

PVD threshold 3

VDD rising

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

-

250

400

μs

1.62

1.6

2.06

1.96

2.26

2.16

2.56

2.47

2.85

2.76

2.1

2

2.26

2.15

2.41

2.31

2.56

2.47

1.66

1.64

2.1

2

2.31

2.20

2.61

2.52

2.90

2.81

2.15

2.05

2.31

2.20

2.46

2.36

2.61

2.52

1.7

1.69

2.14

2.04

2.35

2.24

2.66

2.57

2.95

2.86

2.19

2.1

2.36

2.25

2.51

2.41

2.66

2.57

V

V

V

V

V

V

V

V

V

DS12288 Rev 6

85/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 19. Embedded reset and power control block characteristics (continued)

Symbol

Parameter

Conditions(1)

Typ

Max

Unit

VPVD4

PVD threshold 4

VPVD5

PVD threshold 5

VPVD6

PVD threshold 6

Vhyst_BORH0 Hysteresis voltage of BORH0

Vhyst_BOR_PVD

Hysteresis voltage of BORH 
(except BORH0) and PVD

IDD 
(BOR_PVD)(2)

BOR(3) (except BOR0) and 
PVD consumption from VDD

Rising edge

Falling edge

Rising edge

Falling edge

Rising edge

Falling edge

Hysteresis in 
continuous 
mode

Hysteresis in 
other mode

-

-

-

-

-

Min

2.69

2.59

2.85

2.75

2.92

2.84

-

-

-

-

-

-

-

2.74

2.64

2.91

2.81

2.98

2.90

20

30

100

1.65

1.64

1.82

1.81

10

10

2

2.79

2.69

2.96

2.86

3.04

2.96

1.69

1.68

1.86

1.85

-

-

-

-

-

-

V

V

V

mV

mV

V

V

mV

mV

µA

1.1

1.6

µA

VPVM1

VPVM2

VDDA peripheral voltage 
monitoring (COMP/ADC)

VDDA peripheral voltage 
monitoring (OPAMP/DAC)

Rising edge

Falling edge

Rising edge

Falling edge

1.61

1.6

1.78

1.77

Vhyst_PVM1

Vhyst_PVM2

PVM1 hysteresis

PVM2 hysteresis

IDD 
(PVM1/PVM2)
(2)

PVM1 and PVM2 
consumption from VDD

sleep modes.

2. Guaranteed by design.

current characteristics tables.

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power 

3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply 

86/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.4 

Embedded voltage reference

The parameters given in Table 20 are derived from tests performed under the ambient 
temperature and supply voltage conditions summarized in Table 17: General operating 
conditions.

           

Table 20. Embedded internal voltage reference 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VREFINT

Internal reference 
voltage

–40 °C < TA < +130 °C 1.182 1.212

1.232

V

ADC sampling time 
when reading the 
internal reference 
voltage

Start time of reference 
voltage buffer when 
ADC is enable

VREFINT buffer 
consumption from VDD 
when converted by 
ADC

Internal reference 
voltage spread over 
the temperature range

Average temperature 
coefficient

tS_vrefint 

(1)

tstart_vrefint

 
IDD(VREFINTBUF)

∆VREFINT

TCoeff

ACoeff

VDDCoeff

4(2)

-

µs

-

8

12(2)

µs

12.5

20(2)

µA

-

-

-

-

-

-

-

-

-

-

VDD = 3 V

5

7.5(2)

mV

–40°C < TA < +130°C

30

50(2)

ppm/°C

Long term stability

1000 hours, T = 25°C

300

1000(2)

ppm

Average voltage 
coefficient

3.0 V < VDD < 3.6 V

250

1200(2) ppm/V

VREFINT_DIV1

1/4 reference voltage

VREFINT_DIV2

1/2 reference voltage

VREFINT_DIV3

3/4 reference voltage

24

49

74

25

50

75

26

51

76

% 
VREFINT

1. The shortest sampling time is determined in the application by multiple iterations.

2. Guaranteed by design.

DS12288 Rev 6

87/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 18. VREFINT versus temperature 

V

1.235

1.23

1.225

1.22

1.215

1.21

1.205

1.2

1.195

1.19

1.185

-40

-20

0

40

60

80

100

120

°C

20

Mean

Min

Max

MSv40169V2

5.3.5 

Supply current characteristics

The current consumption is a function of several parameters and factors such as the 
operating voltage, ambient temperature, I/O pin loading, device software configuration, 
operating frequencies, I/O pin switching rate, program location in memory and executed 
binary code

The current consumption is measured as described in Figure 17: Current consumption 
measurement.

Typical and maximum current consumption

The MCU is placed under the following conditions:
•

All I/O pins are in analog input mode

•

•

All peripherals are disabled except when explicitly mentioned

The Flash memory access time is adjusted with the minimum wait states number, 
depending on the fHCLK frequency (refer to the table “number of wait states according 
to CPU clock (HCLK) frequency” available in the reference manual RM0440 
"STM32G4 Series advanced Arm®-based 32-bit MCUs").

• When the peripherals are enabled fPCLK = fHCLK
•

The voltage scaling Range 1 is adjusted to fHCLK frequency as follows:
Voltage Range 1 Boost mode for 150 MHz < fHCLK ≤ 170 MHz
–
Voltage Range 1 Normal mode for 26 MHz < fHCLK ≤ 150 MHz

–

The parameters given in Table 21 to Table 25 are derived from tests performed under 
ambient temperature and supply voltage conditions summarized in Table 17: General 
operating conditions.

88/236

DS12288 Rev 6

          

          

Table 21. Current consumption in Run and Low-power run modes, code with data
processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) 

Condition

Typ

Max

Symbol

Parameter

-

fHCLK

Voltage 
scaling

25°C 55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

IDD (Run)

Supply current 
in Run mode

Range 1 
Boost 
mode

fHCLK = fHSE up to 
48 MHz included, 
bypass mode PLL 
ON above 48 
MHz all 
peripherals 
disable

26 MHz

3.65

3.85

4.45

6.45

4.40

6.60

11.0

16.0

22.0

16 MHz

2.30

2.55

3.1

5.15

3.00

5.00

9.00

14.9

21.0

8 MHz

1.25

1.50

2.05

2.00

3.6

7.70

13.0

19.0

Range 2

4 MHz

0.75

0.955

1.5

1.40

3.00

7.00

12.0

19.0

2 MHz

0.47

0.69

1.25

3.35

0.990 2.60

6.70

12.0

19.0

1 MHz

0.34

0.55

1.1

1.9

0.830 2.50

6.50

12.0

18.0

100 KHz

0.22

0.43

0.98

1.75

0.690 2.30

6.30

11.0

18.0

5.1

3.8

2.8

2.3

2

4.1

3.6

3.2

3.1

170 MHz

29.50

29.5

31

32

34.5

31.0

35.0

42.0

48.0

56.0

150 MHz

24.50

27

28

30

26.0

28.0

34.0

44.0

47.0

120 MHz

19.50

20.5

21.5

23.5

21.0

23.0

32.0

38.0

43.0

80 MHz

13.00

13.5

15.5

17

15.0

17.0

25.0

30.0

37.0

72 MHz

12.00

14

15.5

13.0

16.0

23.0

29.0

36.0

Range 1

64 MHz

10.50

11.5

12.5

14.5

12.0

14.0

21.0

27.0

34.0

48 MHz

7.90

8.2

11.5

9.10

13.0

19.0

25.0

32.0

32 MHz

5.40

5.65

8.85

6.50

9.60

15.0

21.0

29.0

24 MHz

4.10

4.35

16 MHz

2.80

3.1

7.6

6.3

5.20

8.00

14.0

20.0

28.0

4.30

6.40

12.0

18.0

26.0

26

20

12

11

14

13

9

6.4

5.1

3.8

9.7

7.2

5.95

4.7

Unit

mA

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

D
S
1
2
2
8
8
 
R
e
v
 
6

/

8
9
2
3
6

Table 21. Current consumption in Run and Low-power run modes, code with data
processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) (continued)

Condition

Typ

Max

Symbol

Parameter

-

fHCLK

Voltage 
scaling

25°C 55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

IDD (LPRun)

Supply current 
in Low-power 
run mode

SYSCLK source is HSE  
in bypass mode  
all peripherals disable

SYSCLK source is HSI16 
all peripherals disable

2 MHz

1 MHz

250 KHz

62.5 KHz

2 MHz

1 MHz

250 KHz

62.5 KHz

455

280

160

130

920

780

725

720

725

1350

2250

3800

1200 3200 8100 14000 22000

545

1200

2100

3600

1100 3000 7900 14000 22000

435

1100

2000

3500

840

2800 7700 14000 22000

405

1050

1950

3500

810

2700 7600 14000 22000

1200 1850

2750

4250

1900 3800 8700 15000 22000

1100 1700

2650

4150

1700 3700 8600 14000 22000

980

1600

2500

4050

1600 3600 8400 14000 22000

955

1600

2500

4000

1500 3500 8400 14000 22000

Unit

µA

/

9
0
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Table 22. Current consumption in Run and Low-power run modes, code with data
processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) 

Typ

Max(1)

Symbol

Parameter

Conditions

-

Voltage 

scaling

Range 2

Range 1 
Boost mode

fHCLK = fHSE 
up to 48MHz 
included, 
bypass mode 
PLL ON 
above 48 
MHz all 
peripherals 
disable

IDD 
(Run)

Supply 
current in 
Run mode

fHCLK

26 MHz

16 MHz

8 MHz

4 MHz

2 MHz

1 MHz

100 KHz

3.70

2.35

1.25

0.75

0.47

0.34

0.22

25°C

55°C 85°C 105°C 125°C 25°C

55°C

85°C 105°C 125°C

3.9

4.45

6.45

4.40

6.60

11.0

16.0

22.0

2.55

3.1

1.5

2.05

0.97

1.5

5.15

3.85

2.8

2.3

5.15

4.15

3.6

3.00

2.00

1.40

5.00

3.60

3.00

0.7

1.25

2.05

3.35

0.990

2.60

0.56

1.1

0.44

0.975

1.9

1.8

3.2

3.1

0.830

2.50

0.690

2.30

6.30

11.0

170 MHz

29.50

30

31

32

34.5

31.0

35.0

42.0

48.0

56.0

Unit

mA

Range 1

64 MHz

10.50

150 MHz

24.50

24.5

25.5

26.5

120 MHz

19.50

20

20.5

22

80 MHz

13.00

13.5

14.5

15.5

17

72 MHz

12.00

12.5

13

28.5

23.5

15.5

14.5

11.5

26.0

21.0

15.0

13.0

12.0

9.10

6.50

5.20

4.30

28.0

23.0

17.0

16.0

14.0

13.0

9.60

8.00

6.40

14

13

10

11.5

9

6.45

7.25

8.9

5.1

3.8

6

4.75

7.65

6.35

11

8.3

5.7

4.4

3.15

48 MHz

32 MHz

24 MHz

16 MHz

7.95

5.40

4.10

2.85

9.00

7.70

7.00

6.70

6.50

34.0

32.0

25.0

23.0

21.0

19.0

15.0

14.0

12.0

14.0

13.0

12.0

12.0

12.0

44.0

38.0

30.0

29.0

27.0

25.0

21.0

20.0

18.0

21.0

19.0

19.0

19.0

18.0

18.0

47.0

43.0

37.0

36.0

34.0

32.0

29.0

28.0

26.0

D
S
1
2
2
8
8
 
R
e
v
 
6

/

9
1
2
3
6

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

Table 22. Current consumption in Run and Low-power run modes, code with data
processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) (continued)

Typ

Max(1)

/

9
2
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

Symbol

Parameter

IDD 
(LPRun)

Supply 
current in 
Low-power 
run mode

Conditions

-

Voltage 

scaling

SYSCLK source is HSE  
in bypass mode  
all peripherals disable

SYSCLK source is HSI16 
all peripherals disable

fHCLK

2 MHz

1 MHz

250 KHz

62.5 KHz

2 MHz

1 MHz

250 KHz

62.5 KHz

1. Guaranteed by characterization results, unless otherwise specified.

          

25°C

55°C 85°C 105°C 125°C 25°C

55°C

85°C 105°C 125°C

450

270

185

130

970

800

680

695

725

575

460

430

990

965

1350

2250

3800

1200

3200

8100

14000 22000

1200

2150

3650

1100

3000

7900

14000 22000

1050

2000

3550

2800

7700

14000 22000

1050

2000

3500

2700

7600

14000 22000

840

810

1200

1850

2750

4300

1900

3800

8700

15000 22000

1100

1700

2650

4150

1700

3700

8600

14000 22000

1600

2550

4050

1600

3600

8400

14000 22000

1600

2500

4050

1500

3500

8400

14000 22000

Unit

µA

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

          

Table 23. Current consumption in Run and Low-power run modes,
code with data processing running from SRAM1 

Symbol

Parameter

25°C

55°C 85°C 105°C 125°C 25°C

55°C

85°C 105°C 125°C

Unit

Conditions

-

Voltage 

scaling

Range 2

Range 1 
Boost 
mode

Range 1

fHCLK = fHSE 
up to 48MHz 
included, 
bypass mode 
PLL ON 
above 48 
MHz all 
peripherals 
disable

Typ

Max(1)

fHCLK

26 MHz

16 MHz

8 MHz

4 MHz

2 MHz

1 MHz

3.35

2.15

1.15

0.69

0.43

0.30

0.19

3.55

2.35

1.35

0.855

4.1

2.9

1.9

1.4

4.95

6.45

4.00

6.20

11.0

15.0

22.0

5.25

3.10

4.70

8.70

14.0

20.0

1.90

3.50

7.50

13.0

19.0

0.595

1.15

1.95

3.45

0.960

2.60

0.47

1

0.810

2.40

1.30

2.90

6.90

12.0

12.0

12.0

6.60

6.40

3.7

2.7

2.2

1.8

1.7

4.2

3.7

3.3

3.2

100 KHz

0.355

0.89

0.680

2.30

6.30

11.0

170 MHz

26.00

26.5

27.5

28.5

30.5

28.0

32.0

39.0

45.0

150 MHz

21.50

22

22.5

23.5

25.5

23.0

25.0

31.0

41.0

120 MHz

17.50

17.5

18.5

21.0

30.0

36.0

41.0 

19.5

13.5

12.5

21.5

15.5

14.5

12.5

11.5

10.5

11.5

13.5

11.0

12

11

9.7

7.5

80 MHz

11.50

72 MHz

10.50

64 MHz

48 MHz

32 MHz

24 MHz

16 MHz

9.45

7.25

4.90

3.75

2.60

8.2

9.25

5.15

5.85

4

2.85

4.7

3.5

6.9

5.7

4.5

11

8.7

7.5

6.3

19.0

13.0

12.0

8.10

6.00

4.80

4.00

15.0

14.0

13.0

12.0

8.90

7.50

6.10

23.0

21.0

20.0

17.0

15.0

13.0

12.0

29.0

27.0

26.0

23.0

21.0

19.0

18.0

53.0(2) 

 
46.0(2)

mA

19.0

18.0

18.0

18.0

35.0

34.0

33.0

31.0

29.0

27.0

26.0

IDD(Run)

Supply 
current in 
Run mode

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

D
S
1
2
2
8
8
 
R
e
v
 
6

/

9
3
2
3
6

Symbol

Parameter

IDD 
(LPRun)

Supply 
current in 
Low-power 
run mode

Table 23. Current consumption in Run and Low-power run modes,
code with data processing running from SRAM1 (continued)

Conditions

-

Voltage 

scaling

SYSCLK source is HSE  
in bypass mode  
all peripherals disable

SYSCLK source is HSI16 
all peripherals disable

fHCLK

2 MHz

1 MHz

250 KHz

62.5 KHz

2 MHz

1 MHz

250 KHz

62.5 KHz

Max(1)

Typ

945

915

25°C

55°C 85°C 105°C 125°C 25°C

55°C

85°C 105°C 125°C

365

240

135

105

835

775

640

640

570

425

315

285

940

860

830

1200

2150

3850

1200

3100

7900

14000 22000

1050

2000

3650

2900

7700

14000 22000

1850

3550

2800

7600

13000 22000

1850

3550

2700

7600

13000 22000

960

840

780

1050

1650

2600

4300

1800

3700

8600

14000 22000

1550

2500

4150

1700

3600

8500

14000 22000

1450

2400

4100

1500

3500

8400

14000 22000

1450

2350

4050

1600

3500

8400

14000 22000

Unit

µA

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

/

9
4
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

          

Table 24. Typical current consumption in Run and Low-power run modes, with different codes 
running from Flash, ART enable (Cache ON Prefetch OFF) 

Symbol Parameter

Conditions

Code

Single Bank 
Mode

Dual Bank 
Mode 

Unit

Single Bank 
Mode

Dual Bank 
Mode 

Unit

Typ

Typ

Typ

Typ

-

Voltage scaling

25°C

25°C

25°C

25°C

IDD 
(Run)

Supply 
current in 
Run mode

Range 1 
fHCLK= 150 MHz

Dhrystone2.1

mA

µA/MHz

fHCLK=fHSE  
up to 48 MHZ 
included, bypass 
mode PLL ON 
above 48 MHz all 
peripherals 
disable

Range2 
fHCLK=26MHz

mA

µA/MHz

Reduced 
code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced 
code(1)

Coremark

Fibonacci

While(1)

Reduced 
code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

3.65

3.65

3.65

4.55

2.90

24.5

24

24.5

22.5

19.5

29.5

29

29.5

38

23.5

3.7

3.7

3.7

4.2

3

24.5

24

24.5

28

20

29.5

29

29.5

35

24

140

140

140

175

112

163

160

163

150

130

174

171

174

224

138

142

142

142

162

115

163

160

163

187

133

174

171

174

206

141

Range 1 
Boost mode 
fHCLK= 170 MHz

mA

µA/MHz

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

D
S
1
2
2
8
8
 
R
e
v
 
6

/

9
5
2
3
6

Table 24. Typical current consumption in Run and Low-power run modes, with different codes 
running from Flash, ART enable (Cache ON Prefetch OFF) (continued)

Symbol Parameter

Conditions

Code

Single Bank 
Mode

Dual Bank 
Mode 

Unit

Single Bank 
Mode

Dual Bank 
Mode 

Unit

Typ

Typ

Typ

Typ

-

Voltage scaling

25°C

25°C

25°C

25°C

IDD 
(LPRun)

Supply 
current in 
Low-power 
run

SYSCLK source is HSI16 
fHCLK = 2 MHz  
all peripherals disable

1. Reduced code used for characterization results provided in Table 21, Table 23.

Reduced 
code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

920

905

915

1,050

930

970

985

915

950

875

µA

µA/MHz

460

453

458

525

465

485

493

458

475

438

/

9
6
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

IDD (Run)

Supply current in 
Run mode

fHCLK = fHSE up to 48 MHZ 
included, bypass mode 
PLL ON above 48 MHz all 
peripherals disable

Range 1 
fHCLK= 150 
MHz

           

Table 25. Typical current consumption in Run and Low-power run modes, with different codes 
running from SRAM1 

Symbol

Parameter

Code

Unit

Unit

Conditions

-

Voltage 
scaling

Range2 
fHCLK=26 M
Hz

Range 1 
Boost mode 
fHCLK= 
170 MHz

Typ

25°C

3.25

3.35

3.30

3.30

3.40

21.50

22.50

21.50

22.50

20.00

26.00

27.00

26.00

27.50

24.50

955

890

915

880

905

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

mA

mA

mA

µA/MHz

µA/MHz

µA/MHz

Typ

25°C

125

129

127

127

131

143

150

143

150

133

153

159

153

162

144

478

445

458

440

453

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

IDD
(LPRun)

Supply current in 
Low-power run

fHCLK = fHSE = 2 MHz  
all peripherals disable

µA

µA/MHz

1. Reduced code used for characterization results provided in Table 21, Table 23.

D
S
1
2
2
8
8
 
R
e
v
 
6

/

9
7
2
3
6

/

9
8
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

          

Table 26. Typical current consumption in Run and Low-power run modes, with different codes 
running from SRAM2 

Symbol

Parameter

Unit

Unit

Conditions

-

Voltage 
scaling

fHCLK

Typ

Single bank 
mode

Range2 
fHCLK=26 M
Hz

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)
Reduced code(1)

While(1)
Reduced code(1)

Range 1 
Boost mode 
fHCLK= 
170 MHz

Coremark

Dhrystone2.1

Fibonacci

While(1)
Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

2.65

2.80

2.65

2.60

2.45

17.50

18.00

17.50

17.00

16

21.00

22.00

21.00

20.50

19.50

890

830

825

830

815

mA

mA

mA

µA

IDD (Run)

Supply current in 
Run mode

fHCLK = fHSE up to 48 MHZ 
included, bypass mode 
PLL ON above 48 MHz all 
peripherals disable

Range 1 
fHCLK= 150 
MHz

Coremark

Dhrystone2.1

Fibonacci

IDD
(LPRun)

Supply current in 
Low-power run

SYSCLK source is HSI16
FHCLK = 2MHz
all peripherals disable

1. Reduced code used for characterization results provided in Table 21, Table 23.

Typ

Single 
bank 
mode

102

108

102

100

94

117

120

117

113

107

124

129

124

121

115

445

415

413

415

408

µA/MHz

µA/MHz

µA/MHz

µA/MHz

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

          

Table 27. Typical current consumption in Run and Low-power run modes, with different codes 
running from CCMSRAM 

Symbol

Parameter

fHCLK

Unit

Unit

Conditions

-

Voltage 
scaling

Typ

Single bank 
mode

Typ

Single 
bank 
mode

106

110

106

113

100

120

123

120

127

113

129

132

129

138

121

450

425

435

425

405

mA

mA

µA/MHz

µA/MHz

mA

µA/MHz

µA

µA/MHz

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

Range2 
fHCLK=26 M
Hz

Range 1 
Boost mode 
fHCLK= 
170 MHz

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

Reduced code(1)

Coremark

Dhrystone2.1

Fibonacci

While(1)

2.75

2.85

2.75

2.95

2.60

18.00

18.50

18.00

19.00

17.00

22.00

22.50

22.00

23.50

20.50

900

850

870

850

810

IDD (Run)

Supply current in 
Run mode

fHCLK = fHSE up to 48 MHZ 
included, bypass mode 
PLL ON above 48 MHz all 
peripherals disable

Range 1 
fHCLK= 150 
MHz

IDD
(LPRun)

Supply current in 
Low-power run

SYSCLK source is HSI16
FHCLK = 2MHz
all peripherals disable

D
S
1
2
2
8
8
 
R
e
v
 
6

/

9
9
2
3
6

1
0
0
/
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

          

Table 28. Current consumption in Sleep and Low-power sleep mode Flash ON 

1. Reduced code used for characterization results provided in Table 21Table 23.

Symbol

Parameter

Condition

-

fHCLK

Voltage 
scaling

Unit

mA

Typ

Max

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

0.98

1.1

1.75

2.4

3.75

1.90

3.50

7.60

13.0

19.0

0.67

0.835 1.45

2.15

3.5

1.50

3.00

7.10

12.0

19.0

0.44

0.605 1.25

2

3.35

1.10

2.70

6.70

12.0

19.0

26 MHz

16 MHz

8 MHz

2 MHz

1 MHz

80 MHz

72 MHz

48 MHz

32 MHz

24 MHz

16 MHz

Range 2

4 MHz

0.33

0.5

1.1

1.9

3.25

0.860 2.50

6.50

12.0

18.0

0.27

0.445 1.05

1.85

3.2

0.760 2.40

6.40

11.0

18.0

0.24

0.415 1.05

3.15

0.720 2.30

6.40

11.0

18.0

100 KHz

0.21

0.385 0.995

3.1

0.670 2.30

6.30

11.0

18.0

1.8

1.8

6.55

5.15

4.9

4.6

6.60

6.95

7.8

8.9

10.5

8.00

12.0

18.0

24.0

33.0

5.50

5.8

6.55

7.55

9.25

6.40

9.50

15.0

21.0

29.0

3.15

3.45

2.85

3.15

2.60

1.90

2.9

2.2

5.40

8.20

14.0

20.0

28.0

4.50

6.60

12.0

18.0

26.0

6.55

4.20

6.30

12.0

18.0

26.0

3.50

6.00

12.0

18.0

26.0

8.2

6.8

6.3

5.3

3

3.65

3.20

5.30

11.0

17.0

25.0

1.40

1.65

3.2

4.85

2.70

4.80

11.0

17.0

25.0

1.10

1.35

3

4.65

2.30

4.50

9.80

16.0

25.0

0.83

1.1

1.85

2.75

4.35

1.90

4.10

9.40

16.0

24.0

5.5

4.2

3.9

3.65

2.4

2.1

Range 1

64 MHz

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

IDD (Sleep)

Supply current 
in sleep mode

fHCLK = fHSE  
up to 48 MHz 
included, bypass 
mode PLL ON 
above 48 MHz all 
peripherals disable

Range 1 
Boost 
mode

170 MHz

150 MHz

120 MHz

4.50

4.75

Table 28. Current consumption in Sleep and Low-power sleep mode Flash ON (continued)

Typ

Max

Symbol

Parameter

Condition

-

fHCLK

Voltage 
scaling

IDD 
(LPSleep)

Supply current 
in Low-power 
sleep mode

SYSCLK source is HSE  
in bypass mode  
all peripherals disable

SYSCLK source is HSI16 
all peripherals disable

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

2 MHz

1 MHz

250 KHz

62.5 KHz

2 MHz

1 MHz

250 KHz

62.5 KHz

205

165

145

140

700

710

670

685

430

1150

2050

3600

1600 2900 7800 14000 22000

400

1100

2000

3550

1100 2900 7700 14000 22000

370

1100

2000

3550

820

2800 7700 13000 22000

365

1050

2000

3550

810

2800 7700 13000 22000

925

1650

2550

4100

1600 3600 8400 14000 22000

925

1600

2550

4100

1600 3600 8400 14000 22000

910

1600

2500

4050

1600 3600 8400 14000 22000

910

1600

2500

4050

1600 3600 8400 14000 22000

          

Table 29. Current consumption in low-power sleep modes, Flash in power-down 

Condition

-

Voltage 
scaling

SYSCLK source is HSE  
in bypass mode  
all peripherals disable

SYSCLK source is HSI16 
all peripherals disable

fHCLK

2 MHz

1 MHz

250 KHz

62.5 KHz

2 MHz

1 MHz

250 KHz

62.5 KHz

Typ

Max

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

210

150

120

110

675

695

640

690

385

1150

2050

3550

910

2900 7800 14000 22000

360

1100

2000

3550

860

2900 7700 14000 22000

330

1050

2000

3500

820

2700 7600 13000 21000

330

1050

1950

3500

810

2700 7600 13000 21000

900

1600

2500

4050

1600 3600 8500 14000 22000

890

1600

2500

4050

1600 3600 8400 14000 22000

885

1600

2500

4050

1600 3600 8500 14000 22000

880

1600

2500

4050

1400 3000 7000 12000 19000

D
S
1
2
2
8
8
 
R
e
v
 
6

1
0
1
2
3
6

/

Symbol

Parameter

IDD 
(LPSleep)

Supply current 
in low-power 
sleep mode

          

Unit

μA

μA

Unit

μA

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

1
0
2
/
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

          

Table 30. Current consumption in Stop 1 mode 

Symbol

Parameter

Conditions

Max(1)

Unit

-

25°C

55°C

85°C

105°C 125°C

25°C

55°C

85°C

105°C 125°C

VDD

1.8 V

2.4 V

3.0 V

3.6 V

1.8 V

2.4 V

3.0 V

3.6 V

1.8 V

2.4 V

3.0 V

3.6 V

1.8 V

2.4 V

3.0 V

3.6 V

80

80

80.5

81.5

80.5

81

81.5

82

80

80.5

81.5

83

83.5

84

84.5

87

Typ

830

835

840

845

830

835

835

845

830

830

835

845

655

660

660

660

-

-

250

250

255

255

255

255

255

255

255

255

255

260

220

220

220

220

-

-

1550

2850

1600

2850

1600

2900

1600

2900

1550

2850

1600

2850

1600

2850

1600

2900

1550

2850

1600

2850

1600

2900

1600

2900

1300

1300

1300

1300

-

-

-

-

-

-

-

-

630

640

640

640

640

640

640

650

-

-

-

-

-

-

-

-

-

-

2100

5900

11000

18000

2100

5900

11000

18000

2200

6000

11000

18000

2200

6000

11000

18000

2100

5900

11000

18000

2200

5900

11000

18000

2200

6000

11000

18000

2200

6000

11000

18000

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

µA

mA

-

-

-

-

-

-

-

-

-

-

IDD 
(Stop 1)

Supply current 
in Stop 1 
mode, RTC 
disabled

RTC disabled

RTC clocked by LSI

IDD 
(Stop 1 
with 
RTC)

Supply current 
in Stop 1 
mode, RTC 
enabled

RTC clocked by LSE 
bypassed at 32768 Hz

RTC clocked by LSE 
quartz in low drive mode 
at 32768 Hz

IDD 
(wakeu
p from  
Stop 1

Supply current 
during wakeup 
from 
Stop 1 mode

Wakeup clock is HSI6, 
voltage Range 1

3.0 V

1.73

Wakeup clock is 
HSI6 = 4 MHz,
(HPRE = 4), 
voltage Range 2

3.0 V

1.29

1. Guaranteed by characterization results, unless otherwise specified.

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Symbol

Parameter

Conditions

Table 31. Current consumption in Stop 0 mode 

Max(1)

-

25°C

55°C

85°C

105°C

125°C

25°C

55°C

85°C

105°C

125°C

VDD

1.8 V

2.4 V

3 V

3.6 V

190

190

190

190

380

380

380

380

Typ

980

985

985

985

IDD(Stop 0)

Supply current 
in Stop 0 mode,
 RTC disabled

-

1. Guaranteed by characterization results, unless otherwise specified.

          

          

1750

3100

2400

6500

11000

19000

1750

3100

2400

6400

11000

19000

1750

3100

2400

6500

12000

19000

1750

3100

2500

6500

12000

19000

790

790

800

800

Symbol

Parameter

Table 32. Current consumption in Standby mode 

Conditions

Typ

Max(1)

-

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

IDD
(Standby)

Supply current in Standby 
mode (backup registers 
retained),
 RTC disabled

No 
independent 
watchdog

With 
independent 
watchdog

VDD

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

100

110

130

180

300

365

435

545

275

1350

3450

8450

200

1100 4100

9700

27000

325

1600

4100

10000

220

1200 4800 12000

31000

385

1900

4850

12000

240

1400 5500 13000

35000

530

2400

6050

14500

360

1700 6300 15000

40000

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Unit

µA

Unit

nA

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

D
S
1
2
2
8
8
 
R
e
v
 
6

1
0
3
2
3
6

/

1
0
4
/
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

Symbol

Parameter

-

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

Table 32. Current consumption in Standby mode (continued)

Conditions

Typ

Max(1)

RTC clocked 
by LSI, no 
independent 
watchdog

RTC clocked 
by LSI, with 
independent 
watchdog

RTC clocked 
by LSE 
bypassed at 
32768 Hz

RTC clocked 
by LSE 
quartz(2) in 
low drive 
mode

VDD

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

540

700

885

580

760

960

1200

410

545

830

370

495

655

875

300

305

305

310

725

1800

3850

8850

660

1500 4600 11000

27000

920

2150

4650

10500

860

1900 5300 12000

31000

1150

2650

5550

12500 1100 2200 6300 14000

36000

1100

1450

3350

7000

15500 1400 2700 7400 16000

41000

2200

3050

5550

9550

18000

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

580

1600

3650

8600

750

1950

4450

10500

1150

2750

5800

13000

570

1350

3150

7100

715

1650

3800

8350

915

2100

4550

9850

1350

2800

5750

12000

825

2950

6300

12550

875

2900

6400

12500

865

2950

6150

12500

870

3000

6450

13000

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Unit

nA

nA

nA

IDD
(Standby with 
RTC)

Supply current in Standby 
mode (backup registers 
retained), 
RTC enabled

IDD
(SRAM2)(3)

Supply current to be added in 
Standby mode when SRAM2 
is retained

-

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Symbol

Parameter

-

VDD

25°C

55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C

Table 32. Current consumption in Standby mode (continued)

Conditions

Typ

Max(1)

IDD (wakeup 
from Standby)

Supply current during wakeup 
from Standby mode

Wakeup 
clock is 
HSI16 = 
16 MHz(4)

1. Guaranteed by characterization results, unless otherwise specified.

3 V

2.46

-

-

-

-

-

-

-

-

-

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. 

3. The supply current in Standby with SRAM2 mode is: IDD_ALL(Standby) + IDD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: 

IIDD_ALL(Standby + RTC) + IDD_ALL(SRAM2). 

4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 36: Low-power mode wakeup timings.

          

Table 33. Current consumption in Shutdown mode 

Conditions

Typ

Max(1)

-

25°C

55°C

85°C

105°C

125°C

25°C

55°C

85°C

105°C 125°C

Symbol

Parameter

IDD
(Shutdown)

Supply current 
in Shutdown 
mode (backup 
registers 
retained) RTC 
disabled

-

VDD

1.8 V

2.4 V

3 V

3.6 V

19

28

43

87

140

180

230

360

885

2500

1050

2950

6600

7800

3100

8100

24000

3600

9300

27000

1300

3600

9300

4100

11000

31000

1750

4700

12000

4900

13000

35000

78.0

94.0

130

190

490

570

680

870

Unit

mA

Unit

nA

D
S
1
2
2
8
8
 
R
e
v
 
6

1
0
5
2
3
6

/

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

1
0
6
/
2
3
6

D
S
1
2
2
8
8
 
R
e
v
 
6

IDD
(Shutdown with 
RTC)

Supply current 
in Shutdown 
mode (backup 
registers 
retained) RTC 
enabled

Table 33. Current consumption in Shutdown mode (continued)

Conditions

Typ

Max(1)

Symbol

Parameter

-

25°C

55°C

85°C

105°C

125°C

25°C

55°C

85°C

105°C 125°C

VDD

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

RTC 
clocked by 
LSE 
bypassed 
at 32768 
Hz

RTC 
clocked by 
LSE 
quartz(2) in 
low drive 
mode

330

460

745

285

410

565

780

445

605

1150

2700

1450

3350

6800

8150

1000

2200

4550

10500

2100

2850

4900

8150

15500

450

585

770

1050

2500

1300

3050

1750

3750

1200

2400

4850

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Unit

nA

mA

-

-

-

-

-

-

-

-

-

IDD(wakeup 
from 
Shutdown)

Supply current 
during wakeup 
from Shutdown 
mode

Wakeup 
clock is 
HSI16 = 
16 MHz(3)

1. Guaranteed by characterization results, unless otherwise specified.

3 V

1.6

-

-

-

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. 

3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 36: Low-power mode wakeup timings.

l

E
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i
s
t
i
c
s

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

Symbol

Parameter

Conditions

-

25°C

55°C

85°C

105°C 125°C

25°C

55°C

85°C

105°C 125°C

Table 34. Current consumption in VBAT mode 

VBAT

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

1.8 V

2.4 V

3 V

3.6 V

RTC 
disabled

RTC 
enabled and 
clocked by 
LSE 
bypassed at 
32768 Hz

RTC 
enabled and 
clocked by 
LSE 
quartz(2)

4

5

6

16

310

435

720

270

385

525

710

17

20

24

54

315

440

815

345

455

600

995

Typ

92

105

125

260

350

500

455

650

910

245

280

330

675

470

665

600

690

805

1650

-

-

-

-

715

910

835

910

1150

1000

1250

1700

1900

-

-

-

-

-

-

-

-

-

-

-

-

1050

1350

2150

2600

3400

4050

Max(1)

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Unit

nA

-

-

-

-

-

-

-

-

-

-

-

-

IDD(VBAT)

Backup domain 
supply current

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

          

          

D
S
1
2
2
8
8
 
R
e
v
 
6

1
0
7
2
3
6

/

 

S
T
M
3
2
G
4
7
4
x
B
S
T
M
3
2
G
4
7
4
x
C
S
T
M
3
2
G
4
7
4
x
E

 

E
l
e
c
t
r
i
c
a
l
 
c
h
a
r
a
c
t
e
r
i

s
t
i

c
s

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

The current consumption of the I/O system has two components: static and dynamic.

IO system current consumption

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is 
externally held low. The value of this current consumption can be simply computed by using 
the pull-up/pull-down resistors values given in Table 54: I/O static characteristics.

For the output pins, any external pull-down or external load must also be considered to 
estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate 
voltage level is externally applied. This current consumption is caused by the input Schmitt 
trigger circuits used to discriminate the input value. Unless this specific configuration is 
required by the application, this supply current consumption can be avoided by configuring 
these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins 
which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, 
as a result of external electromagnetic noise. To avoid current consumption related to 
floating pins, they must either be configured in analog mode, or forced internally to a definite 
digital value. This is done either by using pull-up/down resistors or by configuring the pins in 
output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see 
Table 36: Low-power mode wakeup timings), the I/Os used by an application also contribute 
to the current consumption. When an I/O pin switches, it uses the current from the I/O 
supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load 
(internal or external) connected to the pin:

ISW

=

VDDIOx

×

fSW C×

where

ISW is the current sunk by a switching I/O to charge/discharge the capacitive load
VDD is the I/O supply voltage
fSW is the I/O switching frequency
C is the total capacitance seen by the I/O pin: C = CINT+ CEXT + CS 
CS is the PCB board capacitance including the pad pin. 

The test pin is configured in push-pull output mode and is toggled by software at a fixed 
frequency.

108/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 35. The MCU is placed 
under the following conditions:
•

All I/O pins are in Analog mode

The given value is calculated by measuring the difference of the current consumptions:

–

–

when the peripheral is clocked on

when the peripheral is clocked off

Ambient operating temperature and supply voltage conditions summarized in Table 14: 
Voltage characteristics

The power consumption of the digital part of the on-chip peripherals is given in 
Table 35. The power consumption of the analog part of the peripherals (where 
applicable) is indicated in each related section of the datasheet.

•

•

•

          

Table 35. Peripheral current consumption 

Range 1 
Boost 
mode

Range 1
Normal 
mode

Range 2

Unit

Low-power 
run and 
sleep

Bus

Peripheral

Bus Matrix

AHB1 to APB1 bridge

-

AHB1 to APB2 bridge

FSMC

QUADSPI

CORDIC

CRC

DMA 1

DMA 2

DMAMUX

SRAM1

FLASH

FMAC

µA/MHz

6.12 

0.26 

0.39 

10.21 

3.51 

1.28 

0.74 

2.83 

3.11 

6.71 

0.58 

6.46 

4.59 

5.69 

0.25 

0.37 

9.52 

3.27 

1.19 

0.68 

2.64 

2.90 

6.26 

0.54 

6.01 

4.29 

4.70 

0.22 

0.32 

7.87 

2.69 

0.98 

0.57 

2.17 

2.39 

5.17 

0.44 

4.95 

3.57 

6.11 

0.03 

0.03 

10.28 

3.51 

0.78 

0.63 

2.75 

2.43 

6.68 

0.54 

6.15 

3.83 

AHB1

µA/MHz

DS12288 Rev 6

109/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 35. Peripheral current consumption (continued)

Range 1 
Boost 
mode

Range 1
Normal 
mode

Range 2

Unit

Low-power 
run and 
sleep

Bus

Peripheral

ADC1/ADC2

ADC3/ADC4/ADC5

DAC1

DAC2

DAC3

DAC4

GPIOA

GPIOB

GPIOC

GPIOD

GPIOE

GPIOF 

GPIOG 

SRAM2

CCM SRAM

RNG

6.24 

8.21 

4.70 

2.51 

4.62 

4.31 

0.09 

0.10 

0.10 

0.06 

0.23 

0.07 

0.25 

0.39 

0.29 

2.09 

5.80 

7.64 

4.38 

2.34 

4.31 

4.01 

0.08 

0.09 

0.09 

0.06 

0.22 

0.07 

0.24 

0.37 

0.27 

1.95 

4.77 

6.29 

3.63 

1.93 

3.57 

3.32 

0.07 

0.07 

0.08 

0.03 

0.18 

0.05 

0.20 

0.29 

0.23 

NA

5.88 

8.14 

4.40 

2.14 

4.15 

3.90 

0.14 

0.03 

0.03 

0.05 

0.10 

0.02 

0.24 

0.28 

0.22 

NA

AHB2

µA/MHz

110/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 35. Peripheral current consumption (continued)

Bus

Peripheral

Range 1 
Boost 
mode

Range 1
Normal 
mode

Range 2

Unit

Low-power 
run and 
sleep

0.74 

0.68 

0.57 

0.51 

FDCAN1/FDCAN2/FDCAN3

22.20 

20.68 

17.10 

21.15 

APB1

µA/MHz

CRS

I2C1

I2C2

I2C3

I2C4

LPTIM1

LPUART1

PWR

RTC

SPI2/I2S2

SPI3/I2S3

TIM2

TIM3

TIM4

TIM5

TIM6

TIM7

UART4

UART5

USART2

USART3 

USB

UCPD

WWDG

1.29 

1.29 

1.25 

1.25 

1.11 

1.91 

0.71 

2.64 

4.05 

4.08 

7.97 

6.37 

6.43 

8.28 

1.22 

1.28 

2.51 

2.79 

2.75 

2.71 

0.46 

2.46 

0.42 

1.20 

1.20 

1.17 

1.16 

1.03 

1.78 

0.65 

2.46 

3.77 

3.81 

7.42 

5.93 

5.98 

7.71 

1.13 

1.18 

2.33 

2.60 

2.56 

2.52 

0.43 

2.28 

0.39 

0.99 

0.99 

0.96 

0.96 

0.85 

1.47 

0.53 

2.07 

3.11 

3.13 

6.16 

4.92 

4.97 

6.38 

0.94 

0.98 

1.92 

2.14 

2.12 

2.08 

NA

1.89 

0.31 

1.28 

1.28 

1.56 

1.97 

1.42 

2.03 

0.53 

3.26 

4.16 

4.49 

8.29 

6.81 

6.50 

8.11 

1.45 

1.56 

3.14 

3.34 

3.11 

2.47 

NA

NA

0.42 

DS12288 Rev 6

111/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 35. Peripheral current consumption (continued)

Bus

Peripheral

Range 1 
Boost 
mode

Range 1
Normal 
mode

Range 2

Unit

Low-power 
run and 
sleep

69.98 

65.11 

53.68 

60.95 

APB2

µA/MHz

HRTIM

SAI1

SPI1

SPI4

TIM1

TIM8

TIM15

TIM16

TIM17

TIM20

USART1

SYSCFG/COMP/OPAMP/VREFBUF

10.85 

10.13 

2.67 

1.99 

1.99 

10.67 

4.81 

3.71 

3.66 

10.71 

2.49 

1.63 

2.48 

1.86 

1.86 

9.96 

4.48 

3.45 

3.41 

9.99 

2.31 

1.52 

2.05 

1.54 

1.54 

8.40 

8.25 

3.71 

2.88 

2.83 

8.29 

1.91 

1.25 

2.64 

2.02 

2.02 

9.93 

9.82 

4.57 

3.45 

3.81 

10.00 

2.49 

0.91 

112/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 35. Peripheral current consumption (continued)

Bus

Peripheral

Range 1 
Boost 
mode

Range 1
Normal 
mode

Range 2

Unit

Low-power 
run and 
sleep

independent clock domain

0.72 

0.67 

0.53 

0.63 

independent clock domain

0.67 

0.62 

0.50 

0.22 

independent clock domain

11.62 

10.84 

8.95 

10.24 

ADC1/ 
ADC2

ADC3/ 
ADC4/ 
ADC5

FDCAN1/ 
FDCAN2/ 
FDCAN3

I2C1

I2C2

I2C3

I2C4

I2S2

I2S3

RNG

USB

SAI1

independent clock domain

independent clock domain

independent clock domain

independent clock domain

independent clock domain

independent clock domain

LPTIM1

independent clock domain

LPUART1

independent clock domain

QUADSPI

independent clock domain

independent clock domain

independent clock domain

independent clock domain

UART4

independent clock domain

UART5

independent clock domain

USART1

independent clock domain

USART2

independent clock domain

USART3 

independent clock domain

4.03 

3.78 

2.72 

3.95 

1.49 

1.52 

4.00 

4.43 

0.54 

0.83 

1.10 

3.36 

6.60 

6.60 

7.62 

7.37 

7.98 

3.76 

3.52 

2.55 

3.67 

1.40 

1.43 

3.71 

4.13 

0.51 

0.87 

1.17 

3.14 

6.17 

6.16 

7.12 

6.86 

7.44 

3.12 

2.93 

2.11 

3.04 

1.15 

1.16 

3.08 

3.45 

0.44 

NA

NA

2.58 

5.14 

5.12 

5.89 

5.70 

6.17 

4.15 

3.23 

2.65 

2.81 

1.63 

2.15 

3.57 

4.02 

0.75 

NA

NA

3.25 

6.02 

6.12 

6.90 

6.72 

8.21 

Independent 
clock domain

µA/MHz

All

-

369.00

316.04

266.18

325.00

µA/MHz 

DS12288 Rev 6

113/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.6 

Wakeup time from low-power modes and voltage scaling 
transition times

The wakeup times given in Table 36 are the latency between the event and the execution of 
the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

          

Table 36. Low-power mode wakeup timings(1) 

Symbol

Parameter

Conditions

Typ

Max

Unit

tWUSLEEP

Wakeup time from Sleep 
mode to Run mode

tWULPSLEEP

Wakeup time from Low-
power sleep mode to Low-
power run mode 

Wake up time from Stop 0 
mode to Run mode in Flash

Wake up time from Stop 0 
mode to Run mode in 
SRAM1

Wake up time from Stop 1 
mode to Run in Flash

Wake up time from Stop 1 
mode to Run mode in 
SRAM1

Wake up time from Stop 1 
mode to Low-power run 
mode in Flash

Wake up time from Stop 1 
mode to Low-power run 
mode in SRAM1

Wakeup time from Standby  
mode to Run mode 

Wakeup time from Standby  
with SRAM2 to Run mode

Wakeup time from  
Shutdown mode to Run 
mode 

Wakeup time from Low- 
power run mode to Run 
mode(3)

tWUSTOP0

tWUSTOP1

tWUSTBY

tWUSTBY

SRAM2

tWUSHDN

tWULPRUN

-

-

11

12

10

11

Nb of 
CPU
cycles

Range 1

Wakeup clock HSI16 = 16 MHz

Range 2

Wakeup clock HSI16 = 16 MHz 18.4

19.1

Range 1

Wakeup clock HSI16 = 16 MHz

Range 2

Wakeup clock HSI16 = 16 MHz

Range 1

Wakeup clock HSI16 = 16 MHz

Range 2

Wakeup clock HSI16 = 16 MHz 21.9

22.7

Range 1

Wakeup clock HSI16 = 16 MHz

Range 2

Wakeup clock HSI16 = 16 MHz

5.8

2.8

2.9

9.5

6.6

6.4

6

3

3

9.8

6.9

6.6

Regulator in 
low-power
mode (LPR=1 
in PWR_CR1)

Wakeup clock  
HSI16 = 16 MHz,  
with HPRE = 8

26.1

27.1(2)

µs

14.4

15(2)

Range 1

Wakeup clock HSI16 = 16 MHz  29.7

33.8

Range 1

Wakeup clock HSI16 = 16 MHz  29.7

33.5

Range 1

Wakeup clock HSI16 = 16 MHz  267.9 274.6(2)

Wakeup clock HSI16 = 16 MHz 
with HPRE = 8

5

7

1. Guaranteed by characterization results.

2. Characterization results for temperature range from 0°C to 125°C.

3. Time until REGLPF flag is cleared in PWR_SR2.

114/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

          

Table 37. Regulator modes transition times(1) 

Symbol

Parameter

Conditions

Typ Max Unit

tVOST

Regulator transition time from Range 
2 to Range 1 or  
Range 1 to Range 2(2)

Wakeup clock HSI16 = 16 MHz 
with HPRE = 8

20

40

μs 

1. Guaranteed by characterization results.

2. Time until VOSF flag is cleared in PWR_SR2.

Table 38. Wakeup time using USART/LPUART(1) 

Symbol

Parameter

Conditions

Typ

Max

Unit

tWUUSART
tWULPUART

Wakeup time needed to calculate the 
maximum USART/LPUART baudrate 
allowing to wakeup up from stop mode 
when USART/LPUART clock source is 
HSI16

Stop 0 mode

Stop 1 mode

1. Guaranteed by design.

5.3.7 

External clock source characteristics

-

-

1.7

8.5

μs 

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. However, 
the recommended clock input waveform is shown in Figure 19: High-speed external clock 
source AC timing diagram.

          

Table 39. High-speed external user clock characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fHSE_ext

User external clock 
source frequency

Voltage scaling 
Range 1

Voltage scaling 
Range 2

VHSEH

VHSEL

OSC_IN input pin high 
level voltage

OSC_IN input pin low 
level voltage

-

-

tw(HSEH)
tw(HSEL)

OSC_IN high or low time

1. Guaranteed by design.

Voltage scaling 
Range 1

Voltage scaling 
Range 2

0.7 VDD

-

-

VSS

7

18

8

8

-

-

-

-

48

26

VDD

-

-

0.3 VDD

MHz

V

ns

DS12288 Rev 6

115/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 19. High-speed external clock source AC timing diagram

tw(HSEH)

VHSEH

VHSEL

90%

10%

tr(HSE)

tf(HSE)

tw(HSEL)

THSE

t

MS19214V2

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. However, 
the recommended clock input waveform is shown in Figure 20.

          

Table 40. Low-speed external user clock characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fLSE_ext

User external clock source 
frequency

VLSEH

VLSEL

tw(LSEH)
tw(LSEL)

OSC32_IN input pin high 
level voltage

OSC32_IN input pin low level 
voltage

OSC32_IN high or low time

1. Guaranteed by design.

-

-

-

-

-

32.768

1000

kHz

0.7 VDD

VSS

250

-

-

-

VDD

0.3 VDD

V

-

ns

Figure 20. Low-speed external clock source AC timing diagram

VLSEH

VLSEL

90%

10%

tw(LSEH)

tr(LSE)

tf(LSE)

TLSE

tw(LSEL)

t

MS19215V2

116/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic 
resonator oscillator. All the information given in this paragraph are based on design 
simulation results obtained with typical external components specified in Table 41. In the 
application, the resonator and the load capacitors have to be placed as close as possible to 
the oscillator pins in order to minimize output distortion and startup stabilization time. Refer 
to the crystal resonator manufacturer for more details on the resonator characteristics 
(frequency, package, accuracy).

          

Table 41. HSE oscillator characteristics(1) 

Symbol

Parameter

Conditions(2)

Min

Typ

Max

Unit

fOSC_IN Oscillator frequency

RF

Feedback resistor

-

-

During startup(3)

VDD = 3 V, 
Rm = 30 Ω, 
CL = 10 pF@8 MHz

VDD = 3 V, 
Rm = 45 Ω, 
CL = 10 pF@8 MHz

VDD = 3 V, 
Rm = 30 Ω, 
CL = 5 pF@48 MHz

VDD = 3 V, 
Rm = 30 Ω,
CL = 10 pF@48 MHz

VDD = 3 V, 
Rm = 30 Ω, 
CL = 20 pF@48 MHz

4

48

MHz

kΩ 

5.5

200

8

-

0.44

0.45

0.68

0.94

1.77

-

2

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

IDD(HSE) HSE current consumption

mA

Gm 

Maximum critical crystal 
transconductance

tSU(HSE)

(4)

Startup time

1. Guaranteed by design.

Startup

1.5

mA/V

 VDD is stabilized

ms

2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

3. This consumption level occurs during the first 2/3 of the tSU(HSE) startup time 
4.

tSU(HSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz 
oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly 
with the crystal manufacturer

For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the 
5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match 
the requirements of the crystal or resonator (see Figure 21). CL1 and CL2 are usually the 
same size. The crystal manufacturer typically specifies a load capacitance which is the 
series combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF 
can be used as a rough estimate of the combined pin and board capacitance) when sizing 
CL1 and CL2.

DS12288 Rev 6

117/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Note:

For information on selecting the crystal, refer to the application note AN2867 “Oscillator 
design guide for ST microcontrollers” available from the ST website www.st.com.

Figure 21. Typical application with an 8 MHz crystal

Resonator with integrated 
capacitors

CL1

CL2

OSC_IN

fHSE

8 MHz 
resonator

Bias 
controlled 
gain

RF

(1)

REXT

OSC_OUT

MS19876V1

1. REXT value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator 
oscillator. All the information given in this paragraph are based on design simulation results 
obtained with typical external components specified in Table 42. In the application, the 
resonator and the load capacitors have to be placed as close as possible to the oscillator 
pins in order to minimize output distortion and startup stabilization time. Refer to the crystal 
resonator manufacturer for more details on the resonator characteristics (frequency, 
package, accuracy).

118/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 42. LSE oscillator characteristics (fLSE = 32.768 kHz)(1) 

Symbol

Parameter

Conditions(2)

Min

Typ

Max

Unit

LSEDRV[1:0] = 00  
Low drive capability

LSEDRV[1:0] = 01  
Medium low drive capability

LSEDRV[1:0] = 10  
Medium high drive capability

LSEDRV[1:0] = 11  
High drive capability

LSEDRV[1:0] = 00 
Low drive capability

LSEDRV[1:0] = 01 
Medium low drive capability

LSEDRV[1:0] = 10 
Medium high drive capability

LSEDRV[1:0] = 11 
High drive capability

 VDD is stabilized

-

-

-

-

-

-

-

-

-

250

315

500

630

-

-

-

-

-

-

-

-

0.5

0.75

1.7

2.7

nA

µA/V

2

-

s

IDD(LSE)

LSE current consumption

Gmcritmax

Maximum critical crystal 
gm

tSU(LSE)

(3)

Startup time 

1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator 

design guide for ST microcontrollers”.

3.

 tSU(LSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 
32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly 
with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 “Oscillator 
design guide for ST microcontrollers” available from the ST website www.st.com.

Figure 22. Typical application with a 32.768 kHz crystal

Resonator with integrated 
capacitors

CL1

CL2

OSC32_IN

fLSE

32.768 kHz 
resonator

Drive 
programmable 
amplifier

OSC32_OUT

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden 
to add one.

MS30253V2

DS12288 Rev 6

119/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.8 

Internal clock source characteristics

The parameters given in Table 43 are derived from tests performed under ambient 
temperature and supply voltage conditions summarized in Table 17: General operating 
conditions. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

          

Table 43. HSI16 oscillator characteristics(1) 

Symbol

fHSI16

Parameter

Conditions

Min

Typ Max Unit

HSI16 Frequency 

VDD=3.0 V, TA=30 °C

15.88

-

16.08 MHz

TRIM

HSI16 user trimming step

Trimming code is not a 
multiple of 64

Trimming code is a 
multiple of 64

0.2

0.3

0.4

DuCy(HSI16)(2)

Duty Cycle

∆Temp(HSI16)

HSI16 oscillator frequency 
drift over temperature

TA= 0 to 85 °C

TA= -40 to 125 °C

VDD=1.62 V to 3.6 V

-0.1

0.05

-8

55

1

1.5

-6

-

-

-

-

%

%

%

%

%

0.8

1.2

μs

3

5

μs

155

190

μA

-4

45

-1

-2

-

-

-

-

-

-

-

∆VDD(HSI16)

HSI16 oscillator frequency 
drift over VDD

tsu(HSI16)(2)

HSI16 oscillator start-up 
time

tstab(HSI16)(2) HSI16 oscillator 
stabilization time

IDD(HSI16)(2) HSI16 oscillator power 

consumption

1. Guaranteed by characterization results.

2. Guaranteed by design.

120/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 23. HSI16 frequency versus temperature

MHz
16.4

16.3

16.2

16.1

16

15.9

15.8

15.7

15.6

+2 %

+1.5 %

+1 %

-1 %

-1.5 %

-2 %

-40

-20

0

20

40

60

80

100

120

°C

Mean

min

max

MSv39299V2

High-speed internal 48 MHz (HSI48) RC oscillator

          

Table 44. HSI48 oscillator characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max Unit

fHSI48

TRIM

HSI48 Frequency

VDD=3.0V, TA=30°C

HSI48 user trimming step

48

MHz

0.11(2)

0.18(2) %

USER TRIM 
COVERAGE

HSI48 user trimming 
coverage

DuCy(HSI48) Duty Cycle

ACCHSI48_REL

Accuracy of the HSI48 
oscillator over temperature 
(factory calibrated)

DVDD(HSI48)

HSI48 oscillator frequency 
drift with VDD

tsu(HSI48)

HSI48 oscillator start-up 
time

IDD(HSI48)

HSI48 oscillator power 
consumption

±32 steps

±3(3)

±3.5(3)

45(2)

-
VDD = 3.0 V to 3.6 V, 
TA = –15 to 85 °C
VDD = 1.65 V to 3.6 V, 
TA = –40 to 125 °C

VDD = 3 V to 3.6 V

VDD = 1.65 V to 3.6 V

-

-

-

-

-

-

-

-

-

-

-

-

-

55(2)

±3(3)

±4.5(3)

%

%

%

%

0.025(3)

0.05(3)

0.05(3)

0.1(3)

2.5(2)

6(2)

μs

340(2)

380(2)

μA

-

-

-

DS12288 Rev 6

121/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 44. HSI48 oscillator characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max Unit

NT jitter

PT jitter

Next transition jitter 
Accumulated jitter on 28 
cycles(4)

Paired transition jitter 
Accumulated jitter on 56 
cycles(4)

-

-

-

-

+/-0.15(2)

+/-0.25(2)

-

-

ns

ns

1. VDD = 3 V, TA = –40 to 125°C unless otherwise specified.
2. Guaranteed by design.

3. Guaranteed by characterization results.

4. Jitter measurement are performed without clock source activated in parallel.

Figure 24. HSI48 frequency versus temperature

%

6

4

2

0

-2

-4

-6

-50

-30

-10

10

30

50

70

90

110

130

Avg

min

max

°C

MSv40989V1

Low-speed internal (LSI) RC oscillator

          

Table 45. LSI oscillator characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fLSI

LSI Frequency

tSU(LSI)(2)

LSI oscillator start-up 
time

VDD = 3.0 V, 
TA = 30 °C

VDD = 1.62 to 3.6 V, 
TA = -40 to 125 °C

31.04

32.96

29.5

34

-

-

kHz

-

-

80

130

μs

122/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 45. LSI oscillator characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

tSTAB(LSI)(2)

LSI oscillator stabilization 
time 

5% of final frequency

125

180

μs

-

-

-

110

180

nA

IDD(LSI)(2)

LSI oscillator power 
consumption

1. Guaranteed by characterization results.

2. Guaranteed by design.

5.3.9 

PLL characteristics

The parameters given in Table 46 are derived from tests performed under temperature and 
VDD supply voltage conditions summarized in Table 17: General operating conditions.

          

Table 46. PLL characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ Max Unit

fPLL_IN

PLL input clock(2)

PLL input clock duty cycle

2.66

45

MHz

%

fPLL_P_OUT PLL multiplier output clock P

fPLL_Q_OUT PLL multiplier output clock Q

fPLL_R_OUT PLL multiplier output clock R

fVCO_OUT PLL VCO output

tLOCK

PLL lock time

Jitter

RMS cycle-to-cycle jitter

RMS period jitter

IDD(PLL)

PLL power consumption on 
VDD

(1)

-

-

-

Voltage scaling Range 1 
Boost mode

2.0645

Voltage scaling Range 1

2.0645

Voltage scaling Range 2

2.0645

Voltage scaling Range 1 
Boost mode

Voltage scaling Range 1

Voltage scaling Range 2

Voltage scaling Range 1 
Boost mode

Voltage scaling Range 1

Voltage scaling Range 2

Voltage scaling Range 1

Voltage scaling Range 2

System clock 150 MHz

VCO freq = 96 MHz

VCO freq = 192 MHz

VCO freq = 344 MHz

8

8

8

8

8

8

-

-

-

-

-

-

96

96

-

-

-

-

-

-

-

-

-

-

-

-

-

15

28.6

21.4

200

300

520

16

55

170

150

26

170

150

26

170

150

26

344

128

40

-

-

260

380

650

MHz

μs

±ps

μA

1. Guaranteed by design.

values.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock 

DS12288 Rev 6

123/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.10 

Flash memory characteristics

          

Table 47. Flash memory characteristics(1) 

Symbol

Parameter

 Conditions

tprog

64-bit programming time

tprog_row

One row (32 double 
word) programming time

tprog_page

One page (2 Kbytes) 
programming time

tERASE

Page (2 Kbytes) erase 
time

Normal programming

Fast programming

Normal programming

Fast programming

tprog_bank

One bank (256 Kbyte) 
programming time

Normal programming

Fast programming

-

-

-

tME

IDD

Mass erase time 
(one or two banks)

Average consumption 
from VDD

Maximum current (peak)

Write mode 

Erase mode 

Write mode 

Erase mode 

1. Guaranteed by design.

Typ

81.7

2.61

1.91

20.91

15.29

22.02

2.68

1.96

3.5

3.5

7 (for 6 µs)

7 (for 67 µs)

Max Unit

83.35

µs

2.7

1.95

21.34

15.6

24.47

2.73

2

-

-

-

-

ms

s

mA

22.13

24.6

ms

          

Table 48. Flash memory endurance and data retention 

Symbol

Parameter

 Conditions

NEND

Endurance

Min(1)

Unit

kcycles

tRET

Data retention

Years

TA = -40 to +105 °C
1 kcycle(2) at TA = 85 °C
1 kcycle(2) at TA = 105 °C
1 kcycle(2) at TA = 125 °C
10 kcycles(2) at TA = 55 °C
10 kcycles(2) at TA = 85 °C
10 kcycles(2) at TA = 105 °C

10

30

15

7

30

15

10

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.

124/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.11 

EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). 
the device is stressed by two electromagnetic events until a failure occurs. The failure is 
indicated by the LEDs:
•

Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until 
a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and 
VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is 
compliant with the IEC 61000-4-4 standard.

•

A device reset allows normal operations to be resumed. 

The test results are given in Table 49. They are based on the EMS levels and classes 
defined in application note AN1709.

Table 49. EMS characteristics 

Symbol

Parameter

Conditions

VFESD

Voltage limits to be applied on any I/O pin 
to induce a functional disturbance

VEFTB

Fast transient voltage burst limits to be 
applied through 100 pF on VDD and VSS 
pins to induce a functional disturbance

VDD = 3.3 V, TA = +25 °C,  
fHCLK = 170 MHz, 
conforming to IEC 61000-4-2
VDD = 3.3 V, TA = +25 °C,  
fHCLK = 170 MHz, 
conforming to IEC 61000-4-4

Level/
Class

3B

5A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical 
application environment and simplified MCU software. It should be noted that good EMC 
performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and 
prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:
•

Corrupted program counter

Unexpected reset

Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be 
reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 
second.

          

•

•

DS12288 Rev 6

125/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

To complete these trials, ESD stress can be applied directly on the device, over the range of 
specification values. When unexpected behavior is detected, the software can be hardened 
to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is 
executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with 
IEC 61967-2 standard which specifies the test board and the pin loading.

          

Table 50. EMI characteristics 

Symbol

Parameter

Conditions

SEMI

Peak level

VDD = 3.6 V, TA = 25 °C, 
LQFP128 package 
compliant with IEC 61967-2

Monitored
frequency band

Max vs. [fHSE/fHCLK]

8  MHz / 170 MHz

Unit

0.1 MHz to 30 MHz

30 MHz to 130 MHz

130 MHz to 1 GHz

1 GHz to 2 GHz

EMI Level

4

0

16

11

3.5

dBµV

-

5.3.12 

Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is 
stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are 
applied to the pins of each sample according to each pin combination. The sample size 
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test 
conforms to the ANSI/JEDEC standard.

           

Table 51. ESD absolute maximum ratings

Symbol

Ratings

Conditions

VESD(HBM)

Electrostatic discharge 
voltage (human body model)

TA = +25 °C, conforming to 
ANSI/ESDA/JEDEC JS-001

VESD(CDM)

Electrostatic discharge 
voltage (charge device model)

TA = +25 °C, conforming to 
ANSI/ESDA/JEDEC JS- 
002

Class

Maximum 
value(1) Unit

2

2000

V

V

LQFP100 and 
LQFP128

Other 
packages

C1

250

C2a

500

1. Guaranteed by characterization results.

126/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.13 

I/O current injection characteristics

Static latch-up

Two complementary static tests are required on three parts to assess the latch-up 
performance: 
•

A supply overvoltage is applied to each power supply pin.

A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 52. Electrical sensitivities 

Symbol

Parameter

Conditions

Class

LU

Static latch-up class

TA = +125 °C conforming to JESD78E

Class II level A

As a general rule, current injection to the I/O pins, due to external voltage below VSS or 
above VDD (for standard, 3.3 V-capable I/O pins) should be avoided during normal product 
operation. However, in order to give an indication of the robustness of the microcontroller in 
cases when abnormal injection accidentally happens, susceptibility tests are performed on a 
sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting 
current into the I/O pins programmed in floating input mode. While current is injected into 
the I/O pin, one at a time, the device is checked for functional failures. 

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher 
than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out 
of the -5 µA/+0 µA range) or other functional failure (for example reset occurrence or 
oscillator frequency deviation).

The characterization results are given in Table 53.

Negative induced leakage current is caused by negative injection and positive induced 
leakage current is caused by positive injection.

Table 53. I/O current injection susceptibility 

Symbol

Description

(1)

IINJ

Injected current on pin 

PF10, PB8-BOOT0, PC10

All except TT_a, PF10, PB8-BOOT0, PC10

TT_a pins

1. Guaranteed by characterization.

Functional 
susceptibility

Negative 
injection

Positive 
injection

-5

-0

-5

NA

NA

0

Unit

mA

•

          

          

          

DS12288 Rev 6

127/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.14 

I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 54 are derived from tests 
performed under the conditions summarized in Table 17: General operating conditions. All 
I/Os are designed as CMOS- and TTL-compliant.

          

Table 54. I/O static characteristics 

Symbol Parameter

Conditions

Min

Typ

Max

Unit

(1)(2)

VIL

I/O input 
low level 
voltage 

(1)(2)

VIH

I/O input 
high level 
voltage 

(3)

VHYS

Input 
hysteresis

All except 
FT_c

1.62 V<VDD<3.6 V

FT_c

1.62 V<VDD<3.6 V

All except 
FT_c

FT_c

TT_xx, 
FT_xxx, 
NRST

FT_xx 
except 
FT_c

FT_c

FT_d

TT_xx

1.62 V<VDD<3.6 V

1.62 V<VDD<3.6 V

1.62 V<VDD<3.6 V

0 < VIN ≤ VDD

VDD ≤ VIN ≤ VDD+1 V

VDD+1 V < VIN ≤ 5.5 V

0 ≤ VIN ≤ VDDMAX

VDD ≤ VIN <0.5 V

0 ≤ VIN ≤ VDD

VDD ≤ VIN ≤ 5.5 V

0 ≤ VIN ≤ VDD

VDD + 1V ≤ VIN ≤ 5.5 V

0 ≤ VIN ≤ VDD

VDD ≤ VIN ≤ 3.6 V

0.3xVDD
0.39xVDD-0.06(3)
0.3xVDD

0.25xVDD

0.7xVDD
0.49xVDD +0.26(3)
0.7xVDD

200

mV

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

±100

650(4)

200(4)

2000

3000

±150

±2500

±250

±4500

±9000

±150

2000

Ileak

Input 
leakage 
current(3)

FT_u, PC3

VDD ≤ VIN ≤ VDD+ 1 V

RPU

RPD

Weak pull-
up 
equivalent 
resistor(5) 

Weak pull-
down 
equivalent 
resistor(5)

VIN = VSS

25

40

55

VIN = VDD

25

40

5

55

-

CIO

I/O pin 
capacitance

I/O pin 
capacitance

-

1. Refer to Figure 25: I/O input characteristics

128/236

DS12288 Rev 6

V

V

nA

kΩ

pF

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

2. Data based on characterization results, not tested in production 

3. Guaranteed by design.
4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: 

ITotal_Ileak_max = 10 μA + [number of I/Os where VIN is applied on the pad] ₓ Ilkg(Max).

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This 

PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their 
characteristics cover more than the strict CMOS-technology or TTL parameters. The 
coverage of these requirements is shown in Figure 25 for standard I/Os, and 5 V tolerant 
I/Os (except FT_c).

Figure 25. I/O input characteristics

  V i h   m i n   =   0 . 7 x V D D I O x

r e q u i r e m e n t
t i o n   C M O S  
i o n   V i h   m i n   =   0 . 6 1 x V D D I O x + 0 . 0 5  
t e d   i n   p r o d u c
T e s
  m a x   = 0 . 4 3 x V D D I O x - 0 . 1  
B a s e d   o n   s i m u l a t
B a s e d   o n   s i m u l a t
T e s t e d   i n   p r o d u c t i o n   C M O S   r e q u i r e m e n t   V i

i o n   V i

l

f o r

  1 . 0 8 < V D D I O x < 1 . 6 2   o r
f o r   1 . 0 8 < V D D I O x < 1 . 6 2   o r  
l   m a x   =   0 . 3 x V d d

TTL requirement Vih min = 2V

  V D D I O x > 1 . 6 2

f o r

f o r   V D D I O x > 1 . 6 2

  0 . 4 9 x V D D I O x + 0 . 2 6  
  0 . 3 9 x V D D I O x - 0 . 0 6  

TTL requirement Vil max = 0.8V

MSv37613V1

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or 
source up to ± 20 mA (with a relaxed VOL/VOH).
In the user application, the number of I/O pins which can drive current must be limited to 
respect the absolute maximum rating specified in Section 5.2:
•

The sum of the currents sourced by all the I/Os on VDD, plus the maximum 
consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating 
ΣIVDD (see Table 14: Voltage characteristics).
The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of 
the MCU sunk on VSS, cannot exceed the absolute maximum rating ΣIVSS (see 
Table 14: Voltage characteristics). 

•

DS12288 Rev 6

129/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests 
performed under the ambient temperature and supply voltage conditions summarized in 
Table 17: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT OR TT 
unless otherwise specified).

          

Table 55. Output voltage characteristics(1)(2) 

Symbol

Parameter

Conditions

Min

Max

Unit

(3) Output low level voltage for an I/O pin CMOS port  

(3) Output low level voltage for an I/O pin All I/Os except FT_c 

V

|IIO| = 2 mA for FT_c  
I/Os = 8 mA for other I/Os VDD 
≥ 2.7 V

VDD-0.4

VOL

VOH

VOL

VOH

VOL

VOH

VOL

VOH

(3) Output high level voltage for an I/O pin

(3) Output low level voltage for an I/O pin

(3) Output high level voltage for an I/O pin

(3) Output high level voltage for an I/O pin

(3) Output low level voltage for an I/O pin

(3) Output high level voltage for an I/O pin

VOLFM+
(3)

Output low level voltage for an FT I/O 
pin in FM+ mode (FT I/O with “f” 
option)

TTL port  
|IIO| = 2 mA for FT_c  
I/Os = 8 mA for other I/Os 
VDD ≥ 2.7 V

|IIO| = 20 mA 
VDD ≥ 2.7 V
|IIO| = 1 mA for FT_c  
I/Os = 4 mA for other I/Os 
VDD ≥ 1.62 V
|IIO| = 20 mA 
VDD ≥ 2.7 V
|IIO| = 10 mA 
VDD ≥ 1.62 V

-

-

-

-

-

-

2.4

VDD-1.3

VDD-0.45

0.4

0.4

-

-

-

-

1.3

0.4

0.4

0.4

1. The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 14: 

Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always 
respect the absolute maximum ratings ΣIIO.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Guaranteed by design.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 26 and 
Table 56, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under 
the ambient temperature and supply voltage conditions summarized in Table 17: General 
operating conditions.

130/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 56. I/O (except FT_c) AC characteristics(1) (2) 

Speed Symbol

Parameter

Conditions

Min

Max

Unit

00

01

10

11

Fmax

Maximum 
frequency

Tr/Tf

Output rise and 
fall time

Fmax

Maximum 
frequency

Tr/Tf

Output rise and 
fall time

Fmax

Maximum 
frequency

Tr/Tf

Output rise and 
fall time

Fmax

Maximum 
frequency

Tr/Tf

Output rise and 
fall time(4)

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=30 pF, 2.7 V≤VDD≤3.6 V

C=30 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

C=30 pF, 2.7 V≤VDD≤3.6 V

C=30 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 2.7 V≤VDD≤3.6 V

C=10 pF, 1.62 V≤VDD≤2.7 V

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

5

1

10

1.5

25

52

17

37

25

10

50

15

9

16

4.5

9

50

25

5.8

11

2.5

5

75

3.3

6

1.7

3.3

100(3)

37.5

120(3)

50

180(3)

MHz

ns

MHz

ns

MHz

ns

MHz

ns

DS12288 Rev 6

131/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 56. I/O (except FT_c) AC characteristics(1) (2) (continued)

Speed Symbol

Parameter

Conditions

Min

Max

Unit

Fmax(5)

Maximum 
frequency

FM+

Tr/TF(4)

Output high to 
low level fall 
time

C=50 pF, 1.6 V≤VDD≤3.6 V

1

5

MHz

ns

1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the 

SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-
based 32-bit MCUs" for a description of GPIO Port configuration register.

3. This value represented the I/O capability but maximum system frequency is 170 MHz.

4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
5. The maximum frequency is defined with the following conditions: 

2. Guaranteed by design.

- (Tr+ Tf) ≤ 2/3 T. 
- 45%<Duty cycle<55%

          

Table 57. I/O FT_c AC characteristics(1) (2) 

Speed Symbol

Parameter

Conditions

Min

Max

Unit

0

1

Fmax

Maximum 
frequency

Tr/Tf

Output H/L to 
L/H level fall 
time

Fmax

Maximum 
frequency

Tr/Tf

Output H/L to 
L/H level fall 
time

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.6 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.6 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.6 V≤VDD≤2.7 V

C=50 pF, 2.7 V≤VDD≤3.6 V

C=50 pF, 1.6 V≤VDD≤2.7 V

2

1

170

330

10

5

35

65

MHz

ns

MHz

ns

-

-

-

-

-

-

-

-

-

-

1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the 

SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-
based 32-bit MCUs" for a description of GPIO Port configuration register.

2. Guaranteed by design.

132/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 26. I/O AC characteristics definition(1)

90%

10%

50%

50%

10%

t

r(IO)out

90%

t

f(IO)out

T

-

-

-

-

Maximum frequency is achieved if (t  + t  (≤ 2/3)T and if the duty cycle is (45-55%)
f
when loaded by the specified capacitance.

r

MS32132V2

1. Refer to Table 56: I/O (except FT_c) AC characteristics.

5.3.15 

NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-
up resistor, RPU.
Unless otherwise specified, the parameters given in the table below are derived from tests 
performed under the ambient temperature and supply voltage conditions summarized in 
Table 17: General operating conditions.

          

Table 58. NRST pin characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL(NRST)

NRST input low level 
voltage

VIH(NRST)

NRST input high level 
voltage

Vhys(NRST)

NRST Schmitt trigger 
voltage hysteresis 

0.7ₓVDD

-

-

-

200

-

-

-

-

0.3ₓVDD

-

-

-

55

70

V

mV

kΩ

ns

ns

RPU

Weak pull-up equivalent 
resistor(2)

VIN = VSS

25

40

  NRST input filtered 

VF(NRST)

pulse

VNF(NRST)

NRST input not filtered 
pulse

1.71 V ≤ VDD 
≤ 3.6 V

350

1.

 Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to 

the series resistance is minimal (~10% order).

DS12288 Rev 6

133/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 27. Recommended NRST pin protection 

External
reset circuit(1)

NRST(2)

0.1 μF

VDD

RPU

Internal reset

Filter

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in 

Table 58: NRST pin characteristics. Otherwise the reset is not taken into account by the device.

3. The external capacitor on NRST must be placed as close as possible to the device.

MS19878V3

5.3.16 

High-resolution timer (HRTIM)

The parameters given in Table 59 are derived from tests performed under ambient 
temperature and supply voltage conditions summarized in Table 17.

          

Table 59. HRTIM characteristics(1) 
Min.

Conditions

Typ. Max.

Unit

Symbol

Parameter

TA

fHRTIM
tHRTIM

Timer ambient 
temperature range

HRTIM input clock 
for DLL calibration

tRES(HRTIM)

high-resolution 
step size

ResHRTIM

Timer resolution

tDTG

Dead time 
generator clock 
period

|tDTR| / |tDTF| 
max

Dead time range 
(absolute value)

fCHPFRQ

Chopper stage 
clock frequency

t1STPW

Chopper first 
pulse length

fHRTIM=170 MHz 

As per TA conditions

fHRTIM=170 MHz,  
TA from -40 to 105°C

-

-

-

-

-

fHRTIM=170 MHz

fHRTIM=170 MHz

fHRTIM=170 MHz

fHRTIM=170 MHz

1. Data based on characterization results, not tested in production.

-40

5.88

-

-

-

-

-

0.125

0.735

1/256

0.664

16

0.094

184

-

-

-

-

-

-

-

-

-

-

-

-

125

170

-

-

16

16

94.1

511

48.09

1/16

10.625

256

1.506

°C

MHz

ns

ps

bit

ns

tHRTIM

tDTG
µs

fHRTIM
MHz

tHRTIM
µs

134/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 60. HRTIM output response to fault protection(1) 

Symbol

Parameter

Conditions

Min.

Typ. Max.(2)

Unit

tLAT(DF)

Digital fault response 
latency

Propagation delay from 
HRTIM1_FLTx digital input to 
HRTIM_CHxy output pin

tW(FLT)

Minimum Fault pulse 
width

-

-

ns

-

7

-

20

9

-

16

31

tLAT(AF)

Analog fault response 
latency

Propagation delay from 
comparator COMPx_INP input 
pin to HRTIM_CHxy output pin

1. Refer to Fault paragraph in HRTIM section of RM0440.

2. Data based on characterization results, not tested in production.

          

Table 61. HRTIM output response to external events 1 to 5 
(Low-Latency mode(1)) 

Symbol

Parameter

Conditions

Min Typ(2)

Max(2)

Unit

tLAT(DEEV)

Digital external event 
response latency

tW(EEV)

Minimum external 
event pulse width

tLAT(AEEV)

Analog external event 
response latency

Propagation delay from 
HRTIM1_EEVx digital input to 
HRTIM_CHxy output pin (30pF 
load)

12

23

-

-

-

ns

Propagation delay from 
comparator COMPx_INP input 
pin to HRTIM_CHxy output pin 
(30pF load)

19

31

-

7

-

1. EExFAST bit in HRTIM_EECR1 register is set (Low Latency mode). This functionality is available on 
external events channels 1 to 5. Refer to Latency to external events paragraph in HRTIM section of 
RM0440.

2. Data based on characterization results, not tested in production.

DS12288 Rev 6

135/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 62. HRTIM output response to external events 1 to 10 (Synchronous mode (1)) 

          

Symbol

Parameter

Conditions

Min. Typ. Max.(2)

Unit

tLAT(DEEV)

Digital external event 
response latency

tLAT(AEEV)

Analog external event 
response latency

tW(EEV)

Minimum external event 
pulse width

Propagation delay from HRTIM1_EEVx 
digital input to HRTIM_CHxy output pin 
(30pF load) (3)

Propagation delay from COMPx_INP 
input pin to HRTIM_CHxy output pin 
(30pF load) (3)

TJIT(EEV)

External event response 
jitter

Jitter of the delay from HRTIM1_EEVx 
digital input or COMPx_INP to 
HRTIM_CHxy output pin

-

-

7

-

56

66

ns

62

76

-

-

-

1

ns

ns

tHRTIM

 (4)

1. EExFAST bit in HRTIM_EECR1 or HRTIM_EECR2 register is cleared (synchronous mode). External event filtering is 

disabled, i.e. EExF[3:0]=0000 in HRTIM_EECR2 register. Refer to Latency to external events paragraph in HRTIM section 
of RM0440.

2. Data based on characterization results, not tested in production.

3. This parameter is given for fHRTIM = 170 MHz.
4. THRTIM = 1 / fHRTIM with fHRTIM= 170 MHz.

          

Table 63. HRTIM synchronization input / output(1) 

Symbol

Parameter

Conditions

Min.

Typ. Max.

Unit

tW(SYNCIN)

Minimum pulse width on 
SYNCIN inputs, including 
HRTIM_SCIN

tRES(ESR)

Response time to external 
synchronization request

tW(SYNCOUT)

Pulse width on 
HRTIM_SCOUT output

fHRTIM=170 MHz

1. Guaranteed by design, not tested in production.

2

-

-

-

-

-

16

94.1

-

3

-

-

tHRTIM

tHRTIM

tHRTIM

ns

-

-

-

-

5.3.17 

Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is 
detected by the event controller.

          

Table 64. EXTI input characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

PLEC

Pulse length to event 
controller

1. Guaranteed by design.

-

20

-

-

ns

136/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.18 

Analog switches booster

          

Table 65. Analog switches booster characteristics(1) 

Symbol

Parameter

Typ

Max

Unit

VDD

Supply voltage

tSU(BOOST)

Booster startup time

Booster consumption for
1.62 V ≤ VDD ≤ 2.0 V

Booster consumption for
2.0 V ≤ VDD ≤ 2.7 V

Booster consumption for
2.7 V ≤ VDD ≤ 3.6 V

1. Guaranteed by design.

Min

1.62

-

-

-

-

-

-

-

-

-

V

µs

3.6

240

250

900

IDD(BOOST)

500

µA

DS12288 Rev 6

137/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.19 

Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in Table 66 are preliminary values derived 
from tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage 
conditions summarized in Table 17: General operating conditions.

Note:

It is recommended to perform a calibration after each power-up.

          

Table 66. ADC characteristics(1) (2) 

Symbol

Parameter

Conditions

Typ

Unit

Input common 
mode

Differential

(VREF++VREF-
)/2 - 0.18

(VREF+ + 
VREF-)/2 

(VREF+ + VREF-
)/2 + 0.18

Analog supply 
voltage

Positive 
reference 
voltage

Negative 
reference 
voltage

VDDA ≥ 2 V

VDDA < 2 V

-

-

VDDA

VREF+

VREF-

VCMIN

fADC

ADC clock 
frequency

Min

1.62

2

0.14

-

0.14

0.14

0.14

-

0

Max

3.6

VDDA 

60

26

52

42

56

1ms

VREF+

VDDA

VSSA

-

-

-

-

-

-

-

-

-

-

MHz

V

V

V

V

V

-

V

Range 1, single 
ADC operation

Range 2

Range 1, all ADCs 
operation, single 
ended mode 
VDDA ≥ 2.7 V

Range 1, all ADCs 
operation, single 
ended mode 
VDDA ≥ 1.62 V

Range 1, all ADCs 
operation, 
differential mode 
VDDA ≥ 1.62 V

For given 
resolution and 
sampling time 
cycles (ts)

Considering trigger 
conversion latency 
time (tLATR or 
tLATRINJ)

Resolution = 
12 bits, 
fADC=60 MHz

-

fs

Sampling rate, 
continuous mode

0.001

fADC / (sampling time 
[cycles] + resolution [bits] + 
0.5)

Msps

TTRIG

External trigger 
period

VAIN (3)

Conversion 
voltage range

tconv + [tLATR 
or tLATRINJ] 

138/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 66. ADC characteristics(1) (2) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

-

-

-

-

-

-

-

(4)

RAIN

CADC

External input 
impedance

Internal sample 
and hold 
capacitor

tSTAB

Power-up time

tCAL

Calibration time

fADC = 60 MHz

CKMODE = 00

1.5

CKMODE = 00

2.5

tLATR

tLATRINJ

tCONV

IDDA(ADC)

IDDV_S(ADC)

IDDV_D(ADC)

Trigger 
conversion 
latency Regular 
and injected 
channels without 
conversion abort

Trigger 
conversion 
latency Injected 
channels 
aborting a 
regular 
conversion 

CKMODE = 01

CKMODE = 10

CKMODE = 11

CKMODE = 01

CKMODE = 10

CKMODE = 11

fADC = 60 MHz

regulator start-up 
time

Total conversion 
time 
(including 
sampling time)

fADC = 60 MHz 
Resolution = 
12 bits

ADC 
consumption 
from the VDDA 
supply

ADC 
consumption 
from the VREF+ 
single ended 
mode

fs = 4 Msps

fs = 1 Msps

fs = 10 ksps

fs = 4 Msps

fs = 1 Msps

fs = 10 ksps

ADC 
consumption 
from the VREF+ 
differential mode

fs = 4 Msps

fs = 1 Msps

fs = 10 ksps

1. Guaranteed by design.

ts

Sampling time

tADCVREG_STUP ADC voltage 

0.0416

2.5

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

1.93

116

2

-

5

1

3

-

-

-

-

-

-

-

-

-

-

590

160

16

110

30

0.6

220

60

1.3

50

-

2.5

2.0

2.25

2.125

3.5

3.0

3.25

3.125

10.675

640.5

20

730

220

50

140

40

2

270

70

3

conversion 
cycle

kΩ

pF

µs

1/fADC

1/fADC

1/fADC

µs

1/fADC

µs

µs

µA

µA

µA

0.25

10.883

ts[cycles] + resolution [bits] +0.5 = 15 to 653

1/fADC

DS12288 Rev 6

139/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

2. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4V). It is disabled when VDDA ≥ 2.4 V.

3. VREF+ can be internally connected to VDDA, depending on the package. Refer to Section 4: Pinouts and pin description for 

further details.

4. The maximum value of RAIN can be found in Table 67: Maximum ADC RAIN.

140/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

The maximum value of RAIN can be found in Table 67: Maximum ADC RAIN.

          

Table 67. Maximum ADC RAIN

(1)(2) 

Resolution

Sampling cycle 
@60 MHz

Sampling time 
[ns]

RAIN max (Ω)

Fast channels(3)  Slow channels(4)

12 bits

10 bits

8 bits

6 bits

2.5

6.5

12.5

24.5

47.5

92.5

247.5

640.5

2.5

6.5

12.5

24.5

47.5

92.5

247.5

640.5

2.5

6.5

12.5

24.5

47.5

92.5

247.5

640.5

2.5

6.5

12.5

24.5

47.5

92.5

247.5

640.5

41.67

108.33

208.33

408.33

791.67

1541.67

1541.67

4125

10675

41.67

108.33

208.33

408.33

791.67

4125

10675

41.67

108.33

208.33

408.33

791.67

4125

10675

41.67

108.33

208.33

408.33

791.67

1541.67

1541.67

4125

10675

100

330

680

1500

2200

4700

12000

39000

120

390

820

1500

2200

5600

12000

47000

180

470

1000

1800

2700

6800

15000

50000

220

560

1200

2700

3900

8200

18000

50000

N/A

100

470

1200

1800

3900

10000

33000

N/A

180

560

1200

1800

4700

10000

39000

N/A

270

680

1500

2200

5600

12000

50000

N/A

330

1000

2200

3300

6800

15000

50000

DS12288 Rev 6

141/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

1. Guaranteed by design.

2. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the 

SYSCFG_CFGR1 when VDDA < 2.4V). It is disabled when VDDA ≥ 2.4 V.

3. Fast channels are: ADCx_IN1 to ADCx_IN5.

4. Slow channels are: all ADC inputs except the fast channels.

142/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 68. ADC accuracy - limited test conditions 1(1)(2)(3) 
Conditions(4)

Symbol Parameter

Min Typ Max Unit

EG

Gain error

LSB

ET

Total 
unadjusted 
error

EO

Offset error

ENOB

Effective 
number of 
bits

SINAD

Signal-to-
noise and 
distortion 
ratio

SNR

Signal-to-
noise ratio

ED

EL

Differential 
linearity 
error

Integral 
linearity 
error

Single ADC operation ADC clock 
frequency ≤ 60 MHz,
VDDA = VREF+ = 3 V, TA = 
25 °C
Continuous mode, sampling 
rate:
Fast channels@4Msps
Slow channels@2Msps

Single 
ended

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

5.9

5.5

4.6

4

2.5

1.9

1.8

1.1

4.6

4.5

3.6

3.3

1.1

1.3

1.3

1.4

2.3

2.4

2.1

2.2

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Fast channel (max speed) 10.4 10.6

Slow channel (max speed) 10.4 10.6

Fast channel (max speed) 10.8 10.9

bits

Slow channel (max speed) 10.8 10.9

Fast channel (max speed) 64.4 65.6

Slow channel (max speed) 64.4 65.6

Fast channel (max speed) 66.8 67.5

Slow channel (max speed) 66.8 67.5

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

65

65

67

66.9

66.9

69

69

Slow channel (max speed)

67

dB

6.9

6.9

5.6

5.6

4

4

2.8

2.8

6.6

6.6

4.6

4.6

1.9

1.9

1.6

1.6

3.4

3.4

3.2

3.2

-

-

-

-

-

-

-

-

-

-

-

-

DS12288 Rev 6

143/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Symbol Parameter

Table 68. ADC accuracy - limited test conditions 1(1)(2)(3) (continued)
Conditions(4)

Min Typ Max Unit

THD

Total 
harmonic 
distortion

Single ADC operation ADC clock 
frequency ≤ 60 MHz,
VDDA = VREF+ = 3 V, TA = 
25 °C
Continuous mode, sampling 
rate:
Fast channels@4Msps
Slow channels@2Msps

Single 
ended

Fast channel (max speed)

-73

-72

Slow channel (max speed)

-73

-72

Fast channel (max speed)

-73

-72

dB

Differential

Slow channel (max speed)

-73

-72

-

-

-

-

1. Evaluated by characterization – Not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this 
significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a 
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

          

144/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 69. ADC accuracy - limited test conditions 2(1)(2)(3) 

Conditions(4)

Min

Typ Max Unit

EG

Gain error

LSB

Sym-
bol

Parameter

ET

Total 
unadjusted 
error

EO

Offset error

ENOB

Effective 
number of 
bits

SINAD

Signal-to-
noise and 
distortion 
ratio

SNR

Signal-to-
noise ratio

ED

Differential 
linearity 
error

EL

Integral 
linearity 
error

Single ADC operation
ADC clock frequency  
≤ 60 MHz, 2 V ≤ VDDA
Continuous mode, sampling 
rate:
Fast channels@4Msps
Slow channels@2Msps

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

10

10

10.6

10.6

Fast channel (max speed)

10.7

10.9

Slow channel (max speed)

10.7

10.9

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

62

62

65

65

64

64

bits

dB

Differential

Fast channel (max speed)

66.5

Slow channel (max speed)

66.5

5.9

5.5

4.6

4

2.5

1.9

1.8

1.1

4.6

4.5

3.6

3.3

1.1

1.3

1.3

1.4

2.3

2.4

2.1

2.2

65.6

65.6

67.5

67.5

66.9

66.9

69

69

8.4

6.6

8

6

6

6.9

3.3

3.3

8.1

8.1

4.6

4.6

1.8

1.8

1.6

1.6

4.4

4.4

4.1

3.7

-

-

-

-

-

-

-

-

-

-

-

-

DS12288 Rev 6

145/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Sym-
bol

Parameter

THD

Total 
harmonic 
distortion

Table 69. ADC accuracy - limited test conditions 2(1)(2)(3) (continued)

Conditions(4)

Min

Typ Max Unit

Single ADC operation
ADC clock frequency  
≤ 60 MHz, 2 V ≤ VDDA
Continuous mode, sampling 
rate:
Fast channels@4Msps
Slow channels@2Msps

Single 
ended

Differential

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

-73

-73

-73

-65

-67

-70

dB

Slow channel (max speed)

-73

-71

-

-

-

-

1. Evaluated by characterization – Not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this 
significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a 
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

146/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 70. ADC accuracy - limited test conditions 3(1)(2)(3) 

Conditions(4)

Min

Typ Max Unit

EG

Gain error

LSB

Sym-
bol

Parameter

ET

Total 
unadjusted 
error

EO

Offset error

ENOB

Effective 
number of 
bits

SINAD

Signal-to-
noise and 
distortion 
ratio

SNR

Signal-to-
noise ratio

ED

Differential 
linearity 
error

EL

Integral 
linearity 
error

Single ADC operation
ADC clock frequency ≤ 
60 MHz,
1.62 V ≤ VDDA = VREF+ 
≤ 3.6 V,
Continuous mode, 
sampling rate:
Fast channels@4Msps
Slow channels@2Msps

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Single 
ended

Differential

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

Slow channel (max speed)

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

10

10

62

62

65

65

63

63

66

66

5.9

5.5

4.6

4

2.5

1.9

1.8

1.1

4.6

4.5

3.6

3.3

1.1

1.3

1.3

1.4

2.3

2.4

2.1

2.2

10.6

10.6

65.6

65.6

67.5

67.5

66.9

66.9

69

69

7.9

7.5

7.6

5.5

5.5

5.5

3.5

7.1

3

7

4.1

4.8

1.9

1.9

1.6

1.6

4.4

4.4

3.7

3.7

-

-

-

-

-

-

-

-

-

-

-

-

Fast channel (max speed)

10.6

10.9

Slow channel (max speed)

10.6

10.9

bits

dB

DS12288 Rev 6

147/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 70. ADC accuracy - limited test conditions 3(1)(2)(3) (continued)

Conditions(4)

Min

Typ Max Unit

Sym-
bol

Parameter

THD

Total 
harmonic 
distortion

Single ADC operation
ADC clock frequency ≤ 
60 MHz,
1.62 V ≤ VDDA = VREF+ 
≤ 3.6 V,
Continuous mode, 
sampling rate:
Fast channels@4Msps
Slow channels@2Msps

Single 
ended

Fast channel (max speed)

Slow channel (max speed)

Fast channel (max speed)

-73

-73

-73

-67

-67

-71

dB

-

-

-

-

Differential

Slow channel (max speed)

-73

-71

1. Evaluated by characterization – Not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided 

as this significantly reduces the accuracy of the conversion being performed on another analog input. It is 
recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

148/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 71. ADC accuracy (Multiple ADCs operation) - limited test conditions 1(1)(2)(3) 

          

Symbol

Parameter

Conditions(4)

Min

Typ

Max

Unit

ET

Total unadjusted 
error

EO

Offset error

EG

Gain error

ED

EL

Differential 
linearity error

Integral linearity 
error

ENOB

Effective 
number of bits

SINAD

SNR

THD

Signal-to-noise 
and distortion 
ratio

Signal-to-noise 
ratio

Total harmonic 
distortion

Multiple ADC operation
ADC clock frequency:
single ended ≤ 52 MHz, 
differential ≤ 56 MHz, 
VDDA = VREF= 3.3 V,
25°C,
Continuous mode, 
sampling time:
Fast channels: 2.5 cycles
Slow channels: 6.5 cycles 
LQFP100 package

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

4.5

4.1

1.3

0.4

3.9

3.4

1.5

1.2

1.7

2.1

10.7

10.9

66.3

67.2

67.3

68.6

-73.5

-73

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

LSB

bits

dB

dB

1. Data based on characterization result, not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided 

as this significantly reduces the accuracy of the conversion being performed on another analog input. It is 
recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

DS12288 Rev 6

149/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 72. ADC accuracy (Multiple ADCs operation) - limited test conditions 2(1)(2)(3) 

          

Symbol

Parameter

Conditions(4)

Min

Typ

Max

Unit

ET

Total unadjusted 
error

EO

Offset error

EG

Gain error

ED

EL

Differential 
linearity error

Integral linearity 
error

ENOB

Effective 
number of bits

SINAD

SNR

THD

Signal-to-noise 
and distortion 
ratio

Signal-to-noise 
ratio

Total harmonic 
distortion

Multiple ADC operation
ADC clock frequency:
single ended ≤ 52 MHz, 
differential ≤ 56 MHz, 
VDDA ≥ 2.7 V, VREF≥ 1.62 V,
-40 to 125°C,
Continuous mode, 
sampling time:
Fast channels: 2.5 cycles
Slow channels: 6.5 cycles 
LQFP100 package

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

7.1

4.6

4.2

2.8

6.8

4.3

1.5

1.7

3.1

2.4

10.2

10.6

62.9

65.3

63.6

66.3

-70.9

-71.8

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

LSB

bits

dB

dB

1. Data based on characterization result, not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided 

as this significantly reduces the accuracy of the conversion being performed on another analog input. It is 
recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

150/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 73. ADC accuracy (Multiple ADCs operation) - limited test conditions 3(1)(2)(3) 

          

Symbol

Parameter

Conditions(4)

Min

Typ

Max

Unit

Multiple ADC operation
ADC clock frequency:
single ended ≤ 42 MHz, 
differential ≤ 56 MHz, 
VDDA= VREF≥ 1.62 V,
-40 to 125°C,
Continuous mode, 
sampling time:
Fast channels: 2.5 cycles
Slow channels: 6.5 cycles 
LQFP100 package

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

Single ended

Differential

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

7.4

4.6

4

2.8

7.2

4.3

1.8

1.7

3.1

2.4

10.1

10.6

62.6

65.3

63.2

66.3

-70.6

-71.8

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

LSB

bits

dB

dB

1. Data based on characterization result, not tested in production.

2. ADC DC accuracy values are measured after internal calibration.

3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided 

as this significantly reduces the accuracy of the conversion being performed on another analog input. It is 
recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

4. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when 

VDDA < 2.4 V). It is disabled when VDDA ≥ 2.4 V. No oversampling.

ET

Total unadjusted 
error

EO

Offset error

EG

Gain error

ED

EL

Differential 
linearity error

Integral linearity 
error

ENOB

Effective 
number of bits

SINAD

SNR

THD

Signal-to-noise 
and distortion 
ratio

Signal-to-noise 
ratio

Total harmonic 
distortion

          

          

DS12288 Rev 6

151/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 28. ADC accuracy characteristics

[1LSB =    

VREF+
2n 

VDDA
(or                 )]
2n 

EG

(2)

ET

EL

ED

(3)

(1)

Output code

2n-1 
2n-2 
2n-3 

EO

7
6
5
4
3
2
1

0
VSSA

1 LSB ideal

+
F
E
R
V
*
)

n
2
/
1
(

+
F
E
R
V
*
)

n
2
/
2
(

+
F
E
R
V
*
)

n
2
/
3
(

+
F
E
R
V
*
)

n
2
/
4
(

+
F
E
R
V
*
)

n
2
/
5
(

+
F
E
R
V
*
)

n
2
/
6
(

+
F
E
R
V
*
)

n
2
/
7
(

VREF+ (VDDA)

+
F
E
R
V
*
)

n
2
/
3
-
n
2
(

+
F
E
R
V
*
)

n
2
/
2
-
n
2
(

+
F
E
R
V
*
)

n
2
/
1
-
n
2
(

+
F
E
R
V
*
)

n
2
/
n
2
(

(1) Example of an actual transfer curve
(2) Ideal transfer curve
(3) End-point correlation line

n = ADC resolution
ET = total unadjusted error: maximum deviation    
between the actual and ideal transfer curves
EO = offset error: maximum deviation between the first 

actual transition and the first ideal one
EG = gain error: deviation between the last ideal 

transition and the last actual one

ED = differential linearity error: maximum deviation 

between actual steps and the ideal one

EL = integral linearity error: maximum deviation between 
any actual transition and the end point correlation line

Figure 29. Typical connection diagram when using the ADC with FT/TT pins
featuring analog switch function

MSv19880V6

(1)

RAIN

VAIN

Cparasitic

(2)

(3) 

Ilkg

(4)

VDDA

(4)

VREF+

I/O 
analog 
switch

Sampling 
switch with 
multiplexing

Sample-and-hold ADC converter

RADC

Converter

CADC

VSS

VSS

VSSA

MSv67871V3

1. Refer to Table 66: ADC characteristics for the values of RAIN and CADC.
2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the 
pad capacitance (refer to Table 54: I/O static characteristics for the value of the pad capacitance). A high 
Cparasitic value downgrades conversion accuracy. To remedy this, fADC should be reduced.

3. Refer to Table 54: I/O static characteristics for the values of Ilkg.
4. Refer to Figure 16: Power supply scheme.

General PCB design guidelines

Power supply decoupling must be performed as shown in Figure 16: Power supply scheme. 
The decoupling capacitor on VDDA must be ceramic (good quality) and it must be placed as 
close as possible to the chip.

152/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.20 

Digital-to-Analog converter characteristics

          

Table 74. DAC 1MSPS characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VREF-

Negative reference voltage

-

VSSA

Resistive load

DAC output 
buffer ON

connected to VSSA

connected to VDDA

Output Impedance

DAC output buffer OFF

11.7

13.8

kΩ

VDDA

Analog supply voltage for 
DAC ON

VREF+

Positive reference voltage

DAC output buffer OFF, DAC_OUT 
pin not connected (internal 
connection only)

Other modes

DAC output buffer OFF, DAC_OUT 
pin not connected (internal 
connection only)

Other modes

RL

RO

RBON

RBOFF

CL

CSH

Output impedance sample 
and hold mode, output 
buffer ON

VDD = 2.7 V

VDD = 2.0 V

Output impedance sample 
and hold mode, output 
buffer OFF

VDD = 2.7 V

VDD = 2.0 V

Capacitive load

VDAC_OUT

Voltage on DAC_OUT 
output

tSETTLING

Settling time (full scale: for 
a 12-bit code transition 
between the lowest and the 
highest input codes when 
DAC_OUT reaches final 
value)

tWAKEUP

(2)

Wakeup time from off state 
(setting the ENx bit in the 
DAC Control register) until 
final value ±1 LSB

DAC output buffer ON

Sample and hold mode

DAC output buffer ON

DAC output buffer OFF

Normal mode 
DAC output 
buffer ON 
CL ≤ 50 pF, 
RL ≥ 5 kΩ

±0.5 LSB

±1 LSB

±2 LSB

±4 LSB

±8 LSB

Normal mode DAC output buffer 
OFF, ±1LSB, CL = 10 pF

Normal mode DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

Normal mode DAC output buffer 
OFF, CL ≤ 10 pF

Normal mode DAC output buffer ON 
CL ≤ 50 pF, RL = 5 kΩ, DC

-

-

-

-

-

-

-

-

-

-

-

-

-

0.1

1.7

1.6

1.55

1.48

1.4

4.2

2

2

1.71

1.80

1.71

1.80

5

25

9.6

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

3.6 

VDDA

-

-

2

3.5

16.5

18.0

50

1

3

2.9

2.85

2.8

2.75

2.5

7.5

5

V

kΩ

kΩ

kΩ

pF

µF

V

µs

µs

0.2

0

VREF+ 
– 0.2 

VREF+

PSRR

VDDA supply rejection ratio

-80

-28

dB

DS12288 Rev 6

153/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 74. DAC 1MSPS characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

TW_to_W

-

-

µs

Minimal time between two 
consecutive writes into the 
DAC_DORx register to 
guarantee a correct 
DAC_OUT for a small 
variation of the input code 
(1 LSB) 
DAC_MCR:MODEx[2:0] = 
000 or 001 
DAC_MCR:MODEx[2:0] = 
010 or 011

 
 
 
 
 
 
 
 
CL ≤ 50 pF, RL ≥ 5 kΩ 
 
CL ≤ 10 pF

Sampling time in sample 
and hold mode (code 
transition between the 
lowest input code and the 
highest input code when 
DACOUT reaches final 
value ±1LSB)

DAC output buffer 
ON, CSH = 100 nF

DAC output buffer 
OFF, CSH = 100 nF

DAC output buffer 
OFF

DAC_OUT 
pin connected

DAC_OUT 
pin not 
connected 
(internal 
connection 
only)

Output leakage current

Internal sample and hold 
capacitor

Sample and hold mode, 
DAC_OUT pin connected

-

Middle code offset trim time DAC output buffer ON

Middle code offset for 1 trim 
code step

VREF+ = 3.6 V

VREF+ = 1.8 V

tSAMP

 Ileak

CIint

tTRIM

Voffset

IDDA(DAC)

DAC consumption from 
VDDA

DAC output 
buffer OFF

No load, middle 
code (0x800)

DAC output 
buffer ON

No load, middle 
code (0x800)

No load, worst code 
(0xF1C)

Sample and hold mode, CSH = 
100 nF

1

1.4

5.2

50

-

-

-

-

-

-

-

-

-

-

0.7

3.5

10.5

18

ms

2

-

7

-

1500

750

315

3.5

µs

nA

pF

µs

µV

-(3)

8.8

-

-

-

500

450

670

-

0.2

µA

315 ₓ 
Ton/(Ton
+Toff)
(4)

670 ₓ
Ton/(Ton
+Toff)
(4)

154/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 74. DAC 1MSPS characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

IDDV(DAC)

DAC consumption from 
VREF+

DAC output 
buffer ON

No load, middle 
code (0x800)

No load, worst code 
(0xF1C)

DAC output 
buffer OFF

No load, middle 
code (0x800)

Sample and hold mode, buffer ON, 
CSH = 100 nF, worst case

Sample and hold mode, buffer OFF, 
CSH = 100 nF, worst case

-

-

-

-

-

185

240

340

400

155

205

µA

185 ₓ
Ton/(Ton
+Toff)
(4)

400 ₓ
Ton/(Ton
+Toff)
(4)

155 ₓ
Ton/(Ton
+Toff)
(4)

205 ₓ
Ton/(Ton
+Toff)
(4)

1. Guaranteed by design.

3. Refer to Table 54: I/O static characteristics.

2.

In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to the reference manual RM0440 "STM32G4 

Series advanced Arm®-based 32-bit MCUs" for more details.

Figure 30. 12-bit buffered / non-buffered DAC

Buffered/non-buffered DAC

Buffer

(1)

12-bit
digital to 
analog
converter

DACx_OUT

RLOAD

CLOAD

1. The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly 

without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx 
bit in the DAC_CR register.

ai17157d

DS12288 Rev 6

155/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          .

Table 75. DAC 1MSPS accuracy(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

-

monotonicity

10 bits

Guaranteed

DNL

Differential non 
linearity (2)

DAC output buffer ON

DAC output buffer OFF

INL

Integral non 
linearity(3)

Offset

Offset error at 
code 0x800(3)

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

DAC output buffer OFF 
CL ≤ 50 pF, no RL

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

DAC output buffer OFF 
CL ≤ 50 pF, no RL

VREF+ = 3.6 V

VREF+ = 1.8 V

Offset1

Offset error at 
code 0x001(4)

DAC output buffer OFF 
CL ≤ 50 pF, no RL

OffsetCal

Offset Error at 
code 0x800 
after calibration

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

VREF+ = 3.6 V

VREF+ = 1.8 V

Gain

Gain error(5)

TUE

TUECal

Total 
unadjusted 
error

Total 
unadjusted 
error after 
calibration

SNR

Signal-to-noise 
ratio

THD

Total harmonic 
distortion

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

DAC output buffer OFF 
CL ≤ 50 pF, no RL

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

DAC output buffer OFF 
CL ≤ 50 pF, no RL

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ 
1 kHz, BW 500 kHz

DAC output buffer OFF 
CL ≤ 50 pF, no RL, 1 kHz 
BW 500 kHz

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz

DAC output buffer OFF 
CL ≤ 50 pF, no RL, 1 kHz

156/236

DS12288 Rev 6

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

71.2

71.6

-78

-79

±2

±2

±4

±4

±12

±25

±8

±5

±5

±7

±0.5

±0.5

±30

±12

-

-

-

-

LSB

%

LSB

dB

dB

±23

LSB

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 75. DAC 1MSPS accuracy(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

SINAD

Signal-to-noise 
and distortion 
ratio

ENOB

Effective 
number of bits

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz

DAC output buffer OFF 
CL ≤ 50 pF, no RL, 1 kHz

DAC output buffer ON 
CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz

DAC output buffer OFF 
CL ≤ 50 pF, no RL, 1 kHz

1. Guaranteed by design.

2. Difference between two consecutive codes - 1 LSB.

-

-

-

-

70.4

71

11.4

11.5

-

-

-

-

dB

bits

3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

4. Difference between the value measured at Code (0x001) and the ideal value.

5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when 

buffer is OFF, and from code giving 0.2 V and (VREF+ – 0.2) V when buffer is ON.

          

Table 76. DAC 15MSPS characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

VREF+

VREF-

Analog supply voltage for 
DAC ON

Positive reference voltage

Negative reference voltage

VDAC_OUT

Voltage on DAC_OUT 
output

-

-

-

-

tSETTLING

Settling time (full scale: for 
a 12-bit code transition 
between the lowest and the 
highest input codes when 
DAC_OUT reaches final 
value)

VDDA>2,7V
With One comparator 
on DAC output

VDDA>2,7V 
With One comparator 
and OPAMP on DAC 
output

1.71

1.71

VSSA

-

-

-

16

21

33

40

64

24

32

49

57

93

V

V

ns

3.6 

VDDA

VREF+

22

29

46

53

87

32

43

67

75

125

0

-

-

-

-

-

-

-

-

-

-

10%-90%

5%-95%

1%-99%

32lsb

1lsb

10%-90%

5%-95%

1%-99%

32lsb

1lsb

DS12288 Rev 6

157/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 76. DAC 15MSPS characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Normal mode CL ≤ 10 pF

1.4

3.5

µs

VDDA<2,7V
With One comparator 
on DAC output

VDDA<2,7V 
With One comparator 
and OPAMP on DAC 
output

10%-90%

5%-95%

1%-99%

32lsb

1lsb

10%-90%

5%-95%

1%-99%

32lsb

1lsb

VDD > 2.7 V

VDD <2.7 V

-

-

CSH = 4 pF
T = 55°C

16

21

33

40

64

24

32

49

57

93

85

85

0.7

4

50

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

65

40

88

116

181

196

332

128

170

265

284

483

-

-

-

5

-

ns

dB

µs

pF

µA

mV/ms

No load, middle code (0x800)

0.2

No load, middle code (0x800)(3)

720

955

tSETTLING

Settling time (full scale: for 
a 12-bit code transition 
between the lowest and the 
highest input codes when 
DAC_OUT reaches final 
value)

tWAKEUP

(2)

Wakeup time from off state 
(setting the ENx bit in the 
DAC Control register) until 
final value ±1 LSB

PSRR

VDDA supply rejection ratio

tSAMP

Sampling time in sample 
and hold mode (code 
transition between the 
lowest input code and the 
highest input code when 
DACOUT reaches final 
value ±1LSB)

CIint

Internal sample and hold 
capacitor

dV/dt (hold 
phase)

Voltage decay rate in 
Sample and hold mode, 
during hold phase

IDDA(DAC)

IDDV(DAC)

DAC consumption from 
VDDA

DAC consumption from 
VREF+

1. Guaranteed by design.

3. Worst case consumption is at code 0x800.

2.

In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

158/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 77. DAC 15MSPS accuracy(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

DNL

INL

TUE

Differential non linearity (2)

-

Integral non linearity(3)

CL ≤ 50 pF, no RL

Total unadjusted error

CL ≤ 50 pF, no RL

DCS

Dynamic code spike

Spike amplitude on DAC voltage when 
DAC output value is decreasing

-2

-5

-5

-

-

-

-

0

2

5

5

4

LSB

1. Guaranteed by design.

2. Difference between two consecutive codes - 1 LSB.

3. Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. 

Offset error is included.

DS12288 Rev 6

159/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.21 

Voltage reference buffer characteristics

          

Table 78. VREFBUF characteristics(1) 

Symbol

Parameter

Conditions

Typ

Max

Unit

VDDA

Analog supply 
voltage 

Normal mode

Degraded mode(2)

Normal mode(3)

VRS = 00

VRS = 01

VRS = 10

VRS= 00

VRS = 01

VRS= 10

VRS= 00

VRS= 01

VRS = 10

VRS= 00

VREFBUF_
OUT

Voltage reference 
output 

VDDA -250 mV

Degraded mode(2)

VRS = 01

VDDA -250 mV

VRS = 10

VDDA -250 mV

VREFOUT_
TEMP

(3)

Voltage reference 
output spread over 
the temperature 
range

VDDA = 3V

TRIM

CL

esr

Iload

Trim step 
resolution

Load capacitor

Equivalent Serial 
Resistor of Cload

Static load current

Iline_reg

  Line regulation

(4)

-

Iload_reg

Load regulation

TCoeff

Temperature 
coefficient

PSRR

Power supply 
rejection

tSTART

Start-up time

-

-

-

-

500 μA ≤ 
Iload ≤4 mA

Normal 
mode

-40 °C < TJ < +125 °C

0 °C < TJ < +50 °C

DC

100 kHz

CL = 0.5 µF(6)

CL = 1.1 µF(6)

CL = 1.5 µF(6)

Min

2.4

2.8

3.135

1.65

1.65

1.65

2.044

2.496

2.896

0.5

-

-

-

-

-

-

-

-

-

-

-

40

25

See 
Figure 31, 
Figure 32, 
Figure 33

±0.05

±0.1

2.048

2.5

2.9

-

-

-

-

-

-

-

-

-

-

1

-

-

-

-

55

40

300

500

650

3.6

3.6

3.6

2.4

2.8

3.135

2.052

2.504

2.904

VDDA

VDDA

VDDA

1.5

2

6.5

-

-

350

650

800

V

mV

%

µF

Ω

mA

dB

µs

1000

2000

ppm/V

50

500

ppm/m
A

ppm/ °C

Tcoeff_vr
efint + 
50(5)

160/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 78. VREFBUF characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

IINRUSH

-

8

-

mA

Control of 
maximum DC 
current drive on 
VREFBUF_ 
OUT during start-
up phase (7)

IDDA(VREF
BUF)

VREFBUF 
consumption from 
VDDA 

Iload = 0 µA

Iload = 500 µA

Iload = 4 mA

Iload = 6.5 mA

1. Guaranteed by design, unless otherwise specified.

-

-

-

-

-

16

18

35

45

25

30

50

80

µA

2.

In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (VDDA - drop 
voltage).

3. Guaranteed by characterization results.

4. Line regulation is given for overall supply variation, in normal mode.

5. Tcoeff_vrefint refer to Tcoeff parameter in the embedded voltage reference section.

6. The capacitive load must include a 100 nF low ESR capacitor in order to cut-off the high frequency noise.

7. To correctly control the VREFBUF inrush current during start-up phase and scaling change, the VDDA voltage should be in 

the range [2.4 V to 3.6 V], [2.8 V to 3.6 V] and [3.135 V to 3.6 V] respectively for VRS=0,1 and 2.

Figure 31. VREFOUT_TEMP in case VRS = 00

V

2.06

2.055

2.05

2.045

2.04

2.035

2.03

2.025

-40

-20

0

20

40

60

80

100

120

°C

Mean

Min

Max

DS12288 Rev 6

MSv62522V1

161/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 32. VREFOUT_TEMP in case VRS = 01

V

2.51

2.505

2.5

2.495

2.49

2.485

2.48

2.475

V

2.91

2.905

2.9

2.895

2.89

2.885

2.88

2.875

2.87

-40

-20

0

20

40

60

80

100

120

°C

Mean

Min

Max

MSv62523V1

Figure 33. VREFOUT_TEMP in case VRS = 10

-40

-20

0

20

40

60

80

100

120

°C

Mean

Min

Max

MSv62524V1

162/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.22 

Comparator characteristics

          

Table 79. COMP characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA < 2.7 V

50pF load on 
output

VDDA ≥2.7 V

16.7

(3)

Voffset

Comparator offset error

Full VDDA voltage range, full 
temperature range

-9

-6/+2

mV

IDDA(SCALER)

Scaler static consumption from 
VDDA

BRG_EN=0 (bridge disable)

BRG_EN=1 (bridge enable)

tSTART_SCALER Scaler startup time

VDDA

VIN

(2)

VBG

(3)

VSC

tSTART

(4)

tD

Analog supply voltage

Comparator input voltage 
range

Scaler input voltage

Scaler offset voltage

Comparator startup time to 
reach propagation delay 
specification

Propagation delay (From 
COMP input pin to COMP 
output pin) for 200 mV step 
with 100 mV overdrive

Vhys

Comparator hysteresis

-

-

-

-

-

-

HYST[2:0] = 0

HYST[2:0] =1

HYST[2:0] = 2

HYST[2:0] = 3

HYST[2:0] = 4

HYST[2:0] = 5

HYST[2:0] = 6

HYST[2:0] = 7

Static 

IDDA(COMP)

Comparator consumption from 
VDDA 

With 50 kHz ±100 mV overdrive 
square signal

1. Guaranteed by design, unless otherwise specified.

2. Refer to Table 20: Embedded internal voltage reference.

3. Guaranteed by characterization results.

4. Typical value (3V) is an average for all comparators propagation delay.

1.62

0

VDDA

V

VREFINT

3.6

±10

300

200

1

5

35

31

3

-

16

32

47

63

79

95

-

-

-

-

±5

200

0.8

100

0

9

18

27

36

45

54

63

110

720

450

450

-

-

-

-

-

-

-

-

-

4

7

11

15

19

23

26

-

-

mV

nA

µA

µs

µs

ns

ns

mV

µA

DS12288 Rev 6

163/236

199

-

-

-

-

-

-

-

-

-

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.23 

Operational amplifiers characteristics

          

Table 80. OPAMP characteristics(1) (2) 

Symbol

Parameter

Conditions

Min

Typ

Max Unit

VDDA

CMIR

Analog supply voltage

Common mode input 
range

VIOFFSET

(3)

Input offset voltage

25 °C, No Load on output.

All voltage/temperature.

2

0

-

-

-

-

-

-

-

-

-

-

-

-

-

7

2.5

18

65

75

±10

-

μV/°C

3.3

3.6

VDDA

±1.5

±3

1.1

1.2

1.3

1.65

500

270

50

V

V

mV

mV

µA

pF

dB

dB

MHz

V/µs

dB

mV

°

dB

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

60

80

13

6.5

45

95

95

-

-

65

10

∆VIOFFSET

Input offset voltage 
drift

TRIMOFFSE
TP

TRIMOFFSE
TN

Offset trim step at low 
common input voltage 
(0.1 ₓ VDDA)

Offset trim step at high 
common input voltage 
(0.9 ₓ VDDA)

ILOAD

Drive current

ILOAD_PGA

Drive current in PGA 
mode

Capacitive load

Common mode 
rejection ratio

CLOAD

CMRR

PSRR

GBW

SR(3)

Power supply rejection 
ratio

CLOAD ≤ 50 pf,  
RLOAD ≥ 4 kΩ DC Vcom=VDDA/2

Gain Bandwidth 
Product

100mV ≤ Output dynamic range ≤ VDDA - 
100mV

Slew rate  
(from 10 and 90% of 
output voltage)

Normal mode

High-speed mode

AO

Open loop gain

100mV ≤ Output dynamic range ≤ VDDA - 
100mV

200mV ≤ Output dynamic range ≤ VDDA - 
200mV

VOHSAT

(3)

High saturation 
voltage

Iload = max or Rload = min Input at VDDA. 
Follower mode

VDDA 
- 100

VOLSAT

(3)

Low saturation voltage

Iload = max or Rload = min Input at 0. 
Follower mode

100

φm

GM

Phase margin

Gain margin

Follower mode, Vcom=VDDA/2

Follower mode, Vcom=VDDA/2

164/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Table 80. OPAMP characteristics(1) (2) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max Unit

Ibias

OPAMP input bias 
current

See lleak parameter in Table 54: I/O static characteristics for given pin.

tWAKEUP

(3) Wake up time from 

OFF state.

Non inverting gain 
value(4)

PGA gain

Inverting gain value

Normal mode

High-speed mode

CLOAD ≤ 50 pf, 
RLOAD ≥ 4 kΩ 
follower 
configuration
CLOAD ≤ 50 pf,  
RLOAD ≥ 
20 kΩ 
follower 
configuration

PGA Gain = 2 0.1 ≤ Out 
dynamic range ≤ VDDA - 
0.1

VDDA < 2.2

VDDA ≥ 2.2

PGA Gain=4, 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=8 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=16, 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=32 200mV ≤ Output ≤ VDDA - 
200mV

PGA Gain=64 200mV ≤ Output dynamic 
range ≤ VDDA - 200mV

PGA Gain = -1
100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

VDDA < 2.2

VDDA ≥ 2.2

PGA Gain=-3, 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=-7 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=-15, 100mV ≤ Output dynamic 
range ≤ VDDA - 100mV

PGA Gain=-31 200mV ≤ Output ≤ VDDA - 
200mV

PGA Gain=-63 200mV ≤ Output dynamic 
range ≤ VDDA - 200mV

-

-

-2

-1

-1

-1

-1

-2

-2

-2

-1

-1

-1

-1

-2

-5

3

3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

µs

%

%

6

6

2

1

1

1

1

2

2

2

1

1

1

1

2

2

DS12288 Rev 6

165/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 80. OPAMP characteristics(1) (2) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max Unit

Delta R

Resistance variation 
(R1 or R2)

-

-15

-

+15

%

Rnetwork

R2/R1 internal 
resistance values in 
non-inverting PGA 
mode(5)

R2/R1 internal 
resistance values in 
inverting PGA mode(5)

PGA BW

PGA bandwidth for 
different non inverting 
gain

PGA bandwidth for 
different inverting gain

PGA Gain = 2

PGA Gain = 4

PGA Gain = 8

PGA Gain = 16

PGA Gain = 32

PGA Gain = 64

PGA Gain = -1

PGA Gain = -3

PGA Gain = -7

PGA Gain = -15

PGA Gain = -31

PGA Gain = -63

Gain = 2

Gain = 4

Gain = 8

Gain = 16

Gain = 32

Gain = 64

Gain = -1

Gain = -3

Gain = -7

Gain = -15

Gain = -31

Gain = -63

eN

Voltage noise density

at 1 kHz, Output loaded with 4 kΩ

at 10 kHz, Output loaded with 4 kΩ

IDDA(OPAMP)

OPAMP consumption 
from VDDA 

Normal mode

High-speed mode

No load, 
follower mode

TS_OPAMP_VO
UT

ADC sampling time 
when reading the 
OPAMP output. 
OPAINTOEN=1

VDDA < 2V

VDDA ≥ 2V

300

200

IDDA(OPAMPI
NT)

OPAMP consumption 
from VDDA. 
OPAINTOEN=1

Normal mode

High-speed mode

no load, 
follower mode

166/236

DS12288 Rev 6

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

10/10

30/10

70/10

150/10

310/10

630/10

10/10

30/10

70/10

150/10

310/10

630/10

GBW/2

GBW/4

GBW/8

GBW/16

GBW/32

GBW/64

GBW/2

GBW/4

GBW/8

GBW/16

GBW/32

GBW/64

250

90

1.3

1.4

-

-

0.45

0.5

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

2.2

2.6

0.7

0.8

kΩ/k
Ω

MHz

MHz

nV/√
Hz

mA

ns

mA

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

1. Guaranteed by design, unless otherwise specified.

2. Data guaranteed on normal and high speed mode unless otherwise specified.

3. Guaranteed by characterization results.

4. Valid also for inverting gain configuration with external bias.

5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between 

OPAMP inverting input and ground. The PGA gain =1+R2/R1

Figure 34. OPAMP noise density @ 25°C

MSv62525V1

DS12288 Rev 6

167/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

5.3.24 

Temperature sensor characteristics

Table 81. TS characteristics 

Parameter

Min

Typ

Max

Unit

          

Symbol

(1)

TL

VTS linearity with temperature

Avg_Slope(1) Average slope

V30

Voltage at 30°C (±5 °C)(2)

tSTART-RUN

(1)

Start-up time in Run mode (start-up of buffer)

tSTART_CONT

(3)

Start-up time when entering in continuous 
mode

tS_temp

(1)

IDD(TS)(1)

ADC sampling time when reading the 
temperature

Temperature sensor consumption from VDD, 
when selected by ADC

1. Guaranteed by design.

2.3

mV/°C

0.742

0.76

0.785

±1

2.5

8

70

-

4.7

±2

2.7

15

120

-

7

°C

V

µs

µs

µs

µA

-

-

-

5

-

2. Measured at VDDA = 3.0 V ±10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte. Refer 

to Table 5: Temperature sensor calibration values.

3.

 Continuous mode means RUN mode or Temperature Sensor ON.

Table 82. VBAT monitoring characteristics(1) 

Symbol

Parameter

Min

Typ

Max

Unit

R

Q

Resistor bridge for VBAT

Ratio on VBAT measurement

Er(2)

Error on Q

tS_vbat

(2)

ADC sampling time when reading the VBAT

-

-

-10

12

3x39

3

-

-

-

-

-

10

kΩ

-

%

µs

1. 1.55 V < VBAT < 3.6 V.
2. Guaranteed by design.

          

          

Table 83. VBAT charging characteristics 

Symbol

Parameter Conditions

Min

Max

Unit

RBC

Battery 

charging 

resistor 

VBRS = 0

VBRS = 1

-

-

Typ

5

1.5

-

-

kΩ

5.3.25 

VBAT monitoring characteristics

168/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.26 

Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 5.3.14: I/O port characteristics for details on the input/output alternate 
function characteristics (output compare, input capture, external clock, PWM output).

          

Table 84. TIMx(1) characteristics(2) 

Symbol

Parameter

Conditions

Min

Max

Unit

fTIMxCLK = 170 MHz

5.88

fTIMxCLK/2

tres(TIM)

Timer resolution time

fEXT

Timer external clock 
frequency on CH1 to 
CH4

ResTIM

Timer resolution

fTIMxCLK = 170 MHz

TIMx (except TIM2 
and TIM5)

TIM2 and TIM5

tCOUNTER

16-bit counter clock 
period

tMAX_COUNT

Maximum possible 
count with 32-bit 
counter

fTIMxCLK = 170 MHz

0.00588

fTIMxCLK = 170 MHz

65536

385.5

tTIMxCLK

65536 × 65536

tTIMxCLK

1

0

0

-

-

1

-

-

0

0

2

2

3

-

-

85

16

32

-

-

-

25.26

fTIMxCLK/4

42.5

tTIMxCLK

ns

MHz

MHz

bit

µs

s

MHz

MHz

Tck

Tck

Tck

fENC

Encoder frequency on 
TI1 and TI2 input pins

fTIMxCLK = 170MHz

tW(INDEX)

Index pulsewidth on 
ETR input

tW(TI1, TI2)

Min pulsewidth  
on TI1 and TI2 inputs 
in all encoder modes 
except directional 
clock x1

Min pulsewidth  
on TI1 and TI2 inputs 
in directional clock x1

-

-

-

-

-

-

-

-

1. TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16, 17 or 20.
2. Guaranteed by design.

DS12288 Rev 6

169/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          

Table 85. IWDG min/max timeout period at 32 kHz (LSI)(1)(2) 

Prescaler divider PR[2:0] bits

Min timeout RL[11:0]= 
0x000

Max timeout RL[11:0]= 
0xFFF

Unit

/4

/8

/16

/32

/64

/128

/256

1

2

4

8

0

1

2

3

4

5

6 or 7

0

1

2

3

0.125

0.250

0.500

1.0

2.0

4.0

8.0

512

1024

2048

4096

8192

16384

32768

0.0241

0.0482

0.0964

0.1928

1.542

3.084

6.168

12.336

1. Guaranteed by design.

2. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there 

is always a full RC period of uncertainty.

          

Table 86. WWDG min/max timeout value at 170 MHz (PCLK)(1) 

Prescaler

WDGTB

Min timeout value

Max timeout value

Unit

ms

ms

1. Guaranteed by design.

5.3.27 

Communication interfaces characteristics

I2C interface characteristics
The I2C interface meets the timings requirements of the I2C-bus specification and user 
manual rev. 03 for: 
•

Standard-mode (Sm): with a bit rate up to 100 kbit/s 

•

•

Fast-mode (Fm): with a bit rate up to 400 kbit/s 

Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. 

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly 
configured (refer to reference manual RM0440 "STM32G4 Series advanced Arm®-based 
32-bit MCUs") and when the I2CCLK frequency is greater than the minimum shown in the 
table below.

170/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 87. Minimum I2CCLK frequency in all I2C modes 

Symbol

Parameter

Condition

Min

Unit

f(I2CCLK)

I2CCLK 
frequency

MHz

Standard mode

Fast-mode

Fast-mode 
Plus

Analog Filtre ON
DNF=0

Analog Filtre OFF
DNF=1

Analog Filtre ON
DNF=0

Analog Filtre OFF
DNF=1

2

8

9

17

16

The SDA and SCL I/O requirements are met with the following restrictions: 
•

The SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, 
the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. 
The 20mA output drive requirement in Fast-mode Plus is supported partially. This limits 
the maximum load Cload supported in Fm+, which is given by these formulas:

•

–

–

tr(SDA/SCL)=0.8473 x Rp x Cload
Rp(min)= (VDD - VOL(max)) / IOL(max)

Where Rp is the I2C lines pull-up. Refer to Section 5.3.14: I/O port characteristics for the 
I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to Table 88 below for the analog 
filter characteristics: 

          

Table 88. I2C analog filter characteristics(1) 

Symbol

Parameter

tAF

Maximum pulse width of spikes that 
are suppressed by the analog filter

Min

50(2)

Max

90(3)

Unit

ns

1. Guaranteed by design.

2. Spikes with widths below tAF(min) are filtered.
3. Spikes with widths above tAF(max) are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in Table 89 for SPI are derived from tests 
performed under the ambient temperature, fPCLKx frequency and supply voltage conditions 
summarized in Table 17: General operating conditions.
•

Output speed is set to OSPEEDRy[1:0] = 11

•

•

Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics (NSS, SCK, MOSI, MISO for SPI).

DS12288 Rev 6

171/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          

Table 89. SPI characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max(2) Unit

Master mode 
2.7 V < VDD  < 3.6 V
Voltage Range V1

Master mode 
1.71 V < VDD  < 3.6 V
Voltage Range V1

Master transmitter mode 
1.71 V < VDD  < 3.6 V
Voltage Range V1

Slave receiver mode 
1.71 V < VDD  < 3.6 V
Voltage Range V1

Slave mode transmitter/full duplex
2.7 V < VDD  < 3.6 V
Voltage Range V1

Slave mode transmitter/full duplex
1.71 V < VDD  < 3.6 V
Voltage Range V1

1.71 V < VDD  < 3.6 V 
Voltage Range V2

    fSCK
1/tc(SCK)

SPI clock frequency

-

-

50

MHz

SCK high and low time Master mode, SPI prescaler = 2

Tpclk-1

Tpclk

Tpclk+1

ns

tsu(NSS) NSS setup time

th(NSS) NSS hold time

Slave mode

Slave mode

tw(SCKH)
tw(SCKL)

tsu(MI)

tsu(SI)

th(MI)

th(SI)

Data input setup time

Data input hold time

Master mode

Slave mode

Master mode

Slave mode

ta(SO) Data output access time Slave mode

tdis(SO) Data output disable time Slave mode

4*Tpclk

2*Tpclk

4

3

4

1

9

9

-

-

-

-

-

-

-

-

-

-

ns

ns

ns

ns

75

50

50

41

27

13

-

-

-

-

-

-

34

16

172/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Symbol

Parameter

Conditions

Min

Typ

Max(2) Unit

Table 89. SPI characteristics(1) (continued)

-

-

-

-

6

9

2

9

9

-

-

-

13

3.5

12

18

22

4.5

-

-

-

ns

tv(SO)

Data output valid time

Slave mode  
2.7 V < VDD < 3.6 V 
Voltage Range V1

Slave mode  
1.71 V < VDD < 3.6 V 
Voltage Range V1

Slave mode  
1.71 V < VDD < 3.6 V 
Voltage Range V2

Master mode 

tv(MO)

th(SO)

th(MO)

Slave mode 1.71 V < VDD < 3.6 V

Data output hold time

Slave mode Range V2

Master mode

1. Guaranteed by characterization results.

2. The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into 

SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a 
master having tsu(MI) = 0 while Duty(SCK) = 50%. 

Figure 35. SPI timing diagram - slave mode and CPHA = 0

tc(SCK)

tsu(NSS)

tw(SCKH)

th(NSS)

tr(SCK)

NSS input

t

u
p
n

i
 

K
C
S

CPHA=0
CPOL=0

CPHA=0
CPOL=1

ta(SO)

tw(SCKL)

tv(SO)

th(SO)

tf(SCK)

tdis(SO)

MISO output

First bit OUT

Next bits OUT

Last bit OUT

tsu(SI)

th(SI)

MOSI input

First bit IN

Next bits IN

Last bit IN

MSv41658V1

DS12288 Rev 6

173/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 36. SPI timing diagram - slave mode and CPHA = 1

tc(SCK)

tsu(NSS)

tw(SCKH)

tf(SCK)

th(NSS)

ta(SO)

tw(SCKL)

tv(SO)

th(SO)

tr(SCK)

tdis(SO)

MISO output

First bit OUT

Next bits OUT

Last bit OUT

MOSI input

First bit IN

Next bits IN

Last bit IN

tsu(SI)

th(SI)

1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.

Figure 37. SPI timing diagram - master mode

MSv41659V1

tc(SCK)

NSS input

t
u
p
n
i
 

K
C
S

CPHA=1
CPOL=0

CPHA=1
CPOL=1

High

NSS input

t
u
p
t
u
O
K
C
S

 

t
u
p
t
u
O
K
C
S

 

CPHA= 0
CPOL=0

CPHA= 0
CPOL=1

CPHA=1
CPOL=0

CPHA=1
CPOL=1

MISO
INP UT

MOSI
OUTPUT

tsu(MI)

tw(SCKH)
tw(SCKL)

MSB IN

th(MI)

BIT6 IN

tr(SCK)
tf(SCK)

LSB IN

MSB OUT

B I T1 OUT

LSB OUT

tv(MO)

th(MO)

ai14136c

1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.

174/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

I2S characteristics

Unless otherwise specified, the parameters given in Table 90 for I2S are derived from tests 
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage 
conditions summarized in Table 17: General operating conditions, with the following 
configuration:
•

Output speed is set to OSPEEDRy[1:0] = 10

Capacitive load C=30pF
Measurement points are done at CMOS levels: 0.5 VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics (CK,SD,WS).

•

•

          

Table 90. I2S characteristics(1) 

Symbol

Parameter 

Conditions 

Min

Max

Unit 

-

256x8 K 256 *Fs(2) MHz

fMCLK

I2S Main clock 
output

fCK

I2S clock frequency

Master data

Slave data

DCK

tv(WS)

I2S clock frequency 
duty cycle

Slave receiver

WS valid time 

Master mode

th(WS)

WS hold time 

tsu(WS) WS setup time

tsu(SD_MR) Data input setup 
time 
tsu(SD_SR)

th(SD_MR)

th(SD_SR)

Data input hold time 

Master mode

Slave mode

Slave mode

Master receiver

Slave receiver

Master receiver

Slave receiver

30

-

-

-

3

2

4

3

4

4

2

-

-

-

7

1

MHz

%

64xFs

64xFs

70

6

ns

-

-

-

-

-

-

-

15

22

3

-

-

tv(SD_ST) Data output valid 
time

tv(SD_MT)
th(SD_ST) Data output hold 
time
th(SD_MT)

Slave transmitter (after 
enable edge)

2.7 V ≤ VDD ≤ 3.6 V

1.65 V ≤ VDD ≤ 3.6 V

Master transmitter (after enable edge)

Slave transmitter (after enable edge) 

Master transmitter (after enable edge)

1. Guaranteed by characterization results, not tested in production.

2. 256xFs maximum is 49.152 MHz.

Note:

Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit 
MCUs" I2S section for more details about the sampling frequency (Fs), fMCK, fCK, DCK 
values reflect only the digital peripheral behavior, source clock precision might slightly 
change the values DCK depends mainly on ODD bit value. Digital contribution leads to a min 
of (I2SDIV/(2*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max 
supported for each mode/condition.

DS12288 Rev 6

175/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

SAI characteristics

Unless otherwise specified, the parameters given in Table 91 for SAI are derived from tests 
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage condi-
tions summarized inTable 17: General operating conditions, with the following configuration:
•

Output speed is set to OSPEEDRy[1:0] = 10

•

•

Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics (CK,SD,FS).

176/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 91. SAI characteristics(1) 

Symbol

Parameter 

Conditions 

Min Max Unit 

fMCLK

SAI Main clock output

-

50 MHz

fCK

SAI clock frequency(2)

MHz

Master transmitter 
2.7 V ≤ VDD ≤ 3.6 V 
Voltage Range 1

Master transmitter 
1.71 V ≤ VDD ≤ 3.6 V 
Voltage Range 1

Master receiver 
Voltage Range 1

Slave transmitter 
2.7 V ≤ VDD ≤ 3.6 V 
Voltage Range 1

Slave transmitter 
1.71 V ≤ VDD ≤ 3.6 V 
Voltage Range 1

Slave receiver 
Voltage Range 1

Slave transmitter 
Voltage Range 2

Master mode 
2.7 V ≤ VDD ≤ 3.6 V
Master mode 
1.71 V ≤ VDD ≤ 3.6 V

tv(FS)

FS valid time 

th(FS)

tsu(FS)

th(FS)

FS hold time 

Master mode

FS setup time 

Slave mode

FS hold time 

Slave mode

tsu(SD_A_MR)

tsu(SD_B_SR)

th(SD_A_MR)

th(SD_B_SR)

Data input setup time

Data input hold time 

Master receiver

Slave receiver 

Master receiver

Slave receiver

tv(SD_B_ST) Data output valid time

17

ns

Slave transmitter (after enable edge) 
2.7 V ≤ VDD ≤ 3.6 V
Slave transmitter (after enable edge) 
1.71 V ≤ VDD ≤ 3.6 V
Slave transmitter (after enable edge) 
voltage range V2

th(SD_B_ST) Data output hold time Slave transmitter (after enable edge) 

10

-

ns

DS12288 Rev 6

177/236

199

-

-

-

-

-

-

-

-

-

-

10

2.5

2

1

1

5

1

-

-

-

33

22

22

45

29

50

13

15

22

-

-

-

-

-

-

-

11

20

ns

ns

ns

ns

ns

ns

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 91. SAI characteristics(1) (continued)

Symbol

Parameter 

Conditions 

Min Max Unit 

tv(SD_A_MT) Data output valid time

Master transmitter (after enable edge) 
2.7 V ≤ VDD ≤ 3.6 V
Master transmitter (after enable edge) 
1.71 V ≤ VDD ≤ 3.6 V

-

-

14

21

ns

th(SD_A_MT) Data output hold time  Master transmitter (after enable edge)

10

-

ns

1. Guaranteed by characterization results.

2. APB clock frequency must be at least twice SAI clock frequency.

Figure 38. SAI master timing waveforms

1/fSCK

SAI_SCK_X

SAI_FS_X
(output)

SAI_SD_X
(transmit)

SAI_SD_X
(receive)

SAI_SCK_X

tw(CKH_X)

SAI_FS_X
(input)

SAI_SD_X
(transmit)

SAI_SD_X
(receive)

tv(FS)

tv(SD_MT)

th(SD_MT)

Slot n

Slot n+2

tsu(SD_MR)

th(SD_MR)

Slot n

th(FS)

MS32771V1

Figure 39. SAI slave timing waveforms

1/fSCK

tw(CKL_X)

th(FS)

tsu(FS)

tv(SD_ST)

th(SD_ST)

Slot n

Slot n+2

tsu(SD_SR)

th(SD_SR)

Slot n

CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics (FDCANx_TX and FDCANx_RX).

MS32772V1

178/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

USB characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is 
USB-IF certified (for Full-speed device operation).

          

Table 92. USB electrical characteristics(1) 

Symbol

Parameter

Conditions

Typ

Max

Unit

Min

3.0(2)

-15

900

1400

28

-

-

1250

2300

36

3.6

85

1500

3200

44

V

°C

Ω

Ω

VDD

USB transceiver operating voltage

tCrystal_less USB crystal less operation temperature

RPUI

RPUR

ZsDRV

(3)

Embedded USB_DP pull-up value during idle

Embedded USB_PD pull-up value during reception

Output driver impedance(4)

Driving high and low

1. TA = -40 to 125 °C unless otherwise specified.

the 2.7-to-3.0 V voltage range.

3. Guarantee by design. 

2. The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in 

4. No external termination series resistors are required on USB_PD (D+) and USB_DM (D-); the matching impedance is 

already included in the embedded driver.

USART interface characteristics

Unless otherwise specified, the parameters given in Table 93 for USART are derived from 
tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage 
conditions summarized in Table 93, with the following configuration:
•

Output speed is set to OSPEEDRy[1:0] = 10

Capacitive load C=30 pF
Measurement points are done at CMOS levels: 0.5 VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics (NSS, CK, TX, RX for USART).

•

•

          

Table 93. USART electrical characteristics(1) 

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fCK

USART clock frequency

tsu(NSS)

NSS setup time

NSS hold time

th(NSS)

tw(CKH)
tw(CKL)

tsu(RX)

Data input setup time

th(RX)

Data input hold time

Master mode

Slave mode

Slave mode

Slave mode

Master mode

Slave mode

Master mode

Slave mode

tker + 2

tker + 2

-

-

2

2

1

0.5

-

-

-

-

-

-

-

-

MHz

ns

ns

21

22

-

-

-

-

-

-

CK high and low time

Master mode

1/fck/2-1

1/fck/2

1/fck/2+1

ns

DS12288 Rev 6

179/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 93. USART electrical characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Max

Unit

Typ

0.5

10

-

-

-

-

0

7

1.5

22

-

-

ns

tv(TX)

Data output valid time

th(RX)

Data output hold time

Master mode

Slave mode

Master mode

Slave mode

1. Based on characterization, not tested in production.

5.3.28 

FSMC characteristics

Unless otherwise specified, the parameters given in Table 94 to Table 107 for the FMC 
interface are derived from tests performed under the ambient temperature, fHCLK frequency 
and VDD supply voltage conditions summarized in Table 17, with the following configuration:
•

Output speed is set to OSPEEDRy[1:0] = 11

Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output 

characteristics.

Asynchronous waveforms and timings

Figure 40 through Figure 43 represent asynchronous waveforms and Table 94 through 
Table 101 provide the corresponding timings. The results shown in these tables are 
obtained with the following FMC configuration:
•

AddressSetupTime = 0x1

AddressHoldTime = 0x1

DataHoldTime = 0x1 

ByteLaneSetup = 0x1

DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)

BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.

•

•

•

•

•

•

•

180/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 40. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

tw(NE)

tv(NOE_NE)

t

w(NOE)

t h(NE_NOE)

FMC_NE

FMC_NOE

FMC_NWE

FMC_A[25:0]

FMC_NBL[1:0]

FMC_D[15:0]

FMC_NADV (1)

FMC_NWAIT

tv(A_NE)

tv(BL_NE)

Address

t h(A_NOE)

t h(BL_NOE)

t h(Data_NE)

th(Data_NOE)

tsu(Data_NOE)

tsu(Data_NE)

Data

t v(NADV_NE)

tw(NADV)

th(NE_NWAIT)

tsu(NWAIT_NE)

MS32753V1

DS12288 Rev 6

181/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          

Table 94. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

3 THCLK– 0.5

3THCLK+ 1

FMC_NEx low to FMC_NOE low

FMC_NOE low time

2 THCLK– 0.5

2 THCLK+ 1

FMC_NOE high to FMC_NE high hold time

THCLK

FMC_NEx low to FMC_A valid

Address hold time after FMC_NOE high

Data to FMC_NEx high setup time

2 THCLK– 1

THCLK + 20

Data to FMC_NOEx high setup time

20

Data hold time after FMC_NOE high

Data hold time after FMC_NEx high

FMC_NEx low to FMC_NADV low

ns

1.5

THCLK+ 8

0

-

0

0

-

-

tv(NOE_NE)

tw(NOE)

th(NE_NOE)

tv(A_NE)

th(A_NOE)

tsu(Data_NE)

tsu(Data_NOE)

th(Data_NOE)

th(Data_NE)

tv(NADV_NE)

tw(NADV)

FMC_NADV low time

1. CL = 30  pF.

2. Guaranteed by characterization results.

          

Table 95. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT 
timings(1)(2) 

Symbol

Parameter

Max

Unit

tw(NE)

FMC_NE low time

tw(NOE)

tw(NWAIT)

FMC_NWE low time

FMC_NWAIT low time

tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high

5 THCLK + 17

th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4 THCLK + 17

1. CL = 30  pF.

2. Guaranteed by characterization results.

Min

-

THCLK

8 THCLK + 1

7 THCLK - 1

7 THCLK + 0.5

ns

1

-

2

-

-

-

-

-

-

-

-

182/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 41. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

tw(NE)

tv(NWE_NE)

tw(NWE)

t h(NE_NWE)

FMC_NEx

FMC_NOE

FMC_NWE

FMC_D[15:0]

FMC_NADV (1)

FMC_NWAIT

tv(A_NE)

th(A_NWE)

FMC_A[25:0]

Address

tv(BL_NE)

th(BL_NWE)

FMC_NBL[1:0]

NBL

tv(Data_NE)

th(Data_NWE)

Data

t v(NADV_NE)

tw(NADV)

th(NE_NWAIT)

tsu(NWAIT_NE)

MS32754V1

          

Table 96. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

tv(NWE_NE) FMC_NEx low to FMC_NWE low

tw(NWE)

FMC_NWE low time

3 THCLK - 0.5

3 THCLK + 1

THCLK - 0.5

THCLK -2

THCLK + 1

THCLK + 1

th(NE_NWE) FMC_NWE high to FMC_NE high hold time

THCLK - 0.5

tv(A_NE)

th(A_NWE)

tv(BL_NE)

th(BL_NWE)

FMC_NEx low to FMC_A valid

Address hold time after FMC_NWE high

THCLK - 1

FMC_NEx low to FMC_BL valid

FMC_BL hold time after FMC_NWE high

THCLK + 0.5

tv(Data_NE) Data to FMC_NEx low to Data valid

th(Data_NWE) Data hold time after FMC_NWE high

THCLK + 6

tv(NADV_NE) FMC_NEx low to FMC_NADV low

tw(NADV)

FMC_NADV low time

1. CL = 30  pF.

2. Guaranteed by characterization results.

-

-

-

-

-

ns

-

0

-

0

-

-

THCLK + 2

1.5

THCLK + 0.5

DS12288 Rev 6

183/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          

Table 97. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT 
timings(1)(2) 

Parameter

Min

Max

Unit

Symbol

tw(NE)

tw(NWE)

FMC_NE low time

FMC_NWE low time

9 THCLK - 1

9 THCLK + 1

6 THCLK - 1

6 THCLK + 1

ns

tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high

7 THCLK + 17

th(NE_NWAIT)

FMC_NEx hold time after FMC_NWAIT invalid

7 THCLK + 17

-

-

1. CL = 30  pF.

2. Guaranteed by characterization results.

Figure 42. Asynchronous multiplexed PSRAM/NOR read waveforms

FMC_ NE

FMC_NOE

FMC_NWE

FMC_ A[25:16]

FMC_ NBL[1:0]

FMC_ AD[15:0]

t v(NADV_NE)

FMC_NADV

FMC_NWAIT

tw(NE)

tv(NOE_NE)

t h(NE_NOE)

tv(A_NE)

tv(BL_NE)

t v(A_NE)

Address

tw(NOE)

th(A_NOE)

th(BL_NOE)

Address

NBL

th(Data_NE)

tsu(Data_NOE)

th(Data_NOE)

tsu(Data_NE)

Data

th(AD_NADV)

tw(NADV)

th(NE_NWAIT)

tsu(NWAIT_NE)

MS32755V1

184/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 98. Asynchronous multiplexed PSRAM/NOR read timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

3 THCLK - 0.5

3 THCLK + 1

tv(NOE_NE) FMC_NEx low to FMC_NOE low

tw(NOE)

FMC_NOE low time

2 THCLK - 0.5 2 THCLK + 0.5

th(NE_NOE) FMC_NOE high to FMC_NE high hold time

THCLK

tw(NADV)

FMC_NADV low time

THCLK 

THCLK + 1.5

1.5

ns

tv(A_NE)

FMC_NEx low to FMC_A valid

tv(NADV_NE) FMC_NEx low to FMC_NADV low

th(AD_NADV)

FMC_AD(address) valid hold time after 
FMC_NADV high

th(A_NOE)

Address hold time after FMC_NOE high

tsu(Data_NE) Data to FMC_NEx high setup time

tsu(Data_NOE) Data to FMC_NOE high setup time

th(Data_NE) Data hold time after FMC_NEx high

th(Data_NOE) Data hold time after FMC_NOE high

1. CL = 30  pF.

2. Guaranteed by characterization results.

0

-

0.5

20

0

0

THCLK - 0.3

Address hold 
until next 
read 
operation

THCLK + 20

          

Table 99. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

8 THCLK - 1

8 THCLK + 1

tw(NOE)

FMC_NWE low time

7 THCLK - 1

7 THCLK + 0.5

ns

tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high

5 THCLK + 17

th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4 THCLK + 17

1. CL = 30  pF.

2. Guaranteed by characterization results.

1

-

2

-

-

-

-

-

-

-

-

DS12288 Rev 6

185/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 43. Asynchronous multiplexed PSRAM/NOR write waveforms

tw(NE)

tv(NWE_NE)

tw(NWE)

t h(NE_NWE)

tv(A_NE)

th(A_NWE)

tv(BL_NE)

th(BL_NWE)

Address

NBL

t v(A_NE)

tv(Data_NADV)

th(Data_NWE)

FMC_ AD[15:0]

Address

Data

t v(NADV_NE)

th(AD_NADV)

tw(NADV)

FMC_ NEx

FMC_NOE

FMC_NWE

FMC_ A[25:16]

FMC_ NBL[1:0]

FMC_NADV

FMC_NWAIT

th(NE_NWAIT)

tsu(NWAIT_NE)

MS32756V1

186/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

-

0

-

-

THCLK - 3

Address hold 
until next 
write 
operation

THCLK - 0.5

          

Table 100. Asynchronous multiplexed PSRAM/NOR write timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

3 THCLK - 0.5

3 THCLK + 1

tv(NWE_NE) FMC_NEx low to FMC_NWE low

THCLK - 0.5

THCLK + 1

tw(NWE)

FMC_NWE low time

THCLK - 2

THCLK + 1

th(NE_NWE) FMC_NWE high to FMC_NE high hold time

THCLK - 0.5

tv(A_NE)

FMC_NEx low to FMC_A valid

tv(NADV_NE) FMC_NEx low to FMC_NADV low

tw(NADV)

FMC_NADV low time

THCLK + 0.5

THCLK + 1.5

th(AD_NADV)

FMC_AD(address) valid hold time after 
FMC_NADV high

1.5

ns

th(A_NWE)

Address hold time after FMC_NWE high

th(BL_NWE)

tv(BL_NE)

FMC_BL hold time after FMC_NWE high

FMC_NEx low to FMC_BL valid

tv(Data_NADV) FMC_NADV high to Data valid

THCLK + 2

th(Data_NWE) Data hold time after FMC_NWE high

THCLK + 6

1. CL = 30  pF.

2. Guaranteed by characterization results.

          

Table 101. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)(2) 

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

9 THCLK - 1

9 THCLK + 1

tw(NWE)

FMC_NWE low time

6 THCLK - 1

6 THCLK + 0.5

ns

tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high

7 THCLK + 17

th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid

5 THCLK + 17

1. CL = 30  pF.

2. Guaranteed by characterization results.

-

0

-

-

-

0

-

-

-

DS12288 Rev 6

187/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Synchronous waveforms and timings

Figure 44 through Figure 47 represent synchronous waveforms and Table 102 
through Table 105 provide the corresponding timings. The results shown in these 
tables are obtained with the following FMC configuration:
•
BurstAccessMode = FMC_BurstAccessMode_Enable

MemoryType = FMC_MemoryType_CRAM

•
• WriteBurst = FMC_WriteBurst_Enable
•

CLKDivision = 1

DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

•
In all timing tables, the THCLK is the HCLK clock period.
•

For 2.7 V ≤ VDD ≤ 3.6 V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 54 MHz 
for CLKDIV = 0x0 at CL = 30 pF (on FMC_CLK).  
For 1.71 V ≤ VDD ≤ 2.7 V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 
32 MHz for CLKDIV = 0x0 at CL= 20 pF (on FMC_CLK). 

•

Figure 44. Synchronous multiplexed NOR/PSRAM read timings

tw(CLK)

tw(CLK)

BUSTURN = 0

Data latency = 0

td(CLKL-NExL)

td(CLKH-NExH)

FMC_NEx

td(CLKL-NADVL)

td(CLKL-NADVH)

td(CLKL-AV)

td(CLKH-AIV)

td(CLKL-NOEL)

td(CLKH-NOEH)

td(CLKL-ADIV)

th(CLKH-ADV)

td(CLKL-ADV)

tsu(ADV-CLKH)

tsu(ADV-CLKH)

th(CLKH-ADV)

FMC_AD[15:0]

AD[15:0]

D1

D2

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

FMC_CLK

FMC_NADV

FMC_A[25:16]

FMC_NOE

FMC_NWAIT
(WAITCFG = 1b, 
WAITPOL + 0b)

FMC_NWAIT
(WAITCFG = 0b, 
WAITPOL + 0b)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

MS32757V1

188/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

          

Table 102. Synchronous multiplexed NOR/PSRAM read timings(1)(2)(3) 

Symbol

Parameter

Min

Max Unit

tw(CLK)

FMC_CLK period

R*THCLK - 0.5

td(CLKL-NExL)

FMC_CLK low to FMC_NEx low (x=0..2)

td(CLKH_NExH) FMC_CLK high to FMC_NEx high (x= 0…2)

R*THCLK/2 + 1

td(CLKL-NADVL) FMC_CLK low to FMC_NADV low

td(CLKL-NADVH) FMC_CLK low to FMC_NADV high

3.5

FMC_CLK low to FMC_Ax valid (x=16…25)

FMC_CLK high to FMC_Ax invalid (x=16…25)

R*THCLK/2 + 1

td(CLKL-NOEL)

FMC_CLK low to FMC_NOE low

ns

td(CLKH-NOEH) FMC_CLK high to FMC_NOE high

R*THCLK/2 + 1

FMC_CLK low to FMC_AD[15:0] valid

FMC_CLK low to FMC_AD[15:0] invalid

FMC_A/D[15:0] valid data before FMC_CLK high

FMC_A/D[15:0] valid data after FMC_CLK high

tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high

1.5

th(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high

1. CL = 30  pF.

2. Guaranteed by characterization results.

3. Clock ratio R = (HCLK period /FMC_CLK period).

1.5

2.5

-

-

-

4

-

2

-

3

-

-

-

-

-

-

-

-

-

-

0

2

4

4

td(CLKL-AV)

td(CLKH-AIV)

td(CLKL-ADV)

td(CLKL-ADIV)

tsu(ADV-CLKH)

th(CLKH-ADV)

DS12288 Rev 6

189/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 45. Synchronous multiplexed PSRAM write timings

(cid:87)(cid:90)(cid:11)(cid:38)(cid:47)(cid:46)(cid:12)

(cid:87)(cid:90)(cid:11)(cid:38)(cid:47)(cid:46)(cid:12)

(cid:37)(cid:56)(cid:54)(cid:55)(cid:56)(cid:53)(cid:49)(cid:3)(cid:32)(cid:3)(cid:19)

(cid:39)(cid:68)(cid:87)(cid:68)(cid:3)(cid:79)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:32)(cid:3)(cid:19)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:40)(cid:91)(cid:47)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:40)(cid:91)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:36)(cid:39)(cid:57)(cid:47)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:36)(cid:39)(cid:57)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:36)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:58)(cid:40)(cid:47)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:36)(cid:44)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:58)(cid:40)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:36)(cid:39)(cid:44)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:39)(cid:68)(cid:87)(cid:68)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:36)(cid:39)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:39)(cid:68)(cid:87)(cid:68)(cid:12)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:36)(cid:39)(cid:62)(cid:20)(cid:24)(cid:29)(cid:19)(cid:64)

(cid:36)(cid:39)(cid:62)(cid:20)(cid:24)(cid:29)(cid:19)(cid:64)

(cid:39)(cid:20)

(cid:39)(cid:21)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:38)(cid:47)(cid:46)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:40)(cid:91)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:36)(cid:39)(cid:57)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:36)(cid:62)(cid:21)(cid:24)(cid:29)(cid:20)(cid:25)(cid:64)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:58)(cid:40)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)(cid:3)
(cid:11)(cid:58)(cid:36)(cid:44)(cid:55)(cid:38)(cid:41)(cid:42)(cid:3)(cid:32)(cid:3)(cid:19)(cid:69)(cid:15)
(cid:3)(cid:58)(cid:36)(cid:44)(cid:55)(cid:51)(cid:50)(cid:47)(cid:3)(cid:14)(cid:3)(cid:19)(cid:69)(cid:12)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:37)(cid:47)

(cid:87)(cid:86)(cid:88)(cid:11)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)(cid:57)(cid:16)(cid:38)(cid:47)(cid:46)(cid:43)(cid:12)

(cid:87)(cid:75)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:37)(cid:47)(cid:43)(cid:12)

(cid:48)(cid:54)(cid:89)(cid:22)(cid:27)(cid:19)(cid:19)(cid:20)(cid:57)(cid:21)

190/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

td(CLKL-NExL)

td(CLKH-NExH)

td(CLKL-AV)

td(CLKH-AIV)

td(CLKL-ADV)

td(CLKL-ADIV)

td(CLKL-DATA)

td(CLKL-NBLL)

          

Table 103. Synchronous multiplexed PSRAM write timings(1)(2)(3) 

Symbol

Parameter

Min

Max

Unit

tw(CLK)

FMC_CLK period

R*THCLK - 0.5

FMC_CLK low to FMC_NEx low (x=0..2)

FMC_CLK high to FMC_NEx high (x= 0…2)

R*THCLK/2 + 1

td(CLKL-NADVL) FMC_CLK low to FMC_NADV low

td(CLKL-NADVH) FMC_CLK low to FMC_NADV high

3.5

FMC_CLK low to FMC_Ax valid (x=16…25)

FMC_CLK high to FMC_Ax invalid (x=16…25)

R*THCLK/2 + 1

td(CLKL-NWEL)

FMC_CLK low to FMC_NWE low

td(CLKH-NWEH) FMC_CLK high to FMC_NWE high

R*THCLK/2 + 1

ns

FMC_CLK low to FMC_AD[15:0] valid

FMC_CLK low to FMC_AD[15:0] invalid

FMC_A/D[15:0] valid data after FMC_CLK low

FMC_CLK low to FMC_NBL low

td(CLKH-NBLH)

FMC_CLK high to FMC_NBL high

R*THCLK/2 + 1.5

tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high

th(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high

1.5

4

1. CL = 30  pF.

2. Guaranteed by characterization results.

3. Clock ratio R = (HCLK period /FMC_CLK period).

1.5

2.5

-

-

-

4

-

2

-

3

-

3

-

-

-

-

-

-

-

-

-

0

-

1

DS12288 Rev 6

191/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 46. Synchronous non-multiplexed NOR/PSRAM read timings

tw(CLK)

tw(CLK)

FMC_CLK

td(CLKL-NExL)

FMC_NEx

td(CLKL-NADVL)

Data latency = 0

td(CLKL-NADVH)

td(CLKH-NExH)

td(CLKL-AV)

td(CLKH-AIV)

FMC_NADV

FMC_A[25:0]

FMC_NOE

FMC_D[15:0]

FMC_NWAIT
(WAITCFG = 1b, 
WAITPOL + 0b)

FMC_NWAIT

(WAITCFG = 0b, 
WAITPOL + 0b)

Symbol

tw(CLK)

td(CLKL-NExL)

td(CLKH-NExH)

td(CLKL-AV)

td(CLKH-AIV)

td(CLKL-NOEL)

td(CLKH-NOEH)

tsu(DV-CLKH)

th(CLKH-DV)

td(CLKL-NOEL)

td(CLKH-NOEH)

tsu(DV-CLKH)

th(CLKH-DV)

tsu(DV-CLKH)

th(CLKH-DV)

D1

D2

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

t h(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

MS32759V1

          

Table 104. Synchronous non-multiplexed NOR/PSRAM read timings(1)(2)(3) 

Parameter

Min

Max

Unit

FMC_CLK period

R*THCLK - 0.5

FMC_CLK low to FMC_NEx low (x=0..2)

FMC_CLK high to FMC_NEx high (x= 0…2)

R*THCLK/2 + 1

td(CLKL-NADVL)

FMC_CLK low to FMC_NADV low

td(CLKL-NADVH) FMC_CLK low to FMC_NADV high

FMC_CLK low to FMC_Ax valid (x=16…25)

FMC_CLK high to FMC_Ax invalid (x=16…25)

R*THCLK/2+- 1

FMC_CLK low to FMC_NOE low

FMC_CLK high to FMC_NOE high

R*THCLK/2 + 1

FMC_D[15:0] valid data before FMC_CLK high

FMC_D[15:0] valid data after FMC_CLK high

tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high

th(CLKH-NWAIT)

FMC_NWAIT valid after FMC_CLK high

3.5

-

-

-

-

2

4

4

1.5

1.5

2.5

-

-

-

4

-

2

-

-

-

-

-

ns

ns

192/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

1. CL = 30  pF.

2. Guaranteed by characterization results.

3. Clock ratio R = (HCLK period /FMC_CLK period).

Figure 47. Synchronous non-multiplexed PSRAM write timings

(cid:87)(cid:90)(cid:11)(cid:38)(cid:47)(cid:46)(cid:12)

(cid:87)(cid:90)(cid:11)(cid:38)(cid:47)(cid:46)(cid:12)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:38)(cid:47)(cid:46)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:40)(cid:91)(cid:47)(cid:12)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:40)(cid:91)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:36)(cid:39)(cid:57)(cid:47)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:36)(cid:39)(cid:57)(cid:43)(cid:12)

(cid:39)(cid:68)(cid:87)(cid:68)(cid:3)(cid:79)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:32)(cid:3)(cid:19)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:40)(cid:91)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:36)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:49)(cid:58)(cid:40)(cid:47)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:36)(cid:44)(cid:57)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:58)(cid:40)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:39)(cid:68)(cid:87)(cid:68)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:47)(cid:16)(cid:39)(cid:68)(cid:87)(cid:68)(cid:12)

(cid:39)(cid:20)

(cid:39)(cid:21)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:36)(cid:39)(cid:57)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:36)(cid:62)(cid:21)(cid:24)(cid:29)(cid:19)(cid:64)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:58)(cid:40)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:39)(cid:62)(cid:20)(cid:24)(cid:29)(cid:19)(cid:64)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)

(cid:41)(cid:48)(cid:38)(cid:66)(cid:49)(cid:37)(cid:47)

(cid:11)(cid:58)(cid:36)(cid:44)(cid:55)(cid:38)(cid:41)(cid:42)(cid:3)(cid:32)(cid:3)(cid:19)(cid:69)(cid:15)(cid:3)(cid:58)(cid:36)(cid:44)(cid:55)(cid:51)(cid:50)(cid:47)(cid:3)(cid:14)(cid:3)(cid:19)(cid:69)(cid:12)

(cid:87)(cid:86)(cid:88)(cid:11)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)(cid:57)(cid:16)(cid:38)(cid:47)(cid:46)(cid:43)(cid:12)

(cid:87)(cid:71)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:37)(cid:47)(cid:43)(cid:12)

(cid:87)(cid:75)(cid:11)(cid:38)(cid:47)(cid:46)(cid:43)(cid:16)(cid:49)(cid:58)(cid:36)(cid:44)(cid:55)(cid:57)(cid:12)

(cid:48)(cid:54)(cid:89)(cid:22)(cid:27)(cid:19)(cid:19)(cid:21)(cid:57)(cid:21)

DS12288 Rev 6

193/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

          

Table 105. Synchronous non-multiplexed PSRAM write timings(1)(2)(3) 

Parameter

Min

Max

Unit

Symbol

tw(CLK)

td(CLKL-NExL)

td(CLKH-NExH)

td(CLKL-NADVL)

td(CLKL-NADVH)

td(CLKL-AV)

td(CLKH-AIV)

td(CLKL-NWEL)

td(CLKH-NWEH)

td(CLKL-Data)

td(CLKL-NBLL)

td(CLKH-NBLH)

FMC_CLK period

R*THCLK - 0.5

FMC_CLK low to FMC_NEx low (x=0..2)

FMC_CLK high to FMC_NEx high (x= 0…2)

R*THCLK/2 + 1

FMC_CLK low to FMC_NADV low

FMC_CLK low to FMC_NADV high

3.5

FMC_CLK low to FMC_Ax valid (x=16…25)

FMC_CLK high to FMC_Ax invalid (x=16…25)

R*THCLK/2 + 1

FMC_CLK low to FMC_NWE low

FMC_CLK high to FMC_NWE high

R*THCLK/2 + 1

FMC_D[15:0] valid data after FMC_CLK low

FMC_CLK low to FMC_NBL low

FMC_CLK high to FMC_NBL high

R*THCLK/2 + 1.5

-

-

-

-

-

1

1.5

4

1.5

2.5

-

-

-

4

-

2

-

3

-

-

-

-

ns

tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high

th(CLKH-NWAIT)

FMC_NWAIT valid after FMC_CLK high

1. CL = 30  pF.

2. Guaranteed by characterization results.

3. Clock ratio R = (HCLK period /FMC_CLK period).

NAND controller waveforms and timings

Figure 48 through Figure 51 represent synchronous waveforms, and Table 106 and 
Table 107 provide the corresponding timings. The results shown in these tables are 
obtained with the following FMC configuration:
•

COM.FMC_SetupTime = 0x01

•

•

•

•

•

•

•

•

•

•

•

•

•

COM.FMC_WaitSetupTime = 0x03

COM.FMC_HoldSetupTime = 0x02

COM.FMC_HiZSetupTime = 0x01

ATT.FMC_SetupTime = 0x01

ATT.FMC_WaitSetupTime = 0x03

ATT.FMC_HoldSetupTime = 0x02

ATT.FMC_HiZSetupTime = 0x01

Bank = FMC_Bank_NAND

MemoryDataWidth = FMC_MemoryDataWidth_16b

ECC = FMC_ECC_Enable

ECCPageSize = FMC_ECCPageSize_512Bytes

TCLRSetupTime = 0

TARSetupTime = 0

In all timing tables, the THCLK is the HCLK clock period.

194/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 48. NAND controller waveforms for read access

FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE (NRE)

FMC_D[15:0]

FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE (NRE)

FMC_D[15:0]

FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE

FMC_D[15:0]

td(NCE-NOE)

th(NOE-ALE)

tsu(D-NOE)

th(NOE-D)

MSv38003V1

Figure 49. NAND controller waveforms for write access

td(NCE-NWE)

th(NWE-ALE)

tv(NWE-D)

th(NWE-D)

Figure 50. NAND controller waveforms for common memory read access

MSv38004V1

td(NCE-NOE)

th(NOE-ALE)

tw(NOE)

tsu(D-NOE)

th(NOE-D)

DS12288 Rev 6

MSv38005V1

195/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Figure 51. NAND controller waveforms for common memory write access

td(NCE-NWE)

tw(NWE)

th(NOE-ALE)

FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE

FMC_D[15:0]

Symbol

Tw(N0E)

Tsu(D-NOE)

Th(NOE-D)

Td(NCE-NOE)

Th(NOE-ALE)

1. CL = 30  pF.

Symbol

Tw(NWE)

Tv(NWE-D)

Th(NWE-D)

Td(D-NWE)

Td(NCE_NWE)

Th(NWE-ALE)

1. CL = 30  pF.

td(D-NWE)

tv(NWE-D)

th(NWE-D)

          

Table 106. Switching characteristics for NAND Flash read cycles(1)(2) 

MSv38006V1

Parameter

Min

Max

Unit

FMC_NOE low width

4 THCLK - 1

4 THCLK

FMC_D[15-0] valid data before FMC_NOE high

FMC_D[15-0] valid data after FMC_NOE high

ns

FMC_NCE valid before FMC_NOE low

3 THCLK

FMC_NOE high to FMC_ALE invalid

3 THCLK

19

0

-

2. Guaranteed by characterization results.

          

Table 107. Switching characteristics for NAND Flash write cycles(1)(2) 

Parameter

Min

Max

Unit

FMC_NWE low width

4 THCLK -1

4 THCLK

FMC_NWE low to FMC_D[15-0] valid

FMC_NWE high to FMC_D[15-0] invalid

FMC_D[15-0] valid before FMC_NWE high

3 THCLK - 1

5 THCLK

0

-

FMC_NCE valid before FMC_NWE low

3 THCLK

FMC_NWE high to FMC_ALE invalid

3 THCLK

ns

-

-

-

-

-

-

-

2. Guaranteed by characterization results.

196/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

5.3.29 

QUADSPI characteristics

Unless otherwise specified, the parameters given in Table 108 and Table 109 for Quad SPI 
are derived from tests performed under the ambient temperature, fAHB frequency and VDD 
supply voltage conditions summarized in Table 17: General operating conditions, with the 
following configuration:
•

Output speed is set to OSPEEDRy[1:0] = 11

Capacitive load C = 15 or 20 pF
Measurement points are done at CMOS levels: 0.5 ₓ VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate 
function characteristics.

•

•

          

Table 108. Quad SPI characteristics in SDR mode(1) 

Symbol

Parameter

 Conditions

 Min

Typ

Max

Unit

F(QCK)

Quad SPI clock 
frequency

tw(CKH) Quad SPI clock high 
and low time  
Even division

tw(CKL)

tw(CKH) Quad SPI clock high 
and low time 
Odd division

tw(CKL)

1.71 < VDD< 3.6 V, 
CLOAD = 15 pF
Voltage Range 1 

1.71 < VDD< 3.6 V, 
CLOAD = 20 pF
Voltage Range 2

PRESCALER [7:0]  
n =0,1, 3, 5...

PRESCALER [7:0]  
n =2,4, 6, 8...

ts(IN)

th(IN)

Data input setup time 1.71 < VDD< 3.6 V

Data input hold time

1.71 < VDD< 3.6 V

tv(OUT)

Data output valid 
time

1.71 < VDD< 3.6 V

th(OUT) Data output hold time 1.71 < VDD< 3.6 V

1. Guaranteed by characterization results.

F(QCK)

Quad SPI clock 
frequency

1.71 < VDD< 3.6 V, 
CLOAD = 15 pF
Voltage Range 1 

1.71 < VDD< 3.6 V, 
CLOAD = 20 pF
Voltage Range 2

-

-

1

5

-

0.5

-

-

t(CK)/2-0.5

t(CK)/2-1

t(CK)/2+1

t(CK)/2+0.5

(n/2)*t(CK)/(n+1) - 0.5

(n/2)*t(CK)/(n+1) + 1

(n/2+1)*t(CK)/(n+1) - 1

(n/2+1)*t(CK)/(n+1) +0.5

-

-

-

-

-

-

-

-

1

-

-

-

50

110

-

-

-

1.5

50

70

MHz

ns

MHz

          

Table 109. QUADSPI characteristics in DDR mode(1) 

Symbol

Parameter

 Conditions

 Min

Typ

Max

Unit

DS12288 Rev 6

197/236

199

Electrical characteristics

STM32G474xB STM32G474xC STM32G474xE

Table 109. QUADSPI characteristics in DDR mode(1) (continued)

Symbol

Parameter

 Conditions

Typ

Max

Unit

tw(CKH) Quad SPI clock high 
and low time  
Even division

tw(CKL)

PRESCALER [7:0]  
n =0,1, 3, 5 ...

t(CK)/2+1

t(CK)/2

tw(CKH) Quad SPI clock high and 

tw(CKL)

low time  
Odd division

PRESCALER [7:0]  
n =2,4, 6, 8...

(n/2)*t(CK)/(n+1)

(n/2)*t(CK)/(n+1) + 1

(n/2+1)*t(CK)/(n+1) - 1

(n/2+1)*t(CK)/(n+1)

 Min

t(CK)/2

t(CK)/2-1

Data input setup time on 
rising edge

1.71 < VDD< 3.6 V

Data input setup time on 
falling edge

1.71 < VDD< 3.6 V

tsr(IN)

tsf(IN)

thr(IN)

thf(IN)

Data input hold time on 
rising edge

Data input hold time on 
falling edge

tvr(OUT)

Data output valid time on 
rising edge

1.71 < VDD< 3.6 V

1.71 < VDD< 3.6 V

1.71 < VDD< 3.6 V 
DHHC = 0

1.71 < VDD< 3.6 V 
DHHC = 1

1.71 < VDD< 3.6 V 
DHHC = 0

1.71 < VDD< 3.6 V 
DHHC = 1

1.71 < VDD< 3.6 V 
DHHC = 0

1.71 < VDD< 3.6 V 
DHHC = 1

1.71 < VDD< 3.6 V 
DHHC = 0

1.71 < VDD< 3.6 V 
DHHC = 1

tvf(OUT) Data output valid time

thr(OUT)

Data output hold time on 
rising edge

thf(OUT)

Data output hold time on 
falling edge

1. Guaranteed by characterization results.

1

1

6

5

-

-

2

3

Thclk/2+ 0.5

Thclk/2+0.5

-

-

-

-

-

-

-

-

7

-

-

-

-

-

-

-

-

8

-

-

-

-

ns

7.5

Thclk/2
+1

Thclk/2
+1

Thclk/2+1.5

10

Thclk/2+2

Figure 52. Quad SPI timing diagram - SDR mode

tr(CK)

t(CK)

tw(CKH)

tw(CKL)

tf(CK)

Clock

Data output

Data input

tv(OUT)

th(OUT)

D0

D1

D2

ts(IN)

th(IN)

D0

D1

D2

MSv36878V1

198/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

Figure 53. Quad SPI timing diagram - DDR mode

tr(CLK)

t(CLK)

tw(CLKH)

tw(CLKL)

tf(CLK)

Clock

tvf(OUT)

thr(OUT)

tvr(OUT)

thf(OUT)

Data output

IO0

IO1

IO2

IO3

IO4

IO5

tsf(IN) thf(IN)

tsr(IN) thr(IN)

Data input

IO0

IO1

IO2

IO3

IO4

IO5

MSv36879V3

5.3.30 

UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 
specifications. 

          

Table 110. UCPD characteristics 

Symbol

Parameter

Conditions

Min 

Typ Max

Unit

VDD

UCPD operating supply voltage

Sink mode only

3.0

Sink and source mode

3.135

3.3

3.3

3.6

3.465

V

V

DS12288 Rev 6

199/236

199

Package information

STM32G474xB STM32G474xC STM32G474xE

6 

Package information

In order to meet environmental requirements, ST offers these devices in different grades of 
ECOPACK packages, depending on their level of environmental compliance. ECOPACK 
specifications, grade definitions and product status are available at: www.st.com. 
ECOPACK is an ST trademark.

6.1 

WLCSP81 package information

This WLCSP is a 81-ball, 4.02 x 4.27 mm, 0.4 mm pitch wafer level chip scale package.

Figure 54. WLCSP81 - Outline

bbb Z

A1

DETAIL A

F

e1

A1 BALL 
LOCATION

D

e2

G

e

A

J

A
A2

SIDE VIEW

9

1

BOTTOM VIEW

TOP VIEW

A3

A2

BUMP

b

FRONT VIEW

E

eee

(4X)

eee Z

b(81x)

ccc
ddd

M Z
Z
M

X Y

A1

z

SEATING PLANE

DETAIL A
ROTATED 90

B068_WLCSP81_DIE469_ME_V1

1. Drawing is not to scale.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

4. Bump position designation per JESD 95-1, SPP-010.

          

200/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

Table 111. WLCSP81 - Mechanical data 

millimeters

inches(1)

Symbol

Min

A(2)

A1

A2

A3

b

D

E

e

e1

e2

F(3)

G(3)

aaa

bbb

ccc

ddd

eee

0.025

Typ

-

0.18

0.38

0.25

4.02

4.27

0.40

3.20

3.20

0.410

0.535

-

-

-

-

-

Max

0.59

0.28

4.04

4.29

-

-

-

-

-

-

-

-

0.10

0.10

0.10

0.05

0.05

Min

0.009

0.157

0.167

-

-

-

-

-

-

-

-

-

-

-

-

-

-

Typ

-

0.007

0.015

0.001

0.010

0.158

0.168

0.016

0.126

0.126

0.016

0.021

-

-

-

-

-

Max

0.023

0.011

0.159

0.169

-

-

-

-

-

-

-

-

0.004

0.004

0.004

0.002

0.002

0.22

4.00

4.25

-

-

-

-

-

-

-

-

-

-

-

-

-

-

1. Values in inches are converted from mm and rounded to 3 decimal digits.

2. The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal 

and tolerances values of A1 and A2.

3. Calculated dimensions are rounded to the 3rd decimal place

Figure 55. WLCSP81 - Recommended footprint

Dpad

Dsm

B068_WLCSP81_DIE469_FP_V1

DS12288 Rev 6

201/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

          

Table 112. WLCSP81 - Recommended PCB design rules 

Dimension

Recommended values

Pitch

Dpad

Dsm

Stencil opening

Stencil thickness

0.4 mm

0,225 mm

0.250 mm

0.100 mm

0.290 mm typ. (depends on soldermask registration tolerance)

202/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

6.2 

UFQFPN48 package information

This UFQFPN is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.

Pin 1 identifier
laser marking area

Figure 56. UFQFPN48 - Outline

D

D

Y

E2

Exposed pad 
area

D2

1

48

Z

1. Drawing is not to scale.

E

E

T

A

Seating 
plane

ddd

A1

e

b

Detail Y

1

C 0.500x45°
pin1 corner

L

R 0.125 typ.

48

Detail Z

2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

3. There is an exposed die pad on the underside of the UFQFPN48 package. It is recommended to connect 

and solder this back-side pad to PCB ground.

A0B9_ME_V3

DS12288 Rev 6

203/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

          

Table 113. UFQFPN48 - Mechanical data 

millimeters

inches(1)

Symbol

Min

Typ

Min

0.500

0.000

6.900

6.900

5.500

5.500

0.300

0.200

-

-

-

Typ

0.550

 0.020

7.000

7.000

5.600

5.600

0.400

0.152

0.250

0.500

-

0.0197

0.0000

0.2717

0.2717

0.2165

0.2165

0.0118

-

-

-

0.0217

 0.0008

0.2756

0.2756

0.2205

0.2205

0.0157

0.0060

0.0098

0.0197

Max

0.0236

0.0020

0.2795

0.2795

0.2244

0.2244

0.0197

0.0118

-

-

0.300

0.0079

0.080

-

0.0031

A

A1

D

E

D2

E2

L

T

b

e

ddd

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 57. UFQFPN48 - Recommended footprint

Max

0.600

0.050

7.100

7.100

5.700

5.700

0.500

-

-

7.30

6.20

48

1

37

36

0.20

5.60

7.30

6.20

5.80

0.30

5.60

12

13

0.55

5.80

25

24

0.50

0.75

A0B9_FP_V2

1. Dimensions are expressed in millimeters.

204/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

UFQFPN48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 58. UFQFPN48 top view example

Product
identification

(1)

STM32G474

CEU6

Pin 1                
identification

Y

WW

B

Date code

Revision code

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51944V1

DS12288 Rev 6

205/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.3 

LQFP48 package information

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package.

Figure 59. LQFP48 - Outline

SEATING
PLANE
C

2
A A

1
A

37

b

48

PIN 1
IDENTIFICATION

1

ccc C

D

D1

D3

36

25

c

1
A

24

0.25 mm
GAUGE PLANE

K

L

L1

3
E

1
E

E

13

12

e

5B_ME_V2

1. Drawing is not to scale.

206/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

          

Table 114. LQFP48 - Mechanical data 

Symbol

millimeters

Min

 -

0.050

1.350

0.170

0.090

8.800

6.800

8.800

6.800

 -

 -

 -

 -

0°

-

Typ

 -

 -

 -

1.400

0.220

9.000

7.000

5.500

9.000

7.000

5.500

0.500

0.600

1.000

3.5°

-

Max

1.600

0.150

1.450

0.270

0.200

9.200

7.200

9.200

7.200

 -

 -

 -

 -

7°

0.080

A

A1

A2

b

c

D

D1

D3

E

E1

E3

e

L

k

L1

ccc

inches(1)

Typ

 -

- 

- 

0.0551

0.0087

0.3543

0.2756

0.2165

0.3543

0.2756

0.2165

0.0197

0.0236

0.0394

3.5°

-

Max

0.0630

0.0059

0.0571

0.0106

0.0079

0.3622

0.2835

0.3622

0.2835

- 

 -

 -

 -

7°

0.0031

Min

 -

0.0020

0.0531

0.0067

0.0035

0.3465

0.2677

0.3465

0.2677

 -

 -

 -

 -

0°

-

0.450

0.750

0.0177

0.0295

1. Values in inches are converted from mm and rounded to 4 decimal digits.

DS12288 Rev 6

207/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

Figure 60. LQFP48 - Recommended footprint

0.50

1.20

25

24

0.30

9.70

5.80

7.30

0.20

36

37

48

1

7.30

5.80

9.70

13

12

1.20

ai14911d

1. Dimensions are expressed in millimeters.

208/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 61. LQFP48 top view example

Product
identification

(1)

STM32G474

CET6

Pin 1                
identification

Y

WW

B

Date code

Revision code

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

          

MS51943V1

DS12288 Rev 6

209/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.4 

LQFP64 package information

This LQFP is a 64-pin, 10 x 10 mm low-profile quad flat package.

Figure 62. LQFP64 - Outline

SEATING PLANE
C

2A
A

1
A

0.25 mm
GAUGE PLANE

ccc C

D
D1
D3

48

33

1
A

K

L

L1

c

32

17

3
E

1
E

E

PIN 1
IDENTIFICATION

1

16

e

1. Drawing is not to scale.

          

Symbol

Table 115. LQFP64 - Mechanical data 

millimeters

inches(1)

Min

Typ

Min

Typ

A

A1

A2

b

c

D

D1

D3

E

E1

-

-

-

1.400

0.220

12.000

10.000

7.500

12.000

10.000

Max

1.600

0.150

1.450

0.270

0.200

-

-

-

-

-

0.0020

0.0531

0.0067

0.0035

-

-

-

-

-

-

-

-

-

0.0551

0.0087

0.4724

0.3937

0.2953

0.4724

0.3937

5W_ME_V3

Max

0.0630

0.0059

0.0571

0.0106

0.0079

-

-

-

-

-

210/236

DS12288 Rev 6

49

b

64

0.050

1.350

0.170

0.090

-

-

-

-

-

-

STM32G474xB STM32G474xC STM32G474xE

Package information

Table 115. LQFP64 - Mechanical data (continued)

millimeters

inches(1)

Min

Max

Min

Typ

Max

Symbol

E3

e

K

L

L1

ccc

0°

0.450

-

-

-

-

Typ

7.500

0.500

3.5°

0.600

1.000

-

7°

-

-

-

0°

-

-

-

-

0.750

0.0177

0.0295

0.080

-

0.0031

0.2953

0.0197

3.5°

0.0236

0.0394

7°

-

-

-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 63. LQFP64 - Recommended footprint

12.7

10.3

49

64

48

33

0.5

32

0.3

17

1.2

1

16

10.3

7.8

12.7

1. Dimensions are expressed in millimeters.

ai14909c

DS12288 Rev 6

211/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 64. LQFP64 top view example  

Product
identification

(1)

STM32G474

RET6

Pin 1                
identification

Y

WW

B

Date code

Revision code

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51941V1

212/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

6.5 

 LQFP80 package information

This LQFP is a 80-pin, 12 x 12 mm low-profile quad flat package.

Figure 65. LQFP80 - Outline

SEATING
PLANE
C

A

2
A

1
A

b

61

80

ccc

C

D

D1
D3

60

41

0.25 mm

GAUGE PLANE

L

L1

k

c

1
A

40

21

3
E

1
EE

PIN 1
IDENTIFICATION

1

20

e

1. Drawing is not to scale.

          

Table 116. LQFP80 - Mechanical data 

Millimeters

inches(1)

Min

Typ

Min

Typ

Symbol

A

A1

A2

b

c

D

D1

0.050

1.350

0.170

0.090

-

-

-

-

-

-

1.400

0.220

14.000

12.000

Max

1.600

0.150

1.450

0.270

0.200

-

-

0.0020

0.0531

0.0067

0.0035

-

-

-

-

-

-

0.0551

0.0087

0.5512

0.4724

9X_ME

Max

0.0630

0.0059

0.0571

0.0106

0.0079

-

-

DS12288 Rev 6

213/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

Table 116. LQFP80 - Mechanical data (continued)

Millimeters

inches(1)

Min

Typ

Max

Min

Typ

Max

-

-

-

-

-

-

-

0.0°

9.500

14.000

12.000

9.500

0.500

0.600

1.000

-

-

-

-

-

-

-

-

0.080

7.0°

0.0°

-

-

-

-

-

-

-

0.3740

0.5512

0.4724

0.3740

0.0197

0.0236

0.0394

-

-

-

-

-

-

-

-

0.0295

0.0031

7.0°

0.450

0.750

0.0177

Symbol

D2

E

E1

E3

e

L

L1

ccc

k

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 66. LQFP80 - Recommended footprint

.

7
4
1

.

3
2
1

0.5

5
2
1

.

3
0

.

1.2

9.8

14.7

1. Dimensions are expressed in millimeters.

9X_LQFP80_FP

214/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

LQFP80 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 67. LQFP80 top view example

Product
identification

(1)

STM32G474

MET6

Revision code

Z

Date code

Y WW

Pin 1                
identification

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51945V1

DS12288 Rev 6

215/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.6 

TFBGA100 package information

This TFBGA is a 100-ball, 8 x 8 mm, 0.8 mm pitch fine pitch ball grid array package.

Figure 68. TFBGA100 - Outline

C

d
d
d

SEATING
PLANE

C

2
A

B

1
E

G

e

1
A

A

A1 ball 
index
 area

D1

A1 ball 
identifier

e

F

D

A
B
C
D
E
F
G
H
J
K

A

b

(100 BALLS)

eee

fff

C A B

C

E

A08Q_ME_V1

12345678910

BOTTOM VIEW

TOP VIEW

216/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

          

Table 117. TFBGA100 - Mechanical data 

Symbol

Min

Typ

Min

Typ

millimeters

inches(1)

A

A1

A2

b

D

D1

E

E1

e

F

G

ddd

eee

fff

0.150

0.350

7.850

7.850

-

-

-

-

-

-

-

-

-

-

0.760

0.400

8.000

7.200

8.000

7.200

0.800

0.400

0.400

-

-

-

-

-

Max

1.100

0.450

8.150

-

-

-

-

-

-

-

0.100

0.150

0.080

0.0059

0.0138

0.3091

-

-

-

-

-

-

-

-

-

-

0.0299

0.0157

0.3150

0.2835

0.3150

0.2835

0.0315

0.0157

0.0157

-

-

-

-

-

Max

0.0433

0.0177

0.3209

0.3209

-

-

-

-

-

-

-

0.0039

0.0059

0.0031

8.150

0.3091

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 69. TFBGA100 - recommended footprint

Dpad

Dsm

BGA_WLCSP_FT_V1

          

Table 118. TFBGA100 - Recommended PCB design rules  

Dimension

Recommended values

Pitch

Dpad

Dsm

0.8

0.400 mm

0.470 mm typ. (depends on the soldermask 
registration tolerance)

DS12288 Rev 6

217/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

Table 118. TFBGA100 - Recommended PCB design rules  (continued)

Dimension

Recommended values

Stencil opening

Stencil thickness

Pad trace width

0.400 mm

0.120 mm

Between 0.100 mm and 0.125 mm

TFBGA100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 70. TFBGA100 - Top view example

Product
identification

(1)

STM32G474

VEH6

Revision code

A

Date code

Y WW

Pin 1                
identification

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51946V1

218/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

6.7 

LQFP100 package information

This LQFP is a 100-pin, 14 x 14 mm low-profile quad flat package.

Figure 71. LQFP100 - Outline

SEATING PLANE
C

2A
A

1
A

ccc C

75

76

b

c

0.25 mm

GAUGE PLANE

D

D1

D3

51

50

L

1
A

K

L1

3
E

1 E
E

100

PIN 1
IDENTIFICATION

1

26

25

e

1. Drawing is not to scale.

          

Symbol

millimeters

Table 119. LQPF100 - Mechanical data 

Min

-

0.050

1.350

0.170

0.090

15.800

13.800

15.800

13.800

-

-

-

-

Typ

-

-

-

1.400

0.220

16.000

14.000

12.000

16.000

14.000

12.000

0.500

0.600

1.000

Max

1.600

0.150

1.450

0.270

0.200

16.200

14.200

16.200

14.200

-

-

-

-

Min

-

0.0020

0.0531

0.0067

0.0035

0.6220

0.5433

0.6220

0.5433

-

-

-

-

A

A1

A2

b

c

D

D1

D3

E

E1

E3

e

L

L1

1L_LQFP100_ME_V1

Max

0.0630

0.0059

0.0571

0.0106

0.0079

0.6378

0.5591

0.6378

0.5591

-

-

-

-

inches(1)

Typ

-

-

-

0.0551

0.0087

0.6299

0.5512

0.4724

0.6299

0.5512

0.4724

0.0197

0.0236

0.0394

0.450

0.750

0.0177

0.0295

DS12288 Rev 6

219/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

Table 119. LQPF100 - Mechanical data (continued)

Symbol

k

ccc

millimeters

Min

0.0°

-

Typ

3.5°

-

Max

7.0°

0.080

inches(1)

Typ

3.5°

-

Max

7.0°

0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 72. LQFP100 - Recommended footprint

Min

0.0°

-

51

0.3

0.5

50

16.7

14.3

75

76

100

1

26

1.2

25

12.3

16.7

1L_LQFP100_FP_V1

1. Dimensions are expressed in millimeters.

220/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 73. LQFP100 top view example 

Product
identification

(1)

STM32G474

VET6

Revision code

R

Date code

Y WW

Pin 1                
identification

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51942V1

DS12288 Rev 6

221/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.8 

LQFP128 package information

This LQFP is a 128-pin, 14 x 14 mm low-profile quad flat package.

Figure 74. LQFP128 - Outline

SEATING
PLANE
C

A

2
A

1
A

ccc

C

D

D1
D3

96

97

65

64

c

1
A

0.25 mm

GAUGE PLANE

L

L1

k

3
E

1
EE

b

128

PIN 1
IDENTIFICATION

1

e

1. Drawing is not to scale.

          

 Symbol

A

A1

A2

b

Min.

-

0.050

1.350

0.130

Millimeters

Typ.

-

-

1.400

0.180

Max.

1.600

0.150

1.450

0.230

33

32

Min.

-

0.0020

0.0531

0.0051

TC_ME_V1

Inches(1)

Typ.

-

-

0.0551

0.0071

Max.

0.0630

0.0059

0.0571

0.0091

Table 120. LQFP128 - Mechanical data 

222/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

Table 120. LQFP128 - Mechanical data (continued)

Millimeters

Inches(1)

 Symbol

c

D

D1

D3

E

E1

E3

e

L

L1

k

ccc

Min.

0.090

15.800

13.800

15.800

13.800

0.450

0°

-

-

-

-

-

Typ.

-

16.000

14.000

12.400

16.000

14.000

12.400

0.400

0.600

1.000

3.5°

-

Min.

0.0035

0.6220

0.5433

0.6220

0.5433

-

-

-

-

-

0°

Typ.

-

0.6299

0.5512

0.4882

0.6299

0.5512

0.4882

0.0157

0.0236

0.0394

3.5°

-

Max.

0.0079

0.6378

0.5591

0.6378

0.5591

0.0295

7°

0.0031

-

-

-

-

0.750

0.0177

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 75. LQFP128 - Recommended footprint

Max.

0.200

16.200

14.200

16.200

14.200

-

-

-

-

7°

0.080

16.7

14.3

12.4

96

97

65

64

0.18

128

1

0.4

1. Dimensions are expressed in millimeters.

12.4

14.3

16.7

33

32

TC_LQFP128_FP_V2

DS12288 Rev 6

223/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

LQFP128 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier 
location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply 
chain operations, are not indicated below.

Figure 76. LQFP128 top view example

Product
identification

(1)

STM32G474

QET6

Revision code

B

Date code

Y WW

Pin 1                
identification

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified 
and therefore not approved for use in production. ST is not responsible for any consequences resulting 
from such use. In no event will ST be liable for the customer using any of these engineering samples in 
production. ST’s Quality department must be contacted prior to any decision to use these engineering 
samples to run a qualification activity.

MS51947V1

224/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

6.9 

UFBGA121 package information

This UFBGA is a 121 balls, 6 x 6 mm, 0.5 mm pitch, fine pitch, square ball grid array 
package.

Figure 77. UFBGA121 - Outline

SEATING 
PLANE
C

C

d
d
d

A4 A2

A1

A

SIDE VIEW

E

E1

B

e

L

K

J

H

G

F

E

D

C

B

A

1

2

3

4

5

6

7

8

9 10 11

A1 INDEX CORNER AREA

F

A

F

e

D1 D

b (121 BALLS)

eee         C    A    B

fff           C

BOTTOM VIEW

B0CU_UFBGA121_ME_V1

1. Drawing is not to scale.

2. The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metalized 

markings, or other feature of package body or integral heat slug. 
A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 
corner. Exact shape of each corner is optional.

DS12288 Rev 6

225/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

Table 121. UFBGA121 - Mechanical data 

millimeters

inches(1)

Min

Typ

Min

Typ

Symbol

A(2)

A1

A2

A4

b(3)

D

D1

E

E1

e

F

ddd

eee(4)

fff(5)

0.24

5.85

5.85

-

-

-

-

-

-

-

-

-

-

-

0.13

0.32

0.29

6.00

5.00

6.00

5.00

0.50

0.50

-

-

-

-

-

Max

0.60

0.11

0.34

6.15

-

-

-

-

-

-

0.08

0.15

0.05

0.0094

0.2303

6.15

0.2303

0.0051

0.0126

0.0114

0.2362

0.1969

0.2362

0.1969

0.0197

0.0197

-

-

-

-

-

Max

0.0236

0.0043

0.0134

0.2421

0.2421

-

-

-

-

-

-

0.0031

0.0059

0.0020

-

-

-

-

-

-

-

-

-

-

-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2.

- UFBGA stands for Ultra-Thin Profile Fine Pitch Ball Grid Array. 
- Ultra Thin profile: 0.50 < A ≤ 0.65mm / Fine pitch: e < 1.00mm pitch. 
- The total profile height (Dim A) is measured from the seating plane to the top of the component 
- The maximum total package height is calculated by the following methodology: 
A Max = A1 Typ + A2 Typ + A4 Typ + √ (A1²+A2²+A4² tolerance values)

3. The typical balls diameters before mounting is 0.20 mm
4. The tolerance of position that controls the location of the pattern of balls with respect to datum A and B. 
For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true 
position with respect 
to datum A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this 
tolerance zone.

5. The tolerance of position that controls the location of the balls within the matrix with respect to each other. 
For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position 
as defined by e. The axis perpendicular to datumC of each ball must lie within this tolerance zone. 
Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each 
ball must lie simultaneously in both tolerance zones.

226/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

Figure 78. UFBGA121 - Recommended footprint

Dpad

Dsm

Table 122. UFBGA121 - Recommended PCB design rules

BGA WLCSP FT V1

Dimension

Recommended values

Pitch

Dpad

Dsm

Stencil opening

Stencil thickness

0.5 mm

0,225 mm

0.250 mm

0.100 mm

0.290 mm typ. (depends on soldermask registration tolerance)

DS12288 Rev 6

227/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.10 

Thermal characteristics

The maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated 
using the following equation:

TJ max = TA max + (PD max x ΘJA)
Where:
•

TA max is the maximum ambient temperature in °C,
ΘJA is the package junction-to-ambient thermal resistance, in °C/W,
PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),
PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip 
internal power.

PI/O max represents the maximum power dissipation on output pins where:

PI/O max = Σ (VOL × IOL) + Σ ((VDDIOx – VOH) × IOH),

taking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the 
application.

•

•

•

          

Table 123. Package thermal characteristics 

Symbol

Parameter

Value

Unit

ΘJA

Thermal resistance junction-ambient 
LQFP48 - 7 × 7 mm

°C/W

Thermal resistance junction-ambient 
LQFP128 - 14 × 14 mm

Thermal resistance junction-ambient 
LQFP100 - 14 × 14 mm

Thermal resistance junction-ambient 
LQFP80 - 12 × 12 mm

Thermal resistance junction-ambient 
LQFP64 - 10 × 10 mm

Thermal resistance junction-ambient 
TFBGA100 - 8 × 8 mm

Thermal resistance junction-ambient 
UFBGA121 - 6 × 6 mm

Thermal resistance junction-ambient 
UFQFPN48 - 7 × 7 mm

Thermal resistance junction-ambient 
WLCSP81 - 4.02 X 4.27 mm

43.0

46.2

46.8

47.9

55.2

30.8

TBD

26.8

45

228/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

Table 123. Package thermal characteristics (continued)

Symbol

Parameter

Value

Unit

ΘJC

°C/W

Thermal resistance junction-case 
LQFP128 - 14 × 14 mm

Thermal resistance junction-case 
LQFP100 - 14 × 14 mm

Thermal resistance junction-case 
LQFP80 - 12 × 12 mm

Thermal resistance junction-case 
LQFP64 - 10 × 10 mm

Thermal resistance junction-case 
LQFP48 - 7 × 7 mm

Thermal resistance junction-case 
TFBGA100 - 8 × 8 mm

Thermal resistance junction-ambient 
UFBGA121 - 6 × 6 mm

Thermal resistance junction-case 
UFQFPN48 - 7 × 7 mm

Thermal resistance junction-case 
WLCSP81 - 4.02 X 4.27 mm

Thermal resistance junction-board 
LQFP128 - 14 × 14 mm

Thermal resistance junction-board 
LQFP100 - 14 × 14 mm

Thermal resistance junction-board 
LQFP80 - 12 × 12 mm

Thermal resistance junction-board 
LQFP64 - 10 × 10 mm

Thermal resistance junction-board 
LQFP48 - 7 × 7 mm

Thermal resistance junction-board 
TFBGA100 - 8 × 8 mm

Thermal resistance junction-ambient 
UFBGA121 - 6 × 6 mm

Thermal resistance junction-board 
UFQFPN48 - 7 × 7 mm

Thermal resistance junction-board 
WLCSP81 - 4.02 X 4.27 mm

7.0

8.3

8.2

8.0

9.6

13

TBD

2(1)
7.5

1.46

19.9

22.9

22.3

21.8

24.3

13.42

TBD

11

27.45

ΘJB

°C/W

1. Thermal resistance junction-case where the case is the bottom thermal pad on the UFQFPN package.

6.10.1 

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural 
Convection (Still Air). Available from www.jedec.org

DS12288 Rev 6

229/236

231

Package information

STM32G474xB STM32G474xC STM32G474xE

6.10.2 

Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering 
information scheme shown in Section 7: Ordering information.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at 
maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G474xE at maximum dissipation, it is 
useful to calculate the exact power consumption and junction temperature to determine 
which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given 
application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), 
IDDmax = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low 
level with IOL = 8 mA, VOL= 0.4 V and maximum 8 I/Os used at the same time in output 
at low level with IOL = 20 mA, VOL= 1.3 V
PINTmax = 50 mA × 3.5 V= 175 mW
PIOmax = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW
This gives: PINTmax = 175 mW and PIOmax = 272 mW:
PDmax = 175 + 272 = 447 mW

Using the values obtained in  TJmax is calculated as follows:

For LQFP100, 42 °C/W 

–
TJmax = 82 °C + (42 °C/W × 447 mW) = 82 °C + 18.774 °C = 100.774 °C

This is within the range of the suffix 6 version parts (–40 < TJ < 105 °C) see Section 7: 
Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see 
Section 7: Ordering information).

Note:

With this given PDmax we can find the TAmax allowed for a given device temperature range 
(order code suffix 6 or 7).

Suffix 6: TAmax = TJmax - (42°C/W × 447 mW) = 105-18.774 = 86.226 °C
Suffix 3: TAmax = TJmax - (42°C/W × 447 mW) = 130-18.774 = 111.226 °C

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient 
temperatures with a low dissipation, as long as junction temperature TJ remains within the 
specified range.

230/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Package information

Assuming the following application conditions:

Maximum ambient temperature TAmax = 100 °C (measured according to JESD51-2), 
IDDmax = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low 
level with IOL = 8 mA, VOL= 0.4 V
PINTmax = 20 mA × 3.5 V= 70 mW
PIOmax = 20 × 8 mA × 0.4 V = 64 mW
This gives: PINTmax = 70 mW and PIOmax = 64 mW:
PDmax = 70 + 64 = 134 mW

Thus: PDmax = 134 mW
Using the values obtained in TJmax is calculated as follows:

For LQFP100, 42 °C/W 

–
TJmax = 100 °C + (42 °C/W × 134 mW) = 100 °C + 5.628 °C = 105.628 °C

This is above the range of the suffix 6 version parts (–40 < TJ < 105 °C).
In this case, parts must be ordered at least with the temperature range suffix 3 (see 
Section 7: Ordering information) unless we reduce the power dissipation in order to be able 
to use suffix 6 parts.

          

DS12288 Rev 6

231/236

231

Ordering information

STM32G474xB STM32G474xC STM32G474xE

7 

Ordering information

          

Table 124. Ordering information 

Example:                                                                  STM32   G      474       V       E        T        6    x

Device family

STM32 = Arm-based 32-bit microcontroller

Product type

G = General-purpose

Sub-family

474 = STM32G474xB/xC/xE

Pin count

C = 48 pins

R = 64 pins

M = 80 pins, 81 pins

V = 100 pins

P = 121 pins

Q = 128 pins

Code size

B = 128 Kbytes

C = 256 Kbytes

E = 512  Kbytes

Package

H = TFBGA

I = UFBGA

T = LQFP

U = UFQFPN

Y = WLCSP

Temperature range

6 = Industrial temperature range, - 40 to 85 °C (105 °C junction)

3 = Industrial temperature range, - 40 to 125 °C (130 °C junction)

Options

xxx = programmed parts

TR = tape and reel

          

For a list of available options (memory, package, and so on) or for further information on any 
aspect of this device, contact the nearest ST sales office.

232/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Revision history

8 

Revision history

          

Table 125. Document revision history 

Date

Revision

Changes

15-May-2019

1

Initial release.

01-Oct-2019

2

24-Apr-2020

3

03-Jun-2020

4

Updated:
– Section 2: Description, Section 3.5: Embedded SRAM, 
– Table 2: STM32G474xB/xC/xE features and peripheral counts, Table 17: General 
operating conditions, Table 35: Peripheral current consumption, Table 66: ADC 
characteristics, Table 67: Maximum ADC RAIN, Table 89: SPI characteristics, 
Table 123: Package thermal characteristics, Table 124: Ordering information

Added: Table 71: ADC accuracy (Multiple ADCs operation) - limited test conditions 1, 
Table 73: ADC accuracy (Multiple ADCs operation) - limited test conditions 3, 
Table 73: ADC accuracy (Multiple ADCs operation) - limited test conditions 3

Updated:
– Section 2: Description,
– Table 2: STM32G474xB/xC/xE features and peripheral counts, 
– Table 12: STM32G474xB/xC/xE pin definition
– Table 124: Ordering information
– Added: 
– Section 4.9: UFBGA121 pinout description,
– Section 6.9: UFBGA121 package information:

Updated:
– Table 2: STM32G474xB/xC/xE features and peripheral counts, 
– Table 36: Low-power mode wakeup timings
– Section 3.5: Embedded SRAM
Deleted:
– Table 23: Current consumption in Run and Low-power run modes, code with data 

processing running from Flash in single bank, ART disable

– Table 24: Current consumption in Run and Low-power run modes, code with data 

processing running from Flash in dual bank, ART disable

– Table 27: Typical current consumption in Run and Low-power run modes, with 

different codes running from Flash, ART disable

DS12288 Rev 6

233/236

235

Revision history

STM32G474xB STM32G474xC STM32G474xE

Table 125. Document revision history (continued)

Date

Revision

Changes

23-Oct-2020

5

Updated:
– Table 1: Device summary
– Section 3.18: Analog-to-digital converter (ADC)
– Table 2: STM32G474xB/xC/xE features and peripheral counts
– Table 21: Current consumption in Run and Low-power run modes, code with data  
processing running from Flash in single Bank, ART enable (Cache ON Prefetch 
OFF)

– Table 22: Current consumption in Run and Low-power run modes, code with data 
processing running from Flash in dual bank, ART enable (Cache ON Prefetch 
OFF)

– Table 23: Current consumption in Run and Low-power run modes,  code with data 

processing running from SRAM1

– Table 28: Current consumption in Sleep and Low-power sleep mode Flash ON
– Table 29: Current consumption in low-power sleep modes, Flash in power-down
– Table 30: Current consumption in Stop 1 mode
– Table 31: Current consumption in Stop 0 mode
– Table 32: Current consumption in Standby mode
– Table 51: ESD absolute maximum ratings
– Table 76: DAC 15MSPS characteristics
– Table 79: COMP characteristics
– Table 80: OPAMP characteristics
– Table 84: TIMx characteristics
– Table 89: SPI characteristics
– Table 90: I2S characteristics
– Table 109: QUADSPI characteristics in DDR mode
– Table 121: UFBGA121 - Mechanical data
– Table 122: UFBGA121 - Recommended PCB design rules
– Table 123: Package thermal characteristics
– Table 124: Ordering information
– Figure 77: UFBGA121 - Outline
– Figure 78: UFBGA121 - Recommended footprint
Added:
– Figure 75: LQFP128 - Recommended footprint

234/236

DS12288 Rev 6

STM32G474xB STM32G474xC STM32G474xE

Revision history

Table 125. Document revision history (continued)

Date

Revision

Changes

Updated:
– Features
– Section 2: Description
– Section 3.4: Embedded Flash memory
– Section 3.11.1: Power supply schemes
– Table 5: Temperature sensor calibration values
– Table 12: STM32G474xB/xC/xE pin definition
– Figure 28: ADC accuracy characteristics
– Figure 29: Typical connection diagram when using the ADC with FT/TT pins 

16-Nov-2021

6

featuring analog switch function

– Table 17: General operating conditions
– Table 30: Current consumption in Stop 1 mode 
– Table 31: Current consumption in Stop 0 mode
– Table 32: Current consumption in Standby mode
– Section 5.3.14: I/O port characteristics
– Table 68: ADC accuracy - limited test conditions 1
– Table 69: ADC accuracy - limited test conditions 2
– Table 70: ADC accuracy - limited test conditions 3
– Figure 75: LQFP128 - Recommended footprint

DS12288 Rev 6

235/236

235

          

STM32G474xB STM32G474xC STM32G474xE

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and 
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on 
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order 
acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or 
the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other 
product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

236/236

DS12288 Rev 6

