
CORE_Larix_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0002bd40  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0802bd40  0c02bd40  00033d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000a08  0802bd50  0c02bd50  00033d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00040000  2**0
                  ALLOC
  4 .data         00000690  20000000  0c02c760  00038000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000aec  20000690  0c02cdf0  00038690  2**2
                  ALLOC
  6 .debug_aranges 00002150  00000000  00000000  00038690  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00039b95  00000000  00000000  0003a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000068c5  00000000  00000000  00074375  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00066133  00000000  00000000  0007ac3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00006f4c  00000000  00000000  000e0d70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000b839d  00000000  00000000  000e7cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b226  00000000  00000000  001a0059  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001bd8  00000000  00000000  001ab280  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000019a5  00000000  00000000  001ace58  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0002eb7c  00000000  00000000  001ae7fd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 a9 5b 00 08 ab 5b 00 08     .........[...[..
 8000010:	ad 5b 00 08 af 5b 00 08 b1 5b 00 08 00 00 00 00     .[...[...[......
	...
 800002c:	b3 5b 00 08 b5 5b 00 08 00 00 00 00 b7 5b 00 08     .[...[.......[..
 800003c:	e5 ab 01 08 ad da 01 08 bd 5b 00 08 bf 5b 00 08     .........[...[..
 800004c:	c1 5b 00 08 c3 5b 00 08 4d 22 00 08 c7 5b 00 08     .[...[..M"...[..
 800005c:	c9 5b 00 08 ed 37 00 08 00 00 00 00 00 00 00 00     .[...7..........
 800006c:	00 00 00 00 cd 5b 00 08 00 00 00 00 cf 5b 00 08     .....[.......[..
 800007c:	d1 5b 00 08 39 55 00 08 d5 5b 00 08 d7 5b 00 08     .[..9U...[...[..
 800008c:	d9 5b 00 08 db 5b 00 08 dd 5b 00 08 df 5b 00 08     .[...[...[...[..
 800009c:	e1 5b 00 08 e3 5b 00 08 e5 5b 00 08 e7 5b 00 08     .[...[...[...[..
 80000ac:	e9 5b 00 08 eb 5b 00 08 ed 5b 00 08 ef 5b 00 08     .[...[...[...[..
 80000bc:	f1 5b 00 08 f3 5b 00 08 f5 5b 00 08 f7 5b 00 08     .[...[...[...[..
 80000cc:	f9 5b 00 08 fb 5b 00 08 fd 5b 00 08 ff 5b 00 08     .[...[...[...[..
 80000dc:	01 5c 00 08 03 5c 00 08 05 5c 00 08 07 5c 00 08     .\...\...\...\..
 80000ec:	09 5c 00 08 a1 6e 00 08 01 08 00 08 41 63 00 08     .\...n......Ac..
 80000fc:	11 5c 00 08 21 55 00 08 39 48 00 08 17 5c 00 08     .\..!U..9H...\..
 800010c:	19 5c 00 08 1b 5c 00 08 1d 5c 00 08 1f 5c 00 08     .\...\...\...\..
 800011c:	21 5c 00 08 23 5c 00 08 25 5c 00 08 27 5c 00 08     !\..#\..%\..'\..
 800012c:	29 5c 00 08 2b 5c 00 08 2d 5c 00 08 2f 5c 00 08     )\..+\..-\../\..
 800013c:	31 5c 00 08 33 5c 00 08 35 5c 00 08 37 5c 00 08     1\..3\..5\..7\..
 800014c:	39 5c 00 08 3b 5c 00 08 3d 5c 00 08 3f 5c 00 08     9\..;\..=\..?\..
 800015c:	41 5c 00 08 00 00 00 00 00 00 00 00 00 00 00 00     A\..............
 800016c:	00 00 00 00 43 5c 00 08 45 5c 00 08 47 5c 00 08     ....C\..E\..G\..
 800017c:	49 5c 00 08 4b 5c 00 08 4d 5c 00 08 4f 5c 00 08     I\..K\..M\..O\..
 800018c:	51 5c 00 08 53 5c 00 08 55 5c 00 08 57 5c 00 08     Q\..S\..U\..W\..
 800019c:	a1 4b 00 08 5b 5c 00 08 b9 07 00 08 69 48 00 08     .K..[\......iH..
 80001ac:	61 5c 00 08 63 5c 00 08 65 5c 00 08 67 5c 00 08     a\..c\..e\..g\..
 80001bc:	69 5c 00 08 6b 5c 00 08 6d 5c 00 08 71 07 00 08     i\..k\..m\..q...
 80001cc:	71 5c 00 08 73 5c 00 08 75 5c 00 08 77 5c 00 08     q\..s\..u\..w\..
 80001dc:	00 00 00 00 79 5c 00 08 7b 5c 00 08 7d 5c 00 08     ....y\..{\..}\..
 80001ec:	d5 7d 01 08 81 5c 00 08 00 00 00 00 83 5c 00 08     .}...\.......\..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08005c8d 	.word	0x08005c8d

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08020165 	.word	0x08020165

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c02c760 	.word	0x0c02c760
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000690 	.word	0x00000690
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c02cdf0 	.word	0x0c02cdf0
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000690 	.word	0x20000690
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000aec 	.word	0x00000aec
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08025e51 	.word	0x08025e51
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08006a65 	.word	0x08006a65
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <I2Cdev_writeBytes>:
 */

#include "I2Cdev.h"

bool I2Cdev_writeBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	70f9      	strb	r1, [r7, #3]
 80002d2:	70ba      	strb	r2, [r7, #2]
 80002d4:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80002d6:	f04f 0304 	mov.w	r3, #4
 80002da:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80002dc:	78fb      	ldrb	r3, [r7, #3]
 80002de:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80002e0:	f04f 0301 	mov.w	r3, #1
 80002e4:	61fb      	str	r3, [r7, #28]
 80002e6:	e019      	b.n	800031c <I2Cdev_writeBytes+0x54>
	{
		if (cnt%I2C_TimeOut==0)
 80002e8:	69fa      	ldr	r2, [r7, #28]
 80002ea:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80002ee:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80002f2:	fb83 1302 	smull	r1, r3, r3, r2
 80002f6:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80002fa:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80002fe:	1acb      	subs	r3, r1, r3
 8000300:	f241 3188 	movw	r1, #5000	; 0x1388
 8000304:	fb01 f303 	mul.w	r3, r1, r3
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <I2Cdev_writeBytes+0x4c>
			return (bool)FALSE;
 800030e:	f04f 0300 	mov.w	r3, #0
 8000312:	e0a2      	b.n	800045a <I2Cdev_writeBytes+0x192>
{
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000314:	69fb      	ldr	r3, [r7, #28]
 8000316:	f103 0301 	add.w	r3, r3, #1
 800031a:	61fb      	str	r3, [r7, #28]
 800031c:	f107 0308 	add.w	r3, r7, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	4619      	mov	r1, r3
 8000324:	f01f faec 	bl	801f900 <I2C001_WriteData>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0dc      	beq.n	80002e8 <I2Cdev_writeBytes+0x20>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800032e:	f04f 0300 	mov.w	r3, #0
 8000332:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = regAddr;
 8000334:	78bb      	ldrb	r3, [r7, #2]
 8000336:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000338:	f04f 0301 	mov.w	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
 800033e:	e019      	b.n	8000374 <I2Cdev_writeBytes+0xac>
	{
		if (cnt%I2C_TimeOut==0)
 8000340:	69ba      	ldr	r2, [r7, #24]
 8000342:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000346:	f6c6 03db 	movt	r3, #26843	; 0x68db
 800034a:	fb83 1302 	smull	r1, r3, r3, r2
 800034e:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000352:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000356:	1acb      	subs	r3, r1, r3
 8000358:	f241 3188 	movw	r1, #5000	; 0x1388
 800035c:	fb01 f303 	mul.w	r3, r1, r3
 8000360:	1ad3      	subs	r3, r2, r3
 8000362:	2b00      	cmp	r3, #0
 8000364:	d102      	bne.n	800036c <I2Cdev_writeBytes+0xa4>
			return (bool)FALSE;
 8000366:	f04f 0300 	mov.w	r3, #0
 800036a:	e076      	b.n	800045a <I2Cdev_writeBytes+0x192>
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	f103 0301 	add.w	r3, r3, #1
 8000372:	61bb      	str	r3, [r7, #24]
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	4619      	mov	r1, r3
 800037c:	f01f fac0 	bl	801f900 <I2C001_WriteData>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d0dc      	beq.n	8000340 <I2Cdev_writeBytes+0x78>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 8000386:	f04f 0300 	mov.w	r3, #0
 800038a:	617b      	str	r3, [r7, #20]
 800038c:	e032      	b.n	80003f4 <I2Cdev_writeBytes+0x12c>
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800038e:	f04f 0300 	mov.w	r3, #0
 8000392:	727b      	strb	r3, [r7, #9]
		data1.Data1.Data = data[i];
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000398:	18d3      	adds	r3, r2, r3
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	723b      	strb	r3, [r7, #8]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800039e:	f04f 0301 	mov.w	r3, #1
 80003a2:	613b      	str	r3, [r7, #16]
 80003a4:	e019      	b.n	80003da <I2Cdev_writeBytes+0x112>
		{
			if (cnt%I2C_TimeOut==0)
 80003a6:	693a      	ldr	r2, [r7, #16]
 80003a8:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80003ac:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80003b0:	fb83 1302 	smull	r1, r3, r3, r2
 80003b4:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80003b8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	f241 3188 	movw	r1, #5000	; 0x1388
 80003c2:	fb01 f303 	mul.w	r3, r1, r3
 80003c6:	1ad3      	subs	r3, r2, r3
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d102      	bne.n	80003d2 <I2Cdev_writeBytes+0x10a>
				return (bool)FALSE;
 80003cc:	f04f 0300 	mov.w	r3, #0
 80003d0:	e043      	b.n	800045a <I2Cdev_writeBytes+0x192>

	for(int i=0; i<length; i++)
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
		data1.Data1.Data = data[i];
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80003d2:	693b      	ldr	r3, [r7, #16]
 80003d4:	f103 0301 	add.w	r3, r3, #1
 80003d8:	613b      	str	r3, [r7, #16]
 80003da:	f107 0308 	add.w	r3, r7, #8
 80003de:	6878      	ldr	r0, [r7, #4]
 80003e0:	4619      	mov	r1, r3
 80003e2:	f01f fa8d 	bl	801f900 <I2C001_WriteData>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d0dc      	beq.n	80003a6 <I2Cdev_writeBytes+0xde>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	f103 0301 	add.w	r3, r3, #1
 80003f2:	617b      	str	r3, [r7, #20]
 80003f4:	787a      	ldrb	r2, [r7, #1]
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	429a      	cmp	r2, r3
 80003fa:	dcc8      	bgt.n	800038e <I2Cdev_writeBytes+0xc6>
		{
			if (cnt%I2C_TimeOut==0)
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
 80003fc:	f04f 0306 	mov.w	r3, #6
 8000400:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = ubyteFF;
 8000402:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000406:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000408:	f04f 0301 	mov.w	r3, #1
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	e019      	b.n	8000444 <I2Cdev_writeBytes+0x17c>
	{
		if (cnt%I2C_TimeOut==0)
 8000410:	68fa      	ldr	r2, [r7, #12]
 8000412:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000416:	f6c6 03db 	movt	r3, #26843	; 0x68db
 800041a:	fb83 1302 	smull	r1, r3, r3, r2
 800041e:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000422:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000426:	1acb      	subs	r3, r1, r3
 8000428:	f241 3188 	movw	r1, #5000	; 0x1388
 800042c:	fb01 f303 	mul.w	r3, r1, r3
 8000430:	1ad3      	subs	r3, r2, r3
 8000432:	2b00      	cmp	r3, #0
 8000434:	d102      	bne.n	800043c <I2Cdev_writeBytes+0x174>
			return (bool)FALSE;
 8000436:	f04f 0300 	mov.w	r3, #0
 800043a:	e00e      	b.n	800045a <I2Cdev_writeBytes+0x192>
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f103 0301 	add.w	r3, r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	f107 0308 	add.w	r3, r7, #8
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	4619      	mov	r1, r3
 800044c:	f01f fa58 	bl	801f900 <I2C001_WriteData>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0dc      	beq.n	8000410 <I2Cdev_writeBytes+0x148>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	return (bool)TRUE;
 8000456:	f04f 0301 	mov.w	r3, #1
}
 800045a:	4618      	mov	r0, r3
 800045c:	f107 0720 	add.w	r7, r7, #32
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <I2Cdev_writeByte>:

bool I2Cdev_writeByte(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af02      	add	r7, sp, #8
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	70f9      	strb	r1, [r7, #3]
 800046e:	70ba      	strb	r2, [r7, #2]
 8000470:	707b      	strb	r3, [r7, #1]
	return I2Cdev_writeBytes(handle,devAddr, regAddr, 1, &data);
 8000472:	78fa      	ldrb	r2, [r7, #3]
 8000474:	78bb      	ldrb	r3, [r7, #2]
 8000476:	f107 0101 	add.w	r1, r7, #1
 800047a:	9100      	str	r1, [sp, #0]
 800047c:	6878      	ldr	r0, [r7, #4]
 800047e:	4611      	mov	r1, r2
 8000480:	461a      	mov	r2, r3
 8000482:	f04f 0301 	mov.w	r3, #1
 8000486:	f7ff ff1f 	bl	80002c8 <I2Cdev_writeBytes>
 800048a:	4603      	mov	r3, r0
}
 800048c:	4618      	mov	r0, r3
 800048e:	f107 0708 	add.w	r7, r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop

08000498 <I2Cdev_readBytes>:


int16_t I2Cdev_readBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b08c      	sub	sp, #48	; 0x30
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	70f9      	strb	r1, [r7, #3]
 80004a2:	70ba      	strb	r2, [r7, #2]
 80004a4:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;
	uint16_t rec=0x00;
 80004a6:	f04f 0300 	mov.w	r3, #0
 80004aa:	81fb      	strh	r3, [r7, #14]
	int16_t i=0;
 80004ac:	f04f 0300 	mov.w	r3, #0
 80004b0:	85fb      	strh	r3, [r7, #46]	; 0x2e

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80004b2:	f04f 0304 	mov.w	r3, #4
 80004b6:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80004b8:	78fb      	ldrb	r3, [r7, #3]
 80004ba:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80004bc:	f04f 0301 	mov.w	r3, #1
 80004c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80004c2:	e019      	b.n	80004f8 <I2Cdev_readBytes+0x60>
	{
		if (cnt%I2C_TimeOut==0)
 80004c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004c6:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80004ca:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80004ce:	fb83 1302 	smull	r1, r3, r3, r2
 80004d2:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80004d6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80004da:	1acb      	subs	r3, r1, r3
 80004dc:	f241 3188 	movw	r1, #5000	; 0x1388
 80004e0:	fb01 f303 	mul.w	r3, r1, r3
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d102      	bne.n	80004f0 <I2Cdev_readBytes+0x58>
			return 0;
 80004ea:	f04f 0300 	mov.w	r3, #0
 80004ee:	e115      	b.n	800071c <I2Cdev_readBytes+0x284>
	uint16_t rec=0x00;
	int16_t i=0;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80004f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004f2:	f103 0301 	add.w	r3, r3, #1
 80004f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	4619      	mov	r1, r3
 8000500:	f01f f9fe 	bl	801f900 <I2C001_WriteData>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0dc      	beq.n	80004c4 <I2Cdev_readBytes+0x2c>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800050a:	f04f 0300 	mov.w	r3, #0
 800050e:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = regAddr;
 8000510:	78bb      	ldrb	r3, [r7, #2]
 8000512:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000514:	f04f 0301 	mov.w	r3, #1
 8000518:	627b      	str	r3, [r7, #36]	; 0x24
 800051a:	e019      	b.n	8000550 <I2Cdev_readBytes+0xb8>
	{
		if (cnt%I2C_TimeOut==0)
 800051c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800051e:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000522:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000526:	fb83 1302 	smull	r1, r3, r3, r2
 800052a:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800052e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000532:	1acb      	subs	r3, r1, r3
 8000534:	f241 3188 	movw	r1, #5000	; 0x1388
 8000538:	fb01 f303 	mul.w	r3, r1, r3
 800053c:	1ad3      	subs	r3, r2, r3
 800053e:	2b00      	cmp	r3, #0
 8000540:	d102      	bne.n	8000548 <I2Cdev_readBytes+0xb0>
			return 0;
 8000542:	f04f 0300 	mov.w	r3, #0
 8000546:	e0e9      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800054a:	f103 0301 	add.w	r3, r3, #1
 800054e:	627b      	str	r3, [r7, #36]	; 0x24
 8000550:	f107 0310 	add.w	r3, r7, #16
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	4619      	mov	r1, r3
 8000558:	f01f f9d2 	bl	801f900 <I2C001_WriteData>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d0dc      	beq.n	800051c <I2Cdev_readBytes+0x84>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8000562:	f04f 0305 	mov.w	r3, #5
 8000566:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = devAddr | I2C_READ;
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	f043 0301 	orr.w	r3, r3, #1
 800056e:	b2db      	uxtb	r3, r3
 8000570:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000572:	f04f 0301 	mov.w	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
 8000578:	e019      	b.n	80005ae <I2Cdev_readBytes+0x116>
	{
		if (cnt%I2C_TimeOut==0)
 800057a:	6a3a      	ldr	r2, [r7, #32]
 800057c:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000580:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000584:	fb83 1302 	smull	r1, r3, r3, r2
 8000588:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800058c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000590:	1acb      	subs	r3, r1, r3
 8000592:	f241 3188 	movw	r1, #5000	; 0x1388
 8000596:	fb01 f303 	mul.w	r3, r1, r3
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	2b00      	cmp	r3, #0
 800059e:	d102      	bne.n	80005a6 <I2Cdev_readBytes+0x10e>
			return 0;
 80005a0:	f04f 0300 	mov.w	r3, #0
 80005a4:	e0ba      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
	data1.Data1.Data = devAddr | I2C_READ;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80005a6:	6a3b      	ldr	r3, [r7, #32]
 80005a8:	f103 0301 	add.w	r3, r3, #1
 80005ac:	623b      	str	r3, [r7, #32]
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	4619      	mov	r1, r3
 80005b6:	f01f f9a3 	bl	801f900 <I2C001_WriteData>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d0dc      	beq.n	800057a <I2Cdev_readBytes+0xe2>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 80005c0:	f04f 0300 	mov.w	r3, #0
 80005c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80005c6:	e03b      	b.n	8000640 <I2Cdev_readBytes+0x1a8>
	{
		if (i<length-1)
 80005c8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80005cc:	787b      	ldrb	r3, [r7, #1]
 80005ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80005d2:	429a      	cmp	r2, r3
 80005d4:	da03      	bge.n	80005de <I2Cdev_readBytes+0x146>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80005d6:	f04f 0302 	mov.w	r3, #2
 80005da:	747b      	strb	r3, [r7, #17]
 80005dc:	e002      	b.n	80005e4 <I2Cdev_readBytes+0x14c>
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80005de:	f04f 0303 	mov.w	r3, #3
 80005e2:	747b      	strb	r3, [r7, #17]

		data1.Data1.Data = ubyteFF;
 80005e4:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80005e8:	743b      	strb	r3, [r7, #16]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80005ea:	f04f 0301 	mov.w	r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	e019      	b.n	8000626 <I2Cdev_readBytes+0x18e>
		{
			if (cnt%I2C_TimeOut==0)
 80005f2:	69fa      	ldr	r2, [r7, #28]
 80005f4:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80005f8:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80005fc:	fb83 1302 	smull	r1, r3, r3, r2
 8000600:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000604:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000608:	1acb      	subs	r3, r1, r3
 800060a:	f241 3188 	movw	r1, #5000	; 0x1388
 800060e:	fb01 f303 	mul.w	r3, r1, r3
 8000612:	1ad3      	subs	r3, r2, r3
 8000614:	2b00      	cmp	r3, #0
 8000616:	d102      	bne.n	800061e <I2Cdev_readBytes+0x186>
				return 0;
 8000618:	f04f 0300 	mov.w	r3, #0
 800061c:	e07e      	b.n	800071c <I2Cdev_readBytes+0x284>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;

		data1.Data1.Data = ubyteFF;
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	f103 0301 	add.w	r3, r3, #1
 8000624:	61fb      	str	r3, [r7, #28]
 8000626:	f107 0310 	add.w	r3, r7, #16
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	4619      	mov	r1, r3
 800062e:	f01f f967 	bl	801f900 <I2C001_WriteData>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d0dc      	beq.n	80005f2 <I2Cdev_readBytes+0x15a>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 8000638:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800063a:	f103 0301 	add.w	r3, r3, #1
 800063e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000640:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000644:	787b      	ldrb	r3, [r7, #1]
 8000646:	429a      	cmp	r2, r3
 8000648:	dbbe      	blt.n	80005c8 <I2Cdev_readBytes+0x130>
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
 800064a:	f04f 0306 	mov.w	r3, #6
 800064e:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = ubyteFF;
 8000650:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000654:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000656:	f04f 0301 	mov.w	r3, #1
 800065a:	61bb      	str	r3, [r7, #24]
 800065c:	e019      	b.n	8000692 <I2Cdev_readBytes+0x1fa>
	{
		if (cnt%I2C_TimeOut==0)
 800065e:	69ba      	ldr	r2, [r7, #24]
 8000660:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000664:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000668:	fb83 1302 	smull	r1, r3, r3, r2
 800066c:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000670:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000674:	1acb      	subs	r3, r1, r3
 8000676:	f241 3188 	movw	r1, #5000	; 0x1388
 800067a:	fb01 f303 	mul.w	r3, r1, r3
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d102      	bne.n	800068a <I2Cdev_readBytes+0x1f2>
			return 0;
 8000684:	f04f 0300 	mov.w	r3, #0
 8000688:	e048      	b.n	800071c <I2Cdev_readBytes+0x284>
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	f103 0301 	add.w	r3, r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
 8000692:	f107 0310 	add.w	r3, r7, #16
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	f01f f931 	bl	801f900 <I2C001_WriteData>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d0dc      	beq.n	800065e <I2Cdev_readBytes+0x1c6>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 80006a4:	f04f 0300 	mov.w	r3, #0
 80006a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80006aa:	e031      	b.n	8000710 <I2Cdev_readBytes+0x278>
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 80006ac:	f04f 0301 	mov.w	r3, #1
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	e019      	b.n	80006e8 <I2Cdev_readBytes+0x250>
		{
			if (cnt%I2C_TimeOut==0)
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80006ba:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80006be:	fb83 1302 	smull	r1, r3, r3, r2
 80006c2:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80006c6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80006ca:	1acb      	subs	r3, r1, r3
 80006cc:	f241 3188 	movw	r1, #5000	; 0x1388
 80006d0:	fb01 f303 	mul.w	r3, r1, r3
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d102      	bne.n	80006e0 <I2Cdev_readBytes+0x248>
				return 0;
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	e01d      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	for(i=0; i<length; i++)
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	f103 0301 	add.w	r3, r3, #1
 80006e6:	617b      	str	r3, [r7, #20]
 80006e8:	f107 030e 	add.w	r3, r7, #14
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	4619      	mov	r1, r3
 80006f0:	f01f f8dc 	bl	801f8ac <I2C001_ReadData>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d0dc      	beq.n	80006b4 <I2Cdev_readBytes+0x21c>
		{
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
		data[i]=(uint8_t)rec;
 80006fa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80006fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000700:	18d3      	adds	r3, r2, r3
 8000702:	89fa      	ldrh	r2, [r7, #14]
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	701a      	strb	r2, [r3, #0]
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 8000708:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800070a:	f103 0301 	add.w	r3, r3, #1
 800070e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000710:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000714:	787b      	ldrb	r3, [r7, #1]
 8000716:	429a      	cmp	r2, r3
 8000718:	dbc8      	blt.n	80006ac <I2Cdev_readBytes+0x214>
		/*Todo: I2C001.c I2C001_ReadData(...) -> 16bit ausgelesen, aber 8 bit übergeben
		sollte ausgebessert werden
		*/
	}

	return i;
 800071a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800071c:	b21b      	sxth	r3, r3
}
 800071e:	4618      	mov	r0, r3
 8000720:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <I2Cdev_readByte>:

int16_t I2Cdev_readByte(const I2C001Handle_type *handle, uint8_t devAddr, uint8_t regAddr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af02      	add	r7, sp, #8
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	4613      	mov	r3, r2
 8000732:	460a      	mov	r2, r1
 8000734:	70fa      	strb	r2, [r7, #3]
 8000736:	70bb      	strb	r3, [r7, #2]
	uint8_t data=0x00;
 8000738:	f04f 0300 	mov.w	r3, #0
 800073c:	73fb      	strb	r3, [r7, #15]
	if (I2Cdev_readBytes(handle,devAddr, regAddr, 1, &data))
 800073e:	78fa      	ldrb	r2, [r7, #3]
 8000740:	78bb      	ldrb	r3, [r7, #2]
 8000742:	f107 010f 	add.w	r1, r7, #15
 8000746:	9100      	str	r1, [sp, #0]
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	4611      	mov	r1, r2
 800074c:	461a      	mov	r2, r3
 800074e:	f04f 0301 	mov.w	r3, #1
 8000752:	f7ff fea1 	bl	8000498 <I2Cdev_readBytes>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <I2Cdev_readByte+0x38>
		return (int16_t)data;
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	e001      	b.n	8000764 <I2Cdev_readByte+0x3c>
	else
		return -1;
 8000760:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000764:	b21b      	sxth	r3, r3
}
 8000766:	4618      	mov	r0, r3
 8000768:	f107 0710 	add.w	r7, r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <USIC2_2_IRQHandler>:

void MPU9X50_I2C_FORMAT_ERROR_ISR(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	MPU9150_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 8000774:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
 8000778:	f6c0 0302 	movt	r3, #2050	; 0x802
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f04f 0202 	mov.w	r2, #2
 8000782:	669a      	str	r2, [r3, #104]	; 0x68
	MPU9150_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 8000784:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
 8000788:	f6c0 0302 	movt	r3, #2050	; 0x802
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000792:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	MPU9150_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 8000796:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
 800079a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	f24c 33e0 	movw	r3, #50144	; 0xc3e0
 80007a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ac:	f043 0320 	orr.w	r3, r3, #32
 80007b0:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr

080007b8 <USIC0_5_IRQHandler>:

void DPS310_I2C_FORMAT_ERROR_ISR(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	DPS310_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 80007bc:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
 80007c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f04f 0202 	mov.w	r2, #2
 80007ca:	669a      	str	r2, [r3, #104]	; 0x68
	DPS310_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 80007cc:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
 80007d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007da:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	DPS310_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 80007de:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
 80007e2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007e6:	685a      	ldr	r2, [r3, #4]
 80007e8:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
 80007ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f4:	f043 0320 	orr.w	r3, r3, #32
 80007f8:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <CCU40_1_IRQHandler>:
#include "util.h"

volatile uint32_t timer_cnt = 0U;

void Timer_CompareMatch_Int_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	timer_cnt++;
 8000804:	f240 6390 	movw	r3, #1680	; 0x690
 8000808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f103 0201 	add.w	r2, r3, #1
 8000812:	f240 6390 	movw	r3, #1680	; 0x690
 8000816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800081a:	601a      	str	r2, [r3, #0]
}
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <delay>:

void delay(uint32_t pause)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	uint32_t now = timer_cnt;
 800082c:	f240 6390 	movw	r3, #1680	; 0x690
 8000830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	60fb      	str	r3, [r7, #12]
	while((now+pause)>timer_cnt);
 8000838:	bf00      	nop
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	18d2      	adds	r2, r2, r3
 8000840:	f240 6390 	movw	r3, #1680	; 0x690
 8000844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	429a      	cmp	r2, r3
 800084c:	d8f5      	bhi.n	800083a <delay+0x16>
}
 800084e:	f107 0714 	add.w	r7, r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <millis>:

uint32_t millis()
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
	return timer_cnt;
 800085c:	f240 6390 	movw	r3, #1680	; 0x690
 8000860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000864:	681b      	ldr	r3, [r3, #0]
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <transformation>:

void transformation(float* values)
{
 8000870:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000874:	b09c      	sub	sp, #112	; 0x70
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
  //transformation matrix
  double transformation_matrix[3][3] =
 800087a:	f64b 5350 	movw	r3, #48464	; 0xbd50
 800087e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000882:	f107 0118 	add.w	r1, r7, #24
 8000886:	461a      	mov	r2, r3
 8000888:	f04f 0348 	mov.w	r3, #72	; 0x48
 800088c:	4608      	mov	r0, r1
 800088e:	4611      	mov	r1, r2
 8000890:	461a      	mov	r2, r3
 8000892:	f025 fb93 	bl	8025fbc <memcpy>
    {-0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
 8000896:	f04f 0300 	mov.w	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	f04f 0300 	mov.w	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	f04f 0300 	mov.w	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 80008a8:	f04f 0300 	mov.w	r3, #0
 80008ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80008ae:	e051      	b.n	8000954 <transformation+0xe4>
	  for (int j=0; j<3; ++j)
 80008b0:	f04f 0300 	mov.w	r3, #0
 80008b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80008b6:	e046      	b.n	8000946 <transformation+0xd6>
		  result[i] += transformation_matrix[i][j] * values[j];
 80008b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008be:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80008c2:	18cb      	adds	r3, r1, r3
 80008c4:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f024 ff34 	bl	8025738 <__aeabi_f2d>
 80008d0:	4604      	mov	r4, r0
 80008d2:	460d      	mov	r5, r1
 80008d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80008d6:	4613      	mov	r3, r2
 80008d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008dc:	189b      	adds	r3, r3, r2
 80008de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80008e0:	189b      	adds	r3, r3, r2
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80008ea:	18d3      	adds	r3, r2, r3
 80008ec:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 80008f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80008f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	18d3      	adds	r3, r2, r3
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4618      	mov	r0, r3
 8000902:	f024 ff19 	bl	8025738 <__aeabi_f2d>
 8000906:	4602      	mov	r2, r0
 8000908:	460b      	mov	r3, r1
 800090a:	4640      	mov	r0, r8
 800090c:	4649      	mov	r1, r9
 800090e:	f024 ff67 	bl	80257e0 <__aeabi_dmul>
 8000912:	4602      	mov	r2, r0
 8000914:	460b      	mov	r3, r1
 8000916:	4620      	mov	r0, r4
 8000918:	4629      	mov	r1, r5
 800091a:	f024 fdaf 	bl	802547c <__adddf3>
 800091e:	4602      	mov	r2, r0
 8000920:	460b      	mov	r3, r1
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	f025 fa3d 	bl	8025da4 <__aeabi_d2f>
 800092a:	4602      	mov	r2, r0
 800092c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800092e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000932:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000936:	18cb      	adds	r3, r1, r3
 8000938:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 800093c:	601a      	str	r2, [r3, #0]
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
 800093e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000940:	f103 0301 	add.w	r3, r3, #1
 8000944:	66bb      	str	r3, [r7, #104]	; 0x68
 8000946:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000948:	2b02      	cmp	r3, #2
 800094a:	ddb5      	ble.n	80008b8 <transformation+0x48>
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 800094c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800094e:	f103 0301 	add.w	r3, r3, #1
 8000952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000956:	2b02      	cmp	r3, #2
 8000958:	ddaa      	ble.n	80008b0 <transformation+0x40>
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 800095a:	f04f 0300 	mov.w	r3, #0
 800095e:	667b      	str	r3, [r7, #100]	; 0x64
 8000960:	e012      	b.n	8000988 <transformation+0x118>
	  values[i] = result[i];
 8000962:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000964:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	18d3      	adds	r3, r2, r3
 800096c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800096e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000972:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000976:	188a      	adds	r2, r1, r2
 8000978:	f1a2 0264 	sub.w	r2, r2, #100	; 0x64
 800097c:	6812      	ldr	r2, [r2, #0]
 800097e:	601a      	str	r2, [r3, #0]
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 8000980:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000982:	f103 0301 	add.w	r3, r3, #1
 8000986:	667b      	str	r3, [r7, #100]	; 0x64
 8000988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800098a:	2b02      	cmp	r3, #2
 800098c:	dde9      	ble.n	8000962 <transformation+0xf2>
	  values[i] = result[i];
}
 800098e:	f107 0770 	add.w	r7, r7, #112	; 0x70
 8000992:	46bd      	mov	sp, r7
 8000994:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000998 <transformation_mag>:

void transformation_mag(float* values)
{
 8000998:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800099c:	b0a2      	sub	sp, #136	; 0x88
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  double calibration_matrix[3][3] =
 80009a2:	f64b 5398 	movw	r3, #48536	; 0xbd98
 80009a6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80009aa:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80009ae:	461a      	mov	r2, r3
 80009b0:	f04f 0348 	mov.w	r3, #72	; 0x48
 80009b4:	4608      	mov	r0, r1
 80009b6:	4611      	mov	r1, r2
 80009b8:	461a      	mov	r2, r3
 80009ba:	f025 faff 	bl	8025fbc <memcpy>
    {-0.707106781186548, -0.707106781186547, 0},
    {-0.707106781186547, 0.707106781186548, 0},
    {0, 0, -1}
  };

  double bias[3] =
 80009be:	f64b 53e0 	movw	r3, #48608	; 0xbde0
 80009c2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80009c6:	f107 0418 	add.w	r4, r7, #24
 80009ca:	461d      	mov	r5, r3
 80009cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009d4:	e884 0003 	stmia.w	r4, {r0, r1}
	  -0.557,
	  217.116,
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
 80009d8:	f04f 0300 	mov.w	r3, #0
 80009dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80009e0:	e02a      	b.n	8000a38 <transformation_mag+0xa0>
 80009e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	18d4      	adds	r4, r2, r3
 80009ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	18d3      	adds	r3, r2, r3
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f024 fe9b 	bl	8025738 <__aeabi_f2d>
 8000a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a0e:	18d3      	adds	r3, r2, r3
 8000a10:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
 8000a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a18:	f024 fd2e 	bl	8025478 <__aeabi_dsub>
 8000a1c:	4602      	mov	r2, r0
 8000a1e:	460b      	mov	r3, r1
 8000a20:	4610      	mov	r0, r2
 8000a22:	4619      	mov	r1, r3
 8000a24:	f025 f9be 	bl	8025da4 <__aeabi_d2f>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	6023      	str	r3, [r4, #0]
 8000a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a30:	f103 0301 	add.w	r3, r3, #1
 8000a34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000a38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	ddd0      	ble.n	80009e2 <transformation_mag+0x4a>
  float result[3] = {0, 0, 0};
 8000a40:	f04f 0300 	mov.w	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	f04f 0300 	mov.w	r3, #0
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	f04f 0300 	mov.w	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000a5a:	e056      	b.n	8000b0a <transformation_mag+0x172>
    for (int j=0; j<3; ++j)
 8000a5c:	f04f 0300 	mov.w	r3, #0
 8000a60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a62:	e049      	b.n	8000af8 <transformation_mag+0x160>
      result[i] += calibration_matrix[i][j] * values[j];
 8000a64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000a68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a6c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000a70:	18cb      	adds	r3, r1, r3
 8000a72:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f024 fe5d 	bl	8025738 <__aeabi_f2d>
 8000a7e:	4604      	mov	r4, r0
 8000a80:	460d      	mov	r5, r1
 8000a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000a86:	4613      	mov	r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	189b      	adds	r3, r3, r2
 8000a8e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a90:	189b      	adds	r3, r3, r2
 8000a92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a96:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a9a:	18d3      	adds	r3, r2, r3
 8000a9c:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 8000aa0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000aa4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	18d3      	adds	r3, r2, r3
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f024 fe41 	bl	8025738 <__aeabi_f2d>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4640      	mov	r0, r8
 8000abc:	4649      	mov	r1, r9
 8000abe:	f024 fe8f 	bl	80257e0 <__aeabi_dmul>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	4620      	mov	r0, r4
 8000ac8:	4629      	mov	r1, r5
 8000aca:	f024 fcd7 	bl	802547c <__adddf3>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f025 f965 	bl	8025da4 <__aeabi_d2f>
 8000ada:	4602      	mov	r2, r0
 8000adc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000ae0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000ae4:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000ae8:	18cb      	adds	r3, r1, r3
 8000aea:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000aee:	601a      	str	r2, [r3, #0]
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
    for (int j=0; j<3; ++j)
 8000af0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000af2:	f103 0301 	add.w	r3, r3, #1
 8000af6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000af8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	ddb2      	ble.n	8000a64 <transformation_mag+0xcc>
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 8000afe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b02:	f103 0301 	add.w	r3, r3, #1
 8000b06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000b0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	dda4      	ble.n	8000a5c <transformation_mag+0xc4>
    for (int j=0; j<3; ++j)
      result[i] += calibration_matrix[i][j] * values[j];
  for (int i=0; i<3; ++i) values[i] = result[i];
 8000b12:	f04f 0300 	mov.w	r3, #0
 8000b16:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b18:	e012      	b.n	8000b40 <transformation_mag+0x1a8>
 8000b1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	18d3      	adds	r3, r2, r3
 8000b24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000b26:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000b2a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000b2e:	188a      	adds	r2, r1, r2
 8000b30:	f1a2 027c 	sub.w	r2, r2, #124	; 0x7c
 8000b34:	6812      	ldr	r2, [r2, #0]
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b3a:	f103 0301 	add.w	r3, r3, #1
 8000b3e:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	dde9      	ble.n	8000b1a <transformation_mag+0x182>
}
 8000b46:	f107 0788 	add.w	r7, r7, #136	; 0x88
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000b50 <FIR_FILTER>:

#include "FIR_Filter.h"


struct structFIR FIR_FILTER(struct structFIR temp, float NewValue)
{
 8000b50:	b084      	sub	sp, #16
 8000b52:	b4b0      	push	{r4, r5, r7}
 8000b54:	b085      	sub	sp, #20
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
 8000b5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000b5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Neuen Wert in den Ringbuffer schreiben
	temp.CIRC_BUFF[temp.POS] = NewValue;
 8000b62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b68:	f107 0020 	add.w	r0, r7, #32
 8000b6c:	18c3      	adds	r3, r0, r3
 8000b6e:	f103 0304 	add.w	r3, r3, #4
 8000b72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000b74:	601a      	str	r2, [r3, #0]

	//Neuen Zeiger auf das Array berrechnen
	temp.POS = ((temp.POS+1)%FIR_SIZE);
 8000b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b78:	f103 0101 	add.w	r1, r3, #1
 8000b7c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8000b80:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
 8000b84:	fb83 0201 	smull	r0, r2, r3, r1
 8000b88:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8000b8c:	1ad2      	subs	r2, r2, r3
 8000b8e:	4613      	mov	r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	189b      	adds	r3, r3, r2
 8000b96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b9a:	1aca      	subs	r2, r1, r3
 8000b9c:	65ba      	str	r2, [r7, #88]	; 0x58

	//Rückgabewert erstmal resetten
	temp.VALUE = 0;
 8000b9e:	f04f 0300 	mov.w	r3, #0
 8000ba2:	657b      	str	r3, [r7, #84]	; 0x54

	//Eigentliches Werteberechnung durch Faltungsintegral
	for(int i = 0; i < FIR_SIZE; i++)
 8000ba4:	f04f 0300 	mov.w	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	e033      	b.n	8000c14 <FIR_FILTER+0xc4>
	{
		temp.VALUE += (temp.FIR_COEFF[i] * temp.CIRC_BUFF[(temp.POS+i)%FIR_SIZE]);
 8000bac:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f103 0306 	add.w	r3, r3, #6
 8000bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000bba:	f107 0220 	add.w	r2, r7, #32
 8000bbe:	18d3      	adds	r3, r2, r3
 8000bc0:	f103 0304 	add.w	r3, r3, #4
 8000bc4:	edd3 6a00 	vldr	s13, [r3]
 8000bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	18d1      	adds	r1, r2, r3
 8000bce:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8000bd2:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
 8000bd6:	fb83 0201 	smull	r0, r2, r3, r1
 8000bda:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8000bde:	1ad2      	subs	r2, r2, r3
 8000be0:	4613      	mov	r3, r2
 8000be2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be6:	189b      	adds	r3, r3, r2
 8000be8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bec:	1aca      	subs	r2, r1, r3
 8000bee:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8000bf2:	f107 0220 	add.w	r2, r7, #32
 8000bf6:	18d3      	adds	r3, r2, r3
 8000bf8:	f103 0304 	add.w	r3, r3, #4
 8000bfc:	edd3 7a00 	vldr	s15, [r3]
 8000c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c08:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	//Rückgabewert erstmal resetten
	temp.VALUE = 0;

	//Eigentliches Werteberechnung durch Faltungsintegral
	for(int i = 0; i < FIR_SIZE; i++)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f103 0301 	add.w	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b05      	cmp	r3, #5
 8000c18:	ddc8      	ble.n	8000bac <FIR_FILTER+0x5c>
	{
		temp.VALUE += (temp.FIR_COEFF[i] * temp.CIRC_BUFF[(temp.POS+i)%FIR_SIZE]);
	}

	//Rückgabewert des neuen Buffers
	return temp;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	461c      	mov	r4, r3
 8000c1e:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8000c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c32:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f107 0714 	add.w	r7, r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bcb0      	pop	{r4, r5, r7}
 8000c40:	b004      	add	sp, #16
 8000c42:	4770      	bx	lr

08000c44 <Initialize_FIR_Filter>:


struct structFIR Initialize_FIR_Filter(struct structFIR temp, int type)
{
 8000c44:	b084      	sub	sp, #16
 8000c46:	b4b0      	push	{r4, r5, r7}
 8000c48:	b085      	sub	sp, #20
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
 8000c4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000c52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Alle Werte im Ringbuffer auf 0 setzen
	for(int i = 0; i < FIR_SIZE; i++)
 8000c56:	f04f 0300 	mov.w	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e00e      	b.n	8000c7c <Initialize_FIR_Filter+0x38>
		temp.CIRC_BUFF[i] = 0.0;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c64:	f107 0220 	add.w	r2, r7, #32
 8000c68:	18d3      	adds	r3, r2, r3
 8000c6a:	f103 0304 	add.w	r3, r3, #4
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]


struct structFIR Initialize_FIR_Filter(struct structFIR temp, int type)
{
	//Alle Werte im Ringbuffer auf 0 setzen
	for(int i = 0; i < FIR_SIZE; i++)
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f103 0301 	add.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b05      	cmp	r3, #5
 8000c80:	dded      	ble.n	8000c5e <Initialize_FIR_Filter+0x1a>
		temp.CIRC_BUFF[i] = 0.0;

	//Pointer im Circ-Buffer auf 0 setzen
	temp.POS = 0;
 8000c82:	f04f 0300 	mov.w	r3, #0
 8000c86:	65bb      	str	r3, [r7, #88]	; 0x58
	//Filter-Koeffizienten erstellen und im Array befüllen
	switch(type)
	{
	case MOVING_AVERAGE:
	default:
		for(int i = 0; i < FIR_SIZE; i++)
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	e012      	b.n	8000cb6 <Initialize_FIR_Filter+0x72>
			temp.FIR_COEFF[i] = 1.0/FIR_SIZE;
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	f103 0306 	add.w	r3, r3, #6
 8000c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c9a:	f107 0220 	add.w	r2, r7, #32
 8000c9e:	18d3      	adds	r3, r2, r3
 8000ca0:	f103 0304 	add.w	r3, r3, #4
 8000ca4:	f64a 22ab 	movw	r2, #43691	; 0xaaab
 8000ca8:	f6c3 622a 	movt	r2, #15914	; 0x3e2a
 8000cac:	601a      	str	r2, [r3, #0]
	//Filter-Koeffizienten erstellen und im Array befüllen
	switch(type)
	{
	case MOVING_AVERAGE:
	default:
		for(int i = 0; i < FIR_SIZE; i++)
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	f103 0301 	add.w	r3, r3, #1
 8000cb4:	60bb      	str	r3, [r7, #8]
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	2b05      	cmp	r3, #5
 8000cba:	dde9      	ble.n	8000c90 <Initialize_FIR_Filter+0x4c>
			temp.FIR_COEFF[i] = 1.0/FIR_SIZE;
		break;
 8000cbc:	bf00      	nop
	}

	return temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	461c      	mov	r4, r3
 8000cc2:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8000cc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cd6:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f107 0714 	add.w	r7, r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bcb0      	pop	{r4, r5, r7}
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000cf2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000cf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cfa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000cfe:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000d02:	79f9      	ldrb	r1, [r7, #7]
 8000d04:	f001 011f 	and.w	r1, r1, #31
 8000d08:	f04f 0001 	mov.w	r0, #1
 8000d0c:	fa00 f101 	lsl.w	r1, r0, r1
 8000d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000d14:	f107 070c 	add.w	r7, r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	b25b      	sxtb	r3, r3
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ffd9 	bl	8000ce8 <NVIC_EnableIRQ>
}
 8000d36:	f107 0708 	add.w	r7, r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop

08000d40 <MPU9150_Setup>:

uint32_t lastUpdate = 0; // used to calculate integration interval
uint16_t counterSensor = 0;

void MPU9150_Setup()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
	// Read the WHO_AM_I register, this is a good test of communication
	uint8_t c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, WHO_AM_I_MPU9150);  // Read WHO_AM_I register for MPU-9150
 8000d46:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000d4a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000d4e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000d52:	f04f 0275 	mov.w	r2, #117	; 0x75
 8000d56:	f7ff fce7 	bl	8000728 <I2Cdev_readByte>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]

	if (c == 0x68 || c == 0x71 || c == 0x73) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2b68      	cmp	r3, #104	; 0x68
 8000d62:	d005      	beq.n	8000d70 <MPU9150_Setup+0x30>
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	2b71      	cmp	r3, #113	; 0x71
 8000d68:	d002      	beq.n	8000d70 <MPU9150_Setup+0x30>
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b73      	cmp	r3, #115	; 0x73
 8000d6e:	d112      	bne.n	8000d96 <MPU9150_Setup+0x56>
	{
		if (MPU9150_SelfTest())
 8000d70:	f000 fe16 	bl	80019a0 <MPU9150_SelfTest>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00d      	beq.n	8000d96 <MPU9150_Setup+0x56>
		{
			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 8000d7a:	f000 fa89 	bl	8001290 <MPU9150_Calibrate>
			delay(1000);
 8000d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d82:	f7ff fd4f 	bl	8000824 <delay>
			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 8000d86:	f000 f80b 	bl	8000da0 <MPU9150_Init>

			NVIC002_EnableIRQ(&NVIC002_Handle3);
 8000d8a:	f24c 300c 	movw	r0, #49932	; 0xc30c
 8000d8e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000d92:	f7ff ffc5 	bl	8000d20 <NVIC002_EnableIRQ>
		}
	}
}
 8000d96:	f107 0708 	add.w	r7, r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop

08000da0 <MPU9150_Init>:

void MPU9150_Init()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
	// wake up device
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8000da6:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000daa:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dae:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000db2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000db6:	f04f 0300 	mov.w	r3, #0
 8000dba:	f7ff fb53 	bl	8000464 <I2Cdev_writeByte>
	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8000dbe:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000dc2:	f7ff fd2f 	bl	8000824 <delay>

	// get stable time source
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8000dc6:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000dca:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dce:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000dd2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000dd6:	f04f 0301 	mov.w	r3, #1
 8000dda:	f7ff fb43 	bl	8000464 <I2Cdev_writeByte>
	delay(200);
 8000dde:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000de2:	f7ff fd1f 	bl	8000824 <delay>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);
 8000de6:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000dea:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dee:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000df2:	f04f 021a 	mov.w	r2, #26
 8000df6:	f04f 0301 	mov.w	r3, #1
 8000dfa:	f7ff fb33 	bl	8000464 <I2Cdev_writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8000dfe:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e02:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e06:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e0a:	f04f 0219 	mov.w	r2, #25
 8000e0e:	f04f 0301 	mov.w	r3, #1
 8000e12:	f7ff fb27 	bl	8000464 <I2Cdev_writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG);
 8000e16:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e1a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e1e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e22:	f04f 021b 	mov.w	r2, #27
 8000e26:	f7ff fc7f 	bl	8000728 <I2Cdev_readByte>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f003 031f 	and.w	r3, r3, #31
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e3a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e3e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e42:	f04f 021b 	mov.w	r2, #27
 8000e46:	f7ff fb0d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	f023 0318 	bic.w	r3, r3, #24
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e56:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e5a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e5e:	f04f 021b 	mov.w	r2, #27
 8000e62:	f7ff faff 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8000e66:	f240 6394 	movw	r3, #1684	; 0x694
 8000e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e82:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e86:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e8a:	f04f 021b 	mov.w	r2, #27
 8000e8e:	f7ff fae9 	bl	8000464 <I2Cdev_writeByte>

	// Set accelerometer configuration
	c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG);
 8000e92:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000e96:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e9a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e9e:	f04f 021c 	mov.w	r2, #28
 8000ea2:	f7ff fc41 	bl	8000728 <I2Cdev_readByte>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	f003 031f 	and.w	r3, r3, #31
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000eb6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000eba:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000ebe:	f04f 021c 	mov.w	r2, #28
 8000ec2:	f7ff facf 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	f023 0318 	bic.w	r3, r3, #24
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000ed2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ed6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000eda:	f04f 021c 	mov.w	r2, #28
 8000ede:	f7ff fac1 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 8000ee2:	f240 6395 	movw	r3, #1685	; 0x695
 8000ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000efe:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f02:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f06:	f04f 021c 	mov.w	r2, #28
 8000f0a:	f7ff faab 	bl	8000464 <I2Cdev_writeByte>

	// Configure FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00); // Disable all interrupts
 8000f0e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f12:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f16:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f1a:	f04f 0238 	mov.w	r2, #56	; 0x38
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	f7ff fa9f 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);    // Disable FIFO
 8000f26:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f2a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f2e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f32:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000f36:	f04f 0300 	mov.w	r3, #0
 8000f3a:	f7ff fa93 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x02);  // Reset I2C master and FIFO and DMP
 8000f3e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f42:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f46:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f4a:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f4e:	f04f 0302 	mov.w	r3, #2
 8000f52:	f7ff fa87 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);  // Disable FIFO
 8000f56:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f5a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f5e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f62:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f66:	f04f 0300 	mov.w	r3, #0
 8000f6a:	f7ff fa7b 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 8000f6e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f72:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f76:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f7a:	f04f 0237 	mov.w	r2, #55	; 0x37
 8000f7e:	f04f 0302 	mov.w	r3, #2
 8000f82:	f7ff fa6f 	bl	8000464 <I2Cdev_writeByte>
	delay(100);
 8000f86:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000f8a:	f7ff fc4b 	bl	8000824 <delay>

	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
	c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, WHO_AM_I_AK8975A);  // Read WHO_AM_I register for AK8975A
 8000f8e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000f92:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f96:	f04f 0118 	mov.w	r1, #24
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	f7ff fbc3 	bl	8000728 <I2Cdev_readByte>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if (c == 0x48)
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b48      	cmp	r3, #72	; 0x48
 8000faa:	d105      	bne.n	8000fb8 <MPU9150_Init+0x218>
		MPU9150_InitAK8975A(magCalibration);
 8000fac:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8000fb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000fb4:	f000 f8ac 	bl	8001110 <MPU9150_InitAK8975A>

	// Configure Magnetometer for FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x79); // Enable all sensors for FIFO
 8000fb8:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000fbc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fc0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000fc4:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000fc8:	f04f 0379 	mov.w	r3, #121	; 0x79
 8000fcc:	f7ff fa4a 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 8000fd0:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000fd4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fd8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000fdc:	f04f 0224 	mov.w	r2, #36	; 0x24
 8000fe0:	f04f 035d 	mov.w	r3, #93	; 0x5d
 8000fe4:	f7ff fa3e 	bl	8000464 <I2Cdev_writeByte>
	// Set up auxilliary communication with AK8975A for FIFO read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); // Enable and read address (0x0C) of the AK8975A
 8000fe8:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8000fec:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ff0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000ff4:	f04f 0225 	mov.w	r2, #37	; 0x25
 8000ff8:	f04f 038c 	mov.w	r3, #140	; 0x8c
 8000ffc:	f7ff fa32 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  // Register within AK8975A from which to start data read
 8001000:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001004:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001008:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800100c:	f04f 0226 	mov.w	r2, #38	; 0x26
 8001010:	f04f 0302 	mov.w	r3, #2
 8001014:	f7ff fa26 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); // Read six bytes and swap bytes
 8001018:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800101c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001020:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001024:	f04f 0227 	mov.w	r2, #39	; 0x27
 8001028:	f04f 03d7 	mov.w	r3, #215	; 0xd7
 800102c:	f7ff fa1a 	bl	8000464 <I2Cdev_writeByte>
	// Initialize AK8975A for write
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C);  // Write address of AK8975A
 8001030:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001034:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001038:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800103c:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001040:	f04f 030c 	mov.w	r3, #12
 8001044:	f7ff fa0e 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);   // Register from within the AK8975 to which to write
 8001048:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800104c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001050:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001054:	f04f 0229 	mov.w	r2, #41	; 0x29
 8001058:	f04f 030a 	mov.w	r3, #10
 800105c:	f7ff fa02 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);    // Register that holds output data written into Slave 1 when in write mode
 8001060:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001064:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001068:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800106c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001070:	f04f 0301 	mov.w	r3, #1
 8001074:	f7ff f9f6 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81);  // Enable Slave 1
 8001078:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800107c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001080:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001084:	f04f 022a 	mov.w	r2, #42	; 0x2a
 8001088:	f04f 0381 	mov.w	r3, #129	; 0x81
 800108c:	f7ff f9ea 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 8001090:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001094:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001098:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800109c:	f04f 0234 	mov.w	r2, #52	; 0x34
 80010a0:	f04f 0304 	mov.w	r3, #4
 80010a4:	f7ff f9de 	bl	8000464 <I2Cdev_writeByte>

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 80010a8:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80010ac:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010b0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010b4:	f04f 0237 	mov.w	r2, #55	; 0x37
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	f7ff f9d2 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x11);  // Enable data ready (bit 0) interrupt
 80010c0:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80010c4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010c8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010cc:	f04f 0238 	mov.w	r2, #56	; 0x38
 80010d0:	f04f 0311 	mov.w	r3, #17
 80010d4:	f7ff f9c6 	bl	8000464 <I2Cdev_writeByte>

	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x83); // Enable delay of external sensor data until all data registers have been read
 80010d8:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80010dc:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010e0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010e4:	f04f 0267 	mov.w	r2, #103	; 0x67
 80010e8:	f04f 0383 	mov.w	r3, #131	; 0x83
 80010ec:	f7ff f9ba 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 80010f0:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80010f4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010f8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010fc:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001100:	f04f 0364 	mov.w	r3, #100	; 0x64
 8001104:	f7ff f9ae 	bl	8000464 <I2Cdev_writeByte>
#if ATTITUDEALGORITHM == 1
	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
#endif
}
 8001108:	f107 0708 	add.w	r7, r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <MPU9150_InitAK8975A>:

void MPU9150_InitAK8975A(float * destination)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b087      	sub	sp, #28
 8001114:	af02      	add	r7, sp, #8
 8001116:	6078      	str	r0, [r7, #4]
  uint8_t rawData[3];  // x/y/z gyro register data stored here
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x00); // Power down
 8001118:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800111c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001120:	f04f 0118 	mov.w	r1, #24
 8001124:	f04f 020a 	mov.w	r2, #10
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	f7ff f99a 	bl	8000464 <I2Cdev_writeByte>
  delay(10);
 8001130:	f04f 000a 	mov.w	r0, #10
 8001134:	f7ff fb76 	bl	8000824 <delay>
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001138:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800113c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001140:	f04f 0118 	mov.w	r1, #24
 8001144:	f04f 020a 	mov.w	r2, #10
 8001148:	f04f 030f 	mov.w	r3, #15
 800114c:	f7ff f98a 	bl	8000464 <I2Cdev_writeByte>
  delay(10);
 8001150:	f04f 000a 	mov.w	r0, #10
 8001154:	f7ff fb66 	bl	8000824 <delay>
  I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001162:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001166:	f04f 0118 	mov.w	r1, #24
 800116a:	f04f 0210 	mov.w	r2, #16
 800116e:	f04f 0303 	mov.w	r3, #3
 8001172:	f7ff f991 	bl	8000498 <I2Cdev_readBytes>
  destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment values
 8001176:	7b3b      	ldrb	r3, [r7, #12]
 8001178:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800117c:	ee07 3a10 	vmov	s14, r3
 8001180:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8001184:	ee17 0a90 	vmov	r0, s15
 8001188:	f024 fad6 	bl	8025738 <__aeabi_f2d>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	f2c4 0370 	movt	r3, #16496	; 0x4070
 80011a0:	f024 fc48 	bl	8025a34 <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80011b8:	f024 f960 	bl	802547c <__adddf3>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f024 fdee 	bl	8025da4 <__aeabi_d2f>
 80011c8:	4602      	mov	r2, r0
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	601a      	str	r2, [r3, #0]
  destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f103 0404 	add.w	r4, r3, #4
 80011d4:	7b7b      	ldrb	r3, [r7, #13]
 80011d6:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 80011da:	ee07 3a10 	vmov	s14, r3
 80011de:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 80011e2:	ee17 0a90 	vmov	r0, s15
 80011e6:	f024 faa7 	bl	8025738 <__aeabi_f2d>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	f04f 0300 	mov.w	r3, #0
 80011fa:	f2c4 0370 	movt	r3, #16496	; 0x4070
 80011fe:	f024 fc19 	bl	8025a34 <__aeabi_ddiv>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	f04f 0300 	mov.w	r3, #0
 8001212:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001216:	f024 f931 	bl	802547c <__adddf3>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f024 fdbf 	bl	8025da4 <__aeabi_d2f>
 8001226:	4603      	mov	r3, r0
 8001228:	6023      	str	r3, [r4, #0]
  destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f103 0408 	add.w	r4, r3, #8
 8001230:	7bbb      	ldrb	r3, [r7, #14]
 8001232:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8001236:	ee07 3a10 	vmov	s14, r3
 800123a:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 800123e:	ee17 0a90 	vmov	r0, s15
 8001242:	f024 fa79 	bl	8025738 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	f2c4 0370 	movt	r3, #16496	; 0x4070
 800125a:	f024 fbeb 	bl	8025a34 <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001272:	f024 f903 	bl	802547c <__adddf3>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f024 fd91 	bl	8025da4 <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	6023      	str	r3, [r4, #0]
}
 8001286:	f107 0714 	add.w	r7, r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop

08001290 <MPU9150_Calibrate>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void MPU9150_Calibrate()
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b096      	sub	sp, #88	; 0x58
 8001294:	af02      	add	r7, sp, #8
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	633b      	str	r3, [r7, #48]	; 0x30
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	637b      	str	r3, [r7, #52]	; 0x34
 80012a8:	f04f 0300 	mov.w	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
 80012ae:	f04f 0300 	mov.w	r3, #0
 80012b2:	627b      	str	r3, [r7, #36]	; 0x24
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	62bb      	str	r3, [r7, #40]	; 0x28

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 80012ba:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80012be:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012c2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012c6:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80012ca:	f04f 0380 	mov.w	r3, #128	; 0x80
 80012ce:	f7ff f8c9 	bl	8000464 <I2Cdev_writeByte>
	delay(100);
 80012d2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80012d6:	f7ff faa5 	bl	8000824 <delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 80012da:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80012de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012e6:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80012ea:	f04f 0301 	mov.w	r3, #1
 80012ee:	f7ff f8b9 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 80012f2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80012f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012fa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012fe:	f04f 026c 	mov.w	r2, #108	; 0x6c
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	f7ff f8ad 	bl	8000464 <I2Cdev_writeByte>
	delay(200);
 800130a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 800130e:	f7ff fa89 	bl	8000824 <delay>

	// Configure device for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8001312:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001316:	f6c0 0002 	movt	r0, #2050	; 0x802
 800131a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800131e:	f04f 0238 	mov.w	r2, #56	; 0x38
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	f7ff f89d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 800132a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800132e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001332:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001336:	f04f 0223 	mov.w	r2, #35	; 0x23
 800133a:	f04f 0300 	mov.w	r3, #0
 800133e:	f7ff f891 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8001342:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001346:	f6c0 0002 	movt	r0, #2050	; 0x802
 800134a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800134e:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	f7ff f885 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 800135a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800135e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001362:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001366:	f04f 0224 	mov.w	r2, #36	; 0x24
 800136a:	f04f 0300 	mov.w	r3, #0
 800136e:	f7ff f879 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8001372:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001376:	f6c0 0002 	movt	r0, #2050	; 0x802
 800137a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800137e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	f7ff f86d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 800138a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800138e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001392:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001396:	f04f 026a 	mov.w	r2, #106	; 0x6a
 800139a:	f04f 030c 	mov.w	r3, #12
 800139e:	f7ff f861 	bl	8000464 <I2Cdev_writeByte>
	delay(15);
 80013a2:	f04f 000f 	mov.w	r0, #15
 80013a6:	f7ff fa3d 	bl	8000824 <delay>

	// Configure MPU6050 gyro and accelerometer for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 80013aa:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80013ae:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013b2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013b6:	f04f 021a 	mov.w	r2, #26
 80013ba:	f04f 0301 	mov.w	r3, #1
 80013be:	f7ff f851 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 80013c2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80013c6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013ca:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013ce:	f04f 0219 	mov.w	r2, #25
 80013d2:	f04f 0300 	mov.w	r3, #0
 80013d6:	f7ff f845 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80013da:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80013de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013e6:	f04f 021b 	mov.w	r2, #27
 80013ea:	f04f 0300 	mov.w	r3, #0
 80013ee:	f7ff f839 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80013f2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80013f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013fa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013fe:	f04f 021c 	mov.w	r2, #28
 8001402:	f04f 0300 	mov.w	r3, #0
 8001406:	f7ff f82d 	bl	8000464 <I2Cdev_writeByte>

	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 800140a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800140e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8001412:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001416:	f6c0 0002 	movt	r0, #2050	; 0x802
 800141a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800141e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001422:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001426:	f7ff f81d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 1024 bytes in MPU-6050)
 800142a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800142e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001432:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001436:	f04f 0223 	mov.w	r2, #35	; 0x23
 800143a:	f04f 0378 	mov.w	r3, #120	; 0x78
 800143e:	f7ff f811 	bl	8000464 <I2Cdev_writeByte>
	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 8001442:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001446:	f7ff f9ed 	bl	8000824 <delay>

	// At end of sample accumulation, turn off FIFO sensor read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 800144a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800144e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001452:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001456:	f04f 0223 	mov.w	r2, #35	; 0x23
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	f7ff f801 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 8001462:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800146c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001470:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001474:	f04f 0272 	mov.w	r2, #114	; 0x72
 8001478:	f04f 0302 	mov.w	r3, #2
 800147c:	f7ff f80c 	bl	8000498 <I2Cdev_readBytes>
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 8001480:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001484:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001488:	b29a      	uxth	r2, r3
 800148a:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800148e:	4313      	orrs	r3, r2
 8001490:	b29b      	uxth	r3, r3
 8001492:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 8001496:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 800149a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 800149e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
 80014a2:	fba3 1302 	umull	r1, r3, r3, r2
 80014a6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80014aa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	for (ii = 0; ii < packet_count; ii++)
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80014b6:	e080      	b.n	80015ba <MPU9150_Calibrate+0x32a>
	{
		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	813b      	strh	r3, [r7, #8]
 80014be:	f04f 0300 	mov.w	r3, #0
 80014c2:	817b      	strh	r3, [r7, #10]
 80014c4:	f04f 0300 	mov.w	r3, #0
 80014c8:	81bb      	strh	r3, [r7, #12]
 80014ca:	f04f 0300 	mov.w	r3, #0
 80014ce:	803b      	strh	r3, [r7, #0]
 80014d0:	f04f 0300 	mov.w	r3, #0
 80014d4:	807b      	strh	r3, [r7, #2]
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	80bb      	strh	r3, [r7, #4]
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 80014dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80014e6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80014ea:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80014ee:	f04f 0274 	mov.w	r2, #116	; 0x74
 80014f2:	f04f 030c 	mov.w	r3, #12
 80014f6:	f7fe ffcf 	bl	8000498 <I2Cdev_readBytes>
		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80014fa:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80014fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001502:	b29a      	uxth	r2, r3
 8001504:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001508:	4313      	orrs	r3, r2
 800150a:	b29b      	uxth	r3, r3
 800150c:	813b      	strh	r3, [r7, #8]
		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 800150e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001512:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001516:	b29a      	uxth	r2, r3
 8001518:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800151c:	4313      	orrs	r3, r2
 800151e:	b29b      	uxth	r3, r3
 8001520:	817b      	strh	r3, [r7, #10]
		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8001522:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001526:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800152a:	b29a      	uxth	r2, r3
 800152c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001530:	4313      	orrs	r3, r2
 8001532:	b29b      	uxth	r3, r3
 8001534:	81bb      	strh	r3, [r7, #12]
		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8001536:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800153a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800153e:	b29a      	uxth	r2, r3
 8001540:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001544:	4313      	orrs	r3, r2
 8001546:	b29b      	uxth	r3, r3
 8001548:	803b      	strh	r3, [r7, #0]
		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 800154a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800154e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001552:	b29a      	uxth	r2, r3
 8001554:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001558:	4313      	orrs	r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	807b      	strh	r3, [r7, #2]
		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 800155e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001562:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001566:	b29a      	uxth	r2, r3
 8001568:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800156c:	4313      	orrs	r3, r2
 800156e:	b29b      	uxth	r3, r3
 8001570:	80bb      	strh	r3, [r7, #4]

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8001572:	6a3a      	ldr	r2, [r7, #32]
 8001574:	893b      	ldrh	r3, [r7, #8]
 8001576:	b21b      	sxth	r3, r3
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	623b      	str	r3, [r7, #32]
		accel_bias[1] += (int32_t) accel_temp[1];
 800157c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800157e:	897b      	ldrh	r3, [r7, #10]
 8001580:	b21b      	sxth	r3, r3
 8001582:	18d3      	adds	r3, r2, r3
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
		accel_bias[2] += (int32_t) accel_temp[2];
 8001586:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001588:	89bb      	ldrh	r3, [r7, #12]
 800158a:	b21b      	sxth	r3, r3
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
		gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001590:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001592:	883b      	ldrh	r3, [r7, #0]
 8001594:	b21b      	sxth	r3, r3
 8001596:	18d3      	adds	r3, r2, r3
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
		gyro_bias[1]  += (int32_t) gyro_temp[1];
 800159a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	b21b      	sxth	r3, r3
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
		gyro_bias[2]  += (int32_t) gyro_temp[2];
 80015a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	18d3      	adds	r3, r2, r3
 80015ac:	637b      	str	r3, [r7, #52]	; 0x34
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging

	for (ii = 0; ii < packet_count; ii++)
 80015ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80015b2:	f103 0301 	add.w	r3, r3, #1
 80015b6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80015ba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80015be:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015c2:	429a      	cmp	r2, r3
 80015c4:	f4ff af78 	bcc.w	80014b8 <MPU9150_Calibrate+0x228>
		gyro_bias[0]  += (int32_t) gyro_temp[0];
		gyro_bias[1]  += (int32_t) gyro_temp[1];
		gyro_bias[2]  += (int32_t) gyro_temp[2];
	}

	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 80015c8:	6a3a      	ldr	r2, [r7, #32]
 80015ca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015ce:	fb92 f3f3 	sdiv	r3, r2, r3
 80015d2:	623b      	str	r3, [r7, #32]
    accel_bias[1] /= (int32_t) packet_count;
 80015d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015da:	fb92 f3f3 	sdiv	r3, r2, r3
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] /= (int32_t) packet_count;
 80015e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015e2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015ea:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  /= (int32_t) packet_count;
 80015ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  /= (int32_t) packet_count;
 80015f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015fa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001602:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  /= (int32_t) packet_count;
 8001604:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001606:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800160a:	fb92 f3f3 	sdiv	r3, r2, r3
 800160e:	637b      	str	r3, [r7, #52]	; 0x34

    if(accel_bias[2] > 0L)
 8001610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001612:	2b00      	cmp	r3, #0
 8001614:	dd05      	ble.n	8001622 <MPU9150_Calibrate+0x392>
    	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer bias calculation
 8001616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001618:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001620:	e004      	b.n	800162c <MPU9150_Calibrate+0x39c>
    else
    	accel_bias[2] += (int32_t) accelsensitivity;
 8001622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001624:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001628:	18d3      	adds	r3, r2, r3
 800162a:	62bb      	str	r3, [r7, #40]	; 0x28

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 800162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162e:	f1c3 0300 	rsb	r3, r3, #0
 8001632:	2b00      	cmp	r3, #0
 8001634:	da01      	bge.n	800163a <MPU9150_Calibrate+0x3aa>
 8001636:	f103 0303 	add.w	r3, r3, #3
 800163a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800163e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001642:	b2db      	uxtb	r3, r3
 8001644:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800164a:	f1c3 0300 	rsb	r3, r3, #0
 800164e:	2b00      	cmp	r3, #0
 8001650:	da01      	bge.n	8001656 <MPU9150_Calibrate+0x3c6>
 8001652:	f103 0303 	add.w	r3, r3, #3
 8001656:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8001660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001662:	f1c3 0300 	rsb	r3, r3, #0
 8001666:	2b00      	cmp	r3, #0
 8001668:	da01      	bge.n	800166e <MPU9150_Calibrate+0x3de>
 800166a:	f103 0303 	add.w	r3, r3, #3
 800166e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001672:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (-gyro_bias[1]/4)       & 0xFF;
 800167c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167e:	f1c3 0300 	rsb	r3, r3, #0
 8001682:	2b00      	cmp	r3, #0
 8001684:	da01      	bge.n	800168a <MPU9150_Calibrate+0x3fa>
 8001686:	f103 0303 	add.w	r3, r3, #3
 800168a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 8001694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001696:	f1c3 0300 	rsb	r3, r3, #0
 800169a:	2b00      	cmp	r3, #0
 800169c:	da01      	bge.n	80016a2 <MPU9150_Calibrate+0x412>
 800169e:	f103 0303 	add.w	r3, r3, #3
 80016a2:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80016a6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (-gyro_bias[2]/4)       & 0xFF;
 80016b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b2:	f1c3 0300 	rsb	r3, r3, #0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	da01      	bge.n	80016be <MPU9150_Calibrate+0x42e>
 80016ba:	f103 0303 	add.w	r3, r3, #3
 80016be:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push gyro biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRH, data[0]);
 80016c8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80016cc:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80016d0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80016d4:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80016d8:	f04f 0213 	mov.w	r2, #19
 80016dc:	f7fe fec2 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRL, data[1]);
 80016e0:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80016e4:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80016e8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80016ec:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80016f0:	f04f 0214 	mov.w	r2, #20
 80016f4:	f7fe feb6 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRH, data[2]);
 80016f8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80016fc:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001700:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001704:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001708:	f04f 0215 	mov.w	r2, #21
 800170c:	f7fe feaa 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRL, data[3]);
 8001710:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001714:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001718:	f6c0 0002 	movt	r0, #2050	; 0x802
 800171c:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001720:	f04f 0216 	mov.w	r2, #22
 8001724:	f7fe fe9e 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRH, data[4]);
 8001728:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800172c:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001730:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001734:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001738:	f04f 0217 	mov.w	r2, #23
 800173c:	f7fe fe92 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRL, data[5]);
 8001740:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001744:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001748:	f6c0 0002 	movt	r0, #2050	; 0x802
 800174c:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001750:	f04f 0218 	mov.w	r2, #24
 8001754:	f7fe fe86 	bl	8000464 <I2Cdev_writeByte>
    // factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
    // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
    // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
    // the accelerometer biases calculated above must be divided by 8.

    int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 800176a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001774:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001778:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800177c:	f04f 0206 	mov.w	r2, #6
 8001780:	f04f 0302 	mov.w	r3, #2
 8001784:	f7fe fe88 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001788:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800178c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001790:	b29b      	uxth	r3, r3
 8001792:	b21a      	sxth	r2, r3
 8001794:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001798:	4313      	orrs	r3, r2
 800179a:	617b      	str	r3, [r7, #20]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 800179c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80017a6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80017aa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80017ae:	f04f 0208 	mov.w	r2, #8
 80017b2:	f04f 0302 	mov.w	r3, #2
 80017b6:	f7fe fe6f 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 80017ba:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80017be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 80017ce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80017d8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80017dc:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80017e0:	f04f 020a 	mov.w	r2, #10
 80017e4:	f04f 0302 	mov.w	r3, #2
 80017e8:	f7fe fe56 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 80017ec:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80017f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b21a      	sxth	r2, r3
 80017f8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61fb      	str	r3, [r7, #28]

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 8001800:	f04f 0301 	mov.w	r3, #1
 8001804:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	743b      	strb	r3, [r7, #16]
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	747b      	strb	r3, [r7, #17]
 8001812:	f04f 0300 	mov.w	r3, #0
 8001816:	74bb      	strb	r3, [r7, #18]

    for(ii = 0; ii < 3; ii++)
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001820:	e01c      	b.n	800185c <MPU9150_Calibrate+0x5cc>
    {
    	if(accel_bias_reg[ii] & mask)
 8001822:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001826:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800182a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800182e:	18d3      	adds	r3, r2, r3
 8001830:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8001834:	461a      	mov	r2, r3
 8001836:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d008      	beq.n	8001850 <MPU9150_Calibrate+0x5c0>
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 800183e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001842:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001846:	18cb      	adds	r3, r1, r3
 8001848:	f04f 0201 	mov.w	r2, #1
 800184c:	f803 2c40 	strb.w	r2, [r3, #-64]
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis

    for(ii = 0; ii < 3; ii++)
 8001850:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001854:	f103 0301 	add.w	r3, r3, #1
 8001858:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800185c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001860:	2b02      	cmp	r3, #2
 8001862:	d9de      	bls.n	8001822 <MPU9150_Calibrate+0x592>
    	if(accel_bias_reg[ii] & mask)
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    }

    // Construct total accelerometer bias, including calculated average accelerometer bias from above
    accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	6a3b      	ldr	r3, [r7, #32]
 8001868:	2b00      	cmp	r3, #0
 800186a:	da01      	bge.n	8001870 <MPU9150_Calibrate+0x5e0>
 800186c:	f103 0307 	add.w	r3, r3, #7
 8001870:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	617b      	str	r3, [r7, #20]
    accel_bias_reg[1] -= (accel_bias[1]/8);
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	2b00      	cmp	r3, #0
 800187e:	da01      	bge.n	8001884 <MPU9150_Calibrate+0x5f4>
 8001880:	f103 0307 	add.w	r3, r3, #7
 8001884:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	61bb      	str	r3, [r7, #24]
    accel_bias_reg[2] -= (accel_bias[2]/8);
 800188c:	69fa      	ldr	r2, [r7, #28]
 800188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	da01      	bge.n	8001898 <MPU9150_Calibrate+0x608>
 8001894:	f103 0307 	add.w	r3, r3, #7
 8001898:	ea4f 03e3 	mov.w	r3, r3, asr #3
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	61fb      	str	r3, [r7, #28]

    data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (accel_bias_reg[0])      & 0xFF;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018b4:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 80018b8:	7c3b      	ldrb	r3, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (accel_bias_reg[1])      & 0xFF;
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018d6:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80018da:	7c7b      	ldrb	r3, [r7, #17]
 80018dc:	4313      	orrs	r3, r2
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (accel_bias_reg[2])      & 0xFF;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018f8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80018fc:	7cbb      	ldrb	r3, [r7, #18]
 80018fe:	4313      	orrs	r3, r2
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push accelerometer biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, data[0]);
 8001906:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800190a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800190e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001912:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001916:	f04f 0206 	mov.w	r2, #6
 800191a:	f7fe fda3 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_L_TC, data[1]);
 800191e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001922:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001926:	f6c0 0002 	movt	r0, #2050	; 0x802
 800192a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800192e:	f04f 0207 	mov.w	r2, #7
 8001932:	f7fe fd97 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, data[2]);
 8001936:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800193a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800193e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001942:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001946:	f04f 0208 	mov.w	r2, #8
 800194a:	f7fe fd8b 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_L_TC, data[3]);
 800194e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001952:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001956:	f6c0 0002 	movt	r0, #2050	; 0x802
 800195a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800195e:	f04f 0209 	mov.w	r2, #9
 8001962:	f7fe fd7f 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, data[4]);
 8001966:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800196a:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800196e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001972:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001976:	f04f 020a 	mov.w	r2, #10
 800197a:	f7fe fd73 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_L_TC, data[5]);
 800197e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001982:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001986:	f6c0 0002 	movt	r0, #2050	; 0x802
 800198a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800198e:	f04f 020b 	mov.w	r2, #11
 8001992:	f7fe fd67 	bl	8000464 <I2Cdev_writeByte>
}
 8001996:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop

080019a0 <MPU9150_SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
{
 80019a0:	b5b0      	push	{r4, r5, r7, lr}
 80019a2:	b090      	sub	sp, #64	; 0x40
 80019a4:	af00      	add	r7, sp, #0
   uint8_t selfTest[6];
   float factoryTrim[6];
   float result[6];

   // Configure the accelerometer for self-test
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0); // Enable self test on all three axes and set accelerometer range to +/- 8 g
 80019a6:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80019aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019ae:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019b2:	f04f 021c 	mov.w	r2, #28
 80019b6:	f04f 03f0 	mov.w	r3, #240	; 0xf0
 80019ba:	f7fe fd53 	bl	8000464 <I2Cdev_writeByte>
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG,  0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 80019be:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80019c2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019c6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019ca:	f04f 021b 	mov.w	r2, #27
 80019ce:	f04f 03e0 	mov.w	r3, #224	; 0xe0
 80019d2:	f7fe fd47 	bl	8000464 <I2Cdev_writeByte>
   delay(250);  // Delay a while to let the device execute the self-test
 80019d6:	f04f 00fa 	mov.w	r0, #250	; 0xfa
 80019da:	f7fe ff23 	bl	8000824 <delay>
   rawData[0] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_X); // X-axis self-test results
 80019de:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80019e2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019e6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019ea:	f04f 020d 	mov.w	r2, #13
 80019ee:	f7fe fe9b 	bl	8000728 <I2Cdev_readByte>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
   rawData[1] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Y); // Y-axis self-test results
 80019fa:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80019fe:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a02:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a06:	f04f 020e 	mov.w	r2, #14
 8001a0a:	f7fe fe8d 	bl	8000728 <I2Cdev_readByte>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
   rawData[2] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Z); // Z-axis self-test results
 8001a16:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001a1a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a1e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a22:	f04f 020f 	mov.w	r2, #15
 8001a26:	f7fe fe7f 	bl	8000728 <I2Cdev_readByte>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
   rawData[3] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_A); // Mixed-axis self-test results
 8001a32:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8001a36:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a3a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a3e:	f04f 0210 	mov.w	r2, #16
 8001a42:	f7fe fe71 	bl	8000728 <I2Cdev_readByte>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
   // Extract the acceleration test results first
   selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit unsigned integer
 8001a4e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001a52:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a62:	ea4f 1323 	mov.w	r3, r3, asr #4
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit unsigned integer
 8001a72:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001a76:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit unsigned integer
 8001a80:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001a84:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   // Extract the gyration test results first
   selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 8001a8e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001a92:	f003 031f 	and.w	r3, r3, #31
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
   selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 8001a9c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001aa0:	f003 031f 	and.w	r3, r3, #31
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
   selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 8001aaa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001aae:	f003 031f 	and.w	r3, r3, #31
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
   // Process results to allow final comparison with factory set values
   factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa] factory trim calculation
 8001ab8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001abc:	ee07 3a10 	vmov	s14, r3
 8001ac0:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001ac4:	ee17 0a90 	vmov	r0, s15
 8001ac8:	f023 fe36 	bl	8025738 <__aeabi_f2d>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001ae0:	f023 fcca 	bl	8025478 <__aeabi_dsub>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001af8:	f023 ff9c 	bl	8025a34 <__aeabi_ddiv>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	a1d9      	add	r1, pc, #868	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b06:	f021 fde5 	bl	80236d4 <pow>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	a3d7      	add	r3, pc, #860	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b18:	f023 fe62 	bl	80257e0 <__aeabi_dmul>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	f024 f93e 	bl	8025da4 <__aeabi_d2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
   factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya] factory trim calculation
 8001b2c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001b30:	ee07 3a10 	vmov	s14, r3
 8001b34:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001b38:	ee17 0a90 	vmov	r0, s15
 8001b3c:	f023 fdfc 	bl	8025738 <__aeabi_f2d>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001b54:	f023 fc90 	bl	8025478 <__aeabi_dsub>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001b6c:	f023 ff62 	bl	8025a34 <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	a1bc      	add	r1, pc, #752	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b7a:	f021 fdab 	bl	80236d4 <pow>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	a3ba      	add	r3, pc, #744	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8c:	f023 fe28 	bl	80257e0 <__aeabi_dmul>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	f024 f904 	bl	8025da4 <__aeabi_d2f>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	61fb      	str	r3, [r7, #28]
   factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za] factory trim calculation
 8001ba0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001ba4:	ee07 3a10 	vmov	s14, r3
 8001ba8:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001bac:	ee17 0a90 	vmov	r0, s15
 8001bb0:	f023 fdc2 	bl	8025738 <__aeabi_f2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001bc8:	f023 fc56 	bl	8025478 <__aeabi_dsub>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001be0:	f023 ff28 	bl	8025a34 <__aeabi_ddiv>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	a19f      	add	r1, pc, #636	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001bea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bee:	f021 fd71 	bl	80236d4 <pow>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	a39d      	add	r3, pc, #628	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	f023 fdee 	bl	80257e0 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f024 f8ca 	bl	8025da4 <__aeabi_d2f>
 8001c10:	4603      	mov	r3, r0
 8001c12:	623b      	str	r3, [r7, #32]
   factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[Xg] factory trim calculation
 8001c14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c18:	ee07 3a10 	vmov	s14, r3
 8001c1c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001c20:	ee17 0a90 	vmov	r0, s15
 8001c24:	f023 fd88 	bl	8025738 <__aeabi_f2d>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001c3c:	f023 fc1c 	bl	8025478 <__aeabi_dsub>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	a18c      	add	r1, pc, #560	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c4a:	f021 fd43 	bl	80236d4 <pow>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	a38a      	add	r3, pc, #552	; (adr r3, 8001e80 <MPU9150_SelfTest+0x4e0>)
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	f023 fdc0 	bl	80257e0 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	f024 f89c 	bl	8025da4 <__aeabi_d2f>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
 8001c70:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001c74:	ee07 3a10 	vmov	s14, r3
 8001c78:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001c7c:	ee17 0a90 	vmov	r0, s15
 8001c80:	f023 fd5a 	bl	8025738 <__aeabi_f2d>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001c98:	f023 fbee 	bl	8025478 <__aeabi_dsub>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	a175      	add	r1, pc, #468	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001ca2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ca6:	f021 fd15 	bl	80236d4 <pow>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	a375      	add	r3, pc, #468	; (adr r3, 8001e88 <MPU9150_SelfTest+0x4e8>)
 8001cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb8:	f023 fd92 	bl	80257e0 <__aeabi_dmul>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f024 f86e 	bl	8025da4 <__aeabi_d2f>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation
 8001ccc:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cd0:	ee07 3a10 	vmov	s14, r3
 8001cd4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001cd8:	ee17 0a90 	vmov	r0, s15
 8001cdc:	f023 fd2c 	bl	8025738 <__aeabi_f2d>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001cf4:	f023 fbc0 	bl	8025478 <__aeabi_dsub>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	a15e      	add	r1, pc, #376	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d02:	f021 fce7 	bl	80236d4 <pow>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	a35c      	add	r3, pc, #368	; (adr r3, 8001e80 <MPU9150_SelfTest+0x4e0>)
 8001d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d14:	f023 fd64 	bl	80257e0 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f024 f840 	bl	8025da4 <__aeabi_d2f>
 8001d24:	4603      	mov	r3, r0
 8001d26:	62fb      	str	r3, [r7, #44]	; 0x2c

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d2e:	e056      	b.n	8001dde <MPU9150_SelfTest+0x43e>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences
 8001d30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d36:	18d3      	adds	r3, r2, r3
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d48:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001d4c:	18cb      	adds	r3, r1, r3
 8001d4e:	ed53 7a0a 	vldr	s15, [r3, #-40]	; 0xffffffd8
 8001d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d56:	ee17 0a90 	vmov	r0, s15
 8001d5a:	f023 fced 	bl	8025738 <__aeabi_f2d>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4610      	mov	r0, r2
 8001d64:	4619      	mov	r1, r3
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001d72:	f023 fd35 	bl	80257e0 <__aeabi_dmul>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	4614      	mov	r4, r2
 8001d7c:	461d      	mov	r5, r3
 8001d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d84:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d88:	18d3      	adds	r3, r2, r3
 8001d8a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f023 fcd2 	bl	8025738 <__aeabi_f2d>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4620      	mov	r0, r4
 8001d9a:	4629      	mov	r1, r5
 8001d9c:	f023 fe4a 	bl	8025a34 <__aeabi_ddiv>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4610      	mov	r0, r2
 8001da6:	4619      	mov	r1, r3
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001db4:	f023 fb62 	bl	802547c <__adddf3>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f023 fff0 	bl	8025da4 <__aeabi_d2f>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001dcc:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001dd0:	18cb      	adds	r3, r1, r3
 8001dd2:	f843 2c40 	str.w	r2, [r3, #-64]
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd8:	f103 0301 	add.w	r3, r3, #1
 8001ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de0:	2b05      	cmp	r3, #5
 8001de2:	dda5      	ble.n	8001d30 <MPU9150_SelfTest+0x390>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences

   if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1.0f && result[5] < 1.0f)
 8001de4:	ed97 7a00 	vldr	s14, [r7]
 8001de8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	d52f      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001df6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001dfa:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001dfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e06:	d526      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e08:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e0c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	d51d      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e1a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e1e:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2a:	d514      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e30:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	d50b      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e3e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e42:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4e:	d502      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
	   return TRUE;
 8001e50:	f04f 0301 	mov.w	r3, #1
 8001e54:	e001      	b.n	8001e5a <MPU9150_SelfTest+0x4ba>
   else
	   return FALSE;
 8001e56:	f04f 0300 	mov.w	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	a5a5a5a5 	.word	0xa5a5a5a5
 8001e6c:	4005a5a5 	.word	0x4005a5a5
 8001e70:	5c28f5c3 	.word	0x5c28f5c3
 8001e74:	4095c28f 	.word	0x4095c28f
 8001e78:	7ef9db23 	.word	0x7ef9db23
 8001e7c:	3ff0bc6a 	.word	0x3ff0bc6a
 8001e80:	00000000 	.word	0x00000000
 8001e84:	40a99600 	.word	0x40a99600
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	c0a99600 	.word	0xc0a99600

08001e90 <getGres>:

void getGres()
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
	switch (Gscale)
 8001e94:	f240 6394 	movw	r3, #1684	; 0x694
 8001e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b03      	cmp	r3, #3
 8001ea0:	d832      	bhi.n	8001f08 <getGres+0x78>
 8001ea2:	a201      	add	r2, pc, #4	; (adr r2, 8001ea8 <getGres+0x18>)
 8001ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea8:	08001eb9 	.word	0x08001eb9
 8001eac:	08001ecd 	.word	0x08001ecd
 8001eb0:	08001ee1 	.word	0x08001ee1
 8001eb4:	08001ef5 	.word	0x08001ef5
	{
		// Possible gyro scales (and their register bit settings) are:
		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case GFS_250DPS:
    		gRes = 250.0/32768.0;
 8001eb8:	f640 0390 	movw	r3, #2192	; 0x890
 8001ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec0:	f04f 0200 	mov.w	r2, #0
 8001ec4:	f6c3 32fa 	movt	r2, #15354	; 0x3bfa
 8001ec8:	601a      	str	r2, [r3, #0]
    		break;
 8001eca:	e01d      	b.n	8001f08 <getGres+0x78>
    	case GFS_500DPS:
    		gRes = 500.0/32768.0;
 8001ecc:	f640 0390 	movw	r3, #2192	; 0x890
 8001ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f6c3 427a 	movt	r2, #15482	; 0x3c7a
 8001edc:	601a      	str	r2, [r3, #0]
    		break;
 8001ede:	e013      	b.n	8001f08 <getGres+0x78>
    	case GFS_1000DPS:
    		gRes = 1000.0/32768.0;
 8001ee0:	f640 0390 	movw	r3, #2192	; 0x890
 8001ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	f6c3 42fa 	movt	r2, #15610	; 0x3cfa
 8001ef0:	601a      	str	r2, [r3, #0]
    		break;
 8001ef2:	e009      	b.n	8001f08 <getGres+0x78>
    	case GFS_2000DPS:
    		gRes = 2000.0/32768.0;
 8001ef4:	f640 0390 	movw	r3, #2192	; 0x890
 8001ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f6c3 527a 	movt	r2, #15738	; 0x3d7a
 8001f04:	601a      	str	r2, [r3, #0]
    		break;
 8001f06:	bf00      	nop
	}
}
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop

08001f10 <getAres>:

void getAres()
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
	switch (Ascale)
 8001f14:	f240 6395 	movw	r3, #1685	; 0x695
 8001f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d82a      	bhi.n	8001f78 <getAres+0x68>
 8001f22:	a201      	add	r2, pc, #4	; (adr r2, 8001f28 <getAres+0x18>)
 8001f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f28:	08001f39 	.word	0x08001f39
 8001f2c:	08001f49 	.word	0x08001f49
 8001f30:	08001f59 	.word	0x08001f59
 8001f34:	08001f69 	.word	0x08001f69
	{
		// Possible accelerometer scales (and their register bit settings) are:
		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case AFS_2G:
    		aRes = 2.0/32768.0;
 8001f38:	f640 038c 	movw	r3, #2188	; 0x88c
 8001f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f40:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001f44:	601a      	str	r2, [r3, #0]
    		break;
 8001f46:	e017      	b.n	8001f78 <getAres+0x68>
    	case AFS_4G:
    		aRes = 4.0/32768.0;
 8001f48:	f640 038c 	movw	r3, #2188	; 0x88c
 8001f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f50:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001f54:	601a      	str	r2, [r3, #0]
    		break;
 8001f56:	e00f      	b.n	8001f78 <getAres+0x68>
    	case AFS_8G:
    		aRes = 8.0/32768.0;
 8001f58:	f640 038c 	movw	r3, #2188	; 0x88c
 8001f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f60:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001f64:	601a      	str	r2, [r3, #0]
    		break;
 8001f66:	e007      	b.n	8001f78 <getAres+0x68>
    	case AFS_16G:
    		aRes = 16.0/32768.0;
 8001f68:	f640 038c 	movw	r3, #2188	; 0x88c
 8001f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f70:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001f74:	601a      	str	r2, [r3, #0]
    		break;
 8001f76:	bf00      	nop
	}
}
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop

08001f80 <GetSensorCount>:

uint16_t GetSensorCount()
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
	return counterSensor;
 8001f84:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8001f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8c:	881b      	ldrh	r3, [r3, #0]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop

08001f98 <GetAngles>:

void GetAngles(float* angles)
{
 8001f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	angles[2]=kalAngleX;
#elif ATTITUDEALGORITHM == 2
	/*if (YAW_OFFSET == 0.0)
		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG;
	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG - YAW_OFFSET;*/
	angles[0]=gyro[2]*RAD_TO_DEG;
 8001fa0:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001fac:	eddf 7a68 	vldr	s15, [pc, #416]	; 8002150 <GetAngles+0x1b8>
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	edc3 7a00 	vstr	s15, [r3]
	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f103 0604 	add.w	r6, r3, #4
 8001fc0:	f240 0300 	movw	r3, #0
 8001fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fcc:	f240 0300 	movw	r3, #0
 8001fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd4:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fdc:	f240 0300 	movw	r3, #0
 8001fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fe4:	edd3 6a00 	vldr	s13, [r3]
 8001fe8:	f240 0300 	movw	r3, #0
 8001fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ffc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002000:	ee17 0a90 	vmov	r0, s15
 8002004:	f023 fb98 	bl	8025738 <__aeabi_f2d>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f021 fb0c 	bl	802362c <asin>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4614      	mov	r4, r2
 800201a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800201e:	4620      	mov	r0, r4
 8002020:	4629      	mov	r1, r5
 8002022:	a349      	add	r3, pc, #292	; (adr r3, 8002148 <GetAngles+0x1b0>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f023 fbda 	bl	80257e0 <__aeabi_dmul>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f023 feb6 	bl	8025da4 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	6033      	str	r3, [r6, #0]
	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]) * RAD_TO_DEG;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f103 0608 	add.w	r6, r3, #8
 8002042:	f240 0300 	movw	r3, #0
 8002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800204a:	ed93 7a00 	vldr	s14, [r3]
 800204e:	f240 0300 	movw	r3, #0
 8002052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002056:	edd3 7a01 	vldr	s15, [r3, #4]
 800205a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800205e:	f240 0300 	movw	r3, #0
 8002062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002066:	edd3 6a02 	vldr	s13, [r3, #8]
 800206a:	f240 0300 	movw	r3, #0
 800206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002072:	edd3 7a03 	vldr	s15, [r3, #12]
 8002076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800207a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800207e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002082:	ee17 0a90 	vmov	r0, s15
 8002086:	f023 fb57 	bl	8025738 <__aeabi_f2d>
 800208a:	4604      	mov	r4, r0
 800208c:	460d      	mov	r5, r1
 800208e:	f240 0300 	movw	r3, #0
 8002092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002096:	ed93 7a00 	vldr	s14, [r3]
 800209a:	f240 0300 	movw	r3, #0
 800209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a2:	edd3 7a00 	vldr	s15, [r3]
 80020a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020aa:	f240 0300 	movw	r3, #0
 80020ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b2:	edd3 6a01 	vldr	s13, [r3, #4]
 80020b6:	f240 0300 	movw	r3, #0
 80020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020be:	edd3 7a01 	vldr	s15, [r3, #4]
 80020c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ca:	f240 0300 	movw	r3, #0
 80020ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d2:	edd3 6a02 	vldr	s13, [r3, #8]
 80020d6:	f240 0300 	movw	r3, #0
 80020da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020de:	edd3 7a02 	vldr	s15, [r3, #8]
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ea:	f240 0300 	movw	r3, #0
 80020ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f2:	edd3 6a03 	vldr	s13, [r3, #12]
 80020f6:	f240 0300 	movw	r3, #0
 80020fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8002102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210a:	ee17 0a90 	vmov	r0, s15
 800210e:	f023 fb13 	bl	8025738 <__aeabi_f2d>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4620      	mov	r0, r4
 8002118:	4629      	mov	r1, r5
 800211a:	f021 fad9 	bl	80236d0 <atan2>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4610      	mov	r0, r2
 8002124:	4619      	mov	r1, r3
 8002126:	a308      	add	r3, pc, #32	; (adr r3, 8002148 <GetAngles+0x1b0>)
 8002128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212c:	f023 fb58 	bl	80257e0 <__aeabi_dmul>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f023 fe34 	bl	8025da4 <__aeabi_d2f>
 800213c:	4603      	mov	r3, r0
 800213e:	6033      	str	r3, [r6, #0]
#endif
}
 8002140:	f107 070c 	add.w	r7, r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002148:	20000000 	.word	0x20000000
 800214c:	404ca5dc 	.word	0x404ca5dc
 8002150:	42652ee1 	.word	0x42652ee1
 8002154:	f3af 8000 	nop.w

08002158 <GetMagData>:

void GetMagData(float* pt)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	pt[0] = mag[0];
 8002160:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	601a      	str	r2, [r3, #0]
	pt[1] = mag[1];
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f103 0204 	add.w	r2, r3, #4
 8002174:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002178:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	6013      	str	r3, [r2, #0]
	pt[2] = mag[2];
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f103 0208 	add.w	r2, r3, #8
 8002186:	f240 63b0 	movw	r3, #1712	; 0x6b0
 800218a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	6013      	str	r3, [r2, #0]
}
 8002192:	f107 070c 	add.w	r7, r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <GetGyroData>:

void GetGyroData(float* pt)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	pt[0] = gyro[0]*RAD_TO_DEG;
 80021a4:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ac:	ed93 7a00 	vldr	s14, [r3]
 80021b0:	eddf 7a14 	vldr	s15, [pc, #80]	; 8002204 <GetGyroData+0x68>
 80021b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	edc3 7a00 	vstr	s15, [r3]
	pt[1] = gyro[1]*RAD_TO_DEG;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f103 0204 	add.w	r2, r3, #4
 80021c4:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80021d0:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8002204 <GetGyroData+0x68>
 80021d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d8:	edc2 7a00 	vstr	s15, [r2]
	pt[2] = gyro[2]*RAD_TO_DEG;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f103 0208 	add.w	r2, r3, #8
 80021e2:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80021ee:	eddf 7a05 	vldr	s15, [pc, #20]	; 8002204 <GetGyroData+0x68>
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc2 7a00 	vstr	s15, [r2]
}
 80021fa:	f107 070c 	add.w	r7, r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	42652ee1 	.word	0x42652ee1

08002208 <GetAccData>:

void GetAccData(float* pt)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	pt[0] = acc[0];
 8002210:	f240 6398 	movw	r3, #1688	; 0x698
 8002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
	pt[1] = acc[1];
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f103 0204 	add.w	r2, r3, #4
 8002224:	f240 6398 	movw	r3, #1688	; 0x698
 8002228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	6013      	str	r3, [r2, #0]
	pt[2] = acc[2];
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f103 0208 	add.w	r2, r3, #8
 8002236:	f240 6398 	movw	r3, #1688	; 0x698
 800223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	6013      	str	r3, [r2, #0]
}
 8002242:	f107 070c 	add.w	r7, r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <ERU1_0_IRQHandler>:

void ERU_Event_Handler(void)
{
 800224c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224e:	b093      	sub	sp, #76	; 0x4c
 8002250:	af08      	add	r7, sp, #32
	uint8_t data[19];
	uint8_t mpuIntStatus;
	uint8_t magDRDY;

	//Reads Status Flag
	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ERU_EXICON_FL_Pos);
 8002252:	f24c 4330 	movw	r3, #50224	; 0xc430
 8002256:	f6c0 0302 	movt	r3, #2050	; 0x802
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f24c 4330 	movw	r3, #50224	; 0xc430
 8002260:	f6c0 0302 	movt	r3, #2050	; 0x802
 8002264:	791b      	ldrb	r3, [r3, #4]
 8002266:	f103 0304 	add.w	r3, r3, #4
 800226a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002272:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8002276:	627b      	str	r3, [r7, #36]	; 0x24

	if (status)
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 8255 	beq.w	800272a <ERU1_0_IRQHandler+0x4de>
	{
		mpuIntStatus = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_STATUS);
 8002280:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 8002284:	f6c0 0002 	movt	r0, #2050	; 0x802
 8002288:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800228c:	f04f 023a 	mov.w	r2, #58	; 0x3a
 8002290:	f7fe fa4a 	bl	8000728 <I2Cdev_readByte>
 8002294:	4603      	mov	r3, r0
 8002296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//FIFO-Count
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, data);
 800229a:	463b      	mov	r3, r7
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80022a2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80022a6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80022aa:	f04f 0272 	mov.w	r2, #114	; 0x72
 80022ae:	f04f 0302 	mov.w	r3, #2
 80022b2:	f7fe f8f1 	bl	8000498 <I2Cdev_readBytes>
		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 80022b6:	783b      	ldrb	r3, [r7, #0]
 80022b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022bc:	b29a      	uxth	r2, r3
 80022be:	787b      	ldrb	r3, [r7, #1]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	843b      	strh	r3, [r7, #32]

		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 80022c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d103      	bne.n	80022da <ERU1_0_IRQHandler+0x8e>
 80022d2:	8c3b      	ldrh	r3, [r7, #32]
 80022d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d8:	d10c      	bne.n	80022f4 <ERU1_0_IRQHandler+0xa8>
		{
			//Reset FIFO
			I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 80022da:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 80022de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80022e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80022e6:	f04f 026a 	mov.w	r2, #106	; 0x6a
 80022ea:	f04f 0364 	mov.w	r3, #100	; 0x64
 80022ee:	f7fe f8b9 	bl	8000464 <I2Cdev_writeByte>
 80022f2:	e212      	b.n	800271a <ERU1_0_IRQHandler+0x4ce>
		}
		else if (mpuIntStatus & 0x01)
 80022f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 820c 	beq.w	800271a <ERU1_0_IRQHandler+0x4ce>
		{
			//Read from FIFO
			if (I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 19, data))
 8002302:	463b      	mov	r3, r7
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 800230a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800230e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8002312:	f04f 0274 	mov.w	r2, #116	; 0x74
 8002316:	f04f 0313 	mov.w	r3, #19
 800231a:	f7fe f8bd 	bl	8000498 <I2Cdev_readBytes>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 81fa 	beq.w	800271a <ERU1_0_IRQHandler+0x4ce>
			{
				// Read the x/y/z adc values
				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 8002326:	783b      	ldrb	r3, [r7, #0]
 8002328:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800232c:	b29a      	uxth	r2, r3
 800232e:	787b      	ldrb	r3, [r7, #1]
 8002330:	4313      	orrs	r3, r2
 8002332:	b29a      	uxth	r2, r3
 8002334:	f640 0384 	movw	r3, #2180	; 0x884
 8002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233c:	801a      	strh	r2, [r3, #0]
				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 800233e:	78bb      	ldrb	r3, [r7, #2]
 8002340:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002344:	b29a      	uxth	r2, r3
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	4313      	orrs	r3, r2
 800234a:	b29a      	uxth	r2, r3
 800234c:	f640 0384 	movw	r3, #2180	; 0x884
 8002350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002354:	805a      	strh	r2, [r3, #2]
				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 8002356:	793b      	ldrb	r3, [r7, #4]
 8002358:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800235c:	b29a      	uxth	r2, r3
 800235e:	797b      	ldrb	r3, [r7, #5]
 8002360:	4313      	orrs	r3, r2
 8002362:	b29a      	uxth	r2, r3
 8002364:	f640 0384 	movw	r3, #2180	; 0x884
 8002368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800236c:	809a      	strh	r2, [r3, #4]

				getAres();
 800236e:	f7ff fdcf 	bl	8001f10 <getAres>

				// Now we'll calculate the accleration value into actual g's
				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 8002372:	f640 0384 	movw	r3, #2180	; 0x884
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	b21b      	sxth	r3, r3
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002386:	f640 038c 	movw	r3, #2188	; 0x88c
 800238a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800238e:	edd3 7a00 	vldr	s15, [r3]
 8002392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002396:	f240 6398 	movw	r3, #1688	; 0x698
 800239a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239e:	edc3 7a00 	vstr	s15, [r3]
				acc[1] = (float)accRaw[1]*aRes;
 80023a2:	f640 0384 	movw	r3, #2180	; 0x884
 80023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023aa:	885b      	ldrh	r3, [r3, #2]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b6:	f640 038c 	movw	r3, #2188	; 0x88c
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	edd3 7a00 	vldr	s15, [r3]
 80023c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c6:	f240 6398 	movw	r3, #1688	; 0x698
 80023ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ce:	edc3 7a01 	vstr	s15, [r3, #4]
				acc[2] = (float)accRaw[2]*aRes;
 80023d2:	f640 0384 	movw	r3, #2180	; 0x884
 80023d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023da:	889b      	ldrh	r3, [r3, #4]
 80023dc:	b21b      	sxth	r3, r3
 80023de:	ee07 3a90 	vmov	s15, r3
 80023e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023e6:	f640 038c 	movw	r3, #2188	; 0x88c
 80023ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023f6:	f240 6398 	movw	r3, #1688	; 0x698
 80023fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fe:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(acc);
 8002402:	f240 6098 	movw	r0, #1688	; 0x698
 8002406:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800240a:	f7fe fa31 	bl	8000870 <transformation>

				// Read the x/y/z adc values
				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 800240e:	79bb      	ldrb	r3, [r7, #6]
 8002410:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002414:	b29a      	uxth	r2, r3
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	4313      	orrs	r3, r2
 800241a:	b29a      	uxth	r2, r3
 800241c:	f640 037c 	movw	r3, #2172	; 0x87c
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	801a      	strh	r2, [r3, #0]
				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 8002426:	7a3b      	ldrb	r3, [r7, #8]
 8002428:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800242c:	b29a      	uxth	r2, r3
 800242e:	7a7b      	ldrb	r3, [r7, #9]
 8002430:	4313      	orrs	r3, r2
 8002432:	b29a      	uxth	r2, r3
 8002434:	f640 037c 	movw	r3, #2172	; 0x87c
 8002438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800243c:	805a      	strh	r2, [r3, #2]
				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 800243e:	7abb      	ldrb	r3, [r7, #10]
 8002440:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002444:	b29a      	uxth	r2, r3
 8002446:	7afb      	ldrb	r3, [r7, #11]
 8002448:	4313      	orrs	r3, r2
 800244a:	b29a      	uxth	r2, r3
 800244c:	f640 037c 	movw	r3, #2172	; 0x87c
 8002450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002454:	809a      	strh	r2, [r3, #4]
				getGres();
 8002456:	f7ff fd1b 	bl	8001e90 <getGres>

				// Calculate the gyro value into actual degrees per rad
				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale being set
 800245a:	f640 037c 	movw	r3, #2172	; 0x87c
 800245e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	b21b      	sxth	r3, r3
 8002466:	ee07 3a90 	vmov	s15, r3
 800246a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246e:	f640 0390 	movw	r3, #2192	; 0x890
 8002472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800247e:	eddf 7aad 	vldr	s15, [pc, #692]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 8002482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002486:	f240 63a4 	movw	r3, #1700	; 0x6a4
 800248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800248e:	edc3 7a00 	vstr	s15, [r3]
				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 8002492:	f640 037c 	movw	r3, #2172	; 0x87c
 8002496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800249a:	885b      	ldrh	r3, [r3, #2]
 800249c:	b21b      	sxth	r3, r3
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024a6:	f640 0390 	movw	r3, #2192	; 0x890
 80024aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ae:	edd3 7a00 	vldr	s15, [r3]
 80024b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b6:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 80024ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024be:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80024c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024c6:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 80024ca:	f640 037c 	movw	r3, #2172	; 0x87c
 80024ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d2:	889b      	ldrh	r3, [r3, #4]
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024de:	f640 0390 	movw	r3, #2192	; 0x890
 80024e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024ee:	eddf 7a91 	vldr	s15, [pc, #580]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 80024f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f6:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80024fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024fe:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(gyro);
 8002502:	f240 60a4 	movw	r0, #1700	; 0x6a4
 8002506:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800250a:	f7fe f9b1 	bl	8000870 <transformation>

				//Magnetometer
				magDRDY = data[12];
 800250e:	7b3b      	ldrb	r3, [r7, #12]
 8002510:	77fb      	strb	r3, [r7, #31]
				if (magDRDY & 0x01)
 8002512:	7ffb      	ldrb	r3, [r7, #31]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 8094 	beq.w	8002646 <ERU1_0_IRQHandler+0x3fa>
				{
					// Read the x/y/z adc values
					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 800251e:	7b7b      	ldrb	r3, [r7, #13]
 8002520:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002524:	b29a      	uxth	r2, r3
 8002526:	7bbb      	ldrb	r3, [r7, #14]
 8002528:	4313      	orrs	r3, r2
 800252a:	b29a      	uxth	r2, r3
 800252c:	f640 0374 	movw	r3, #2164	; 0x874
 8002530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002534:	801a      	strh	r2, [r3, #0]
					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800253c:	b29a      	uxth	r2, r3
 800253e:	7c3b      	ldrb	r3, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	b29a      	uxth	r2, r3
 8002544:	f640 0374 	movw	r3, #2164	; 0x874
 8002548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254c:	805a      	strh	r2, [r3, #2]
					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 800254e:	7c7b      	ldrb	r3, [r7, #17]
 8002550:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002554:	b29a      	uxth	r2, r3
 8002556:	7cbb      	ldrb	r3, [r7, #18]
 8002558:	4313      	orrs	r3, r2
 800255a:	b29a      	uxth	r2, r3
 800255c:	f640 0374 	movw	r3, #2164	; 0x874
 8002560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002564:	809a      	strh	r2, [r3, #4]

					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss full scale
 8002566:	f640 0394 	movw	r3, #2196	; 0x894
 800256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002572:	f2c4 0240 	movt	r2, #16448	; 0x4040
 8002576:	601a      	str	r2, [r3, #0]

					// Calculate the magnetometer values in milliGauss
					// Include factory calibration per data sheet and user environmental corrections
					mag[0] = (float)magRaw[0]*mRes*magCalibration[0];
 8002578:	f640 0374 	movw	r3, #2164	; 0x874
 800257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	b21b      	sxth	r3, r3
 8002584:	ee07 3a90 	vmov	s15, r3
 8002588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800258c:	f640 0394 	movw	r3, #2196	; 0x894
 8002590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002594:	edd3 7a00 	vldr	s15, [r3]
 8002598:	ee27 7a27 	vmul.f32	s14, s14, s15
 800259c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80025a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a4:	edd3 7a00 	vldr	s15, [r3]
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80025b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b4:	edc3 7a00 	vstr	s15, [r3]
					mag[1] = (float)magRaw[1]*mRes*magCalibration[1];
 80025b8:	f640 0374 	movw	r3, #2164	; 0x874
 80025bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c0:	885b      	ldrh	r3, [r3, #2]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	ee07 3a90 	vmov	s15, r3
 80025c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025cc:	f640 0394 	movw	r3, #2196	; 0x894
 80025d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025dc:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80025e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ec:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80025f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f4:	edc3 7a01 	vstr	s15, [r3, #4]
					mag[2] = (float)magRaw[2]*mRes*magCalibration[2];
 80025f8:	f640 0374 	movw	r3, #2164	; 0x874
 80025fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002600:	889b      	ldrh	r3, [r3, #4]
 8002602:	b21b      	sxth	r3, r3
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260c:	f640 0394 	movw	r3, #2196	; 0x894
 8002610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002614:	edd3 7a00 	vldr	s15, [r3]
 8002618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800261c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002624:	edd3 7a02 	vldr	s15, [r3, #8]
 8002628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262c:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002634:	edc3 7a02 	vstr	s15, [r3, #8]
					transformation_mag(mag);
 8002638:	f240 60b0 	movw	r0, #1712	; 0x6b0
 800263c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002640:	f7fe f9aa 	bl	8000998 <transformation_mag>
 8002644:	e002      	b.n	800264c <ERU1_0_IRQHandler+0x400>
				}
				else
					magDRDY = 0x00;
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	77fb      	strb	r3, [r7, #31]

				uint32_t Now = millis();
 800264c:	f7fe f904 	bl	8000858 <millis>
 8002650:	61b8      	str	r0, [r7, #24]
				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last filter update
 8002652:	f240 63e0 	movw	r3, #1760	; 0x6e0
 8002656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	ee07 3a90 	vmov	s15, r3
 8002664:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002668:	eddf 7a33 	vldr	s15, [pc, #204]	; 8002738 <ERU1_0_IRQHandler+0x4ec>
 800266c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002670:	edc7 7a05 	vstr	s15, [r7, #20]
				lastUpdate = Now;
 8002674:	f240 63e0 	movw	r3, #1760	; 0x6e0
 8002678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	601a      	str	r2, [r3, #0]
				// We have to make some allowance for this orientation mismatch in feeding the output to the quaternion filter.
				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the x-axis just like
				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation convention.
				// This is ok by aircraft orientation standards!
				// Pass gyro rate as rad/s
				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);
 8002680:	f240 6398 	movw	r3, #1688	; 0x698
 8002684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	f240 6398 	movw	r3, #1688	; 0x698
 800268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002692:	685c      	ldr	r4, [r3, #4]
 8002694:	f240 6398 	movw	r3, #1688	; 0x698
 8002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80026a0:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a8:	f8d3 e000 	ldr.w	lr, [r3]
 80026ac:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026b4:	685e      	ldr	r6, [r3, #4]
 80026b6:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026be:	689d      	ldr	r5, [r3, #8]
 80026c0:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d2:	6859      	ldr	r1, [r3, #4]
 80026d4:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f8cd c000 	str.w	ip, [sp]
 80026e2:	f8cd e004 	str.w	lr, [sp, #4]
 80026e6:	9602      	str	r6, [sp, #8]
 80026e8:	9503      	str	r5, [sp, #12]
 80026ea:	9004      	str	r0, [sp, #16]
 80026ec:	9105      	str	r1, [sp, #20]
 80026ee:	9306      	str	r3, [sp, #24]
 80026f0:	f240 0000 	movw	r0, #0
 80026f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80026f8:	6979      	ldr	r1, [r7, #20]
 80026fa:	4623      	mov	r3, r4
 80026fc:	f000 f81e 	bl	800273c <MadgwickQuaternionUpdate>
				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);

#endif
				counterSensor++;
 8002700:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	f103 0301 	add.w	r3, r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8002714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002718:	801a      	strh	r2, [r3, #0]
			}
		}
		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 800271a:	f24c 4330 	movw	r3, #50224	; 0xc430
 800271e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8002722:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002726:	f01d fca9 	bl	802007c <ERU001_ClearFlag>
	}
}
 800272a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 800272e:	46bd      	mov	sp, r7
 8002730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002732:	bf00      	nop
 8002734:	3c8efa35 	.word	0x3c8efa35
 8002738:	447a0000 	.word	0x447a0000

0800273c <MadgwickQuaternionUpdate>:
// which fuses acceleration, rotation rate, and magnetic moments to produce a quaternion-based estimate of absolute
// device orientation -- which can be converted to yaw, pitch, and roll. Useful for stabilizing quadcopters, etc.
// The performance of the orientation filter is at least as good as conventional Kalman-based filtering algorithms
// but is much less computationally intensive---it can be performed on a 3.3 V Pro Mini operating at 8 MHz!
void MadgwickQuaternionUpdate(float* q, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b0ac      	sub	sp, #176	; 0xb0
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float norm;
	float hx, hy, _2bx, _2bz;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	float beta = sqrt(3.0f / 4.0f) * GYROMEASERROR;
 800276a:	f24c 730e 	movw	r3, #50958	; 0xc70e
 800276e:	f6c3 731a 	movt	r3, #16154	; 0x3f1a
 8002772:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float _2q1my;
	float _2q1mz;
	float _2q2mx;
	float _4bx;
	float _4bz;
	float _2q1 = 2.0f * q1;
 8002776:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800277a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800277e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float _2q2 = 2.0f * q2;
 8002782:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002786:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800278a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float _2q3 = 2.0f * q3;
 800278e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002792:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002796:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float _2q4 = 2.0f * q4;
 800279a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800279e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027a2:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	float _2q1q3 = 2.0f * q1 * q3;
 80027a6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027aa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027ae:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	float _2q3q4 = 2.0f * q3 * q4;
 80027ba:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027be:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027c2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	float q1q1 = q1 * q1;
 80027ce:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027d2:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027da:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float q1q2 = q1 * q2;
 80027de:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027e2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80027e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q3 = q1 * q3;
 80027ee:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027f2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027fa:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q4 = q1 * q4;
 80027fe:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002802:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q2q2 = q2 * q2;
 800280e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002812:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q3 = q2 * q3;
 800281e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002822:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q4 = q2 * q4;
 800282e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002832:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q3q3 = q3 * q3;
 800283e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002842:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284a:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q4 = q3 * q4;
 800284e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002852:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q4q4 = q4 * q4;
 800285e:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002862:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 800286e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002872:	edd7 7a01 	vldr	s15, [r7, #4]
 8002876:	ee27 7a27 	vmul.f32	s14, s14, s15
 800287a:	edd7 6a00 	vldr	s13, [r7]
 800287e:	edd7 7a00 	vldr	s15, [r7]
 8002882:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002886:	ee37 7a27 	vadd.f32	s14, s14, s15
 800288a:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800288e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800289a:	ee17 0a90 	vmov	r0, s15
 800289e:	f022 ff4b 	bl	8025738 <__aeabi_f2d>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f021 f89b 	bl	80239e4 <sqrt>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4610      	mov	r0, r2
 80028b4:	4619      	mov	r1, r3
 80028b6:	f023 fa75 	bl	8025da4 <__aeabi_d2f>
 80028ba:	4603      	mov	r3, r0
 80028bc:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 80028be:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ca:	f000 85fc 	beq.w	80034c6 <MadgwickQuaternionUpdate+0xd8a>
	norm = 0.1f/norm;
 80028ce:	ed9f 7af4 	vldr	s14, [pc, #976]	; 8002ca0 <MadgwickQuaternionUpdate+0x564>
 80028d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028d6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80028da:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	ax *= norm;
 80028de:	ed97 7a01 	vldr	s14, [r7, #4]
 80028e2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ea:	edc7 7a01 	vstr	s15, [r7, #4]
	ay *= norm;
 80028ee:	ed97 7a00 	vldr	s14, [r7]
 80028f2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fa:	edc7 7a00 	vstr	s15, [r7]
	az *= norm;
 80028fe:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002902:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 800290e:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002912:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002916:	ee27 7a27 	vmul.f32	s14, s14, s15
 800291a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 800291e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002926:	ee37 7a27 	vadd.f32	s14, s14, s15
 800292a:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800292e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800293a:	ee17 0a90 	vmov	r0, s15
 800293e:	f022 fefb 	bl	8025738 <__aeabi_f2d>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	f021 f84b 	bl	80239e4 <sqrt>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	f023 fa25 	bl	8025da4 <__aeabi_d2f>
 800295a:	4603      	mov	r3, r0
 800295c:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 800295e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002962:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	f000 85ae 	beq.w	80034ca <MadgwickQuaternionUpdate+0xd8e>
	norm = 0.001f/norm;
 800296e:	ed9f 7acd 	vldr	s14, [pc, #820]	; 8002ca4 <MadgwickQuaternionUpdate+0x568>
 8002972:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002976:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800297a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	mx *= norm;
 800297e:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002982:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298a:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
	my *= norm;
 800298e:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8002992:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
	mz *= norm;
 800299e:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 80029a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0

	// Reference direction of Earth's magnetic field
	_2q1mx = 2.0f * q1 * mx;
 80029ae:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029b6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80029ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029be:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	_2q1my = 2.0f * q1 * my;
 80029c2:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029ca:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80029ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_2q1mz = 2.0f * q1 * mz;
 80029d6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029de:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_2q2mx = 2.0f * q2 * mx;
 80029ea:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80029ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029f2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80029f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 80029fe:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002a02:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002a06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a0a:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002a0e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a1a:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002a1e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a2a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a2e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002a32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a3a:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002a3e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002a42:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a46:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a52:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002a56:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002a5a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a5e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a6a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a6e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a7a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a7e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a8a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 8002a8e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002a92:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a9a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002a9e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aaa:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002aae:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002aba:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002abe:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002ac2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aca:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002ace:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ad2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ad6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ada:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002ade:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ae2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ae6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aea:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 8002aee:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002af2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002af6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002afe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b02:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002b06:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b12:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	_2bx = sqrt(hx * hx + hy * hy);
 8002b16:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002b1a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b22:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002b26:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b32:	ee17 0a90 	vmov	r0, s15
 8002b36:	f022 fdff 	bl	8025738 <__aeabi_f2d>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	4610      	mov	r0, r2
 8002b40:	4619      	mov	r1, r3
 8002b42:	f020 ff4f 	bl	80239e4 <sqrt>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f023 f929 	bl	8025da4 <__aeabi_d2f>
 8002b52:	4603      	mov	r3, r0
 8002b54:	63fb      	str	r3, [r7, #60]	; 0x3c
	_2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 8002b56:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002b5a:	eeb1 7a67 	vneg.f32	s14, s15
 8002b5e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b66:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002b6a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b76:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002b7a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b86:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002b8a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b96:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002b9a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ba2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ba6:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 8002baa:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002bae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bb2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bbe:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002bc2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bce:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002bd2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002bd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bde:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	_4bx = 2.0f * _2bx;
 8002be2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002be6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bea:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	_4bz = 2.0f * _2bz;
 8002bee:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002bf2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bf6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	// Gradient decent algorithm corrective step
	s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002bfa:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002bfe:	eeb1 7a67 	vneg.f32	s14, s15
 8002c02:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c06:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c0a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002c0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c12:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c1e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002c22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c26:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002c2a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c2e:	edd7 7a00 	vldr	s15, [r7]
 8002c32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c36:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c42:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002c46:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002c4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c4e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002c52:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002c56:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002c5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c62:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c66:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c6a:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002c6e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002c72:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c76:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002c7a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c7e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c82:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002c86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c92:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c96:	eef1 6a67 	vneg.f32	s13, s15
 8002c9a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c9e:	e003      	b.n	8002ca8 <MadgwickQuaternionUpdate+0x56c>
 8002ca0:	3dcccccd 	.word	0x3dcccccd
 8002ca4:	3a83126f 	.word	0x3a83126f
 8002ca8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cac:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002cb0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002cb4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002cb8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cbc:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002cc0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002cc4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ccc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cd0:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002cd4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002cd8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002cdc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ce0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ce4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ce8:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002cec:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf8:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002cfc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002d00:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d04:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002d08:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002d0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d10:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d14:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d18:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002d1c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002d20:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d24:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002d28:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d2c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d30:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d34:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d38:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002d3c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002d4c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002d50:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d54:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002d58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d64:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002d70:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d74:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002d78:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d7c:	edd7 7a00 	vldr	s15, [r7]
 8002d80:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d84:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002d88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d90:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002d94:	eef1 7a00 	vmov.f32	s15, #16
 8002d98:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d9c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002da0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002da4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002da8:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002dac:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002db0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002db4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002db8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002dbc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dc8:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002dcc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002dd0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dd4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002dd8:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ddc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002de0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002de4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002de8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002dec:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002df0:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002df4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002df8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dfc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e00:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e04:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e08:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002e0c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e18:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002e1c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002e20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e24:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002e28:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002e2c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e34:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002e38:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002e3c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e40:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e48:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002e4c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002e50:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002e54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e58:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e5c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e60:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002e64:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e70:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002e74:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002e78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e7c:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002e80:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002e84:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e8c:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002e90:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002e94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e98:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e9c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ea0:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002ea4:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ea8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002eac:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002eb0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002eb4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eb8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ebc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ec0:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002ec4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002ed4:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002ed8:	eeb1 7a67 	vneg.f32	s14, s15
 8002edc:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002ee0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ee4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002ee8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002eec:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ef0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002efc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002f00:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002f04:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f08:	edd7 7a00 	vldr	s15, [r7]
 8002f0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f10:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002f20:	eef1 7a00 	vmov.f32	s15, #16
 8002f24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f28:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002f2c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f30:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002f34:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f38:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002f3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f40:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f44:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002f48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f54:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f58:	eef1 6a67 	vneg.f32	s13, s15
 8002f5c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002f60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f64:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002f68:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002f6c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f74:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002f78:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002f7c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f80:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002f84:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f88:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002f8c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f90:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002f94:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002f98:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f9c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fa0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002fa4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002fa8:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002fac:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002fb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb8:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002fbc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002fc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fc4:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002fc8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002fcc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002fd0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fd4:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002fd8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002fdc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002fe0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002fe4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002fe8:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002fec:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002ff0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002ff4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ff8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ffc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003000:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8003004:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800300c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003010:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003014:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003018:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800301c:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8003020:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003024:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003028:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800302c:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8003030:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003034:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003038:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800303c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003040:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8003044:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003048:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800304c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8003050:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003054:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003058:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800305c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003060:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8003064:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800306c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003070:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8003074:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003078:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800307c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8003080:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003084:	edd7 7a01 	vldr	s15, [r7, #4]
 8003088:	ee37 7a67 	vsub.f32	s14, s14, s15
 800308c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003090:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003094:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8003098:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800309c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80030a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030a4:	edd7 7a00 	vldr	s15, [r7]
 80030a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80030ac:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80030b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80030bc:	eef1 6a67 	vneg.f32	s13, s15
 80030c0:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80030c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80030c8:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 80030cc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80030d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80030d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030d8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80030dc:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80030e0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80030e4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80030e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80030ec:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030f0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80030f4:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 80030f8:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80030fc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003100:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003104:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003108:	ee36 6a27 	vadd.f32	s12, s12, s15
 800310c:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8003110:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800311c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003120:	eef1 6a67 	vneg.f32	s13, s15
 8003124:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003128:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800312c:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8003130:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003134:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003138:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800313c:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8003140:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003144:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003148:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800314c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003150:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8003154:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003158:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800315c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003160:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003164:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003168:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800316c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003174:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003178:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800317c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003180:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003184:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8003188:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800318c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003190:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003194:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003198:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 800319c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80031a0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80031a4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80031a8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80031ac:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80031b0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80031b4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80031b8:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80031bc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80031c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c8:	edc7 7a08 	vstr	s15, [r7, #32]
	norm = sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 80031cc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80031d0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80031d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80031dc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80031e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031e8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80031ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80031f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f8:	edd7 6a08 	vldr	s13, [r7, #32]
 80031fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003208:	ee17 0a90 	vmov	r0, s15
 800320c:	f022 fa94 	bl	8025738 <__aeabi_f2d>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	4610      	mov	r0, r2
 8003216:	4619      	mov	r1, r3
 8003218:	f020 fbe4 	bl	80239e4 <sqrt>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4610      	mov	r0, r2
 8003222:	4619      	mov	r1, r3
 8003224:	f022 fdbe 	bl	8025da4 <__aeabi_d2f>
 8003228:	4603      	mov	r3, r0
 800322a:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 800322c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003230:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003234:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003238:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	s1 *= norm;
 800323c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003240:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003248:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 *= norm;
 800324c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003250:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003258:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 *= norm;
 800325c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003260:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003268:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 *= norm;
 800326c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003270:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003278:	edc7 7a08 	vstr	s15, [r7, #32]

	// Compute rate of change of quaternion
	qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 800327c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003280:	eeb1 7a67 	vneg.f32	s14, s15
 8003284:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003288:	ee27 7a27 	vmul.f32	s14, s14, s15
 800328c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003290:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800329c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80032a0:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80032a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ac:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80032b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032b4:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 80032b8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80032bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c4:	edc7 7a07 	vstr	s15, [r7, #28]
	qDot2 = 0.5f * ( q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 80032c8:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80032cc:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80032d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d4:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 80032d8:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80032dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e4:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80032e8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80032ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032f4:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80032f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032fc:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003300:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003308:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330c:	edc7 7a06 	vstr	s15, [r7, #24]
	qDot3 = 0.5f * ( q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 8003310:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003314:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331c:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003320:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003328:	ee37 7a67 	vsub.f32	s14, s14, s15
 800332c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8003330:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003334:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003338:	ee37 7a27 	vadd.f32	s14, s14, s15
 800333c:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003344:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003348:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800334c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003354:	edc7 7a05 	vstr	s15, [r7, #20]
	qDot4 = 0.5f * ( q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 8003358:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800335c:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003360:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003364:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003368:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800336c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003374:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003378:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 800337c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003380:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003384:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800338c:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003390:	edd7 7a08 	vldr	s15, [r7, #32]
 8003394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800339c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Integrate to yield quaternion
	q1 += qDot1 * deltat;
 80033a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80033a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80033b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033b4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	q2 += qDot2 * deltat;
 80033b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80033bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c4:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80033c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033cc:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	q3 += qDot3 * deltat;
 80033d0:	ed97 7a05 	vldr	s14, [r7, #20]
 80033d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033dc:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80033e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e4:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	q4 += qDot4 * deltat;
 80033e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80033ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80033f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f4:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80033f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033fc:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8003400:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003404:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800340c:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003410:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003418:	ee37 7a27 	vadd.f32	s14, s14, s15
 800341c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003420:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800342c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8003430:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800343c:	ee17 0a90 	vmov	r0, s15
 8003440:	f022 f97a 	bl	8025738 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4610      	mov	r0, r2
 800344a:	4619      	mov	r1, r3
 800344c:	f020 faca 	bl	80239e4 <sqrt>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4610      	mov	r0, r2
 8003456:	4619      	mov	r1, r3
 8003458:	f022 fca4 	bl	8025da4 <__aeabi_d2f>
 800345c:	4603      	mov	r3, r0
 800345e:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 8003460:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003464:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003468:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800346c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	q[0] = q1 * norm;
 8003470:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003474:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f103 0304 	add.w	r3, r3, #4
 8003488:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800348c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003494:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f103 0308 	add.w	r3, r3, #8
 800349e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80034a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80034a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034aa:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f103 030c 	add.w	r3, r3, #12
 80034b4:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80034b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80034bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c0:	edc3 7a00 	vstr	s15, [r3]
 80034c4:	e002      	b.n	80034cc <MadgwickQuaternionUpdate+0xd90>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 80034c6:	bf00      	nop
 80034c8:	e000      	b.n	80034cc <MadgwickQuaternionUpdate+0xd90>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 80034ca:	bf00      	nop
	norm = 1.0f/norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 80034cc:	f107 07b0 	add.w	r7, r7, #176	; 0xb0
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <KALMAN_getAngle>:

#include "kalman.h"

// The angle should be in degrees and the rate should be in degrees per second and the delta time in seconds
float KALMAN_getAngle(KALMAN_t *handle, float newAngle, float newRate, float dt)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b08b      	sub	sp, #44	; 0x2c
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
	// See my blog post for more information: http://blog.tkjelectronics.dk/2012/09/a-practical-approach-to-kalman-filter-and-how-to-implement-it

	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	handle->rate = newRate - handle->bias;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80034e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80034ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	edc3 7a05 	vstr	s15, [r3, #20]
	handle->angle += dt * handle->rate;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	ed93 7a03 	vldr	s14, [r3, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	edd3 6a05 	vldr	s13, [r3, #20]
 8003502:	edd7 7a00 	vldr	s15, [r7]
 8003506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	edc3 7a03 	vstr	s15, [r3, #12]

	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	handle->P[0][0] += dt * (dt*handle->P[1][1] - handle->P[0][1] - handle->P[1][0] + handle->Q_angle);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	ed93 7a06 	vldr	s14, [r3, #24]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003520:	edd7 7a00 	vldr	s15, [r7]
 8003524:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	edd3 7a07 	vldr	s15, [r3, #28]
 800352e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	edd3 7a08 	vldr	s15, [r3, #32]
 8003538:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	edd3 7a00 	vldr	s15, [r3]
 8003542:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003546:	edd7 7a00 	vldr	s15, [r7]
 800354a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= dt * handle->P[1][1];
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	ed93 7a07 	vldr	s14, [r3, #28]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003564:	edd7 7a00 	vldr	s15, [r7]
 8003568:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800356c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= dt * handle->P[1][1];
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	ed93 7a08 	vldr	s14, [r3, #32]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003582:	edd7 7a00 	vldr	s15, [r7]
 8003586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] += handle->Q_bias * dt;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	edd3 6a01 	vldr	s13, [r3, #4]
 80035a0:	edd7 7a00 	vldr	s15, [r7]
 80035a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	float S = handle->P[0][0] + handle->R_measure; // Estimate error
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80035be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035c2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	/* Step 5 */
	float K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = handle->P[0][0] / S;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80035cc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80035d0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80035d4:	edc7 7a04 	vstr	s15, [r7, #16]
	K[1] = handle->P[1][0] / S;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	ed93 7a08 	vldr	s14, [r3, #32]
 80035de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80035e2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80035e6:	edc7 7a05 	vstr	s15, [r7, #20]

	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	float y = newAngle - handle->angle; // Angle difference
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80035f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80035f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035f8:	edc7 7a08 	vstr	s15, [r7, #32]
	/* Step 6 */
	handle->angle += K[0] * y;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	ed93 7a03 	vldr	s14, [r3, #12]
 8003602:	edd7 6a04 	vldr	s13, [r7, #16]
 8003606:	edd7 7a08 	vldr	s15, [r7, #32]
 800360a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800360e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	edc3 7a03 	vstr	s15, [r3, #12]
	handle->bias += K[1] * y;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	ed93 7a04 	vldr	s14, [r3, #16]
 800361e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003622:	edd7 7a08 	vldr	s15, [r7, #32]
 8003626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	edc3 7a04 	vstr	s15, [r3, #16]

	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	float P00_temp = handle->P[0][0];
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	61fb      	str	r3, [r7, #28]
	float P01_temp = handle->P[0][1];
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	61bb      	str	r3, [r7, #24]

	handle->P[0][0] -= K[0] * P00_temp;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	ed93 7a06 	vldr	s14, [r3, #24]
 8003646:	edd7 6a04 	vldr	s13, [r7, #16]
 800364a:	edd7 7a07 	vldr	s15, [r7, #28]
 800364e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= K[0] * P01_temp;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003662:	edd7 6a04 	vldr	s13, [r7, #16]
 8003666:	edd7 7a06 	vldr	s15, [r7, #24]
 800366a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800366e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= K[1] * P00_temp;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	ed93 7a08 	vldr	s14, [r3, #32]
 800367e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003682:	edd7 7a07 	vldr	s15, [r7, #28]
 8003686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800368a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] -= K[1] * P01_temp;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800369a:	edd7 6a05 	vldr	s13, [r7, #20]
 800369e:	edd7 7a06 	vldr	s15, [r7, #24]
 80036a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return handle->angle;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68db      	ldr	r3, [r3, #12]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr

080036c0 <KALMAN_Init>:

void KALMAN_Init(KALMAN_t *handle, float Q_angle, float Q_bias, float R_measure)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
    /* We will set the variables like so, these can also be tuned by the user */
	handle->Q_angle = Q_angle;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	601a      	str	r2, [r3, #0]
	handle->Q_bias = Q_bias;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	605a      	str	r2, [r3, #4]
	handle->R_measure = R_measure;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	609a      	str	r2, [r3, #8]

	handle->angle = 0.0f; // Reset the angle
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	60da      	str	r2, [r3, #12]
	handle->bias = 0.0f; // Reset bias
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f04f 0200 	mov.w	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]

	handle->P[0][0] = 0.0f; // Since we assume that the bias is 0 and we know the starting angle (use setAngle), the error covariance matrix is set like so - see: http://en.wikipedia.org/wiki/Kalman_filter#Example_application.2C_technical
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	619a      	str	r2, [r3, #24]
	handle->P[0][1] = 0.0f;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	61da      	str	r2, [r3, #28]
	handle->P[1][0] = 0.0f;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	621a      	str	r2, [r3, #32]
	handle->P[1][1] = 0.0f;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003710:	f107 0714 	add.w	r7, r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop

0800371c <KALMAN_setAngle>:

void KALMAN_setAngle(KALMAN_t *handle, float newAngle) { handle->angle = newAngle; } // Used to set angle, this should be set as the starting angle
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	60da      	str	r2, [r3, #12]
 800372c:	f107 070c 	add.w	r7, r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop

08003738 <KALMAN_getRate>:
float KALMAN_getRate(KALMAN_t *handle) { return handle->rate; } // Return the unbiased rate
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	4618      	mov	r0, r3
 8003746:	f107 070c 	add.w	r7, r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <KALMAN_setQangle>:

/* These are used to tune the Kalman filter */
void KALMAN_setQangle(KALMAN_t *handle, float newQ_angle) { handle->Q_angle = newQ_angle; }
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f107 070c 	add.w	r7, r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop

0800376c <KALMAN_setQbias>:
void KALMAN_setQbias(KALMAN_t *handle, float newQ_bias) { handle->Q_bias = newQ_bias; }
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	f107 070c 	add.w	r7, r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop

08003788 <KALMAN_setRmeasure>:
void KALMAN_setRmeasure(KALMAN_t *handle, float newR_measure) { handle->R_measure = newR_measure; }
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	f107 070c 	add.w	r7, r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	bc80      	pop	{r7}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop

080037a4 <KALMAN_getQangle>:

float KALMAN_getQangle(KALMAN_t *handle) { return handle->Q_angle; }
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f107 070c 	add.w	r7, r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <KALMAN_getQbias>:
float KALMAN_getQbias(KALMAN_t *handle) { return handle->Q_bias; }
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f107 070c 	add.w	r7, r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <KALMAN_getRmeasure>:
float KALMAN_getRmeasure(KALMAN_t *handle) { return handle->R_measure; }
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f107 070c 	add.w	r7, r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr

080037ec <ERU1_3_IRQHandler>:
// compensation scale factors (data sheet page 15, table 9)
uint32_t kP = 0;
uint32_t kT = 0;

void DPS_EXT_INT_ISR(void)
{
 80037ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f0:	b09a      	sub	sp, #104	; 0x68
 80037f2:	af0c      	add	r7, sp, #48	; 0x30
	updateValues(&pressure, &temperature);
 80037f4:	f240 708c 	movw	r0, #1932	; 0x78c
 80037f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80037fc:	f240 7190 	movw	r1, #1936	; 0x790
 8003800:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003804:	f000 f936 	bl	8003a74 <updateValues>
    I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x0A);
 8003808:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800380c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003810:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003814:	f04f 020a 	mov.w	r2, #10
 8003818:	f7fc ff86 	bl	8000728 <I2Cdev_readByte>
    PressureFIR = FIR_FILTER(PressureFIR, pressure);
 800381c:	f240 738c 	movw	r3, #1932	; 0x78c
 8003820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f640 1898 	movw	r8, #2456	; 0x998
 800382a:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800382e:	46be      	mov	lr, r7
 8003830:	f640 1698 	movw	r6, #2456	; 0x998
 8003834:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8003838:	930b      	str	r3, [sp, #44]	; 0x2c
 800383a:	466c      	mov	r4, sp
 800383c:	f106 050c 	add.w	r5, r6, #12
 8003840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003848:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800384c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003850:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003854:	4670      	mov	r0, lr
 8003856:	f7fd f97b 	bl	8000b50 <FIR_FILTER>
 800385a:	4644      	mov	r4, r8
 800385c:	463d      	mov	r5, r7
 800385e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003862:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003864:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800386a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800386e:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8003872:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8003876:	46bd      	mov	sp, r7
 8003878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800387c <setupDPS310>:

SensorError setupDPS310()
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
//					0x01	No Interrupts, FIFO disabled, 3-Wire Interface
//					0x11	Temperature Interrupt, FIFO disabled, 3-Wire Interface
//					0x21	Pressure Interrupt, FIFO disabled, 3-Wire Interface
//
//------------------------------configure sensor start------------------------------
	uint8_t P_config = PM_RATE_16 | PM_PRC_32;	// values/sec | oversampling rate
 8003882:	f04f 0345 	mov.w	r3, #69	; 0x45
 8003886:	73bb      	strb	r3, [r7, #14]
	uint8_t T_config = TMP_RATE_16 | TMP_PRC_4;	// values/sec | oversampling rate
 8003888:	f04f 0342 	mov.w	r3, #66	; 0x42
 800388c:	737b      	strb	r3, [r7, #13]
	int8_t	MEAS_config = 0x07;					// continuous pressure measurement
 800388e:	f04f 0307 	mov.w	r3, #7
 8003892:	733b      	strb	r3, [r7, #12]
	uint8_t CFG_config = 0x21;					// Pressure Interrupt, FIFO disabled, 3-Wire-SPI/I2C
 8003894:	f04f 0321 	mov.w	r3, #33	; 0x21
 8003898:	72fb      	strb	r3, [r7, #11]
//-------------------------------configure sensor end-------------------------------

	int t = SYSTM001_GetTime();				// wait 12ms for sensor to be ready
 800389a:	f017 fbc3 	bl	801b024 <SYSTM001_GetTime>
 800389e:	4603      	mov	r3, r0
 80038a0:	607b      	str	r3, [r7, #4]
	while (SYSTM001_GetTime() - t < 12);
 80038a2:	bf00      	nop
 80038a4:	f017 fbbe 	bl	801b024 <SYSTM001_GetTime>
 80038a8:	4602      	mov	r2, r0
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b0b      	cmp	r3, #11
 80038b0:	d9f8      	bls.n	80038a4 <setupDPS310+0x28>
	SensorError result = I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,RESET_REGISTER,SOFT_RESET);	// Software Reset
 80038b2:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80038b6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80038ba:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80038be:	f04f 020c 	mov.w	r2, #12
 80038c2:	f04f 0309 	mov.w	r3, #9
 80038c6:	f7fc fdcd 	bl	8000464 <I2Cdev_writeByte>
 80038ca:	4603      	mov	r3, r0
 80038cc:	73fb      	strb	r3, [r7, #15]
	t = SYSTM001_GetTime();					// wait 40ms for coefficients to be ready
 80038ce:	f017 fba9 	bl	801b024 <SYSTM001_GetTime>
 80038d2:	4603      	mov	r3, r0
 80038d4:	607b      	str	r3, [r7, #4]
	while (SYSTM001_GetTime() - t < 40);
 80038d6:	bf00      	nop
 80038d8:	f017 fba4 	bl	801b024 <SYSTM001_GetTime>
 80038dc:	4602      	mov	r2, r0
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b27      	cmp	r3, #39	; 0x27
 80038e4:	d9f8      	bls.n	80038d8 <setupDPS310+0x5c>

	result = setRegister(DPS310_Address,PRS_CFG,P_config);
 80038e6:	7bbb      	ldrb	r3, [r7, #14]
 80038e8:	f04f 00ee 	mov.w	r0, #238	; 0xee
 80038ec:	f04f 0106 	mov.w	r1, #6
 80038f0:	461a      	mov	r2, r3
 80038f2:	f000 ff41 	bl	8004778 <setRegister>
 80038f6:	4603      	mov	r3, r0
 80038f8:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <setupDPS310+0x88>
 8003900:	7bfb      	ldrb	r3, [r7, #15]
 8003902:	e0b1      	b.n	8003a68 <setupDPS310+0x1ec>

	// check which temperature sensor is used (bit7 == 0 => ASIC, bit7 == 1 => MEMS)
	uint8_t x28 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,COEF_SRC)>>7;
 8003904:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003908:	f6c0 0002 	movt	r0, #2050	; 0x802
 800390c:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003910:	f04f 0228 	mov.w	r2, #40	; 0x28
 8003914:	f7fc ff08 	bl	8000728 <I2Cdev_readByte>
 8003918:	4603      	mov	r3, r0
 800391a:	ea4f 13e3 	mov.w	r3, r3, asr #7
 800391e:	b29b      	uxth	r3, r3
 8003920:	70fb      	strb	r3, [r7, #3]
	if (x28 == 1)	result = setRegister(DPS310_Address,TMP_CFG,1<<7 | T_config);								// use external sensor (MEMS)
 8003922:	78fb      	ldrb	r3, [r7, #3]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d10d      	bne.n	8003944 <setupDPS310+0xc8>
 8003928:	7b7b      	ldrb	r3, [r7, #13]
 800392a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003934:	f04f 0107 	mov.w	r1, #7
 8003938:	461a      	mov	r2, r3
 800393a:	f000 ff1d 	bl	8004778 <setRegister>
 800393e:	4603      	mov	r3, r0
 8003940:	73fb      	strb	r3, [r7, #15]
 8003942:	e009      	b.n	8003958 <setupDPS310+0xdc>
	else			result = setRegister(DPS310_Address,TMP_CFG,T_config);										// use internal sensor (ASIC)
 8003944:	7b7b      	ldrb	r3, [r7, #13]
 8003946:	f04f 00ee 	mov.w	r0, #238	; 0xee
 800394a:	f04f 0107 	mov.w	r1, #7
 800394e:	461a      	mov	r2, r3
 8003950:	f000 ff12 	bl	8004778 <setRegister>
 8003954:	4603      	mov	r3, r0
 8003956:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <setupDPS310+0xe6>
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	e082      	b.n	8003a68 <setupDPS310+0x1ec>

	result = setRegister(DPS310_Address,MEAS_CFG,0xc0 | MEAS_config);
 8003962:	7b3b      	ldrb	r3, [r7, #12]
 8003964:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8003968:	b2db      	uxtb	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003970:	f04f 0108 	mov.w	r1, #8
 8003974:	461a      	mov	r2, r3
 8003976:	f000 feff 	bl	8004778 <setRegister>
 800397a:	4603      	mov	r3, r0
 800397c:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 800397e:	7bfb      	ldrb	r3, [r7, #15]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <setupDPS310+0x10c>
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	e06f      	b.n	8003a68 <setupDPS310+0x1ec>

	// check if P-Shift and/or T-Shift is necessary (PM_PRC > 8 P-shift necessary; TMP_PRC > 8 -> T-shift necessary)
	uint8_t x06 = P_config<<4;
 8003988:	7bbb      	ldrb	r3, [r7, #14]
 800398a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800398e:	70bb      	strb	r3, [r7, #2]
	uint8_t x07 = T_config<<4;
 8003990:	7b7b      	ldrb	r3, [r7, #13]
 8003992:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003996:	707b      	strb	r3, [r7, #1]
	if (x06>>4 > 3 && x07>>4 > 3)			result = setRegister(DPS310_Address,CFG_REG,3<<2 | CFG_config);		// P-Shift and T-Shift
 8003998:	78bb      	ldrb	r3, [r7, #2]
 800399a:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d913      	bls.n	80039cc <setupDPS310+0x150>
 80039a4:	787b      	ldrb	r3, [r7, #1]
 80039a6:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d90d      	bls.n	80039cc <setupDPS310+0x150>
 80039b0:	7afb      	ldrb	r3, [r7, #11]
 80039b2:	f043 030c 	orr.w	r3, r3, #12
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f04f 00ee 	mov.w	r0, #238	; 0xee
 80039bc:	f04f 0109 	mov.w	r1, #9
 80039c0:	461a      	mov	r2, r3
 80039c2:	f000 fed9 	bl	8004778 <setRegister>
 80039c6:	4603      	mov	r3, r0
 80039c8:	73fb      	strb	r3, [r7, #15]
 80039ca:	e03d      	b.n	8003a48 <setupDPS310+0x1cc>
	else if (x06>>4 <= 3 && x07>>4 > 3)		result = setRegister(DPS310_Address,CFG_REG,2<<2 | CFG_config);		// T-Shift
 80039cc:	78bb      	ldrb	r3, [r7, #2]
 80039ce:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d813      	bhi.n	8003a00 <setupDPS310+0x184>
 80039d8:	787b      	ldrb	r3, [r7, #1]
 80039da:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d90d      	bls.n	8003a00 <setupDPS310+0x184>
 80039e4:	7afb      	ldrb	r3, [r7, #11]
 80039e6:	f043 0308 	orr.w	r3, r3, #8
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f04f 00ee 	mov.w	r0, #238	; 0xee
 80039f0:	f04f 0109 	mov.w	r1, #9
 80039f4:	461a      	mov	r2, r3
 80039f6:	f000 febf 	bl	8004778 <setRegister>
 80039fa:	4603      	mov	r3, r0
 80039fc:	73fb      	strb	r3, [r7, #15]
 80039fe:	e023      	b.n	8003a48 <setupDPS310+0x1cc>
	else if (x06>>4 > 3 && x07>>4 <= 3)		result = setRegister(DPS310_Address,CFG_REG,1<<2 | CFG_config);		// P-Shift
 8003a00:	78bb      	ldrb	r3, [r7, #2]
 8003a02:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b03      	cmp	r3, #3
 8003a0a:	d913      	bls.n	8003a34 <setupDPS310+0x1b8>
 8003a0c:	787b      	ldrb	r3, [r7, #1]
 8003a0e:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d80d      	bhi.n	8003a34 <setupDPS310+0x1b8>
 8003a18:	7afb      	ldrb	r3, [r7, #11]
 8003a1a:	f043 0304 	orr.w	r3, r3, #4
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a24:	f04f 0109 	mov.w	r1, #9
 8003a28:	461a      	mov	r2, r3
 8003a2a:	f000 fea5 	bl	8004778 <setRegister>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	73fb      	strb	r3, [r7, #15]
 8003a32:	e009      	b.n	8003a48 <setupDPS310+0x1cc>
	else									result = setRegister(DPS310_Address,CFG_REG,CFG_config);			// no P-Shift or T-Shift
 8003a34:	7afb      	ldrb	r3, [r7, #11]
 8003a36:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a3a:	f04f 0109 	mov.w	r1, #9
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f000 fe9a 	bl	8004778 <setRegister>
 8003a44:	4603      	mov	r3, r0
 8003a46:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <setupDPS310+0x1d6>
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	e00a      	b.n	8003a68 <setupDPS310+0x1ec>

	I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,INT_STS);
 8003a52:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003a56:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003a5a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003a5e:	f04f 020a 	mov.w	r2, #10
 8003a62:	f7fc fe61 	bl	8000728 <I2Cdev_readByte>
	return result;
 8003a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f107 0710 	add.w	r7, r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop

08003a74 <updateValues>:

void updateValues(float *Pcomp,float *Tcomp)
{
 8003a74:	b5b0      	push	{r4, r5, r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
	uint8_t x08 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x08);
 8003a7e:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003a82:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003a86:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003a8a:	f04f 0208 	mov.w	r2, #8
 8003a8e:	f7fc fe4b 	bl	8000728 <I2Cdev_readByte>
 8003a92:	4603      	mov	r3, r0
 8003a94:	73fb      	strb	r3, [r7, #15]
	if (x08>>4 == 15)						// read pressure register only if values are ready (==13 if pressure measurement; ==15 if pressure & temperature measurement
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	f040 8168 	bne.w	8003d74 <updateValues+0x300>
	{
		// generate Praw
		Praw = getPressure();				// 24bit twos complement value out of reg 0-2
 8003aa4:	f000 fdfc 	bl	80046a0 <getPressure>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ab2:	601a      	str	r2, [r3, #0]
		if (Praw > (pow(2, 23) - 1))		// convert to signed int
 8003ab4:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f021 fe28 	bl	8025714 <__aeabi_i2d>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4610      	mov	r0, r2
 8003aca:	4619      	mov	r1, r3
 8003acc:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003ad0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ad4:	f2c4 135f 	movt	r3, #16735	; 0x415f
 8003ad8:	f022 f912 	bl	8025d00 <__aeabi_dcmpgt>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d01f      	beq.n	8003b22 <updateValues+0xae>
		{
			Praw = Praw - pow(2, 24);
 8003ae2:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f021 fe11 	bl	8025714 <__aeabi_i2d>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	f04f 0200 	mov.w	r2, #0
 8003afe:	f04f 0300 	mov.w	r3, #0
 8003b02:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8003b06:	f021 fcb7 	bl	8025478 <__aeabi_dsub>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4610      	mov	r0, r2
 8003b10:	4619      	mov	r1, r3
 8003b12:	f022 f8ff 	bl	8025d14 <__aeabi_d2iz>
 8003b16:	4602      	mov	r2, r0
 8003b18:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b20:	601a      	str	r2, [r3, #0]
		}

		// generate Traw
		Traw = getTemperature();			// 24bit twos complement value out of reg 3-5
 8003b22:	f000 fdf3 	bl	800470c <getTemperature>
 8003b26:	4602      	mov	r2, r0
 8003b28:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b30:	601a      	str	r2, [r3, #0]
		if (Traw > (pow(2, 23) - 1))		// convert to signed int
 8003b32:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f021 fde9 	bl	8025714 <__aeabi_i2d>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	4610      	mov	r0, r2
 8003b48:	4619      	mov	r1, r3
 8003b4a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b52:	f2c4 135f 	movt	r3, #16735	; 0x415f
 8003b56:	f022 f8d3 	bl	8025d00 <__aeabi_dcmpgt>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d01f      	beq.n	8003ba0 <updateValues+0x12c>
		{
			Traw = Traw - pow(2, 24);
 8003b60:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f021 fdd2 	bl	8025714 <__aeabi_i2d>
 8003b70:	4602      	mov	r2, r0
 8003b72:	460b      	mov	r3, r1
 8003b74:	4610      	mov	r0, r2
 8003b76:	4619      	mov	r1, r3
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8003b84:	f021 fc78 	bl	8025478 <__aeabi_dsub>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4610      	mov	r0, r2
 8003b8e:	4619      	mov	r1, r3
 8003b90:	f022 f8c0 	bl	8025d14 <__aeabi_d2iz>
 8003b94:	4602      	mov	r2, r0
 8003b96:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b9e:	601a      	str	r2, [r3, #0]
		}

		// calculate physical temperature Tcomp [°C]
		Traw_sc = (float)Traw/kT;
 8003ba0:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba8:	edd3 7a00 	vldr	s15, [r3]
 8003bac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bb0:	f240 7328 	movw	r3, #1832	; 0x728
 8003bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bb8:	edd3 7a00 	vldr	s15, [r3]
 8003bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bc0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003bc4:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bcc:	edc3 7a00 	vstr	s15, [r3]
		*Tcomp = c0*0.5 + c1*Traw_sc;
 8003bd0:	f240 731c 	movw	r3, #1820	; 0x71c
 8003bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f021 fd9a 	bl	8025714 <__aeabi_i2d>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	4610      	mov	r0, r2
 8003be6:	4619      	mov	r1, r3
 8003be8:	f04f 0200 	mov.w	r2, #0
 8003bec:	f04f 0300 	mov.w	r3, #0
 8003bf0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003bf4:	f021 fdf4 	bl	80257e0 <__aeabi_dmul>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	4614      	mov	r4, r2
 8003bfe:	461d      	mov	r5, r3
 8003c00:	f240 7320 	movw	r3, #1824	; 0x720
 8003c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c08:	edd3 7a00 	vldr	s15, [r3]
 8003c0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c10:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c18:	edd3 7a00 	vldr	s15, [r3]
 8003c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c20:	ee17 0a90 	vmov	r0, s15
 8003c24:	f021 fd88 	bl	8025738 <__aeabi_f2d>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	4620      	mov	r0, r4
 8003c2e:	4629      	mov	r1, r5
 8003c30:	f021 fc24 	bl	802547c <__adddf3>
 8003c34:	4602      	mov	r2, r0
 8003c36:	460b      	mov	r3, r1
 8003c38:	4610      	mov	r0, r2
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f022 f8b2 	bl	8025da4 <__aeabi_d2f>
 8003c40:	4602      	mov	r2, r0
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	601a      	str	r2, [r3, #0]
		// calculate physical pressure Pcomp [Pa]
		Praw_sc = (float)Praw/kP;
 8003c46:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c4e:	edd3 7a00 	vldr	s15, [r3]
 8003c52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c56:	f240 7324 	movw	r3, #1828	; 0x724
 8003c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c5e:	edd3 7a00 	vldr	s15, [r3]
 8003c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c66:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003c6a:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c72:	edc3 7a00 	vstr	s15, [r3]
		*Pcomp = c00 + Praw_sc*(c10 + Praw_sc *(c20+ Praw_sc *c30)) + Traw_sc*c01 + Traw_sc *Praw_sc *(c11+Praw_sc*c21);
 8003c76:	f240 7300 	movw	r3, #1792	; 0x700
 8003c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c7e:	edd3 7a00 	vldr	s15, [r3]
 8003c82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c86:	f240 7304 	movw	r3, #1796	; 0x704
 8003c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c8e:	edd3 7a00 	vldr	s15, [r3]
 8003c92:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003c96:	f240 7308 	movw	r3, #1800	; 0x708
 8003c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9e:	edd3 7a00 	vldr	s15, [r3]
 8003ca2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003ca6:	f240 730c 	movw	r3, #1804	; 0x70c
 8003caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cae:	edd3 7a00 	vldr	s15, [r3]
 8003cb2:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003cb6:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cbe:	edd3 7a00 	vldr	s15, [r3]
 8003cc2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003cc6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003cca:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cd2:	edd3 7a00 	vldr	s15, [r3]
 8003cd6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003cda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003cde:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ce6:	edd3 7a00 	vldr	s15, [r3]
 8003cea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cf2:	f240 7310 	movw	r3, #1808	; 0x710
 8003cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cfa:	edd3 7a00 	vldr	s15, [r3]
 8003cfe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d02:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d0a:	edd3 7a00 	vldr	s15, [r3]
 8003d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d16:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d1e:	edd3 6a00 	vldr	s13, [r3]
 8003d22:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d2a:	edd3 7a00 	vldr	s15, [r3]
 8003d2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003d32:	f240 7314 	movw	r3, #1812	; 0x714
 8003d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d3a:	edd3 7a00 	vldr	s15, [r3]
 8003d3e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003d42:	f240 7318 	movw	r3, #1816	; 0x718
 8003d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d4a:	edd3 7a00 	vldr	s15, [r3]
 8003d4e:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003d52:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d5a:	edd3 7a00 	vldr	s15, [r3]
 8003d5e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003d62:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003d66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8003d74:	f107 0710 	add.w	r7, r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003d7c:	0000      	movs	r0, r0
	...

08003d80 <getCoefficients>:

void getCoefficients()
{
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
	// get fused coefficients from a calibrated sensor
	c0 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x10)<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x11)>>4;
 8003d86:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003d8a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003d8e:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003d92:	f04f 0210 	mov.w	r2, #16
 8003d96:	f7fc fcc7 	bl	8000728 <I2Cdev_readByte>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	ea4f 1403 	mov.w	r4, r3, lsl #4
 8003da0:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003da4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003da8:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003dac:	f04f 0211 	mov.w	r2, #17
 8003db0:	f7fc fcba 	bl	8000728 <I2Cdev_readByte>
 8003db4:	4603      	mov	r3, r0
 8003db6:	ea4f 1323 	mov.w	r3, r3, asr #4
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	b21b      	sxth	r3, r3
 8003dbe:	ea44 0203 	orr.w	r2, r4, r3
 8003dc2:	f240 731c 	movw	r3, #1820	; 0x71c
 8003dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dca:	601a      	str	r2, [r3, #0]
	if (c0 > (pow(2, 11) - 1))	c0 = c0 - pow(2, 12);
 8003dcc:	f240 731c 	movw	r3, #1820	; 0x71c
 8003dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f021 fc9c 	bl	8025714 <__aeabi_i2d>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	4610      	mov	r0, r2
 8003de2:	4619      	mov	r1, r3
 8003de4:	f60f 03a0 	addw	r3, pc, #2208	; 0x8a0
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	f021 ff88 	bl	8025d00 <__aeabi_dcmpgt>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d01f      	beq.n	8003e36 <getCoefficients+0xb6>
 8003df6:	f240 731c 	movw	r3, #1820	; 0x71c
 8003dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f021 fc87 	bl	8025714 <__aeabi_i2d>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4610      	mov	r0, r2
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	f04f 0200 	mov.w	r2, #0
 8003e12:	f04f 0300 	mov.w	r3, #0
 8003e16:	f2c4 03b0 	movt	r3, #16560	; 0x40b0
 8003e1a:	f021 fb2d 	bl	8025478 <__aeabi_dsub>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	4610      	mov	r0, r2
 8003e24:	4619      	mov	r1, r3
 8003e26:	f021 ff75 	bl	8025d14 <__aeabi_d2iz>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	f240 731c 	movw	r3, #1820	; 0x71c
 8003e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e34:	601a      	str	r2, [r3, #0]
	uint8_t c1_ = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x11)<<4;	// "delete" bit7 - bit4
 8003e36:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003e3a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003e3e:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003e42:	f04f 0211 	mov.w	r2, #17
 8003e46:	f7fc fc6f 	bl	8000728 <I2Cdev_readByte>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003e52:	71fb      	strb	r3, [r7, #7]
	c1 = c1_<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x12);
 8003e54:	79fb      	ldrb	r3, [r7, #7]
 8003e56:	ea4f 1403 	mov.w	r4, r3, lsl #4
 8003e5a:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003e5e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003e62:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003e66:	f04f 0212 	mov.w	r2, #18
 8003e6a:	f7fc fc5d 	bl	8000728 <I2Cdev_readByte>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	ea44 0203 	orr.w	r2, r4, r3
 8003e74:	f240 7320 	movw	r3, #1824	; 0x720
 8003e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e7c:	601a      	str	r2, [r3, #0]
	if (c1 > (pow(2, 11) - 1))	c1 = c1 - pow(2, 12);
 8003e7e:	f240 7320 	movw	r3, #1824	; 0x720
 8003e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f021 fc43 	bl	8025714 <__aeabi_i2d>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4610      	mov	r0, r2
 8003e94:	4619      	mov	r1, r3
 8003e96:	f20f 73f0 	addw	r3, pc, #2032	; 0x7f0
 8003e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9e:	f021 ff2f 	bl	8025d00 <__aeabi_dcmpgt>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d01f      	beq.n	8003ee8 <getCoefficients+0x168>
 8003ea8:	f240 7320 	movw	r3, #1824	; 0x720
 8003eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f021 fc2e 	bl	8025714 <__aeabi_i2d>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	f2c4 03b0 	movt	r3, #16560	; 0x40b0
 8003ecc:	f021 fad4 	bl	8025478 <__aeabi_dsub>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4610      	mov	r0, r2
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	f021 ff1c 	bl	8025d14 <__aeabi_d2iz>
 8003edc:	4602      	mov	r2, r0
 8003ede:	f240 7320 	movw	r3, #1824	; 0x720
 8003ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee6:	601a      	str	r2, [r3, #0]
	c00 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x13)<<12 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x14)<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x15)>>4;
 8003ee8:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003eec:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003ef0:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003ef4:	f04f 0213 	mov.w	r2, #19
 8003ef8:	f7fc fc16 	bl	8000728 <I2Cdev_readByte>
 8003efc:	4603      	mov	r3, r0
 8003efe:	ea4f 3403 	mov.w	r4, r3, lsl #12
 8003f02:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003f06:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f0a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f0e:	f04f 0214 	mov.w	r2, #20
 8003f12:	f7fc fc09 	bl	8000728 <I2Cdev_readByte>
 8003f16:	4603      	mov	r3, r0
 8003f18:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003f1c:	431c      	orrs	r4, r3
 8003f1e:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003f22:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f26:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f2a:	f04f 0215 	mov.w	r2, #21
 8003f2e:	f7fc fbfb 	bl	8000728 <I2Cdev_readByte>
 8003f32:	4603      	mov	r3, r0
 8003f34:	ea4f 1323 	mov.w	r3, r3, asr #4
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	b21b      	sxth	r3, r3
 8003f3c:	ea44 0203 	orr.w	r2, r4, r3
 8003f40:	f240 7300 	movw	r3, #1792	; 0x700
 8003f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f48:	601a      	str	r2, [r3, #0]
	if (c00 > (pow(2, 19) - 1))	c00 = c00 - pow(2, 20);
 8003f4a:	f240 7300 	movw	r3, #1792	; 0x700
 8003f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f021 fbdd 	bl	8025714 <__aeabi_i2d>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4619      	mov	r1, r3
 8003f62:	f20f 732c 	addw	r3, pc, #1836	; 0x72c
 8003f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6a:	f021 fec9 	bl	8025d00 <__aeabi_dcmpgt>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01f      	beq.n	8003fb4 <getCoefficients+0x234>
 8003f74:	f240 7300 	movw	r3, #1792	; 0x700
 8003f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f021 fbc8 	bl	8025714 <__aeabi_i2d>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4610      	mov	r0, r2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	f04f 0300 	mov.w	r3, #0
 8003f94:	f2c4 1330 	movt	r3, #16688	; 0x4130
 8003f98:	f021 fa6e 	bl	8025478 <__aeabi_dsub>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	f021 feb6 	bl	8025d14 <__aeabi_d2iz>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	f240 7300 	movw	r3, #1792	; 0x700
 8003fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fb2:	601a      	str	r2, [r3, #0]
	uint8_t c10_ = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x15)<<4;	// "delete" bit7 - bit4
 8003fb4:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003fb8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fbc:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003fc0:	f04f 0215 	mov.w	r2, #21
 8003fc4:	f7fc fbb0 	bl	8000728 <I2Cdev_readByte>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003fd0:	71bb      	strb	r3, [r7, #6]
	c10 = c10_<<12 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x16)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x17);
 8003fd2:	79bb      	ldrb	r3, [r7, #6]
 8003fd4:	ea4f 3403 	mov.w	r4, r3, lsl #12
 8003fd8:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003fdc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fe0:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003fe4:	f04f 0216 	mov.w	r2, #22
 8003fe8:	f7fc fb9e 	bl	8000728 <I2Cdev_readByte>
 8003fec:	4603      	mov	r3, r0
 8003fee:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003ff2:	431c      	orrs	r4, r3
 8003ff4:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8003ff8:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003ffc:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004000:	f04f 0217 	mov.w	r2, #23
 8004004:	f7fc fb90 	bl	8000728 <I2Cdev_readByte>
 8004008:	4603      	mov	r3, r0
 800400a:	ea44 0203 	orr.w	r2, r4, r3
 800400e:	f240 7304 	movw	r3, #1796	; 0x704
 8004012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004016:	601a      	str	r2, [r3, #0]
	if (c10 > (pow(2, 19) - 1))	c10 = c10 - pow(2, 20);
 8004018:	f240 7304 	movw	r3, #1796	; 0x704
 800401c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f021 fb76 	bl	8025714 <__aeabi_i2d>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4610      	mov	r0, r2
 800402e:	4619      	mov	r1, r3
 8004030:	f20f 635c 	addw	r3, pc, #1628	; 0x65c
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	f021 fe62 	bl	8025d00 <__aeabi_dcmpgt>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d01f      	beq.n	8004082 <getCoefficients+0x302>
 8004042:	f240 7304 	movw	r3, #1796	; 0x704
 8004046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	f021 fb61 	bl	8025714 <__aeabi_i2d>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4610      	mov	r0, r2
 8004058:	4619      	mov	r1, r3
 800405a:	f04f 0200 	mov.w	r2, #0
 800405e:	f04f 0300 	mov.w	r3, #0
 8004062:	f2c4 1330 	movt	r3, #16688	; 0x4130
 8004066:	f021 fa07 	bl	8025478 <__aeabi_dsub>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4610      	mov	r0, r2
 8004070:	4619      	mov	r1, r3
 8004072:	f021 fe4f 	bl	8025d14 <__aeabi_d2iz>
 8004076:	4602      	mov	r2, r0
 8004078:	f240 7304 	movw	r3, #1796	; 0x704
 800407c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004080:	601a      	str	r2, [r3, #0]
	c01 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x18)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x19);
 8004082:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004086:	f6c0 0002 	movt	r0, #2050	; 0x802
 800408a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800408e:	f04f 0218 	mov.w	r2, #24
 8004092:	f7fc fb49 	bl	8000728 <I2Cdev_readByte>
 8004096:	4603      	mov	r3, r0
 8004098:	ea4f 2403 	mov.w	r4, r3, lsl #8
 800409c:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80040a0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80040a4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80040a8:	f04f 0219 	mov.w	r2, #25
 80040ac:	f7fc fb3c 	bl	8000728 <I2Cdev_readByte>
 80040b0:	4603      	mov	r3, r0
 80040b2:	ea44 0203 	orr.w	r2, r4, r3
 80040b6:	f240 7310 	movw	r3, #1808	; 0x710
 80040ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040be:	601a      	str	r2, [r3, #0]
	if (c01 > (pow(2, 15) - 1))	c01 = c01 - pow(2, 16);
 80040c0:	f240 7310 	movw	r3, #1808	; 0x710
 80040c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f021 fb22 	bl	8025714 <__aeabi_i2d>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4610      	mov	r0, r2
 80040d6:	4619      	mov	r1, r3
 80040d8:	f20f 53bc 	addw	r3, pc, #1468	; 0x5bc
 80040dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e0:	f021 fe0e 	bl	8025d00 <__aeabi_dcmpgt>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d01f      	beq.n	800412a <getCoefficients+0x3aa>
 80040ea:	f240 7310 	movw	r3, #1808	; 0x710
 80040ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f021 fb0d 	bl	8025714 <__aeabi_i2d>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4610      	mov	r0, r2
 8004100:	4619      	mov	r1, r3
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	f04f 0300 	mov.w	r3, #0
 800410a:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 800410e:	f021 f9b3 	bl	8025478 <__aeabi_dsub>
 8004112:	4602      	mov	r2, r0
 8004114:	460b      	mov	r3, r1
 8004116:	4610      	mov	r0, r2
 8004118:	4619      	mov	r1, r3
 800411a:	f021 fdfb 	bl	8025d14 <__aeabi_d2iz>
 800411e:	4602      	mov	r2, r0
 8004120:	f240 7310 	movw	r3, #1808	; 0x710
 8004124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004128:	601a      	str	r2, [r3, #0]
	c11 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1a)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1b);
 800412a:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800412e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004132:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004136:	f04f 021a 	mov.w	r2, #26
 800413a:	f7fc faf5 	bl	8000728 <I2Cdev_readByte>
 800413e:	4603      	mov	r3, r0
 8004140:	ea4f 2403 	mov.w	r4, r3, lsl #8
 8004144:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004148:	f6c0 0002 	movt	r0, #2050	; 0x802
 800414c:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004150:	f04f 021b 	mov.w	r2, #27
 8004154:	f7fc fae8 	bl	8000728 <I2Cdev_readByte>
 8004158:	4603      	mov	r3, r0
 800415a:	ea44 0203 	orr.w	r2, r4, r3
 800415e:	f240 7314 	movw	r3, #1812	; 0x714
 8004162:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004166:	601a      	str	r2, [r3, #0]
	if (c11 > (pow(2, 15) - 1))	c11 = c11 - pow(2, 16);
 8004168:	f240 7314 	movw	r3, #1812	; 0x714
 800416c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f021 face 	bl	8025714 <__aeabi_i2d>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4610      	mov	r0, r2
 800417e:	4619      	mov	r1, r3
 8004180:	f20f 5314 	addw	r3, pc, #1300	; 0x514
 8004184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004188:	f021 fdba 	bl	8025d00 <__aeabi_dcmpgt>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d01f      	beq.n	80041d2 <getCoefficients+0x452>
 8004192:	f240 7314 	movw	r3, #1812	; 0x714
 8004196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f021 fab9 	bl	8025714 <__aeabi_i2d>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	4610      	mov	r0, r2
 80041a8:	4619      	mov	r1, r3
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 0300 	mov.w	r3, #0
 80041b2:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 80041b6:	f021 f95f 	bl	8025478 <__aeabi_dsub>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	f021 fda7 	bl	8025d14 <__aeabi_d2iz>
 80041c6:	4602      	mov	r2, r0
 80041c8:	f240 7314 	movw	r3, #1812	; 0x714
 80041cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041d0:	601a      	str	r2, [r3, #0]
	c20 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1c)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1d);
 80041d2:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80041d6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80041da:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80041de:	f04f 021c 	mov.w	r2, #28
 80041e2:	f7fc faa1 	bl	8000728 <I2Cdev_readByte>
 80041e6:	4603      	mov	r3, r0
 80041e8:	ea4f 2403 	mov.w	r4, r3, lsl #8
 80041ec:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80041f0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80041f4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80041f8:	f04f 021d 	mov.w	r2, #29
 80041fc:	f7fc fa94 	bl	8000728 <I2Cdev_readByte>
 8004200:	4603      	mov	r3, r0
 8004202:	ea44 0203 	orr.w	r2, r4, r3
 8004206:	f240 7308 	movw	r3, #1800	; 0x708
 800420a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420e:	601a      	str	r2, [r3, #0]
	if (c20 > (pow(2, 15) - 1))	c20 = c20 - pow(2, 16);
 8004210:	f240 7308 	movw	r3, #1800	; 0x708
 8004214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f021 fa7a 	bl	8025714 <__aeabi_i2d>
 8004220:	4602      	mov	r2, r0
 8004222:	460b      	mov	r3, r1
 8004224:	4610      	mov	r0, r2
 8004226:	4619      	mov	r1, r3
 8004228:	f20f 436c 	addw	r3, pc, #1132	; 0x46c
 800422c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004230:	f021 fd66 	bl	8025d00 <__aeabi_dcmpgt>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d01f      	beq.n	800427a <getCoefficients+0x4fa>
 800423a:	f240 7308 	movw	r3, #1800	; 0x708
 800423e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f021 fa65 	bl	8025714 <__aeabi_i2d>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	4610      	mov	r0, r2
 8004250:	4619      	mov	r1, r3
 8004252:	f04f 0200 	mov.w	r2, #0
 8004256:	f04f 0300 	mov.w	r3, #0
 800425a:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 800425e:	f021 f90b 	bl	8025478 <__aeabi_dsub>
 8004262:	4602      	mov	r2, r0
 8004264:	460b      	mov	r3, r1
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	f021 fd53 	bl	8025d14 <__aeabi_d2iz>
 800426e:	4602      	mov	r2, r0
 8004270:	f240 7308 	movw	r3, #1800	; 0x708
 8004274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004278:	601a      	str	r2, [r3, #0]
	c21 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1e)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1f);
 800427a:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800427e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004282:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004286:	f04f 021e 	mov.w	r2, #30
 800428a:	f7fc fa4d 	bl	8000728 <I2Cdev_readByte>
 800428e:	4603      	mov	r3, r0
 8004290:	ea4f 2403 	mov.w	r4, r3, lsl #8
 8004294:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004298:	f6c0 0002 	movt	r0, #2050	; 0x802
 800429c:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80042a0:	f04f 021f 	mov.w	r2, #31
 80042a4:	f7fc fa40 	bl	8000728 <I2Cdev_readByte>
 80042a8:	4603      	mov	r3, r0
 80042aa:	ea44 0203 	orr.w	r2, r4, r3
 80042ae:	f240 7318 	movw	r3, #1816	; 0x718
 80042b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042b6:	601a      	str	r2, [r3, #0]
	if (c21 > (pow(2, 15) - 1))	c21 = c21 - pow(2, 16);
 80042b8:	f240 7318 	movw	r3, #1816	; 0x718
 80042bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f021 fa26 	bl	8025714 <__aeabi_i2d>
 80042c8:	4602      	mov	r2, r0
 80042ca:	460b      	mov	r3, r1
 80042cc:	4610      	mov	r0, r2
 80042ce:	4619      	mov	r1, r3
 80042d0:	a3f1      	add	r3, pc, #964	; (adr r3, 8004698 <getCoefficients+0x918>)
 80042d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d6:	f021 fd13 	bl	8025d00 <__aeabi_dcmpgt>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01f      	beq.n	8004320 <getCoefficients+0x5a0>
 80042e0:	f240 7318 	movw	r3, #1816	; 0x718
 80042e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f021 fa12 	bl	8025714 <__aeabi_i2d>
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	4610      	mov	r0, r2
 80042f6:	4619      	mov	r1, r3
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	f04f 0300 	mov.w	r3, #0
 8004300:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 8004304:	f021 f8b8 	bl	8025478 <__aeabi_dsub>
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	4610      	mov	r0, r2
 800430e:	4619      	mov	r1, r3
 8004310:	f021 fd00 	bl	8025d14 <__aeabi_d2iz>
 8004314:	4602      	mov	r2, r0
 8004316:	f240 7318 	movw	r3, #1816	; 0x718
 800431a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431e:	601a      	str	r2, [r3, #0]
	c30 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x20)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x21);
 8004320:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004324:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004328:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800432c:	f04f 0220 	mov.w	r2, #32
 8004330:	f7fc f9fa 	bl	8000728 <I2Cdev_readByte>
 8004334:	4603      	mov	r3, r0
 8004336:	ea4f 2403 	mov.w	r4, r3, lsl #8
 800433a:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800433e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004342:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004346:	f04f 0221 	mov.w	r2, #33	; 0x21
 800434a:	f7fc f9ed 	bl	8000728 <I2Cdev_readByte>
 800434e:	4603      	mov	r3, r0
 8004350:	ea44 0203 	orr.w	r2, r4, r3
 8004354:	f240 730c 	movw	r3, #1804	; 0x70c
 8004358:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800435c:	601a      	str	r2, [r3, #0]
	if (c30 > (pow(2, 15) - 1))	c30 = c30 - pow(2, 16);
 800435e:	f240 730c 	movw	r3, #1804	; 0x70c
 8004362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4618      	mov	r0, r3
 800436a:	f021 f9d3 	bl	8025714 <__aeabi_i2d>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	4610      	mov	r0, r2
 8004374:	4619      	mov	r1, r3
 8004376:	a3c8      	add	r3, pc, #800	; (adr r3, 8004698 <getCoefficients+0x918>)
 8004378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437c:	f021 fcc0 	bl	8025d00 <__aeabi_dcmpgt>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d01f      	beq.n	80043c6 <getCoefficients+0x646>
 8004386:	f240 730c 	movw	r3, #1804	; 0x70c
 800438a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4618      	mov	r0, r3
 8004392:	f021 f9bf 	bl	8025714 <__aeabi_i2d>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4610      	mov	r0, r2
 800439c:	4619      	mov	r1, r3
 800439e:	f04f 0200 	mov.w	r2, #0
 80043a2:	f04f 0300 	mov.w	r3, #0
 80043a6:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 80043aa:	f021 f865 	bl	8025478 <__aeabi_dsub>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4610      	mov	r0, r2
 80043b4:	4619      	mov	r1, r3
 80043b6:	f021 fcad 	bl	8025d14 <__aeabi_d2iz>
 80043ba:	4602      	mov	r2, r0
 80043bc:	f240 730c 	movw	r3, #1804	; 0x70c
 80043c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043c4:	601a      	str	r2, [r3, #0]

	//use some default values if coefficient registers are "empty"
	if (c0 == 0 || c1 == 0 || c00 == 0 || c10 == 0 || c01 == 0 || c11 == 0 || c20 == 0 || c21 == 0 || c30 == 0)
 80043c6:	f240 731c 	movw	r3, #1820	; 0x71c
 80043ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d037      	beq.n	8004444 <getCoefficients+0x6c4>
 80043d4:	f240 7320 	movw	r3, #1824	; 0x720
 80043d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d030      	beq.n	8004444 <getCoefficients+0x6c4>
 80043e2:	f240 7300 	movw	r3, #1792	; 0x700
 80043e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d029      	beq.n	8004444 <getCoefficients+0x6c4>
 80043f0:	f240 7304 	movw	r3, #1796	; 0x704
 80043f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d022      	beq.n	8004444 <getCoefficients+0x6c4>
 80043fe:	f240 7310 	movw	r3, #1808	; 0x710
 8004402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d01b      	beq.n	8004444 <getCoefficients+0x6c4>
 800440c:	f240 7314 	movw	r3, #1812	; 0x714
 8004410:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d014      	beq.n	8004444 <getCoefficients+0x6c4>
 800441a:	f240 7308 	movw	r3, #1800	; 0x708
 800441e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00d      	beq.n	8004444 <getCoefficients+0x6c4>
 8004428:	f240 7318 	movw	r3, #1816	; 0x718
 800442c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d006      	beq.n	8004444 <getCoefficients+0x6c4>
 8004436:	f240 730c 	movw	r3, #1804	; 0x70c
 800443a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d14a      	bne.n	80044da <getCoefficients+0x75a>
	{
		c00 = 81507;
 8004444:	f240 7300 	movw	r3, #1792	; 0x700
 8004448:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800444c:	f643 6263 	movw	r2, #15971	; 0x3e63
 8004450:	f2c0 0201 	movt	r2, #1
 8004454:	601a      	str	r2, [r3, #0]
		c10 = -66011;
 8004456:	f240 7304 	movw	r3, #1796	; 0x704
 800445a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800445e:	f64f 6225 	movw	r2, #65061	; 0xfe25
 8004462:	f6cf 72fe 	movt	r2, #65534	; 0xfffe
 8004466:	601a      	str	r2, [r3, #0]
		c20 = -13579;
 8004468:	f240 7308 	movw	r3, #1800	; 0x708
 800446c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004470:	f64c 22f5 	movw	r2, #51957	; 0xcaf5
 8004474:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8004478:	601a      	str	r2, [r3, #0]
		c30 = -2154;
 800447a:	f240 730c 	movw	r3, #1804	; 0x70c
 800447e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004482:	f24f 7296 	movw	r2, #63382	; 0xf796
 8004486:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 800448a:	601a      	str	r2, [r3, #0]
		c01 = -2115;
 800448c:	f240 7310 	movw	r3, #1808	; 0x710
 8004490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004494:	f24f 72bd 	movw	r2, #63421	; 0xf7bd
 8004498:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 800449c:	601a      	str	r2, [r3, #0]
		c11 = 1585;
 800449e:	f240 7314 	movw	r3, #1812	; 0x714
 80044a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044a6:	f240 6231 	movw	r2, #1585	; 0x631
 80044aa:	601a      	str	r2, [r3, #0]
		c21 = 117;
 80044ac:	f240 7318 	movw	r3, #1816	; 0x718
 80044b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044b4:	f04f 0275 	mov.w	r2, #117	; 0x75
 80044b8:	601a      	str	r2, [r3, #0]
		c0 = 205;
 80044ba:	f240 731c 	movw	r3, #1820	; 0x71c
 80044be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044c2:	f04f 02cd 	mov.w	r2, #205	; 0xcd
 80044c6:	601a      	str	r2, [r3, #0]
		c1 = -258;
 80044c8:	f240 7320 	movw	r3, #1824	; 0x720
 80044cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044d0:	f64f 62fe 	movw	r2, #65278	; 0xfefe
 80044d4:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 80044d8:	601a      	str	r2, [r3, #0]
	}

	// select compensation scale factors
	uint8_t P_sampling = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,PRS_CFG)<<4;
 80044da:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80044de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80044e2:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80044e6:	f04f 0206 	mov.w	r2, #6
 80044ea:	f7fc f91d 	bl	8000728 <I2Cdev_readByte>
 80044ee:	4603      	mov	r3, r0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80044f6:	717b      	strb	r3, [r7, #5]
	switch (P_sampling>>4)
 80044f8:	797b      	ldrb	r3, [r7, #5]
 80044fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b07      	cmp	r3, #7
 8004502:	d853      	bhi.n	80045ac <getCoefficients+0x82c>
 8004504:	a201      	add	r2, pc, #4	; (adr r2, 800450c <getCoefficients+0x78c>)
 8004506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450a:	bf00      	nop
 800450c:	0800452d 	.word	0x0800452d
 8004510:	0800453d 	.word	0x0800453d
 8004514:	0800454d 	.word	0x0800454d
 8004518:	0800455d 	.word	0x0800455d
 800451c:	0800456d 	.word	0x0800456d
 8004520:	0800457d 	.word	0x0800457d
 8004524:	0800458d 	.word	0x0800458d
 8004528:	0800459d 	.word	0x0800459d
	{
		case 0: kP = 524288;
 800452c:	f240 7324 	movw	r3, #1828	; 0x724
 8004530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004534:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004538:	601a      	str	r2, [r3, #0]
		break;
 800453a:	e037      	b.n	80045ac <getCoefficients+0x82c>
		case 1: kP = 1572864;
 800453c:	f240 7324 	movw	r3, #1828	; 0x724
 8004540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004544:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8004548:	601a      	str	r2, [r3, #0]
		break;
 800454a:	e02f      	b.n	80045ac <getCoefficients+0x82c>
		case 2: kP = 3670016;
 800454c:	f240 7324 	movw	r3, #1828	; 0x724
 8004550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004554:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8004558:	601a      	str	r2, [r3, #0]
		break;
 800455a:	e027      	b.n	80045ac <getCoefficients+0x82c>
		case 3: kP = 7864320;
 800455c:	f240 7324 	movw	r3, #1828	; 0x724
 8004560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004564:	f44f 02f0 	mov.w	r2, #7864320	; 0x780000
 8004568:	601a      	str	r2, [r3, #0]
		break;
 800456a:	e01f      	b.n	80045ac <getCoefficients+0x82c>
		case 4: kP = 253952;
 800456c:	f240 7324 	movw	r3, #1828	; 0x724
 8004570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004574:	f44f 3278 	mov.w	r2, #253952	; 0x3e000
 8004578:	601a      	str	r2, [r3, #0]
		break;
 800457a:	e017      	b.n	80045ac <getCoefficients+0x82c>
		case 5: kP = 516096;
 800457c:	f240 7324 	movw	r3, #1828	; 0x724
 8004580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004584:	f44f 22fc 	mov.w	r2, #516096	; 0x7e000
 8004588:	601a      	str	r2, [r3, #0]
		break;
 800458a:	e00f      	b.n	80045ac <getCoefficients+0x82c>
		case 6: kP = 1040384;
 800458c:	f240 7324 	movw	r3, #1828	; 0x724
 8004590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004594:	f44f 227e 	mov.w	r2, #1040384	; 0xfe000
 8004598:	601a      	str	r2, [r3, #0]
		break;
 800459a:	e007      	b.n	80045ac <getCoefficients+0x82c>
		case 7: kP = 2088960;
 800459c:	f240 7324 	movw	r3, #1828	; 0x724
 80045a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045a4:	f44f 12ff 	mov.w	r2, #2088960	; 0x1fe000
 80045a8:	601a      	str	r2, [r3, #0]
		break;
 80045aa:	bf00      	nop
	}
	uint8_t T_sampling = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,TMP_CFG)<<4;
 80045ac:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80045b0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80045b4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80045b8:	f04f 0207 	mov.w	r2, #7
 80045bc:	f7fc f8b4 	bl	8000728 <I2Cdev_readByte>
 80045c0:	4603      	mov	r3, r0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80045c8:	713b      	strb	r3, [r7, #4]
	switch (T_sampling>>4)
 80045ca:	793b      	ldrb	r3, [r7, #4]
 80045cc:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b07      	cmp	r3, #7
 80045d4:	d852      	bhi.n	800467c <getCoefficients+0x8fc>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <getCoefficients+0x85c>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	080045fd 	.word	0x080045fd
 80045e0:	0800460d 	.word	0x0800460d
 80045e4:	0800461d 	.word	0x0800461d
 80045e8:	0800462d 	.word	0x0800462d
 80045ec:	0800463d 	.word	0x0800463d
 80045f0:	0800464d 	.word	0x0800464d
 80045f4:	0800465d 	.word	0x0800465d
 80045f8:	0800466d 	.word	0x0800466d
	{
		case 0: kT = 524288;
 80045fc:	f240 7328 	movw	r3, #1832	; 0x728
 8004600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004604:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004608:	601a      	str	r2, [r3, #0]
		break;
 800460a:	e037      	b.n	800467c <getCoefficients+0x8fc>
		case 1: kT = 1572864;
 800460c:	f240 7328 	movw	r3, #1832	; 0x728
 8004610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004614:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8004618:	601a      	str	r2, [r3, #0]
		break;
 800461a:	e02f      	b.n	800467c <getCoefficients+0x8fc>
		case 2: kT = 3670016;
 800461c:	f240 7328 	movw	r3, #1832	; 0x728
 8004620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004624:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8004628:	601a      	str	r2, [r3, #0]
		break;
 800462a:	e027      	b.n	800467c <getCoefficients+0x8fc>
		case 3: kT = 7864320;
 800462c:	f240 7328 	movw	r3, #1832	; 0x728
 8004630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004634:	f44f 02f0 	mov.w	r2, #7864320	; 0x780000
 8004638:	601a      	str	r2, [r3, #0]
		break;
 800463a:	e01f      	b.n	800467c <getCoefficients+0x8fc>
		case 4: kT = 253952;
 800463c:	f240 7328 	movw	r3, #1832	; 0x728
 8004640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004644:	f44f 3278 	mov.w	r2, #253952	; 0x3e000
 8004648:	601a      	str	r2, [r3, #0]
		break;
 800464a:	e017      	b.n	800467c <getCoefficients+0x8fc>
		case 5: kT = 516096;
 800464c:	f240 7328 	movw	r3, #1832	; 0x728
 8004650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004654:	f44f 22fc 	mov.w	r2, #516096	; 0x7e000
 8004658:	601a      	str	r2, [r3, #0]
		break;
 800465a:	e00f      	b.n	800467c <getCoefficients+0x8fc>
		case 6: kT = 1040384;
 800465c:	f240 7328 	movw	r3, #1832	; 0x728
 8004660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004664:	f44f 227e 	mov.w	r2, #1040384	; 0xfe000
 8004668:	601a      	str	r2, [r3, #0]
		break;
 800466a:	e007      	b.n	800467c <getCoefficients+0x8fc>
		case 7: kT = 2088960;
 800466c:	f240 7328 	movw	r3, #1832	; 0x728
 8004670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004674:	f44f 12ff 	mov.w	r2, #2088960	; 0x1fe000
 8004678:	601a      	str	r2, [r3, #0]
		break;
 800467a:	bf00      	nop
	}
}
 800467c:	f107 070c 	add.w	r7, r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	bd90      	pop	{r4, r7, pc}
 8004684:	f3af 8000 	nop.w
 8004688:	00000000 	.word	0x00000000
 800468c:	409ffc00 	.word	0x409ffc00
 8004690:	00000000 	.word	0x00000000
 8004694:	411ffffc 	.word	0x411ffffc
 8004698:	00000000 	.word	0x00000000
 800469c:	40dfffc0 	.word	0x40dfffc0

080046a0 <getPressure>:

int32_t getPressure()
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
	//Read Pressure start------------------------------------------------------------------------------------------------------------------------------
	uint32_t register0 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x00);
 80046a6:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80046aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80046ae:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	f7fc f837 	bl	8000728 <I2Cdev_readByte>
 80046ba:	4603      	mov	r3, r0
 80046bc:	60fb      	str	r3, [r7, #12]
	uint32_t register1 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x01);
 80046be:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80046c2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80046c6:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80046ca:	f04f 0201 	mov.w	r2, #1
 80046ce:	f7fc f82b 	bl	8000728 <I2Cdev_readByte>
 80046d2:	4603      	mov	r3, r0
 80046d4:	60bb      	str	r3, [r7, #8]
	uint32_t register2 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x02);
 80046d6:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80046da:	f6c0 0002 	movt	r0, #2050	; 0x802
 80046de:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80046e2:	f04f 0202 	mov.w	r2, #2
 80046e6:	f7fc f81f 	bl	8000728 <I2Cdev_readByte>
 80046ea:	4603      	mov	r3, r0
 80046ec:	607b      	str	r3, [r7, #4]
	//Read Pressure end------------------------------------------------------------------------------------------------------------------------------
	return (uint32_t)(register0<<16 | register1<<8 | register2);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4313      	orrs	r3, r2
}
 8004700:	4618      	mov	r0, r3
 8004702:	f107 0710 	add.w	r7, r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop

0800470c <getTemperature>:

int32_t getTemperature()
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
	//Read Temp start------------------------------------------------------------------------------------------------------------------------------
	uint32_t register3 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x03);
 8004712:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004716:	f6c0 0002 	movt	r0, #2050	; 0x802
 800471a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800471e:	f04f 0203 	mov.w	r2, #3
 8004722:	f7fc f801 	bl	8000728 <I2Cdev_readByte>
 8004726:	4603      	mov	r3, r0
 8004728:	60fb      	str	r3, [r7, #12]
	uint32_t register4 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x04);
 800472a:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800472e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004732:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004736:	f04f 0204 	mov.w	r2, #4
 800473a:	f7fb fff5 	bl	8000728 <I2Cdev_readByte>
 800473e:	4603      	mov	r3, r0
 8004740:	60bb      	str	r3, [r7, #8]
	uint32_t register5 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x05);
 8004742:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 8004746:	f6c0 0002 	movt	r0, #2050	; 0x802
 800474a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800474e:	f04f 0205 	mov.w	r2, #5
 8004752:	f7fb ffe9 	bl	8000728 <I2Cdev_readByte>
 8004756:	4603      	mov	r3, r0
 8004758:	607b      	str	r3, [r7, #4]
	//Read Temp end------------------------------------------------------------------------------------------------------------------------------
	return (uint32_t)(register3<<16 | register4<<8 | register5);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4313      	orrs	r3, r2
}
 800476c:	4618      	mov	r0, r3
 800476e:	f107 0710 	add.w	r7, r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop

08004778 <setRegister>:

SensorError setRegister(uint8_t DPS310Address, uint8_t registerAdress, uint8_t setValue)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	4613      	mov	r3, r2
 8004780:	4602      	mov	r2, r0
 8004782:	71fa      	strb	r2, [r7, #7]
 8004784:	460a      	mov	r2, r1
 8004786:	71ba      	strb	r2, [r7, #6]
 8004788:	717b      	strb	r3, [r7, #5]

SensorError	worked = NO_ERROR;
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	73fb      	strb	r3, [r7, #15]
I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress,setValue); // write variable in register
 8004790:	79f9      	ldrb	r1, [r7, #7]
 8004792:	79ba      	ldrb	r2, [r7, #6]
 8004794:	797b      	ldrb	r3, [r7, #5]
 8004796:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 800479a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800479e:	f7fb fe61 	bl	8000464 <I2Cdev_writeByte>
//if(setValue != I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress))
uint8_t reg=I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress);
 80047a2:	79fa      	ldrb	r2, [r7, #7]
 80047a4:	79bb      	ldrb	r3, [r7, #6]
 80047a6:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 80047aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80047ae:	4611      	mov	r1, r2
 80047b0:	461a      	mov	r2, r3
 80047b2:	f7fb ffb9 	bl	8000728 <I2Cdev_readByte>
 80047b6:	4603      	mov	r3, r0
 80047b8:	73bb      	strb	r3, [r7, #14]
if(setValue != reg)
 80047ba:	797a      	ldrb	r2, [r7, #5]
 80047bc:	7bbb      	ldrb	r3, [r7, #14]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d020      	beq.n	8004804 <setRegister+0x8c>
{
	switch(registerAdress)
 80047c2:	79bb      	ldrb	r3, [r7, #6]
 80047c4:	f1a3 0306 	sub.w	r3, r3, #6
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d81b      	bhi.n	8004804 <setRegister+0x8c>
 80047cc:	a201      	add	r2, pc, #4	; (adr r2, 80047d4 <setRegister+0x5c>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047ed 	.word	0x080047ed
 80047dc:	080047f5 	.word	0x080047f5
 80047e0:	080047fd 	.word	0x080047fd
	{
	case 0x06:
	worked = PRESSURE_CONFIG;
 80047e4:	f04f 0301 	mov.w	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
	break;
 80047ea:	e00b      	b.n	8004804 <setRegister+0x8c>

	case 0x07:
	worked = TEMPERATURE_CONFIG;
 80047ec:	f04f 0302 	mov.w	r3, #2
 80047f0:	73fb      	strb	r3, [r7, #15]
	break;
 80047f2:	e007      	b.n	8004804 <setRegister+0x8c>

	case 0x08:
	worked = SET_CONTINOUS;
 80047f4:	f04f 0303 	mov.w	r3, #3
 80047f8:	73fb      	strb	r3, [r7, #15]
	break;
 80047fa:	e003      	b.n	8004804 <setRegister+0x8c>

	case 0x09:
	worked = IR_CONFIG;
 80047fc:	f04f 0304 	mov.w	r3, #4
 8004800:	73fb      	strb	r3, [r7, #15]
	break;
 8004802:	bf00      	nop
	}
}
return worked;
 8004804:	7bfb      	ldrb	r3, [r7, #15]
}
 8004806:	4618      	mov	r0, r3
 8004808:	f107 0710 	add.w	r7, r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <mergeBytes>:
 *
 * Returnvalue:
 * int Merged bytes
 */
int mergeBytes(uint8_t a, uint8_t b)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
 800481a:	71fa      	strb	r2, [r7, #7]
 800481c:	71bb      	strb	r3, [r7, #6]
	int c = a;
 800481e:	79fb      	ldrb	r3, [r7, #7]
 8004820:	60fb      	str	r3, [r7, #12]
	return (c << 8) | b;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004828:	79bb      	ldrb	r3, [r7, #6]
 800482a:	4313      	orrs	r3, r2
}
 800482c:	4618      	mov	r0, r3
 800482e:	f107 0714 	add.w	r7, r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	bc80      	pop	{r7}
 8004836:	4770      	bx	lr

08004838 <CCU41_1_IRQHandler>:
/**
 *Bluetooth Keep-Alive Messages
 * for Android-App to check connection
 */
void Bluetooth_Keep_Alive()
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
	uint8_t keep_alive = 0xFF;
 800483e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004842:	71fb      	strb	r3, [r7, #7]
	UART001_WriteDataBytes(&BT_UART_Handle,(uint8_t*)&keep_alive,1);
 8004844:	f107 0307 	add.w	r3, r7, #7
 8004848:	f24c 1044 	movw	r0, #49476	; 0xc144
 800484c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004850:	4619      	mov	r1, r3
 8004852:	f04f 0201 	mov.w	r2, #1
 8004856:	f015 fe89 	bl	801a56c <UART001_WriteDataBytes>
}
 800485a:	f107 0708 	add.w	r7, r7, #8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	0000      	movs	r0, r0
	...

08004868 <USIC1_0_IRQHandler>:
/**
 * Interrupt routine from UART FIFO in buffer
 * Buffer is full, new data is ready to read
 */
void RC_RECEIVE_ISR()
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b090      	sub	sp, #64	; 0x40
 800486c:	af02      	add	r7, sp, #8
	int elevatorRaw;
	int aileronRaw;
	int flightmodeRaw;

	uint8_t ReadBufRC[32]; //Readbuffer
	int start = 0; //Index of start byte (contains 0x30)
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	637b      	str	r3, [r7, #52]	; 0x34

	//Check if receive buffer interrupt is set
	if (UART001_GetFlagStatus(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG)
 8004874:	f24c 00dc 	movw	r0, #49372	; 0xc0dc
 8004878:	f6c0 0002 	movt	r0, #2050	; 0x802
 800487c:	f04f 0110 	mov.w	r1, #16
 8004880:	f015 febc 	bl	801a5fc <UART001_GetFlagStatus>
 8004884:	4603      	mov	r3, r0
 8004886:	2b02      	cmp	r3, #2
 8004888:	f040 817d 	bne.w	8004b86 <USIC1_0_IRQHandler+0x31e>
			== UART001_SET)
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle, ReadBufRC, 32);
 800488c:	463b      	mov	r3, r7
 800488e:	f24c 00dc 	movw	r0, #49372	; 0xc0dc
 8004892:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004896:	4619      	mov	r1, r3
 8004898:	f04f 0220 	mov.w	r2, #32
 800489c:	f015 fdde 	bl	801a45c <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
 80048a0:	f24c 00dc 	movw	r0, #49372	; 0xc0dc
 80048a4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80048a8:	f04f 0110 	mov.w	r1, #16
 80048ac:	f015 fef2 	bl	801a694 <UART001_ClearFlag>
		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start + 1] != 0x00
 80048b0:	e00c      	b.n	80048cc <USIC1_0_IRQHandler+0x64>
				|| ReadBufRC[start + 5] != 0xA2 || ReadBufRC[start + 8] != 0x2B
				|| ReadBufRC[start + 9] != 0xFE)
		{
			if (start++ > 16)
 80048b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048b4:	2b10      	cmp	r3, #16
 80048b6:	bfd4      	ite	le
 80048b8:	2300      	movle	r3, #0
 80048ba:	2301      	movgt	r3, #1
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048c0:	f102 0201 	add.w	r2, r2, #1
 80048c4:	637a      	str	r2, [r7, #52]	; 0x34
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f040 815d 	bne.w	8004b86 <USIC1_0_IRQHandler+0x31e>
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle, ReadBufRC, 32);
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start + 1] != 0x00
 80048cc:	463a      	mov	r2, r7
 80048ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048d0:	18d3      	adds	r3, r2, r3
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b30      	cmp	r3, #48	; 0x30
 80048d6:	d1ec      	bne.n	80048b2 <USIC1_0_IRQHandler+0x4a>
 80048d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048da:	f103 0301 	add.w	r3, r3, #1
 80048de:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80048e2:	18cb      	adds	r3, r1, r3
 80048e4:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e2      	bne.n	80048b2 <USIC1_0_IRQHandler+0x4a>
				|| ReadBufRC[start + 5] != 0xA2 || ReadBufRC[start + 8] != 0x2B
 80048ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ee:	f103 0305 	add.w	r3, r3, #5
 80048f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80048f6:	18d3      	adds	r3, r2, r3
 80048f8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80048fc:	2ba2      	cmp	r3, #162	; 0xa2
 80048fe:	d1d8      	bne.n	80048b2 <USIC1_0_IRQHandler+0x4a>
 8004900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004902:	f103 0308 	add.w	r3, r3, #8
 8004906:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800490a:	18cb      	adds	r3, r1, r3
 800490c:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004910:	2b2b      	cmp	r3, #43	; 0x2b
 8004912:	d1ce      	bne.n	80048b2 <USIC1_0_IRQHandler+0x4a>
				|| ReadBufRC[start + 9] != 0xFE)
 8004914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004916:	f103 0309 	add.w	r3, r3, #9
 800491a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800491e:	18d3      	adds	r3, r2, r3
 8004920:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004924:	2bfe      	cmp	r3, #254	; 0xfe
 8004926:	d1c4      	bne.n	80048b2 <USIC1_0_IRQHandler+0x4a>
				//Communication check bytes not in buffer
				return;
			}
		}
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
 8004928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800492a:	f103 0302 	add.w	r3, r3, #2
 800492e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004932:	18cb      	adds	r3, r1, r3
 8004934:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493a:	f103 0303 	add.w	r3, r3, #3
 800493e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004942:	18cb      	adds	r3, r1, r3
 8004944:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004948:	4610      	mov	r0, r2
 800494a:	4619      	mov	r1, r3
 800494c:	f7ff ff60 	bl	8004810 <mergeBytes>
 8004950:	6338      	str	r0, [r7, #48]	; 0x30
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
 8004952:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800495a:	f44f 7199 	mov.w	r1, #306	; 0x132
 800495e:	f240 62f7 	movw	r2, #1783	; 0x6f7
 8004962:	f04f 0300 	mov.w	r3, #0
 8004966:	f000 fbb7 	bl	80050d8 <map>
 800496a:	4603      	mov	r3, r0
				/ 60000.0;
 800496c:	4618      	mov	r0, r3
 800496e:	f020 fed1 	bl	8025714 <__aeabi_i2d>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4610      	mov	r0, r2
 8004978:	4619      	mov	r1, r3
 800497a:	a385      	add	r3, pc, #532	; (adr r3, 8004b90 <USIC1_0_IRQHandler+0x328>)
 800497c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004980:	f021 f858 	bl	8025a34 <__aeabi_ddiv>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
				return;
			}
		}
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	f021 fa0a 	bl	8025da4 <__aeabi_d2f>
 8004990:	4602      	mov	r2, r0
 8004992:	f240 732c 	movw	r3, #1836	; 0x72c
 8004996:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800499a:	601a      	str	r2, [r3, #0]
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
 800499c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800499e:	f103 0306 	add.w	r3, r3, #6
 80049a2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049a6:	18d3      	adds	r3, r2, r3
 80049a8:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 80049ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ae:	f103 0307 	add.w	r3, r3, #7
 80049b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80049b6:	18cb      	adds	r3, r1, r3
 80049b8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80049bc:	4610      	mov	r0, r2
 80049be:	4619      	mov	r1, r3
 80049c0:	f7ff ff26 	bl	8004810 <mergeBytes>
 80049c4:	62f8      	str	r0, [r7, #44]	; 0x2c
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
 80049c6:	f247 5330 	movw	r3, #30000	; 0x7530
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80049ce:	f640 1132 	movw	r1, #2354	; 0x932
 80049d2:	f640 62cc 	movw	r2, #3788	; 0xecc
 80049d6:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 80049da:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80049de:	f000 fb7b 	bl	80050d8 <map>
 80049e2:	4603      	mov	r3, r0
				/ 30000.0;
 80049e4:	4618      	mov	r0, r3
 80049e6:	f020 fe95 	bl	8025714 <__aeabi_i2d>
 80049ea:	4602      	mov	r2, r0
 80049ec:	460b      	mov	r3, r1
 80049ee:	4610      	mov	r0, r2
 80049f0:	4619      	mov	r1, r3
 80049f2:	a369      	add	r3, pc, #420	; (adr r3, 8004b98 <USIC1_0_IRQHandler+0x330>)
 80049f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f8:	f021 f81c 	bl	8025a34 <__aeabi_ddiv>
 80049fc:	4602      	mov	r2, r0
 80049fe:	460b      	mov	r3, r1
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
 8004a00:	4610      	mov	r0, r2
 8004a02:	4619      	mov	r1, r3
 8004a04:	f021 f9ce 	bl	8025da4 <__aeabi_d2f>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	f240 7338 	movw	r3, #1848	; 0x738
 8004a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a12:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
 8004a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a16:	f103 030a 	add.w	r3, r3, #10
 8004a1a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004a1e:	18d3      	adds	r3, r2, r3
 8004a20:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a26:	f103 030b 	add.w	r3, r3, #11
 8004a2a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004a2e:	18cb      	adds	r3, r1, r3
 8004a30:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004a34:	4610      	mov	r0, r2
 8004a36:	4619      	mov	r1, r3
 8004a38:	f7ff feea 	bl	8004810 <mergeBytes>
 8004a3c:	62b8      	str	r0, [r7, #40]	; 0x28
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
 8004a3e:	f247 5330 	movw	r3, #30000	; 0x7530
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a46:	f241 1130 	movw	r1, #4400	; 0x1130
 8004a4a:	f241 62ca 	movw	r2, #5834	; 0x16ca
 8004a4e:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8004a52:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004a56:	f000 fb3f 	bl	80050d8 <map>
 8004a5a:	4603      	mov	r3, r0
				/ 30000.0;
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f020 fe59 	bl	8025714 <__aeabi_i2d>
 8004a62:	4602      	mov	r2, r0
 8004a64:	460b      	mov	r3, r1
 8004a66:	4610      	mov	r0, r2
 8004a68:	4619      	mov	r1, r3
 8004a6a:	a34b      	add	r3, pc, #300	; (adr r3, 8004b98 <USIC1_0_IRQHandler+0x330>)
 8004a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a70:	f020 ffe0 	bl	8025a34 <__aeabi_ddiv>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
 8004a78:	4610      	mov	r0, r2
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	f021 f992 	bl	8025da4 <__aeabi_d2f>
 8004a80:	4602      	mov	r2, r0
 8004a82:	f240 7334 	movw	r3, #1844	; 0x734
 8004a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a8a:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
 8004a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a8e:	f103 030e 	add.w	r3, r3, #14
 8004a92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004a96:	18d3      	adds	r3, r2, r3
 8004a98:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a9e:	f103 030f 	add.w	r3, r3, #15
 8004aa2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004aa6:	18cb      	adds	r3, r1, r3
 8004aa8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004aac:	4610      	mov	r0, r2
 8004aae:	4619      	mov	r1, r3
 8004ab0:	f7ff feae 	bl	8004810 <mergeBytes>
 8004ab4:	6278      	str	r0, [r7, #36]	; 0x24
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
 8004ab6:	f247 5330 	movw	r3, #30000	; 0x7530
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004abe:	f641 1132 	movw	r1, #6450	; 0x1932
 8004ac2:	f641 62cc 	movw	r2, #7884	; 0x1ecc
 8004ac6:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8004aca:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004ace:	f000 fb03 	bl	80050d8 <map>
 8004ad2:	4603      	mov	r3, r0
				/ 30000.0;
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f020 fe1d 	bl	8025714 <__aeabi_i2d>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4610      	mov	r0, r2
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	a32d      	add	r3, pc, #180	; (adr r3, 8004b98 <USIC1_0_IRQHandler+0x330>)
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	f020 ffa4 	bl	8025a34 <__aeabi_ddiv>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
 8004af0:	4610      	mov	r0, r2
 8004af2:	4619      	mov	r1, r3
 8004af4:	f021 f956 	bl	8025da4 <__aeabi_d2f>
 8004af8:	4602      	mov	r2, r0
 8004afa:	f240 7330 	movw	r3, #1840	; 0x730
 8004afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b02:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		flightmodeRaw = mergeBytes(ReadBufRC[start + 12],
 8004b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b06:	f103 030c 	add.w	r3, r3, #12
 8004b0a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004b0e:	18d3      	adds	r3, r2, r3
 8004b10:	f813 2c38 	ldrb.w	r2, [r3, #-56]
				ReadBufRC[start + 13]);
 8004b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b16:	f103 030d 	add.w	r3, r3, #13
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
				/ 30000.0;
		flightmodeRaw = mergeBytes(ReadBufRC[start + 12],
 8004b1a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004b1e:	18cb      	adds	r3, r1, r3
 8004b20:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004b24:	4610      	mov	r0, r2
 8004b26:	4619      	mov	r1, r3
 8004b28:	f7ff fe72 	bl	8004810 <mergeBytes>
 8004b2c:	6238      	str	r0, [r7, #32]
				ReadBufRC[start + 13]);
		if (flightmodeRaw == FLIGHTMODE0)
 8004b2e:	6a3a      	ldr	r2, [r7, #32]
 8004b30:	f242 1332 	movw	r3, #8498	; 0x2132
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d106      	bne.n	8004b46 <USIC1_0_IRQHandler+0x2de>
			flightmode = 0;
 8004b38:	f240 734d 	movw	r3, #1869	; 0x74d
 8004b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	701a      	strb	r2, [r3, #0]
		if (flightmodeRaw == FLIGHTMODE1)
 8004b46:	6a3a      	ldr	r2, [r7, #32]
 8004b48:	f242 63ca 	movw	r3, #9930	; 0x26ca
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d106      	bne.n	8004b5e <USIC1_0_IRQHandler+0x2f6>
			flightmode = 1;
 8004b50:	f240 734d 	movw	r3, #1869	; 0x74d
 8004b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b58:	f04f 0201 	mov.w	r2, #1
 8004b5c:	701a      	strb	r2, [r3, #0]
		//Set values for RC Timeout check
		RCTimeOut = 0;
 8004b5e:	f240 0310 	movw	r3, #16
 8004b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b66:	f04f 0200 	mov.w	r2, #0
 8004b6a:	701a      	strb	r2, [r3, #0]
		RCCount++;
 8004b6c:	f240 734e 	movw	r3, #1870	; 0x74e
 8004b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	f103 0301 	add.w	r3, r3, #1
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	f240 734e 	movw	r3, #1870	; 0x74e
 8004b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b84:	701a      	strb	r2, [r3, #0]
	}
}
 8004b86:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	00000000 	.word	0x00000000
 8004b94:	40ed4c00 	.word	0x40ed4c00
 8004b98:	00000000 	.word	0x00000000
 8004b9c:	40dd4c00 	.word	0x40dd4c00

08004ba0 <USIC0_3_IRQHandler>:
void BT_RECEIVE_ISR()
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
	if (UART001_GetFlagStatus(&BT_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG)
 8004ba6:	f24c 1044 	movw	r0, #49476	; 0xc144
 8004baa:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004bae:	f04f 0110 	mov.w	r1, #16
 8004bb2:	f015 fd23 	bl	801a5fc <UART001_GetFlagStatus>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	f040 80e9 	bne.w	8004d90 <USIC0_3_IRQHandler+0x1f0>
			== UART001_SET)
	{
		UART001_ReadDataBytes(&BT_UART_Handle,ReadBufBT,PACKET_SIZE);
 8004bbe:	f640 03c8 	movw	r3, #2248	; 0x8c8
 8004bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f24c 1044 	movw	r0, #49476	; 0xc144
 8004bcc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	f04f 0213 	mov.w	r2, #19
 8004bd6:	f015 fc41 	bl	801a45c <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&BT_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
 8004bda:	f24c 1044 	movw	r0, #49476	; 0xc144
 8004bde:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004be2:	f04f 0110 	mov.w	r1, #16
 8004be6:	f015 fd55 	bl	801a694 <UART001_ClearFlag>
		status_t rec_mode = maintainBluetoothInputBuffer(ReadBufBT,
 8004bea:	f640 03c8 	movw	r3, #2248	; 0x8c8
 8004bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f640 01cc 	movw	r1, #2252	; 0x8cc
 8004bfa:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004bfe:	f640 029c 	movw	r2, #2204	; 0x89c
 8004c02:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004c06:	f000 fadf 	bl	80051c8 <maintainBluetoothInputBuffer>
 8004c0a:	6078      	str	r0, [r7, #4]
				&control_value, &dpacket);
		switch (rec_mode)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	f000 80bd 	beq.w	8004d8e <USIC0_3_IRQHandler+0x1ee>
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d307      	bcc.n	8004c28 <USIC0_3_IRQHandler+0x88>
 8004c18:	f113 0f02 	cmn.w	r3, #2
 8004c1c:	f000 8099 	beq.w	8004d52 <USIC0_3_IRQHandler+0x1b2>
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d078      	beq.n	8004d18 <USIC0_3_IRQHandler+0x178>
 8004c26:	e0b3      	b.n	8004d90 <USIC0_3_IRQHandler+0x1f0>
		{
		case RECEIVED_CONTROL_PACKET:
			throttleBT = (uint16_t)*control_value.speed;
 8004c28:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8004c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	f240 733c 	movw	r3, #1852	; 0x73c
 8004c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c3e:	801a      	strh	r2, [r3, #0]
			heightControlBT = *control_value.height_control;
 8004c40:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8004c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	781a      	ldrb	r2, [r3, #0]
 8004c4c:	f240 733e 	movw	r3, #1854	; 0x73e
 8004c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c54:	701a      	strb	r2, [r3, #0]
			aileronBT = *control_value.x_pitch*0.7;
 8004c56:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8004c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f020 fd68 	bl	8025738 <__aeabi_f2d>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	4619      	mov	r1, r3
 8004c70:	a349      	add	r3, pc, #292	; (adr r3, 8004d98 <USIC0_3_IRQHandler+0x1f8>)
 8004c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c76:	f020 fdb3 	bl	80257e0 <__aeabi_dmul>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4610      	mov	r0, r2
 8004c80:	4619      	mov	r1, r3
 8004c82:	f021 f88f 	bl	8025da4 <__aeabi_d2f>
 8004c86:	4602      	mov	r2, r0
 8004c88:	f240 7344 	movw	r3, #1860	; 0x744
 8004c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c90:	601a      	str	r2, [r3, #0]
			elevatorBT = -*control_value.y_roll*0.7;
 8004c92:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8004c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	edd3 7a00 	vldr	s15, [r3]
 8004ca0:	eef1 7a67 	vneg.f32	s15, s15
 8004ca4:	ee17 3a90 	vmov	r3, s15
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f020 fd45 	bl	8025738 <__aeabi_f2d>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	a338      	add	r3, pc, #224	; (adr r3, 8004d98 <USIC0_3_IRQHandler+0x1f8>)
 8004cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cbc:	f020 fd90 	bl	80257e0 <__aeabi_dmul>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	f021 f86c 	bl	8025da4 <__aeabi_d2f>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	f240 7348 	movw	r3, #1864	; 0x748
 8004cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cd6:	601a      	str	r2, [r3, #0]
			rudderBT = *control_value.z_rotate;
 8004cd8:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8004cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	f240 7340 	movw	r3, #1856	; 0x740
 8004ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cec:	601a      	str	r2, [r3, #0]
			BTTimeOut = 0;
 8004cee:	f240 0311 	movw	r3, #17
 8004cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
			BTCount++;
 8004cfc:	f240 734f 	movw	r3, #1871	; 0x74f
 8004d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	f103 0301 	add.w	r3, r3, #1
 8004d0a:	b2da      	uxtb	r2, r3
 8004d0c:	f240 734f 	movw	r3, #1871	; 0x74f
 8004d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d14:	701a      	strb	r2, [r3, #0]
			break;
 8004d16:	e03b      	b.n	8004d90 <USIC0_3_IRQHandler+0x1f0>
		case RECEIVED_DATA_PACKET:
			break;
		case CHECKSUM_ERROR:
			throttleBT = 0;
 8004d18:	f240 733c 	movw	r3, #1852	; 0x73c
 8004d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	801a      	strh	r2, [r3, #0]
			aileronBT = 0;
 8004d26:	f240 7344 	movw	r3, #1860	; 0x744
 8004d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	601a      	str	r2, [r3, #0]
			elevatorBT = 0;
 8004d34:	f240 7348 	movw	r3, #1864	; 0x748
 8004d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	601a      	str	r2, [r3, #0]
			rudderBT = 0;
 8004d42:	f240 7340 	movw	r3, #1856	; 0x740
 8004d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]
			//Todo: Add Error-Handling
			break;
 8004d50:	e01e      	b.n	8004d90 <USIC0_3_IRQHandler+0x1f0>
		case UNDEFINED_ERROR:

			throttleBT = 0;
 8004d52:	f240 733c 	movw	r3, #1852	; 0x73c
 8004d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d5a:	f04f 0200 	mov.w	r2, #0
 8004d5e:	801a      	strh	r2, [r3, #0]
			aileronBT = 0;
 8004d60:	f240 7344 	movw	r3, #1860	; 0x744
 8004d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d68:	f04f 0200 	mov.w	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]
			elevatorBT = 0;
 8004d6e:	f240 7348 	movw	r3, #1864	; 0x748
 8004d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d76:	f04f 0200 	mov.w	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]
			rudderBT = 0;
 8004d7c:	f240 7340 	movw	r3, #1856	; 0x740
 8004d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d84:	f04f 0200 	mov.w	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]
			//undef_error++;
			//Todo: Add Error-Handling
			break;
 8004d8a:	bf00      	nop
 8004d8c:	e000      	b.n	8004d90 <USIC0_3_IRQHandler+0x1f0>
			rudderBT = *control_value.z_rotate;
			BTTimeOut = 0;
			BTCount++;
			break;
		case RECEIVED_DATA_PACKET:
			break;
 8004d8e:	bf00      	nop
			//undef_error++;
			//Todo: Add Error-Handling
			break;
		}
	}
}
 8004d90:	f107 0708 	add.w	r7, r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	66666666 	.word	0x66666666
 8004d9c:	3fe66666 	.word	0x3fe66666

08004da0 <WatchRC>:
/*
 * Check if new data has been arrived since last function call
 * This function is called from software Timer "TimerWatchRC"
 */
void WatchRC(void* Temp)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
	static uint8_t lastCount;
	static uint8_t lastBTCount;

	if (lastCount == RCCount)
 8004da8:	f240 7351 	movw	r3, #1873	; 0x751
 8004dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004db0:	781a      	ldrb	r2, [r3, #0]
 8004db2:	f240 734e 	movw	r3, #1870	; 0x74e
 8004db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d106      	bne.n	8004dce <WatchRC+0x2e>
		RCTimeOut = 1;
 8004dc0:	f240 0310 	movw	r3, #16
 8004dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dc8:	f04f 0201 	mov.w	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
	lastCount = RCCount;
 8004dce:	f240 734e 	movw	r3, #1870	; 0x74e
 8004dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dd6:	781a      	ldrb	r2, [r3, #0]
 8004dd8:	f240 7351 	movw	r3, #1873	; 0x751
 8004ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004de0:	701a      	strb	r2, [r3, #0]

	if (lastBTCount == BTCount)
 8004de2:	f240 7352 	movw	r3, #1874	; 0x752
 8004de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dea:	781a      	ldrb	r2, [r3, #0]
 8004dec:	f240 734f 	movw	r3, #1871	; 0x74f
 8004df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d106      	bne.n	8004e08 <WatchRC+0x68>
		BTTimeOut = 1;
 8004dfa:	f240 0311 	movw	r3, #17
 8004dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e02:	f04f 0201 	mov.w	r2, #1
 8004e06:	701a      	strb	r2, [r3, #0]
	lastBTCount = BTCount;
 8004e08:	f240 734f 	movw	r3, #1871	; 0x74f
 8004e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	f240 7352 	movw	r3, #1874	; 0x752
 8004e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e1a:	701a      	strb	r2, [r3, #0]

	//keep_alive packet for connection state_check
	//uint8_t keep_alive = 0xFF;
	//UART001_WriteDataBytes(&BT_UART_Handle, (uint8_t*) &keep_alive, 1);
}
 8004e1c:	f107 070c 	add.w	r7, r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bc80      	pop	{r7}
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop

08004e28 <WatchRC_Init>:

/*
 * Initialize RC watchdog
 */
void WatchRC_Init()
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
	//Set timer to check every 500ms, if new data has arrived
	TimerWatchRC = SYSTM001_CreateTimer(200, SYSTM001_PERIODIC, WatchRC, NULL);
 8004e2c:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8004e30:	f04f 0101 	mov.w	r1, #1
 8004e34:	f644 52a1 	movw	r2, #19873	; 0x4da1
 8004e38:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004e3c:	f04f 0300 	mov.w	r3, #0
 8004e40:	f015 ff30 	bl	801aca4 <SYSTM001_CreateTimer>
 8004e44:	4602      	mov	r2, r0
 8004e46:	f640 0398 	movw	r3, #2200	; 0x898
 8004e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e4e:	601a      	str	r2, [r3, #0]
	if (TimerWatchRC != 0)
 8004e50:	f640 0398 	movw	r3, #2200	; 0x898
 8004e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d007      	beq.n	8004e6e <WatchRC_Init+0x46>
	{
		//Timer is created successfully
		if (SYSTM001_StartTimer(TimerWatchRC) == DAVEApp_SUCCESS)
 8004e5e:	f640 0398 	movw	r3, #2200	; 0x898
 8004e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f015 ffeb 	bl	801ae44 <SYSTM001_StartTimer>
		{
			//Timer started
		}
	}
}
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <GetRCCount>:

uint8_t GetRCCount()
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
	return RCCount;
 8004e74:	f240 734e 	movw	r3, #1870	; 0x74e
 8004e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e7c:	781b      	ldrb	r3, [r3, #0]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop

08004e88 <GetRCData>:

void GetRCData(float* power,uint8_t* height_control, float* yaw_dot, float* pitch, float* roll)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
 8004e94:	603b      	str	r3, [r7, #0]
				*roll = -30.0;
			}
		}

#else		//for RC Control with switch to BT Control
	if (flightmode == 0)
 8004e96:	f240 734d 	movw	r3, #1869	; 0x74d
 8004e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d17b      	bne.n	8004f9c <GetRCData+0x114>
		{
			if (RCTimeOut)
 8004ea4:	f240 0310 	movw	r3, #16
 8004ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d010      	beq.n	8004ed4 <GetRCData+0x4c>
			{
				*power = 0;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]
				*yaw_dot = 0;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f04f 0200 	mov.w	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]
				*pitch = 0;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
				*roll = 0;
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	f04f 0200 	mov.w	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	e0f0      	b.n	80050b6 <GetRCData+0x22e>
			}
			else
			{
				*power = SCALE_POWER * throttle;
 8004ed4:	f240 732c 	movw	r3, #1836	; 0x72c
 8004ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004edc:	ed93 7a00 	vldr	s14, [r3]
 8004ee0:	eddf 7a7b 	vldr	s15, [pc, #492]	; 80050d0 <GetRCData+0x248>
 8004ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	edc3 7a00 	vstr	s15, [r3]
				if (rudder > 0.01 || rudder < -0.01)
 8004eee:	f240 7330 	movw	r3, #1840	; 0x730
 8004ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f020 fc1d 	bl	8025738 <__aeabi_f2d>
 8004efe:	4602      	mov	r2, r0
 8004f00:	460b      	mov	r3, r1
 8004f02:	4610      	mov	r0, r2
 8004f04:	4619      	mov	r1, r3
 8004f06:	a36e      	add	r3, pc, #440	; (adr r3, 80050c0 <GetRCData+0x238>)
 8004f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0c:	f020 fef8 	bl	8025d00 <__aeabi_dcmpgt>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d113      	bne.n	8004f3e <GetRCData+0xb6>
 8004f16:	f240 7330 	movw	r3, #1840	; 0x730
 8004f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f020 fc09 	bl	8025738 <__aeabi_f2d>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	a366      	add	r3, pc, #408	; (adr r3, 80050c8 <GetRCData+0x240>)
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	f020 fec6 	bl	8025cc4 <__aeabi_dcmplt>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00d      	beq.n	8004f5a <GetRCData+0xd2>
					*yaw_dot = rudder * SCALE_YAW;
 8004f3e:	f240 7330 	movw	r3, #1840	; 0x730
 8004f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f46:	ed93 7a00 	vldr	s14, [r3]
 8004f4a:	eddf 7a62 	vldr	s15, [pc, #392]	; 80050d4 <GetRCData+0x24c>
 8004f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	edc3 7a00 	vstr	s15, [r3]
 8004f58:	e003      	b.n	8004f62 <GetRCData+0xda>
				else
					*yaw_dot = 0;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	601a      	str	r2, [r3, #0]
					*pitch=elevator*SCALE_PITCH;
 8004f62:	f240 7334 	movw	r3, #1844	; 0x734
 8004f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f6a:	ed93 7a00 	vldr	s14, [r3]
 8004f6e:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 8004f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	edc3 7a00 	vstr	s15, [r3]
					*roll=-aileron*SCALE_ROLL;
 8004f7c:	f240 7338 	movw	r3, #1848	; 0x738
 8004f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f84:	edd3 7a00 	vldr	s15, [r3]
 8004f88:	eeb1 7a67 	vneg.f32	s14, s15
 8004f8c:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 8004f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	edc3 7a00 	vstr	s15, [r3]
 8004f9a:	e08c      	b.n	80050b6 <GetRCData+0x22e>
			}
		}
		else
		{
			if (BTTimeOut || RCTimeOut)
 8004f9c:	f240 0311 	movw	r3, #17
 8004fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d106      	bne.n	8004fb8 <GetRCData+0x130>
 8004faa:	f240 0310 	movw	r3, #16
 8004fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d010      	beq.n	8004fda <GetRCData+0x152>
			{
				*power = 0.0;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f04f 0200 	mov.w	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]
				*yaw_dot = 0.0;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	601a      	str	r2, [r3, #0]
				*pitch = 0.0;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	f04f 0200 	mov.w	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]
				*roll = 0.0;
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	f04f 0200 	mov.w	r2, #0
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	e06d      	b.n	80050b6 <GetRCData+0x22e>
			}
			else
			{
				*power = throttleBT;
 8004fda:	f240 733c 	movw	r3, #1852	; 0x73c
 8004fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fe2:	881b      	ldrh	r3, [r3, #0]
 8004fe4:	ee07 3a10 	vmov	s14, r3
 8004fe8:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	edc3 7a00 	vstr	s15, [r3]
				*height_control = heightControlBT;
 8004ff2:	f240 733e 	movw	r3, #1854	; 0x73e
 8004ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ffa:	781a      	ldrb	r2, [r3, #0]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	701a      	strb	r2, [r3, #0]
				*pitch = elevatorBT;
 8005000:	f240 7348 	movw	r3, #1864	; 0x748
 8005004:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	601a      	str	r2, [r3, #0]
				*roll = -aileronBT;
 800500e:	f240 7344 	movw	r3, #1860	; 0x744
 8005012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005016:	edd3 7a00 	vldr	s15, [r3]
 800501a:	eef1 7a67 	vneg.f32	s15, s15
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	edc3 7a00 	vstr	s15, [r3]
				*yaw_dot = rudderBT;
 8005024:	f240 7340 	movw	r3, #1856	; 0x740
 8005028:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	601a      	str	r2, [r3, #0]
				if (*pitch > 30.0)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	ed93 7a00 	vldr	s14, [r3]
 8005038:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 800503c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005044:	dd06      	ble.n	8005054 <GetRCData+0x1cc>
				{
					*pitch = 30.0;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 8005050:	601a      	str	r2, [r3, #0]
 8005052:	e00f      	b.n	8005074 <GetRCData+0x1ec>
				}
				else if (*pitch < -30.0)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	ed93 7a00 	vldr	s14, [r3]
 800505a:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 800505e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005066:	d505      	bpl.n	8005074 <GetRCData+0x1ec>
				{
					*pitch = -30.0;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f04f 0200 	mov.w	r2, #0
 800506e:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 8005072:	601a      	str	r2, [r3, #0]
				}

				if (*roll > 30.0)
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	ed93 7a00 	vldr	s14, [r3]
 800507a:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 800507e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005086:	dd06      	ble.n	8005096 <GetRCData+0x20e>
				{
					*roll = 30.0;
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e00f      	b.n	80050b6 <GetRCData+0x22e>
				}
				else if (*roll < -30.0)
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	ed93 7a00 	vldr	s14, [r3]
 800509c:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 80050a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a8:	d505      	bpl.n	80050b6 <GetRCData+0x22e>
				{
					*roll = -30.0;
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 80050b4:	601a      	str	r2, [r3, #0]
				}
			}
		}
#endif
}
 80050b6:	f107 0710 	add.w	r7, r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	47ae147b 	.word	0x47ae147b
 80050c4:	3f847ae1 	.word	0x3f847ae1
 80050c8:	47ae147b 	.word	0x47ae147b
 80050cc:	bf847ae1 	.word	0xbf847ae1
 80050d0:	42c80000 	.word	0x42c80000
 80050d4:	42b40000 	.word	0x42b40000

080050d8 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	69b9      	ldr	r1, [r7, #24]
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	1a8a      	subs	r2, r1, r2
 80050f2:	fb02 f203 	mul.w	r2, r2, r3
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	1acb      	subs	r3, r1, r3
 80050fc:	fb92 f2f3 	sdiv	r2, r2, r3
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	18d3      	adds	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	f107 0714 	add.w	r7, r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr

08005110 <initBluetoothStorage>:
ControlValue control_value;
DataPacket dpacket;
uint8_t* ReadBufBT;

void initBluetoothStorage()
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
	ReadBufBT = malloc(sizeof(uint8_t)*BLUETOOTH_INPUT_BUFFER);
 8005114:	f04f 0020 	mov.w	r0, #32
 8005118:	f020 fee4 	bl	8025ee4 <malloc>
 800511c:	4603      	mov	r3, r0
 800511e:	461a      	mov	r2, r3
 8005120:	f640 03c8 	movw	r3, #2248	; 0x8c8
 8005124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005128:	601a      	str	r2, [r3, #0]
	control_value.header = malloc(sizeof(uint8_t));
 800512a:	f04f 0001 	mov.w	r0, #1
 800512e:	f020 fed9 	bl	8025ee4 <malloc>
 8005132:	4603      	mov	r3, r0
 8005134:	461a      	mov	r2, r3
 8005136:	f640 03cc 	movw	r3, #2252	; 0x8cc
 800513a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800513e:	601a      	str	r2, [r3, #0]
	control_value.height_control = malloc(sizeof(uint8_t));
 8005140:	f04f 0001 	mov.w	r0, #1
 8005144:	f020 fece 	bl	8025ee4 <malloc>
 8005148:	4603      	mov	r3, r0
 800514a:	461a      	mov	r2, r3
 800514c:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8005150:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005154:	605a      	str	r2, [r3, #4]
	control_value.speed = malloc(sizeof(uint8_t));
 8005156:	f04f 0001 	mov.w	r0, #1
 800515a:	f020 fec3 	bl	8025ee4 <malloc>
 800515e:	4603      	mov	r3, r0
 8005160:	461a      	mov	r2, r3
 8005162:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8005166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800516a:	609a      	str	r2, [r3, #8]
	control_value.x_pitch = malloc(sizeof(float));
 800516c:	f04f 0004 	mov.w	r0, #4
 8005170:	f020 feb8 	bl	8025ee4 <malloc>
 8005174:	4603      	mov	r3, r0
 8005176:	461a      	mov	r2, r3
 8005178:	f640 03cc 	movw	r3, #2252	; 0x8cc
 800517c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005180:	611a      	str	r2, [r3, #16]
	control_value.y_roll = malloc(sizeof(float));
 8005182:	f04f 0004 	mov.w	r0, #4
 8005186:	f020 fead 	bl	8025ee4 <malloc>
 800518a:	4603      	mov	r3, r0
 800518c:	461a      	mov	r2, r3
 800518e:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8005192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005196:	615a      	str	r2, [r3, #20]
	control_value.z_rotate = malloc(sizeof(float));
 8005198:	f04f 0004 	mov.w	r0, #4
 800519c:	f020 fea2 	bl	8025ee4 <malloc>
 80051a0:	4603      	mov	r3, r0
 80051a2:	461a      	mov	r2, r3
 80051a4:	f640 03cc 	movw	r3, #2252	; 0x8cc
 80051a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ac:	60da      	str	r2, [r3, #12]
	control_value.checksum = malloc(sizeof(uint32_t));
 80051ae:	f04f 0004 	mov.w	r0, #4
 80051b2:	f020 fe97 	bl	8025ee4 <malloc>
 80051b6:	4603      	mov	r3, r0
 80051b8:	461a      	mov	r2, r3
 80051ba:	f640 03cc 	movw	r3, #2252	; 0x8cc
 80051be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051c2:	619a      	str	r2, [r3, #24]
}
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop

080051c8 <maintainBluetoothInputBuffer>:

status_t maintainBluetoothInputBuffer(
		uint8_t input_buffer[BLUETOOTH_INPUT_BUFFER],
		ControlValue *control_value, DataPacket* packet)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08a      	sub	sp, #40	; 0x28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
	static int packet_counter = 0;
	static int packets_to_be_received = 0;
	uint32_t checksum;
	checksum = input_buffer[0];
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	627b      	str	r3, [r7, #36]	; 0x24
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f103 0301 	add.w	r3, r3, #1
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f103 0302 	add.w	r3, r3, #2
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80051f4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80051f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051fa:	4053      	eors	r3, r2
 80051fc:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 80051fe:	f04f 0303 	mov.w	r3, #3
 8005202:	623b      	str	r3, [r7, #32]
 8005204:	e025      	b.n	8005252 <maintainBluetoothInputBuffer+0x8a>
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	18d3      	adds	r3, r2, r3
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	f103 0301 	add.w	r3, r3, #1
 8005218:	68f9      	ldr	r1, [r7, #12]
 800521a:	18cb      	adds	r3, r1, r3
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8005222:	431a      	orrs	r2, r3
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
 8005224:	6a3b      	ldr	r3, [r7, #32]
 8005226:	f103 0302 	add.w	r3, r3, #2
 800522a:	68f9      	ldr	r1, [r7, #12]
 800522c:	18cb      	adds	r3, r1, r3
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005234:	431a      	orrs	r2, r3
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	f103 0303 	add.w	r3, r3, #3
 800523c:	68f9      	ldr	r1, [r7, #12]
 800523e:	18cb      	adds	r3, r1, r3
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	4313      	orrs	r3, r2
	uint32_t checksum;
	checksum = input_buffer[0];
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 8005244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005246:	4053      	eors	r3, r2
 8005248:	627b      	str	r3, [r7, #36]	; 0x24
	static int packet_counter = 0;
	static int packets_to_be_received = 0;
	uint32_t checksum;
	checksum = input_buffer[0];
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	f103 0304 	add.w	r3, r3, #4
 8005250:	623b      	str	r3, [r7, #32]
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	2b0d      	cmp	r3, #13
 8005256:	ddd6      	ble.n	8005206 <maintainBluetoothInputBuffer+0x3e>
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
	}
	for(int j = 0;j < 4;j++)
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	61fb      	str	r3, [r7, #28]
 800525e:	e010      	b.n	8005282 <maintainBluetoothInputBuffer+0xba>
	{
		*((uint8_t*)(control_value->checksum) + 3-j) = input_buffer[15+j];
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	699a      	ldr	r2, [r3, #24]
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	f1c3 0303 	rsb	r3, r3, #3
 800526a:	18d3      	adds	r3, r2, r3
 800526c:	69fa      	ldr	r2, [r7, #28]
 800526e:	f102 020f 	add.w	r2, r2, #15
 8005272:	68f9      	ldr	r1, [r7, #12]
 8005274:	188a      	adds	r2, r1, r2
 8005276:	7812      	ldrb	r2, [r2, #0]
 8005278:	701a      	strb	r2, [r3, #0]
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
	}
	for(int j = 0;j < 4;j++)
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	f103 0301 	add.w	r3, r3, #1
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	2b03      	cmp	r3, #3
 8005286:	ddeb      	ble.n	8005260 <maintainBluetoothInputBuffer+0x98>
	{
		*((uint8_t*)(control_value->checksum) + 3-j) = input_buffer[15+j];
	}
	control_value->header = (uint8_t*)&input_buffer[0];
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	601a      	str	r2, [r3, #0]
	if (*(control_value->checksum) == checksum)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005296:	429a      	cmp	r2, r3
 8005298:	f040 80b2 	bne.w	8005400 <maintainBluetoothInputBuffer+0x238>
	{
		if (*control_value->header)//Got a valid Data-Package
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d06d      	beq.n	8005382 <maintainBluetoothInputBuffer+0x1ba>
			{
			if (packets_to_be_received == 0)
 80052a6:	f240 7354 	movw	r3, #1876	; 0x754
 80052aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d107      	bne.n	80052c4 <maintainBluetoothInputBuffer+0xfc>
			{
				packets_to_be_received = input_buffer[0];
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	461a      	mov	r2, r3
 80052ba:	f240 7354 	movw	r3, #1876	; 0x754
 80052be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052c2:	601a      	str	r2, [r3, #0]
			}
			int current_val = packet_counter;
 80052c4:	f240 7358 	movw	r3, #1880	; 0x758
 80052c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	617b      	str	r3, [r7, #20]
			for (; packet_counter < (current_val + DATA_SIZE);
 80052d0:	e01e      	b.n	8005310 <maintainBluetoothInputBuffer+0x148>
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
 80052d2:	f240 7358 	movw	r3, #1880	; 0x758
 80052d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052da:	681a      	ldr	r2, [r3, #0]
						- current_val + PACKET_HEADER];
 80052dc:	f240 7358 	movw	r3, #1880	; 0x758
 80052e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052e4:	6819      	ldr	r1, [r3, #0]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	1acb      	subs	r3, r1, r3
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
 80052ea:	f103 0301 	add.w	r3, r3, #1
 80052ee:	68f9      	ldr	r1, [r7, #12]
 80052f0:	18cb      	adds	r3, r1, r3
 80052f2:	7819      	ldrb	r1, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	5499      	strb	r1, [r3, r2]
			{
				packets_to_be_received = input_buffer[0];
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
				packet_counter++)
 80052f8:	f240 7358 	movw	r3, #1880	; 0x758
 80052fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f103 0201 	add.w	r2, r3, #1
 8005306:	f240 7358 	movw	r3, #1880	; 0x758
 800530a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800530e:	601a      	str	r2, [r3, #0]
			if (packets_to_be_received == 0)
			{
				packets_to_be_received = input_buffer[0];
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	f103 020e 	add.w	r2, r3, #14
 8005316:	f240 7358 	movw	r3, #1880	; 0x758
 800531a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	429a      	cmp	r2, r3
 8005322:	dcd6      	bgt.n	80052d2 <maintainBluetoothInputBuffer+0x10a>
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
						- current_val + PACKET_HEADER];
			}
			if ((input_buffer[0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	2b0e      	cmp	r3, #14
 800532a:	d820      	bhi.n	800536e <maintainBluetoothInputBuffer+0x1a6>
					<= (PACKET_SIZE - PACKET_HEADER - PACKET_CHECKSUM)))
			{ //all cmd-bytes are within this data-package
				packet->character_count = packets_to_be_received;
 800532c:	f240 7354 	movw	r3, #1876	; 0x754
 8005330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	b2da      	uxtb	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				packet_counter = 0;
 800533e:	f240 7358 	movw	r3, #1880	; 0x758
 8005342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	601a      	str	r2, [r3, #0]
				packets_to_be_received = 0;
 800534c:	f240 7354 	movw	r3, #1876	; 0x754
 8005350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005354:	f04f 0200 	mov.w	r2, #0
 8005358:	601a      	str	r2, [r3, #0]
				//Cleanup Buffer//
				memset(input_buffer, 0x00,PACKET_SIZE);
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f04f 0100 	mov.w	r1, #0
 8005360:	f04f 0213 	mov.w	r2, #19
 8005364:	f020 ff98 	bl	8026298 <memset>
				return RECEIVED_DATA_PACKET; //Got a complete and valid Data-Package
 8005368:	f04f 0301 	mov.w	r3, #1
 800536c:	e058      	b.n	8005420 <maintainBluetoothInputBuffer+0x258>
			} else {
				memset(input_buffer, 0x00,PACKET_SIZE);
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f04f 0100 	mov.w	r1, #0
 8005374:	f04f 0213 	mov.w	r2, #19
 8005378:	f020 ff8e 	bl	8026298 <memset>
				return RECEIVED_DATA_PACKET_N_C; //must do another read operation
 800537c:	f04f 0302 	mov.w	r3, #2
 8005380:	e04e      	b.n	8005420 <maintainBluetoothInputBuffer+0x258>
			}
		} else
		{
			*((uint8_t*)(control_value->height_control)) = input_buffer[1];
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	7852      	ldrb	r2, [r2, #1]
 800538a:	701a      	strb	r2, [r3, #0]
			*((uint8_t*)(control_value->speed)) = input_buffer[2];
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	7892      	ldrb	r2, [r2, #2]
 8005394:	701a      	strb	r2, [r3, #0]
			for(int k = 0;k < 4;k++)
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	61bb      	str	r3, [r7, #24]
 800539c:	e02a      	b.n	80053f4 <maintainBluetoothInputBuffer+0x22c>
			{
				*((uint8_t*)(control_value->z_rotate) + 3-k) = input_buffer[3+k];
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	f1c3 0303 	rsb	r3, r3, #3
 80053a8:	18d3      	adds	r3, r2, r3
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	f102 0203 	add.w	r2, r2, #3
 80053b0:	68f9      	ldr	r1, [r7, #12]
 80053b2:	188a      	adds	r2, r1, r2
 80053b4:	7812      	ldrb	r2, [r2, #0]
 80053b6:	701a      	strb	r2, [r3, #0]
				*((uint8_t*)(control_value->x_pitch) + 3-k) = input_buffer[7+k];
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	f1c3 0303 	rsb	r3, r3, #3
 80053c2:	18d3      	adds	r3, r2, r3
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	f102 0207 	add.w	r2, r2, #7
 80053ca:	68f9      	ldr	r1, [r7, #12]
 80053cc:	188a      	adds	r2, r1, r2
 80053ce:	7812      	ldrb	r2, [r2, #0]
 80053d0:	701a      	strb	r2, [r3, #0]
				*((uint8_t*)(control_value->y_roll) + 3-k) = input_buffer[11+k];
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f1c3 0303 	rsb	r3, r3, #3
 80053dc:	18d3      	adds	r3, r2, r3
 80053de:	69ba      	ldr	r2, [r7, #24]
 80053e0:	f102 020b 	add.w	r2, r2, #11
 80053e4:	68f9      	ldr	r1, [r7, #12]
 80053e6:	188a      	adds	r2, r1, r2
 80053e8:	7812      	ldrb	r2, [r2, #0]
 80053ea:	701a      	strb	r2, [r3, #0]
			}
		} else
		{
			*((uint8_t*)(control_value->height_control)) = input_buffer[1];
			*((uint8_t*)(control_value->speed)) = input_buffer[2];
			for(int k = 0;k < 4;k++)
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f103 0301 	add.w	r3, r3, #1
 80053f2:	61bb      	str	r3, [r7, #24]
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	2b03      	cmp	r3, #3
 80053f8:	ddd1      	ble.n	800539e <maintainBluetoothInputBuffer+0x1d6>
			{
				*((uint8_t*)(control_value->z_rotate) + 3-k) = input_buffer[3+k];
				*((uint8_t*)(control_value->x_pitch) + 3-k) = input_buffer[7+k];
				*((uint8_t*)(control_value->y_roll) + 3-k) = input_buffer[11+k];
			}
			return RECEIVED_CONTROL_PACKET; //Got a valid Control-Package
 80053fa:	f04f 0300 	mov.w	r3, #0
 80053fe:	e00f      	b.n	8005420 <maintainBluetoothInputBuffer+0x258>
		}
	} else {
			packet_counter = 0; //if it happens between data-packages...
 8005400:	f240 7358 	movw	r3, #1880	; 0x758
 8005404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005408:	f04f 0200 	mov.w	r2, #0
 800540c:	601a      	str	r2, [r3, #0]
			//Cleanup Buffer//
			memset(input_buffer, 0x00,PACKET_SIZE);
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	f04f 0100 	mov.w	r1, #0
 8005414:	f04f 0213 	mov.w	r2, #19
 8005418:	f020 ff3e 	bl	8026298 <memset>
			return CHECKSUM_ERROR; //Wrong checksum
 800541c:	f04f 33ff 	mov.w	r3, #4294967295
	}
	return UNDEFINED_ERROR; //error by default but in fact never reachable
}
 8005420:	4618      	mov	r0, r3
 8005422:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop

0800542c <SendDaisyData>:
	// if init-Byte has been received empty IO buffer
	while(UART001_ReadDataBytes(&UART001_Handle2, &rec, 1));
}*/

void SendDaisyData(uint8_t command, uint16_t data1, uint16_t data2, uint16_t data3, uint16_t data4)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	71f8      	strb	r0, [r7, #7]
 8005434:	80b9      	strh	r1, [r7, #4]
 8005436:	807a      	strh	r2, [r7, #2]
 8005438:	803b      	strh	r3, [r7, #0]
	//Motor 1
	DaisyTransmit[0]=command;
 800543a:	f640 03e8 	movw	r3, #2280	; 0x8e8
 800543e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005442:	79fa      	ldrb	r2, [r7, #7]
 8005444:	701a      	strb	r2, [r3, #0]
	DaisyTransmit[1]=(uint8_t)(data1>>8);
 8005446:	88bb      	ldrh	r3, [r7, #4]
 8005448:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800544c:	b29b      	uxth	r3, r3
 800544e:	b2da      	uxtb	r2, r3
 8005450:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8005454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005458:	705a      	strb	r2, [r3, #1]
	DaisyTransmit[2]=(uint8_t)data1;
 800545a:	88bb      	ldrh	r3, [r7, #4]
 800545c:	b2da      	uxtb	r2, r3
 800545e:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8005462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005466:	709a      	strb	r2, [r3, #2]

	//Motor 2
	DaisyTransmit[3]=command;
 8005468:	f640 03e8 	movw	r3, #2280	; 0x8e8
 800546c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005470:	79fa      	ldrb	r2, [r7, #7]
 8005472:	70da      	strb	r2, [r3, #3]
	DaisyTransmit[4]=(uint8_t)(data2>>8);
 8005474:	887b      	ldrh	r3, [r7, #2]
 8005476:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800547a:	b29b      	uxth	r3, r3
 800547c:	b2da      	uxtb	r2, r3
 800547e:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8005482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005486:	711a      	strb	r2, [r3, #4]
	DaisyTransmit[5]=(uint8_t) data2;
 8005488:	887b      	ldrh	r3, [r7, #2]
 800548a:	b2da      	uxtb	r2, r3
 800548c:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8005490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005494:	715a      	strb	r2, [r3, #5]

	//Motor 3
	DaisyTransmit[6]=command;
 8005496:	f640 03e8 	movw	r3, #2280	; 0x8e8
 800549a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800549e:	79fa      	ldrb	r2, [r7, #7]
 80054a0:	719a      	strb	r2, [r3, #6]
	DaisyTransmit[7]=(uint8_t)(data3>>8);
 80054a2:	883b      	ldrh	r3, [r7, #0]
 80054a4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054b4:	71da      	strb	r2, [r3, #7]
	DaisyTransmit[8]=(uint8_t) data3;
 80054b6:	883b      	ldrh	r3, [r7, #0]
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054c2:	721a      	strb	r2, [r3, #8]

	//Motor 4
	DaisyTransmit[9]=command;
 80054c4:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054cc:	79fa      	ldrb	r2, [r7, #7]
 80054ce:	725a      	strb	r2, [r3, #9]
	DaisyTransmit[10]=(uint8_t)(data4>>8);
 80054d0:	8a3b      	ldrh	r3, [r7, #16]
 80054d2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054e2:	729a      	strb	r2, [r3, #10]
	DaisyTransmit[11]=(uint8_t) data4;
 80054e4:	8a3b      	ldrh	r3, [r7, #16]
 80054e6:	b2da      	uxtb	r2, r3
 80054e8:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054f0:	72da      	strb	r2, [r3, #11]

	DaisyTransmit[12]=DAISY_STOP_BYTE;
 80054f2:	f640 03e8 	movw	r3, #2280	; 0x8e8
 80054f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054fa:	f04f 0204 	mov.w	r2, #4
 80054fe:	731a      	strb	r2, [r3, #12]

	UART001_WriteDataBytes(&UART001_Handle1, DaisyTransmit, DAISY_BUFFER_SIZE);
 8005500:	f24c 1010 	movw	r0, #49424	; 0xc110
 8005504:	f6c0 0002 	movt	r0, #2050	; 0x802
 8005508:	f640 01e8 	movw	r1, #2280	; 0x8e8
 800550c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005510:	f04f 020d 	mov.w	r2, #13
 8005514:	f015 f82a 	bl	801a56c <UART001_WriteDataBytes>
}
 8005518:	f107 0708 	add.w	r7, r7, #8
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <CCU41_0_IRQHandler>:
ADC001_ResultHandleType ADC_Result;
const int R1 = 10;		//in kOhm
const int R2 = 30;		//in kOhm

void BAT_Safety_Meas() //Triggered with 1Hz
{
 8005520:	b580      	push	{r7, lr}
 8005522:	af00      	add	r7, sp, #0
	ADC001_GenerateLoadEvent (&ADC001_Handle0 );
 8005524:	f24c 409c 	movw	r0, #50332	; 0xc49c
 8005528:	f6c0 0002 	movt	r0, #2050	; 0x802
 800552c:	f01d fcb0 	bl	8022e90 <ADC001_GenerateLoadEvent>
}
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	0000      	movs	r0, r0
	...

08005538 <VADC0_C0_2_IRQHandler>:

void ADC_Result_ISR()
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
	ADC001_GetResult (&ADC001_Handle0 , &ADC_Result );
 800553c:	f24c 409c 	movw	r0, #50332	; 0xc49c
 8005540:	f6c0 0002 	movt	r0, #2050	; 0x802
 8005544:	f640 01f8 	movw	r1, #2296	; 0x8f8
 8005548:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800554c:	f01d f9c6 	bl	80228dc <ADC001_GetResult>
	VBat=(3.3/4095)*ADC_Result.Result;		//Umrechnung Bit in Volt
 8005550:	f640 03f8 	movw	r3, #2296	; 0x8f8
 8005554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005558:	885b      	ldrh	r3, [r3, #2]
 800555a:	4618      	mov	r0, r3
 800555c:	f020 f8da 	bl	8025714 <__aeabi_i2d>
 8005560:	4602      	mov	r2, r0
 8005562:	460b      	mov	r3, r1
 8005564:	4610      	mov	r0, r2
 8005566:	4619      	mov	r1, r3
 8005568:	a38b      	add	r3, pc, #556	; (adr r3, 8005798 <VADC0_C0_2_IRQHandler+0x260>)
 800556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556e:	f020 f937 	bl	80257e0 <__aeabi_dmul>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	4610      	mov	r0, r2
 8005578:	4619      	mov	r1, r3
 800557a:	f020 fc13 	bl	8025da4 <__aeabi_d2f>
 800557e:	4602      	mov	r2, r0
 8005580:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8005584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005588:	601a      	str	r2, [r3, #0]
	VBat=VBat*(R1+R2)/R1;					//Umrechnung Spannungsteiler
 800558a:	f64b 53f8 	movw	r3, #48632	; 0xbdf8
 800558e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	f64b 53fc 	movw	r3, #48636	; 0xbdfc
 8005598:	f6c0 0302 	movt	r3, #2050	; 0x802
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	18d3      	adds	r3, r2, r3
 80055a0:	ee07 3a90 	vmov	s15, r3
 80055a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055a8:	f240 73f8 	movw	r3, #2040	; 0x7f8
 80055ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055b0:	edd3 7a00 	vldr	s15, [r3]
 80055b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055b8:	f64b 53f8 	movw	r3, #48632	; 0xbdf8
 80055bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055c0:	edd3 7a00 	vldr	s15, [r3]
 80055c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055c8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80055cc:	f240 73f8 	movw	r3, #2040	; 0x7f8
 80055d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055d4:	edc3 7a00 	vstr	s15, [r3]

	//LED Anzeige
	if(VBat > 12.0)
 80055d8:	f240 73f8 	movw	r3, #2040	; 0x7f8
 80055dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055e0:	ed93 7a00 	vldr	s14, [r3]
 80055e4:	eef2 7a08 	vmov.f32	s15, #40	; 0x28
 80055e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f0:	dd2d      	ble.n	800564e <VADC0_C0_2_IRQHandler+0x116>
	{
		IO004_SetPin(VBat_LED_Green);
 80055f2:	f24c 3328 	movw	r3, #49960	; 0xc328
 80055f6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	f24c 3328 	movw	r3, #49960	; 0xc328
 8005600:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005604:	785b      	ldrb	r3, [r3, #1]
 8005606:	f04f 0101 	mov.w	r1, #1
 800560a:	fa01 f303 	lsl.w	r3, r1, r3
 800560e:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Yellow);
 8005610:	f24c 3330 	movw	r3, #49968	; 0xc330
 8005614:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	f24c 3330 	movw	r3, #49968	; 0xc330
 800561e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	f04f 0101 	mov.w	r1, #1
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 800562e:	f24c 3338 	movw	r3, #49976	; 0xc338
 8005632:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	f24c 3338 	movw	r3, #49976	; 0xc338
 800563c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005640:	785b      	ldrb	r3, [r3, #1]
 8005642:	f04f 0101 	mov.w	r1, #1
 8005646:	fa01 f303 	lsl.w	r3, r1, r3
 800564a:	6053      	str	r3, [r2, #4]
 800564c:	e0a2      	b.n	8005794 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else if(VBat > 11.0)
 800564e:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8005652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005656:	ed93 7a00 	vldr	s14, [r3]
 800565a:	eef2 7a06 	vmov.f32	s15, #38	; 0x26
 800565e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005666:	dd2d      	ble.n	80056c4 <VADC0_C0_2_IRQHandler+0x18c>
	{
		IO004_ResetPin(VBat_LED_Green);
 8005668:	f24c 3328 	movw	r3, #49960	; 0xc328
 800566c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	f24c 3328 	movw	r3, #49960	; 0xc328
 8005676:	f6c0 0302 	movt	r3, #2050	; 0x802
 800567a:	785b      	ldrb	r3, [r3, #1]
 800567c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005680:	fa01 f303 	lsl.w	r3, r1, r3
 8005684:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Yellow);
 8005686:	f24c 3330 	movw	r3, #49968	; 0xc330
 800568a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	f24c 3330 	movw	r3, #49968	; 0xc330
 8005694:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005698:	785b      	ldrb	r3, [r3, #1]
 800569a:	f04f 0101 	mov.w	r1, #1
 800569e:	fa01 f303 	lsl.w	r3, r1, r3
 80056a2:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 80056a4:	f24c 3338 	movw	r3, #49976	; 0xc338
 80056a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	f24c 3338 	movw	r3, #49976	; 0xc338
 80056b2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056b6:	785b      	ldrb	r3, [r3, #1]
 80056b8:	f04f 0101 	mov.w	r1, #1
 80056bc:	fa01 f303 	lsl.w	r3, r1, r3
 80056c0:	6053      	str	r3, [r2, #4]
 80056c2:	e067      	b.n	8005794 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else if(VBat > 10.5)
 80056c4:	f240 73f8 	movw	r3, #2040	; 0x7f8
 80056c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056cc:	ed93 7a00 	vldr	s14, [r3]
 80056d0:	eef2 7a05 	vmov.f32	s15, #37	; 0x25
 80056d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056dc:	dd2d      	ble.n	800573a <VADC0_C0_2_IRQHandler+0x202>
	{
		IO004_ResetPin(VBat_LED_Green);
 80056de:	f24c 3328 	movw	r3, #49960	; 0xc328
 80056e2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	f24c 3328 	movw	r3, #49960	; 0xc328
 80056ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056f0:	785b      	ldrb	r3, [r3, #1]
 80056f2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80056f6:	fa01 f303 	lsl.w	r3, r1, r3
 80056fa:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(VBat_LED_Yellow);
 80056fc:	f24c 3330 	movw	r3, #49968	; 0xc330
 8005700:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	f24c 3330 	movw	r3, #49968	; 0xc330
 800570a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800570e:	785b      	ldrb	r3, [r3, #1]
 8005710:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 800571a:	f24c 3338 	movw	r3, #49976	; 0xc338
 800571e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	f24c 3338 	movw	r3, #49976	; 0xc338
 8005728:	f6c0 0302 	movt	r3, #2050	; 0x802
 800572c:	785b      	ldrb	r3, [r3, #1]
 800572e:	f04f 0101 	mov.w	r1, #1
 8005732:	fa01 f303 	lsl.w	r3, r1, r3
 8005736:	6053      	str	r3, [r2, #4]
 8005738:	e02c      	b.n	8005794 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else
	{
		IO004_ResetPin(VBat_LED_Green);
 800573a:	f24c 3328 	movw	r3, #49960	; 0xc328
 800573e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	f24c 3328 	movw	r3, #49960	; 0xc328
 8005748:	f6c0 0302 	movt	r3, #2050	; 0x802
 800574c:	785b      	ldrb	r3, [r3, #1]
 800574e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005752:	fa01 f303 	lsl.w	r3, r1, r3
 8005756:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(VBat_LED_Yellow);
 8005758:	f24c 3330 	movw	r3, #49968	; 0xc330
 800575c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	f24c 3330 	movw	r3, #49968	; 0xc330
 8005766:	f6c0 0302 	movt	r3, #2050	; 0x802
 800576a:	785b      	ldrb	r3, [r3, #1]
 800576c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	6053      	str	r3, [r2, #4]
		IO004_TogglePin(VBat_LED_Red);
 8005776:	f24c 3338 	movw	r3, #49976	; 0xc338
 800577a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	f24c 3338 	movw	r3, #49976	; 0xc338
 8005784:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005788:	785b      	ldrb	r3, [r3, #1]
 800578a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800578e:	fa01 f303 	lsl.w	r3, r1, r3
 8005792:	6053      	str	r3, [r2, #4]
	}
}
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	e734d9b4 	.word	0xe734d9b4
 800579c:	3f4a680c 	.word	0x3f4a680c

080057a0 <AngleController>:
 *      Author: maan
 */
#include "AttitudeController.h"

void AngleController(float *r, float *y, int n, const float *a, const float *b, float *x, float *u)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
 80057ac:	603b      	str	r3, [r7, #0]
	//PID-Controller

	//control error
	float e = (*r - *y)*M_PI/180.0;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	ed93 7a00 	vldr	s14, [r3]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	edd3 7a00 	vldr	s15, [r3]
 80057ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057be:	ee17 0a90 	vmov	r0, s15
 80057c2:	f01f ffb9 	bl	8025738 <__aeabi_f2d>
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	4610      	mov	r0, r2
 80057cc:	4619      	mov	r1, r3
 80057ce:	a346      	add	r3, pc, #280	; (adr r3, 80058e8 <AngleController+0x148>)
 80057d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d4:	f020 f804 	bl	80257e0 <__aeabi_dmul>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4610      	mov	r0, r2
 80057de:	4619      	mov	r1, r3
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057e8:	f2c4 0366 	movt	r3, #16486	; 0x4066
 80057ec:	f020 f922 	bl	8025a34 <__aeabi_ddiv>
 80057f0:	4602      	mov	r2, r0
 80057f2:	460b      	mov	r3, r1
 80057f4:	4610      	mov	r0, r2
 80057f6:	4619      	mov	r1, r3
 80057f8:	f020 fad4 	bl	8025da4 <__aeabi_d2f>
 80057fc:	4603      	mov	r3, r0
 80057fe:	613b      	str	r3, [r7, #16]

	//calculate plant input
	*u = x[n-1]+b[n]*e;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f103 33ff 	add.w	r3, r3, #4294967295
 8005806:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800580a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800580c:	18d3      	adds	r3, r2, r3
 800580e:	ed93 7a00 	vldr	s14, [r3]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005818:	6a3a      	ldr	r2, [r7, #32]
 800581a:	18d3      	adds	r3, r2, r3
 800581c:	edd3 6a00 	vldr	s13, [r3]
 8005820:	edd7 7a04 	vldr	s15, [r7, #16]
 8005824:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800582c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800582e:	edc3 7a00 	vstr	s15, [r3]

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f103 33ff 	add.w	r3, r3, #4294967295
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	e02e      	b.n	800589a <AngleController+0xfa>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005844:	18d3      	adds	r3, r2, r3
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800584c:	6a39      	ldr	r1, [r7, #32]
 800584e:	188a      	adds	r2, r1, r2
 8005850:	ed92 7a00 	vldr	s14, [r2]
 8005854:	edd7 7a04 	vldr	s15, [r7, #16]
 8005858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005862:	6839      	ldr	r1, [r7, #0]
 8005864:	188a      	adds	r2, r1, r2
 8005866:	edd2 6a00 	vldr	s13, [r2]
 800586a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800586c:	edd2 7a00 	vldr	s15, [r2]
 8005870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	f102 32ff 	add.w	r2, r2, #4294967295
 800587e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005882:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005884:	188a      	adds	r2, r1, r2
 8005886:	edd2 7a00 	vldr	s15, [r2]
 800588a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800588e:	edc3 7a00 	vstr	s15, [r3]

	//calculate plant input
	*u = x[n-1]+b[n]*e;

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f103 33ff 	add.w	r3, r3, #4294967295
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	2b00      	cmp	r3, #0
 800589e:	dccd      	bgt.n	800583c <AngleController+0x9c>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];

	x[0]=b[0]*e-a[0]*(*u);
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	ed93 7a00 	vldr	s14, [r3]
 80058a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80058aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	edd3 6a00 	vldr	s13, [r3]
 80058b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b6:	edd3 7a00 	vldr	s15, [r3]
 80058ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	edc3 7a00 	vstr	s15, [r3]

	*u/=4.0;
 80058c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ca:	ed93 7a00 	vldr	s14, [r3]
 80058ce:	eef1 7a00 	vmov.f32	s15, #16
 80058d2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80058d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d8:	edc3 7a00 	vstr	s15, [r3]
}
 80058dc:	f107 0718 	add.w	r7, r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	f3af 8000 	nop.w
 80058e8:	54442d18 	.word	0x54442d18
 80058ec:	400921fb 	.word	0x400921fb

080058f0 <AngleRateController>:

void AngleRateController(float *r, float *y, const float *P, float *u)
{
 80058f0:	b5b0      	push	{r4, r5, r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
	//P-Controller
	*u=(*r - *y)*M_PI/(180.0*4) * *P;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	ed93 7a00 	vldr	s14, [r3]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	edd3 7a00 	vldr	s15, [r3]
 800590a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800590e:	ee17 0a90 	vmov	r0, s15
 8005912:	f01f ff11 	bl	8025738 <__aeabi_f2d>
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	4610      	mov	r0, r2
 800591c:	4619      	mov	r1, r3
 800591e:	a316      	add	r3, pc, #88	; (adr r3, 8005978 <AngleRateController+0x88>)
 8005920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005924:	f01f ff5c 	bl	80257e0 <__aeabi_dmul>
 8005928:	4602      	mov	r2, r0
 800592a:	460b      	mov	r3, r1
 800592c:	4610      	mov	r0, r2
 800592e:	4619      	mov	r1, r3
 8005930:	f04f 0200 	mov.w	r2, #0
 8005934:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005938:	f2c4 0386 	movt	r3, #16518	; 0x4086
 800593c:	f020 f87a 	bl	8025a34 <__aeabi_ddiv>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4614      	mov	r4, r2
 8005946:	461d      	mov	r5, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4618      	mov	r0, r3
 800594e:	f01f fef3 	bl	8025738 <__aeabi_f2d>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4620      	mov	r0, r4
 8005958:	4629      	mov	r1, r5
 800595a:	f01f ff41 	bl	80257e0 <__aeabi_dmul>
 800595e:	4602      	mov	r2, r0
 8005960:	460b      	mov	r3, r1
 8005962:	4610      	mov	r0, r2
 8005964:	4619      	mov	r1, r3
 8005966:	f020 fa1d 	bl	8025da4 <__aeabi_d2f>
 800596a:	4602      	mov	r2, r0
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	601a      	str	r2, [r3, #0]
}
 8005970:	f107 0710 	add.w	r7, r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bdb0      	pop	{r4, r5, r7, pc}
 8005978:	54442d18 	.word	0x54442d18
 800597c:	400921fb 	.word	0x400921fb

08005980 <CreatePulseWidth>:

void CreatePulseWidth(float *u_phi, float *u_theta, float *u_psi_dot, float *u_hover, float *PWM_width)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
	float saturationMax=100;
 800598e:	f04f 0300 	mov.w	r3, #0
 8005992:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 8005996:	617b      	str	r3, [r7, #20]
	float saturationMin=10;
 8005998:	f04f 0300 	mov.w	r3, #0
 800599c:	f2c4 1320 	movt	r3, #16672	; 0x4120
 80059a0:	613b      	str	r3, [r7, #16]

	//*u_psi_dot = 0;
	//*u_theta = 0;
	//*u_phi = 0;

	if (*u_hover > 5.0)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	ed93 7a00 	vldr	s14, [r3]
 80059a8:	eef1 7a04 	vmov.f32	s15, #20
 80059ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059b4:	dd5c      	ble.n	8005a70 <CreatePulseWidth+0xf0>
	{
		PWM_width[0]=-*u_theta+*u_phi-*u_psi_dot+*u_hover;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	ed93 7a00 	vldr	s14, [r3]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	edd3 7a00 	vldr	s15, [r3]
 80059c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	edd3 7a00 	vldr	s15, [r3]
 80059cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	edd3 7a00 	vldr	s15, [r3]
 80059d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[1]=-*u_theta-*u_phi+*u_psi_dot+*u_hover;
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	f103 0304 	add.w	r3, r3, #4
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	edd2 7a00 	vldr	s15, [r2]
 80059ec:	eeb1 7a67 	vneg.f32	s14, s15
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	edd2 7a00 	vldr	s15, [r2]
 80059f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	edd2 7a00 	vldr	s15, [r2]
 8005a00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	edd2 7a00 	vldr	s15, [r2]
 8005a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a0e:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[2]=*u_theta+*u_phi+*u_psi_dot+*u_hover;
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	f103 0308 	add.w	r3, r3, #8
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	ed92 7a00 	vldr	s14, [r2]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	edd2 7a00 	vldr	s15, [r2]
 8005a24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	edd2 7a00 	vldr	s15, [r2]
 8005a2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	edd2 7a00 	vldr	s15, [r2]
 8005a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a3c:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[3]=*u_theta-*u_phi-*u_psi_dot+*u_hover;
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	f103 030c 	add.w	r3, r3, #12
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	ed92 7a00 	vldr	s14, [r2]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	edd2 7a00 	vldr	s15, [r2]
 8005a52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	edd2 7a00 	vldr	s15, [r2]
 8005a5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	edd2 7a00 	vldr	s15, [r2]
 8005a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a6a:	edc3 7a00 	vstr	s15, [r3]
 8005a6e:	e015      	b.n	8005a9c <CreatePulseWidth+0x11c>
	}
	else
	{
		PWM_width[0]=*u_hover;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	6a3b      	ldr	r3, [r7, #32]
 8005a76:	601a      	str	r2, [r3, #0]
		PWM_width[1]=*u_hover;
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	f103 0304 	add.w	r3, r3, #4
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	6812      	ldr	r2, [r2, #0]
 8005a82:	601a      	str	r2, [r3, #0]
		PWM_width[2]=*u_hover;
 8005a84:	6a3b      	ldr	r3, [r7, #32]
 8005a86:	f103 0308 	add.w	r3, r3, #8
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	6812      	ldr	r2, [r2, #0]
 8005a8e:	601a      	str	r2, [r3, #0]
		PWM_width[3]=*u_hover;
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	f103 030c 	add.w	r3, r3, #12
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	601a      	str	r2, [r3, #0]
	}

	if (PWM_width[0]>saturationMax)
 8005a9c:	6a3b      	ldr	r3, [r7, #32]
 8005a9e:	ed93 7a00 	vldr	s14, [r3]
 8005aa2:	edd7 7a05 	vldr	s15, [r7, #20]
 8005aa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aae:	dd02      	ble.n	8005ab6 <CreatePulseWidth+0x136>
		PWM_width[0]=saturationMax;
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	601a      	str	r2, [r3, #0]

	if (PWM_width[0]<saturationMin)
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	ed93 7a00 	vldr	s14, [r3]
 8005abc:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ac0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac8:	d502      	bpl.n	8005ad0 <CreatePulseWidth+0x150>
		PWM_width[0]=saturationMin;
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]>saturationMax)
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	f103 0304 	add.w	r3, r3, #4
 8005ad6:	ed93 7a00 	vldr	s14, [r3]
 8005ada:	edd7 7a05 	vldr	s15, [r7, #20]
 8005ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae6:	dd04      	ble.n	8005af2 <CreatePulseWidth+0x172>
		PWM_width[1]=saturationMax;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	f103 0304 	add.w	r3, r3, #4
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]<saturationMin)
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	f103 0304 	add.w	r3, r3, #4
 8005af8:	ed93 7a00 	vldr	s14, [r3]
 8005afc:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	d504      	bpl.n	8005b14 <CreatePulseWidth+0x194>
		PWM_width[1]=saturationMin;
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	f103 0304 	add.w	r3, r3, #4
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]>saturationMax)
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	f103 0308 	add.w	r3, r3, #8
 8005b1a:	ed93 7a00 	vldr	s14, [r3]
 8005b1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b2a:	dd04      	ble.n	8005b36 <CreatePulseWidth+0x1b6>
		PWM_width[2]=saturationMax;
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	f103 0308 	add.w	r3, r3, #8
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]<saturationMin)
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	f103 0308 	add.w	r3, r3, #8
 8005b3c:	ed93 7a00 	vldr	s14, [r3]
 8005b40:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4c:	d504      	bpl.n	8005b58 <CreatePulseWidth+0x1d8>
		PWM_width[2]=saturationMin;
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	f103 0308 	add.w	r3, r3, #8
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]>saturationMax)
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	f103 030c 	add.w	r3, r3, #12
 8005b5e:	ed93 7a00 	vldr	s14, [r3]
 8005b62:	edd7 7a05 	vldr	s15, [r7, #20]
 8005b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b6e:	dd04      	ble.n	8005b7a <CreatePulseWidth+0x1fa>
		PWM_width[3]=saturationMax;
 8005b70:	6a3b      	ldr	r3, [r7, #32]
 8005b72:	f103 030c 	add.w	r3, r3, #12
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]<saturationMin)
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	f103 030c 	add.w	r3, r3, #12
 8005b80:	ed93 7a00 	vldr	s14, [r3]
 8005b84:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b90:	d504      	bpl.n	8005b9c <CreatePulseWidth+0x21c>
		PWM_width[3]=saturationMin;
 8005b92:	6a3b      	ldr	r3, [r7, #32]
 8005b94:	f103 030c 	add.w	r3, r3, #12
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	601a      	str	r2, [r3, #0]
}
 8005b9c:	f107 071c 	add.w	r7, r7, #28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bc80      	pop	{r7}
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop

08005ba8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8005ba8:	e7fe      	b.n	8005ba8 <NMI_Handler>

08005baa <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8005baa:	e7fe      	b.n	8005baa <HardFault_Handler>

08005bac <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8005bac:	e7fe      	b.n	8005bac <MemManage_Handler>

08005bae <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8005bae:	e7fe      	b.n	8005bae <BusFault_Handler>

08005bb0 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8005bb0:	e7fe      	b.n	8005bb0 <UsageFault_Handler>

08005bb2 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8005bb2:	e7fe      	b.n	8005bb2 <SVC_Handler>

08005bb4 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8005bb4:	e7fe      	b.n	8005bb4 <DebugMon_Handler>

08005bb6 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8005bb6:	e7fe      	b.n	8005bb6 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8005bb8:	e7fe      	b.n	8005bb8 <PendSV_Handler+0x2>
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8005bba:	e7fe      	b.n	8005bba <PendSV_Handler+0x4>

08005bbc <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8005bbc:	e7fe      	b.n	8005bbc <ERU0_0_IRQHandler>

08005bbe <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8005bbe:	e7fe      	b.n	8005bbe <ERU0_1_IRQHandler>

08005bc0 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8005bc0:	e7fe      	b.n	8005bc0 <ERU0_2_IRQHandler>

08005bc2 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8005bc2:	e7fe      	b.n	8005bc2 <ERU0_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8005bc4:	e7fe      	b.n	8005bc4 <ERU0_3_IRQHandler+0x2>

08005bc6 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8005bc6:	e7fe      	b.n	8005bc6 <ERU1_1_IRQHandler>

08005bc8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8005bc8:	e7fe      	b.n	8005bc8 <ERU1_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8005bca:	e7fe      	b.n	8005bca <ERU1_2_IRQHandler+0x2>

08005bcc <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8005bcc:	e7fe      	b.n	8005bcc <PMU0_0_IRQHandler>

08005bce <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8005bce:	e7fe      	b.n	8005bce <VADC0_C0_0_IRQHandler>

08005bd0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8005bd0:	e7fe      	b.n	8005bd0 <VADC0_C0_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8005bd2:	e7fe      	b.n	8005bd2 <VADC0_C0_1_IRQHandler+0x2>

08005bd4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8005bd4:	e7fe      	b.n	8005bd4 <VADC0_C0_3_IRQHandler>

08005bd6 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8005bd6:	e7fe      	b.n	8005bd6 <VADC0_G0_0_IRQHandler>

08005bd8 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8005bd8:	e7fe      	b.n	8005bd8 <VADC0_G0_1_IRQHandler>

08005bda <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8005bda:	e7fe      	b.n	8005bda <VADC0_G0_2_IRQHandler>

08005bdc <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8005bdc:	e7fe      	b.n	8005bdc <VADC0_G0_3_IRQHandler>

08005bde <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8005bde:	e7fe      	b.n	8005bde <VADC0_G1_0_IRQHandler>

08005be0 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8005be0:	e7fe      	b.n	8005be0 <VADC0_G1_1_IRQHandler>

08005be2 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8005be2:	e7fe      	b.n	8005be2 <VADC0_G1_2_IRQHandler>

08005be4 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8005be4:	e7fe      	b.n	8005be4 <VADC0_G1_3_IRQHandler>

08005be6 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8005be6:	e7fe      	b.n	8005be6 <VADC0_G2_0_IRQHandler>

08005be8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8005be8:	e7fe      	b.n	8005be8 <VADC0_G2_1_IRQHandler>

08005bea <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8005bea:	e7fe      	b.n	8005bea <VADC0_G2_2_IRQHandler>

08005bec <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8005bec:	e7fe      	b.n	8005bec <VADC0_G2_3_IRQHandler>

08005bee <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8005bee:	e7fe      	b.n	8005bee <VADC0_G3_0_IRQHandler>

08005bf0 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8005bf0:	e7fe      	b.n	8005bf0 <VADC0_G3_1_IRQHandler>

08005bf2 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8005bf2:	e7fe      	b.n	8005bf2 <VADC0_G3_2_IRQHandler>

08005bf4 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8005bf4:	e7fe      	b.n	8005bf4 <VADC0_G3_3_IRQHandler>

08005bf6 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8005bf6:	e7fe      	b.n	8005bf6 <DSD0_0_IRQHandler>

08005bf8 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8005bf8:	e7fe      	b.n	8005bf8 <DSD0_1_IRQHandler>

08005bfa <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8005bfa:	e7fe      	b.n	8005bfa <DSD0_2_IRQHandler>

08005bfc <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8005bfc:	e7fe      	b.n	8005bfc <DSD0_3_IRQHandler>

08005bfe <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8005bfe:	e7fe      	b.n	8005bfe <DSD0_4_IRQHandler>

08005c00 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8005c00:	e7fe      	b.n	8005c00 <DSD0_5_IRQHandler>

08005c02 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8005c02:	e7fe      	b.n	8005c02 <DSD0_6_IRQHandler>

08005c04 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8005c04:	e7fe      	b.n	8005c04 <DSD0_7_IRQHandler>

08005c06 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8005c06:	e7fe      	b.n	8005c06 <DAC0_0_IRQHandler>

08005c08 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8005c08:	e7fe      	b.n	8005c08 <DAC0_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8005c0a:	e7fe      	b.n	8005c0a <DAC0_1_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8005c0c:	e7fe      	b.n	8005c0c <DAC0_1_IRQHandler+0x4>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8005c0e:	e7fe      	b.n	8005c0e <DAC0_1_IRQHandler+0x6>

08005c10 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8005c10:	e7fe      	b.n	8005c10 <CCU40_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8005c12:	e7fe      	b.n	8005c12 <CCU40_3_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8005c14:	e7fe      	b.n	8005c14 <CCU40_3_IRQHandler+0x4>

08005c16 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8005c16:	e7fe      	b.n	8005c16 <CCU41_2_IRQHandler>

08005c18 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8005c18:	e7fe      	b.n	8005c18 <CCU41_3_IRQHandler>

08005c1a <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8005c1a:	e7fe      	b.n	8005c1a <CCU42_0_IRQHandler>

08005c1c <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8005c1c:	e7fe      	b.n	8005c1c <CCU42_1_IRQHandler>

08005c1e <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8005c1e:	e7fe      	b.n	8005c1e <CCU42_2_IRQHandler>

08005c20 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8005c20:	e7fe      	b.n	8005c20 <CCU42_3_IRQHandler>

08005c22 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8005c22:	e7fe      	b.n	8005c22 <CCU43_0_IRQHandler>

08005c24 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8005c24:	e7fe      	b.n	8005c24 <CCU43_1_IRQHandler>

08005c26 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8005c26:	e7fe      	b.n	8005c26 <CCU43_2_IRQHandler>

08005c28 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8005c28:	e7fe      	b.n	8005c28 <CCU43_3_IRQHandler>

08005c2a <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8005c2a:	e7fe      	b.n	8005c2a <CCU80_0_IRQHandler>

08005c2c <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8005c2c:	e7fe      	b.n	8005c2c <CCU80_1_IRQHandler>

08005c2e <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8005c2e:	e7fe      	b.n	8005c2e <CCU80_2_IRQHandler>

08005c30 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8005c30:	e7fe      	b.n	8005c30 <CCU80_3_IRQHandler>

08005c32 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8005c32:	e7fe      	b.n	8005c32 <CCU81_0_IRQHandler>

08005c34 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8005c34:	e7fe      	b.n	8005c34 <CCU81_1_IRQHandler>

08005c36 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8005c36:	e7fe      	b.n	8005c36 <CCU81_2_IRQHandler>

08005c38 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8005c38:	e7fe      	b.n	8005c38 <CCU81_3_IRQHandler>

08005c3a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8005c3a:	e7fe      	b.n	8005c3a <POSIF0_0_IRQHandler>

08005c3c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8005c3c:	e7fe      	b.n	8005c3c <POSIF0_1_IRQHandler>

08005c3e <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8005c3e:	e7fe      	b.n	8005c3e <POSIF1_0_IRQHandler>

08005c40 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8005c40:	e7fe      	b.n	8005c40 <POSIF1_1_IRQHandler>

08005c42 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8005c42:	e7fe      	b.n	8005c42 <CAN0_0_IRQHandler>

08005c44 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8005c44:	e7fe      	b.n	8005c44 <CAN0_1_IRQHandler>

08005c46 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8005c46:	e7fe      	b.n	8005c46 <CAN0_2_IRQHandler>

08005c48 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8005c48:	e7fe      	b.n	8005c48 <CAN0_3_IRQHandler>

08005c4a <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8005c4a:	e7fe      	b.n	8005c4a <CAN0_4_IRQHandler>

08005c4c <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8005c4c:	e7fe      	b.n	8005c4c <CAN0_5_IRQHandler>

08005c4e <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8005c4e:	e7fe      	b.n	8005c4e <CAN0_6_IRQHandler>

08005c50 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8005c50:	e7fe      	b.n	8005c50 <CAN0_7_IRQHandler>

08005c52 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8005c52:	e7fe      	b.n	8005c52 <USIC0_0_IRQHandler>

08005c54 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8005c54:	e7fe      	b.n	8005c54 <USIC0_1_IRQHandler>

08005c56 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8005c56:	e7fe      	b.n	8005c56 <USIC0_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8005c58:	e7fe      	b.n	8005c58 <USIC0_2_IRQHandler+0x2>

08005c5a <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8005c5a:	e7fe      	b.n	8005c5a <USIC0_4_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8005c5c:	e7fe      	b.n	8005c5c <USIC0_4_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8005c5e:	e7fe      	b.n	8005c5e <USIC0_4_IRQHandler+0x4>

08005c60 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8005c60:	e7fe      	b.n	8005c60 <USIC1_1_IRQHandler>

08005c62 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8005c62:	e7fe      	b.n	8005c62 <USIC1_2_IRQHandler>

08005c64 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8005c64:	e7fe      	b.n	8005c64 <USIC1_3_IRQHandler>

08005c66 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8005c66:	e7fe      	b.n	8005c66 <USIC1_4_IRQHandler>

08005c68 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8005c68:	e7fe      	b.n	8005c68 <USIC1_5_IRQHandler>

08005c6a <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8005c6a:	e7fe      	b.n	8005c6a <USIC2_0_IRQHandler>

08005c6c <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8005c6c:	e7fe      	b.n	8005c6c <USIC2_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8005c6e:	e7fe      	b.n	8005c6e <USIC2_1_IRQHandler+0x2>

08005c70 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8005c70:	e7fe      	b.n	8005c70 <USIC2_3_IRQHandler>

08005c72 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8005c72:	e7fe      	b.n	8005c72 <USIC2_4_IRQHandler>

08005c74 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8005c74:	e7fe      	b.n	8005c74 <USIC2_5_IRQHandler>

08005c76 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8005c76:	e7fe      	b.n	8005c76 <LEDTS0_0_IRQHandler>

08005c78 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8005c78:	e7fe      	b.n	8005c78 <FCE0_0_IRQHandler>

08005c7a <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8005c7a:	e7fe      	b.n	8005c7a <GPDMA0_0_IRQHandler>

08005c7c <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8005c7c:	e7fe      	b.n	8005c7c <SDMMC0_0_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8005c7e:	e7fe      	b.n	8005c7e <SDMMC0_0_IRQHandler+0x2>

08005c80 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8005c80:	e7fe      	b.n	8005c80 <ETH0_0_IRQHandler>

08005c82 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8005c82:	e7fe      	b.n	8005c82 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8005c84:	f04f 0001 	mov.w	r0, #1
    BX LR
 8005c88:	4770      	bx	lr
	...

08005c8c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b082      	sub	sp, #8
 8005c90:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8005c92:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005c96:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005c9a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005c9e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005ca2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005ca6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005caa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8005cae:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005cb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005cb6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005cba:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005cbe:	6952      	ldr	r2, [r2, #20]
 8005cc0:	f022 0208 	bic.w	r2, r2, #8
 8005cc4:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8005cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005cce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005cd2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005cd6:	6852      	ldr	r2, [r2, #4]
 8005cd8:	f022 0201 	bic.w	r2, r2, #1
 8005cdc:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8005cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ce2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005ce6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cea:	f103 0314 	add.w	r3, r3, #20
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f023 030f 	bic.w	r3, r3, #15
 8005cf8:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f043 0303 	orr.w	r3, r3, #3
 8005d00:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8005d02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d06:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d10:	f103 0314 	add.w	r3, r3, #20
 8005d14:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8005d16:	f000 f8ab 	bl	8005e70 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8005d1a:	f000 f805 	bl	8005d28 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8005d1e:	f107 0708 	add.w	r7, r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop

08005d28 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8005d2e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005d32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d3c:	f040 8089 	bne.w	8005e52 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8005d40:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0304 	and.w	r3, r3, #4
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 8088 	beq.w	8005e64 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8005d54:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005d62:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005d66:	f103 0301 	add.w	r3, r3, #1
 8005d6a:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8005d6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005d7a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005d7e:	f103 0301 	add.w	r3, r3, #1
 8005d82:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8005d84:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005d92:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005d96:	f103 0301 	add.w	r3, r3, #1
 8005d9a:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8005d9c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005da0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d028      	beq.n	8005e00 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8005dae:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005db2:	f2c0 136e 	movt	r3, #366	; 0x16e
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dcc:	f240 0314 	movw	r3, #20
 8005dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dd4:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005dd6:	f240 0314 	movw	r3, #20
 8005dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005de4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	f103 0301 	add.w	r3, r3, #1
 8005df0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005df4:	f240 0314 	movw	r3, #20
 8005df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dfc:	601a      	str	r2, [r3, #0]
 8005dfe:	e031      	b.n	8005e64 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8005e00:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8005e04:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	fb02 f303 	mul.w	r3, r2, r3
 8005e14:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e1e:	f240 0314 	movw	r3, #20
 8005e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e26:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005e28:	f240 0314 	movw	r3, #20
 8005e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005e36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	f103 0301 	add.w	r3, r3, #1
 8005e42:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e46:	f240 0314 	movw	r3, #20
 8005e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	e008      	b.n	8005e64 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8005e52:	f240 0314 	movw	r3, #20
 8005e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e5a:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8005e5e:	f2c0 126e 	movt	r2, #366	; 0x16e
 8005e62:	601a      	str	r2, [r3, #0]
}


}
 8005e64:	f107 0714 	add.w	r7, r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop

08005e70 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8005e76:	f01b f85f 	bl	8020f38 <AllowPLLInitByStartup>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 8255 	beq.w	800632c <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8005e82:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	f04f 0302 	mov.w	r3, #2
 8005e90:	f2c0 0301 	movt	r3, #1
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00d      	beq.n	8005eb6 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005e9a:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ea2:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ea6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005eaa:	6852      	ldr	r2, [r2, #4]
 8005eac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005eb0:	f022 0202 	bic.w	r2, r2, #2
 8005eb4:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8005eb6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005eba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d072      	beq.n	8005fae <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8005ec8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005ecc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ed0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005ed4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ed8:	6852      	ldr	r2, [r2, #4]
 8005eda:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005ede:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8005ee0:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005ee4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ee8:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005eec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ef0:	6852      	ldr	r2, [r2, #4]
 8005ef2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005ef6:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005ef8:	f244 7310 	movw	r3, #18192	; 0x4710
 8005efc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f00:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f04:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f08:	68d2      	ldr	r2, [r2, #12]
 8005f0a:	f022 0201 	bic.w	r2, r2, #1
 8005f0e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8005f10:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f18:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f1c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f20:	6852      	ldr	r2, [r2, #4]
 8005f22:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005f26:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f30:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005f34:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005f38:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005f3a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f42:	f04f 0200 	mov.w	r2, #0
 8005f46:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f48:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f50:	f04f 0205 	mov.w	r2, #5
 8005f54:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8005f56:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005f64:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005f68:	d008      	beq.n	8005f7c <SystemClockSetup+0x10c>
 8005f6a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d8ec      	bhi.n	8005f56 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005f7c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f80:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f84:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005f88:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005f8c:	6812      	ldr	r2, [r2, #0]
 8005f8e:	f022 0201 	bic.w	r2, r2, #1
 8005f92:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8005f94:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005fa2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005fa6:	d002      	beq.n	8005fae <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8005fa8:	f04f 0300 	mov.w	r3, #0
 8005fac:	e1c0      	b.n	8006330 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8005fae:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f040 81b5 	bne.w	800632c <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8005fc2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005fc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00b      	beq.n	8005fec <SystemClockSetup+0x17c>
 8005fd4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005fd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fdc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005fe0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fe4:	68d2      	ldr	r2, [r2, #12]
 8005fe6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005fea:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8005fec:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005ff0:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8005ff4:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	f649 7381 	movw	r3, #40833	; 0x9f81
 8005ffc:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006000:	fba3 1302 	umull	r1, r3, r3, r2
 8006004:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006008:	f103 33ff 	add.w	r3, r3, #4294967295
 800600c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800600e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006012:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006016:	f244 7210 	movw	r2, #18192	; 0x4710
 800601a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800601e:	6852      	ldr	r2, [r2, #4]
 8006020:	f042 0201 	orr.w	r2, r2, #1
 8006024:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8006026:	f244 7310 	movw	r3, #18192	; 0x4710
 800602a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800602e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006032:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006036:	6852      	ldr	r2, [r2, #4]
 8006038:	f042 0210 	orr.w	r2, r2, #16
 800603c:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800603e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006042:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800604c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8006050:	f2c0 1300 	movt	r3, #256	; 0x100
 8006054:	430b      	orrs	r3, r1
 8006056:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006058:	f244 7310 	movw	r3, #18192	; 0x4710
 800605c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006060:	f244 7210 	movw	r2, #18192	; 0x4710
 8006064:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006068:	6852      	ldr	r2, [r2, #4]
 800606a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800606e:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006070:	f244 7310 	movw	r3, #18192	; 0x4710
 8006074:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006078:	f244 7210 	movw	r2, #18192	; 0x4710
 800607c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006080:	6852      	ldr	r2, [r2, #4]
 8006082:	f022 0210 	bic.w	r2, r2, #16
 8006086:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8006088:	f244 7310 	movw	r3, #18192	; 0x4710
 800608c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006090:	f244 7210 	movw	r2, #18192	; 0x4710
 8006094:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006098:	6852      	ldr	r2, [r2, #4]
 800609a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800609e:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80060a0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060a8:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80060ac:	f2c0 024c 	movt	r2, #76	; 0x4c
 80060b0:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80060b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060ba:	f04f 0200 	mov.w	r2, #0
 80060be:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060c8:	f04f 0205 	mov.w	r2, #5
 80060cc:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80060ce:	bf00      	nop
 80060d0:	f244 7310 	movw	r3, #18192	; 0x4710
 80060d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d108      	bne.n	80060f4 <SystemClockSetup+0x284>
 80060e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	f240 13f3 	movw	r3, #499	; 0x1f3
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d8ed      	bhi.n	80060d0 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80060f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060fc:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006100:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006104:	6812      	ldr	r2, [r2, #0]
 8006106:	f022 0201 	bic.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800610c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006110:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0304 	and.w	r3, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d04e      	beq.n	80061bc <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800611e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006122:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006126:	f244 7210 	movw	r2, #18192	; 0x4710
 800612a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800612e:	6852      	ldr	r2, [r2, #4]
 8006130:	f022 0201 	bic.w	r2, r2, #1
 8006134:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8006136:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800613a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800613e:	f04f 0200 	mov.w	r2, #0
 8006142:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8006144:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006148:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8006152:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006156:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8006160:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006164:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006168:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800616c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006170:	68d2      	ldr	r2, [r2, #12]
 8006172:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006176:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006178:	f244 7310 	movw	r3, #18192	; 0x4710
 800617c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006180:	f244 7210 	movw	r2, #18192	; 0x4710
 8006184:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006188:	6852      	ldr	r2, [r2, #4]
 800618a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800618e:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006190:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006194:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006198:	f240 5245 	movw	r2, #1349	; 0x545
 800619c:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800619e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061a6:	f04f 0200 	mov.w	r2, #0
 80061aa:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061b4:	f04f 0205 	mov.w	r2, #5
 80061b8:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80061ba:	e002      	b.n	80061c2 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	e0b6      	b.n	8006330 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80061c2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	2b63      	cmp	r3, #99	; 0x63
 80061ce:	d8f8      	bhi.n	80061c2 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80061d0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061d8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80061dc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80061e0:	6812      	ldr	r2, [r2, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80061e8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80061ec:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80061f0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80061f8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80061fc:	f2c0 131e 	movt	r3, #286	; 0x11e
 8006200:	fba3 1302 	umull	r1, r3, r3, r2
 8006204:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8006208:	f103 33ff 	add.w	r3, r3, #4294967295
 800620c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800620e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006212:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800621c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8006220:	f2c0 1300 	movt	r3, #256	; 0x100
 8006224:	430b      	orrs	r3, r1
 8006226:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8006228:	f24e 0310 	movw	r3, #57360	; 0xe010
 800622c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006230:	f640 421b 	movw	r2, #3099	; 0xc1b
 8006234:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006236:	f24e 0310 	movw	r3, #57360	; 0xe010
 800623a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800623e:	f04f 0200 	mov.w	r2, #0
 8006242:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006244:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006248:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800624c:	f04f 0205 	mov.w	r2, #5
 8006250:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8006252:	bf00      	nop
 8006254:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006258:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b63      	cmp	r3, #99	; 0x63
 8006260:	d8f8      	bhi.n	8006254 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006262:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006266:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800626a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800626e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006272:	6812      	ldr	r2, [r2, #0]
 8006274:	f022 0201 	bic.w	r2, r2, #1
 8006278:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800627a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800627e:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006282:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800628a:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800628e:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006292:	fba3 1302 	umull	r1, r3, r3, r2
 8006296:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800629a:	f103 33ff 	add.w	r3, r3, #4294967295
 800629e:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80062a0:	f244 7210 	movw	r2, #18192	; 0x4710
 80062a4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80062ae:	f644 7301 	movw	r3, #20225	; 0x4f01
 80062b2:	f2c0 1300 	movt	r3, #256	; 0x100
 80062b6:	430b      	orrs	r3, r1
 80062b8:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80062ba:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062c2:	f241 3223 	movw	r2, #4899	; 0x1323
 80062c6:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80062c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062d6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062da:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062de:	f04f 0205 	mov.w	r2, #5
 80062e2:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80062e4:	bf00      	nop
 80062e6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	2b63      	cmp	r3, #99	; 0x63
 80062f2:	d8f8      	bhi.n	80062e6 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80062f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062fc:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006300:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006304:	6812      	ldr	r2, [r2, #0]
 8006306:	f022 0201 	bic.w	r2, r2, #1
 800630a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800630c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006310:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006314:	f644 7201 	movw	r2, #20225	; 0x4f01
 8006318:	f2c0 1203 	movt	r2, #259	; 0x103
 800631c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800631e:	f244 1360 	movw	r3, #16736	; 0x4160
 8006322:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006326:	f04f 0205 	mov.w	r2, #5
 800632a:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 800632c:	f04f 0301 	mov.w	r3, #1

}
 8006330:	4618      	mov	r0, r3
 8006332:	f107 0708 	add.w	r7, r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	0000      	movs	r0, r0
	...

08006340 <CCU40_2_IRQHandler>:
int8_t MotorRunning=0;

void Monitoring_Int_Handler();

void Controller_CompareMatch_Int_Handler(void)
{
 8006340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006342:	b085      	sub	sp, #20
 8006344:	af04      	add	r7, sp, #16
	GetAngles(YPR);
 8006346:	f640 1010 	movw	r0, #2320	; 0x910
 800634a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800634e:	f7fb fe23 	bl	8001f98 <GetAngles>
	GetRCData(&powerD, &height_control, &yawD_dot, &pitchD, &rollD);
 8006352:	f240 7388 	movw	r3, #1928	; 0x788
 8006356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	f240 7078 	movw	r0, #1912	; 0x778
 8006360:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006364:	f240 717c 	movw	r1, #1916	; 0x77c
 8006368:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800636c:	f240 7280 	movw	r2, #1920	; 0x780
 8006370:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006374:	f240 7384 	movw	r3, #1924	; 0x784
 8006378:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800637c:	f7fe fd84 	bl	8004e88 <GetRCData>
	//yaw control
	AngleRateController(&yawD_dot, &YPR[0], &P_yaw, &u_yaw_dot);
 8006380:	f240 7080 	movw	r0, #1920	; 0x780
 8006384:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006388:	f640 1110 	movw	r1, #2320	; 0x910
 800638c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006390:	f64b 6224 	movw	r2, #48676	; 0xbe24
 8006394:	f6c0 0202 	movt	r2, #2050	; 0x802
 8006398:	f240 736c 	movw	r3, #1900	; 0x76c
 800639c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063a0:	f7ff faa6 	bl	80058f0 <AngleRateController>
	//pitch control
	AngleController(&pitchD, &YPR[1], CONTROL_ORDER, a_pitch, b_pitch, x_pitch, &u_pitch);
 80063a4:	f640 138c 	movw	r3, #2444	; 0x98c
 80063a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	f640 13e0 	movw	r3, #2528	; 0x9e0
 80063b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063b6:	9301      	str	r3, [sp, #4]
 80063b8:	f240 7370 	movw	r3, #1904	; 0x770
 80063bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063c0:	9302      	str	r3, [sp, #8]
 80063c2:	f240 7084 	movw	r0, #1924	; 0x784
 80063c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063ca:	4985      	ldr	r1, [pc, #532]	; (80065e0 <CCU40_2_IRQHandler+0x2a0>)
 80063cc:	f04f 0202 	mov.w	r2, #2
 80063d0:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80063d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063d8:	f7ff f9e2 	bl	80057a0 <AngleController>
	//roll control
	AngleController(&rollD, &YPR[2], CONTROL_ORDER, a_roll, b_roll, x_roll, &u_roll);
 80063dc:	f640 1304 	movw	r3, #2308	; 0x904
 80063e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80063ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f240 7374 	movw	r3, #1908	; 0x774
 80063f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063f8:	9302      	str	r3, [sp, #8]
 80063fa:	f240 7088 	movw	r0, #1928	; 0x788
 80063fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006402:	4978      	ldr	r1, [pc, #480]	; (80065e4 <CCU40_2_IRQHandler+0x2a4>)
 8006404:	f04f 0202 	mov.w	r2, #2
 8006408:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800640c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006410:	f7ff f9c6 	bl	80057a0 <AngleController>

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);
 8006414:	f240 735c 	movw	r3, #1884	; 0x75c
 8006418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	f240 7074 	movw	r0, #1908	; 0x774
 8006422:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006426:	f240 7170 	movw	r1, #1904	; 0x770
 800642a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800642e:	f240 726c 	movw	r2, #1900	; 0x76c
 8006432:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006436:	f240 7378 	movw	r3, #1912	; 0x778
 800643a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800643e:	f7ff fa9f 	bl	8005980 <CreatePulseWidth>

	if (powerD > 5.0)
 8006442:	f240 7378 	movw	r3, #1912	; 0x778
 8006446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800644a:	ed93 7a00 	vldr	s14, [r3]
 800644e:	eef1 7a04 	vmov.f32	s15, #20
 8006452:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800645a:	f340 809d 	ble.w	8006598 <CCU40_2_IRQHandler+0x258>
		SendDaisyData(SET_REF_CURRENT,
			PWM_percent[2]/100.0*1279,
 800645e:	f240 735c 	movw	r3, #1884	; 0x75c
 8006462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	4618      	mov	r0, r3
 800646a:	f01f f965 	bl	8025738 <__aeabi_f2d>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4610      	mov	r0, r2
 8006474:	4619      	mov	r1, r3
 8006476:	f04f 0200 	mov.w	r2, #0
 800647a:	f04f 0300 	mov.w	r3, #0
 800647e:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8006482:	f01f fad7 	bl	8025a34 <__aeabi_ddiv>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4610      	mov	r0, r2
 800648c:	4619      	mov	r1, r3
 800648e:	a352      	add	r3, pc, #328	; (adr r3, 80065d8 <CCU40_2_IRQHandler+0x298>)
 8006490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006494:	f01f f9a4 	bl	80257e0 <__aeabi_dmul>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 800649c:	4610      	mov	r0, r2
 800649e:	4619      	mov	r1, r3
 80064a0:	f01f fc60 	bl	8025d64 <__aeabi_d2uiz>
 80064a4:	4603      	mov	r3, r0
 80064a6:	b29e      	uxth	r6, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
 80064a8:	f240 735c 	movw	r3, #1884	; 0x75c
 80064ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f01f f940 	bl	8025738 <__aeabi_f2d>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4610      	mov	r0, r2
 80064be:	4619      	mov	r1, r3
 80064c0:	f04f 0200 	mov.w	r2, #0
 80064c4:	f04f 0300 	mov.w	r3, #0
 80064c8:	f2c4 0359 	movt	r3, #16473	; 0x4059
 80064cc:	f01f fab2 	bl	8025a34 <__aeabi_ddiv>
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	4610      	mov	r0, r2
 80064d6:	4619      	mov	r1, r3
 80064d8:	a33f      	add	r3, pc, #252	; (adr r3, 80065d8 <CCU40_2_IRQHandler+0x298>)
 80064da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064de:	f01f f97f 	bl	80257e0 <__aeabi_dmul>
 80064e2:	4602      	mov	r2, r0
 80064e4:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 80064e6:	4610      	mov	r0, r2
 80064e8:	4619      	mov	r1, r3
 80064ea:	f01f fc3b 	bl	8025d64 <__aeabi_d2uiz>
 80064ee:	4603      	mov	r3, r0
 80064f0:	b29d      	uxth	r5, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
 80064f2:	f240 735c 	movw	r3, #1884	; 0x75c
 80064f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f01f f91b 	bl	8025738 <__aeabi_f2d>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4610      	mov	r0, r2
 8006508:	4619      	mov	r1, r3
 800650a:	f04f 0200 	mov.w	r2, #0
 800650e:	f04f 0300 	mov.w	r3, #0
 8006512:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8006516:	f01f fa8d 	bl	8025a34 <__aeabi_ddiv>
 800651a:	4602      	mov	r2, r0
 800651c:	460b      	mov	r3, r1
 800651e:	4610      	mov	r0, r2
 8006520:	4619      	mov	r1, r3
 8006522:	a32d      	add	r3, pc, #180	; (adr r3, 80065d8 <CCU40_2_IRQHandler+0x298>)
 8006524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006528:	f01f f95a 	bl	80257e0 <__aeabi_dmul>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 8006530:	4610      	mov	r0, r2
 8006532:	4619      	mov	r1, r3
 8006534:	f01f fc16 	bl	8025d64 <__aeabi_d2uiz>
 8006538:	4603      	mov	r3, r0
 800653a:	b29c      	uxth	r4, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279);
 800653c:	f240 735c 	movw	r3, #1884	; 0x75c
 8006540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	4618      	mov	r0, r3
 8006548:	f01f f8f6 	bl	8025738 <__aeabi_f2d>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4610      	mov	r0, r2
 8006552:	4619      	mov	r1, r3
 8006554:	f04f 0200 	mov.w	r2, #0
 8006558:	f04f 0300 	mov.w	r3, #0
 800655c:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8006560:	f01f fa68 	bl	8025a34 <__aeabi_ddiv>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4610      	mov	r0, r2
 800656a:	4619      	mov	r1, r3
 800656c:	a31a      	add	r3, pc, #104	; (adr r3, 80065d8 <CCU40_2_IRQHandler+0x298>)
 800656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006572:	f01f f935 	bl	80257e0 <__aeabi_dmul>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 800657a:	4610      	mov	r0, r2
 800657c:	4619      	mov	r1, r3
 800657e:	f01f fbf1 	bl	8025d64 <__aeabi_d2uiz>
 8006582:	4603      	mov	r3, r0
 8006584:	b29b      	uxth	r3, r3
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	f04f 0022 	mov.w	r0, #34	; 0x22
 800658c:	4631      	mov	r1, r6
 800658e:	462a      	mov	r2, r5
 8006590:	4623      	mov	r3, r4
 8006592:	f7fe ff4b 	bl	800542c <SendDaisyData>
 8006596:	e00c      	b.n	80065b2 <CCU40_2_IRQHandler+0x272>
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279);
	else
		SendDaisyData(STOP_MOTOR,0,0,0,0);
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	f04f 000b 	mov.w	r0, #11
 80065a2:	f04f 0100 	mov.w	r1, #0
 80065a6:	f04f 0200 	mov.w	r2, #0
 80065aa:	f04f 0300 	mov.w	r3, #0
 80065ae:	f7fe ff3d 	bl	800542c <SendDaisyData>

	counter_main++;
 80065b2:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80065b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065ba:	881b      	ldrh	r3, [r3, #0]
 80065bc:	f103 0301 	add.w	r3, r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80065c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065ca:	801a      	strh	r2, [r3, #0]
}
 80065cc:	f107 0704 	add.w	r7, r7, #4
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065d4:	f3af 8000 	nop.w
 80065d8:	00000000 	.word	0x00000000
 80065dc:	4093fc00 	.word	0x4093fc00
 80065e0:	20000914 	.word	0x20000914
 80065e4:	20000918 	.word	0x20000918

080065e8 <Initialize>:

void Initialize()
{
 80065e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ec:	b09a      	sub	sp, #104	; 0x68
 80065ee:	af0c      	add	r7, sp, #48	; 0x30

	initBluetoothStorage();
 80065f0:	f7fe fd8e 	bl	8005110 <initBluetoothStorage>
	delay(1000);
 80065f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065f8:	f7fa f914 	bl	8000824 <delay>
    // initialize device
	MPU9150_Setup();
 80065fc:	f7fa fba0 	bl	8000d40 <MPU9150_Setup>
	delay(1000);
 8006600:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006604:	f7fa f90e 	bl	8000824 <delay>

    // initilize controller polynomials
	b_roll[0]=P_roll-I_roll*T-P_roll*N_roll*T+N_roll*I_roll*T*T+D_roll*N_roll;
 8006608:	f64b 6304 	movw	r3, #48644	; 0xbe04
 800660c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006610:	ed93 7a00 	vldr	s14, [r3]
 8006614:	f64b 6308 	movw	r3, #48648	; 0xbe08
 8006618:	f6c0 0302 	movt	r3, #2050	; 0x802
 800661c:	edd3 6a00 	vldr	s13, [r3]
 8006620:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006624:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006628:	edd3 7a00 	vldr	s15, [r3]
 800662c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006630:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006634:	f64b 6304 	movw	r3, #48644	; 0xbe04
 8006638:	f6c0 0302 	movt	r3, #2050	; 0x802
 800663c:	edd3 6a00 	vldr	s13, [r3]
 8006640:	f64b 6310 	movw	r3, #48656	; 0xbe10
 8006644:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006648:	edd3 7a00 	vldr	s15, [r3]
 800664c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006650:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006654:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006658:	edd3 7a00 	vldr	s15, [r3]
 800665c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006660:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006664:	f64b 6310 	movw	r3, #48656	; 0xbe10
 8006668:	f6c0 0302 	movt	r3, #2050	; 0x802
 800666c:	edd3 6a00 	vldr	s13, [r3]
 8006670:	f64b 6308 	movw	r3, #48648	; 0xbe08
 8006674:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006678:	edd3 7a00 	vldr	s15, [r3]
 800667c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006680:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006684:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006688:	edd3 7a00 	vldr	s15, [r3]
 800668c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006690:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006694:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006698:	edd3 7a00 	vldr	s15, [r3]
 800669c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066a4:	f64b 630c 	movw	r3, #48652	; 0xbe0c
 80066a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066ac:	edd3 6a00 	vldr	s13, [r3]
 80066b0:	f64b 6310 	movw	r3, #48656	; 0xbe10
 80066b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066b8:	edd3 7a00 	vldr	s15, [r3]
 80066bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066c4:	f640 1304 	movw	r3, #2308	; 0x904
 80066c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066cc:	edc3 7a00 	vstr	s15, [r3]
	b_roll[1]=I_roll*T-2*P_roll+P_roll*N_roll*T-2*D_roll*N_roll;
 80066d0:	f64b 6308 	movw	r3, #48648	; 0xbe08
 80066d4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066d8:	ed93 7a00 	vldr	s14, [r3]
 80066dc:	f64b 6300 	movw	r3, #48640	; 0xbe00
 80066e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066e4:	edd3 7a00 	vldr	s15, [r3]
 80066e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066ec:	f64b 6304 	movw	r3, #48644	; 0xbe04
 80066f0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066f4:	edd3 7a00 	vldr	s15, [r3]
 80066f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80066fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006700:	f64b 6304 	movw	r3, #48644	; 0xbe04
 8006704:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006708:	edd3 6a00 	vldr	s13, [r3]
 800670c:	f64b 6310 	movw	r3, #48656	; 0xbe10
 8006710:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006714:	edd3 7a00 	vldr	s15, [r3]
 8006718:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800671c:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006720:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006724:	edd3 7a00 	vldr	s15, [r3]
 8006728:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800672c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006730:	f64b 630c 	movw	r3, #48652	; 0xbe0c
 8006734:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006738:	edd3 7a00 	vldr	s15, [r3]
 800673c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8006740:	f64b 6310 	movw	r3, #48656	; 0xbe10
 8006744:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006748:	edd3 7a00 	vldr	s15, [r3]
 800674c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006754:	f640 1304 	movw	r3, #2308	; 0x904
 8006758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800675c:	edc3 7a01 	vstr	s15, [r3, #4]
	b_roll[2]=P_roll+D_roll*N_roll;
 8006760:	f64b 630c 	movw	r3, #48652	; 0xbe0c
 8006764:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006768:	ed93 7a00 	vldr	s14, [r3]
 800676c:	f64b 6310 	movw	r3, #48656	; 0xbe10
 8006770:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006774:	edd3 7a00 	vldr	s15, [r3]
 8006778:	ee27 7a27 	vmul.f32	s14, s14, s15
 800677c:	f64b 6304 	movw	r3, #48644	; 0xbe04
 8006780:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006784:	edd3 7a00 	vldr	s15, [r3]
 8006788:	ee77 7a27 	vadd.f32	s15, s14, s15
 800678c:	f640 1304 	movw	r3, #2308	; 0x904
 8006790:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006794:	edc3 7a02 	vstr	s15, [r3, #8]
	a_roll[0]=1-N_roll*T;
 8006798:	f64b 6310 	movw	r3, #48656	; 0xbe10
 800679c:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067a0:	ed93 7a00 	vldr	s14, [r3]
 80067a4:	f64b 6300 	movw	r3, #48640	; 0xbe00
 80067a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067ac:	edd3 7a00 	vldr	s15, [r3]
 80067b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80067b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067bc:	f640 13d8 	movw	r3, #2520	; 0x9d8
 80067c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067c4:	edc3 7a00 	vstr	s15, [r3]
	a_roll[1]=N_roll*T-2;
 80067c8:	f64b 6310 	movw	r3, #48656	; 0xbe10
 80067cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067d0:	ed93 7a00 	vldr	s14, [r3]
 80067d4:	f64b 6300 	movw	r3, #48640	; 0xbe00
 80067d8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067dc:	edd3 7a00 	vldr	s15, [r3]
 80067e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067e4:	eef0 7a00 	vmov.f32	s15, #0
 80067e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067ec:	f640 13d8 	movw	r3, #2520	; 0x9d8
 80067f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067f4:	edc3 7a01 	vstr	s15, [r3, #4]

	b_pitch[0]=P_pitch-I_pitch*T-P_pitch*N_pitch*T+N_pitch*I_pitch*T*T+D_pitch*N_pitch;
 80067f8:	f64b 6314 	movw	r3, #48660	; 0xbe14
 80067fc:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006800:	ed93 7a00 	vldr	s14, [r3]
 8006804:	f64b 6318 	movw	r3, #48664	; 0xbe18
 8006808:	f6c0 0302 	movt	r3, #2050	; 0x802
 800680c:	edd3 6a00 	vldr	s13, [r3]
 8006810:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006814:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006818:	edd3 7a00 	vldr	s15, [r3]
 800681c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006820:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006824:	f64b 6314 	movw	r3, #48660	; 0xbe14
 8006828:	f6c0 0302 	movt	r3, #2050	; 0x802
 800682c:	edd3 6a00 	vldr	s13, [r3]
 8006830:	f64b 6320 	movw	r3, #48672	; 0xbe20
 8006834:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006838:	edd3 7a00 	vldr	s15, [r3]
 800683c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006840:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006844:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006848:	edd3 7a00 	vldr	s15, [r3]
 800684c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006850:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006854:	f64b 6320 	movw	r3, #48672	; 0xbe20
 8006858:	f6c0 0302 	movt	r3, #2050	; 0x802
 800685c:	edd3 6a00 	vldr	s13, [r3]
 8006860:	f64b 6318 	movw	r3, #48664	; 0xbe18
 8006864:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006868:	edd3 7a00 	vldr	s15, [r3]
 800686c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006870:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006874:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006878:	edd3 7a00 	vldr	s15, [r3]
 800687c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006880:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006884:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006888:	edd3 7a00 	vldr	s15, [r3]
 800688c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006890:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006894:	f64b 631c 	movw	r3, #48668	; 0xbe1c
 8006898:	f6c0 0302 	movt	r3, #2050	; 0x802
 800689c:	edd3 6a00 	vldr	s13, [r3]
 80068a0:	f64b 6320 	movw	r3, #48672	; 0xbe20
 80068a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068a8:	edd3 7a00 	vldr	s15, [r3]
 80068ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068b4:	f640 138c 	movw	r3, #2444	; 0x98c
 80068b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068bc:	edc3 7a00 	vstr	s15, [r3]
	b_pitch[1]=I_pitch*T-2*P_pitch+P_pitch*N_pitch*T-2*D_pitch*N_pitch;
 80068c0:	f64b 6318 	movw	r3, #48664	; 0xbe18
 80068c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068c8:	ed93 7a00 	vldr	s14, [r3]
 80068cc:	f64b 6300 	movw	r3, #48640	; 0xbe00
 80068d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068d4:	edd3 7a00 	vldr	s15, [r3]
 80068d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068dc:	f64b 6314 	movw	r3, #48660	; 0xbe14
 80068e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068e4:	edd3 7a00 	vldr	s15, [r3]
 80068e8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80068ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068f0:	f64b 6314 	movw	r3, #48660	; 0xbe14
 80068f4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068f8:	edd3 6a00 	vldr	s13, [r3]
 80068fc:	f64b 6320 	movw	r3, #48672	; 0xbe20
 8006900:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006904:	edd3 7a00 	vldr	s15, [r3]
 8006908:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800690c:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006910:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006914:	edd3 7a00 	vldr	s15, [r3]
 8006918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800691c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006920:	f64b 631c 	movw	r3, #48668	; 0xbe1c
 8006924:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006928:	edd3 7a00 	vldr	s15, [r3]
 800692c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8006930:	f64b 6320 	movw	r3, #48672	; 0xbe20
 8006934:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006938:	edd3 7a00 	vldr	s15, [r3]
 800693c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006940:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006944:	f640 138c 	movw	r3, #2444	; 0x98c
 8006948:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800694c:	edc3 7a01 	vstr	s15, [r3, #4]
	b_pitch[2]=P_pitch+D_pitch*N_pitch;
 8006950:	f64b 631c 	movw	r3, #48668	; 0xbe1c
 8006954:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006958:	ed93 7a00 	vldr	s14, [r3]
 800695c:	f64b 6320 	movw	r3, #48672	; 0xbe20
 8006960:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006964:	edd3 7a00 	vldr	s15, [r3]
 8006968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800696c:	f64b 6314 	movw	r3, #48660	; 0xbe14
 8006970:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006974:	edd3 7a00 	vldr	s15, [r3]
 8006978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800697c:	f640 138c 	movw	r3, #2444	; 0x98c
 8006980:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006984:	edc3 7a02 	vstr	s15, [r3, #8]
	a_pitch[0]=1-N_pitch*T;
 8006988:	f64b 6320 	movw	r3, #48672	; 0xbe20
 800698c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006990:	ed93 7a00 	vldr	s14, [r3]
 8006994:	f64b 6300 	movw	r3, #48640	; 0xbe00
 8006998:	f6c0 0302 	movt	r3, #2050	; 0x802
 800699c:	edd3 7a00 	vldr	s15, [r3]
 80069a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80069a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ac:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80069b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80069b4:	edc3 7a00 	vstr	s15, [r3]
	a_pitch[1]=N_pitch*T-2;
 80069b8:	f64b 6320 	movw	r3, #48672	; 0xbe20
 80069bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069c0:	ed93 7a00 	vldr	s14, [r3]
 80069c4:	f64b 6300 	movw	r3, #48640	; 0xbe00
 80069c8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069cc:	edd3 7a00 	vldr	s15, [r3]
 80069d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069d4:	eef0 7a00 	vmov.f32	s15, #0
 80069d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069dc:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80069e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80069e4:	edc3 7a01 	vstr	s15, [r3, #4]

	WatchRC_Init(); //Initialize RC watchdog
 80069e8:	f7fe fa1e 	bl	8004e28 <WatchRC_Init>

	//initialize DPS310
	setupDPS310();
 80069ec:	f7fc ff46 	bl	800387c <setupDPS310>
	getCoefficients();
 80069f0:	f7fd f9c6 	bl	8003d80 <getCoefficients>

	//initialize FIR Filter
	PressureFIR = Initialize_FIR_Filter(PressureFIR, MOVING_AVERAGE);
 80069f4:	f640 1898 	movw	r8, #2456	; 0x998
 80069f8:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80069fc:	46be      	mov	lr, r7
 80069fe:	f640 1698 	movw	r6, #2456	; 0x998
 8006a02:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006a06:	f04f 0300 	mov.w	r3, #0
 8006a0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a0c:	466c      	mov	r4, sp
 8006a0e:	f106 050c 	add.w	r5, r6, #12
 8006a12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006a1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a22:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8006a26:	4670      	mov	r0, lr
 8006a28:	f7fa f90c 	bl	8000c44 <Initialize_FIR_Filter>
 8006a2c:	4644      	mov	r4, r8
 8006a2e:	463d      	mov	r5, r7
 8006a30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006a40:	e884 0003 	stmia.w	r4, {r0, r1}

	delay(2000);
 8006a44:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006a48:	f7f9 feec 	bl	8000824 <delay>

	PWMSP001_Start(&PWMSP001_Handle0);
 8006a4c:	f24c 10d8 	movw	r0, #49624	; 0xc1d8
 8006a50:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006a54:	f015 fd9e 	bl	801c594 <PWMSP001_Start>
}
 8006a58:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a62:	bf00      	nop

08006a64 <main>:

int main(void)
{
 8006a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a68:	b088      	sub	sp, #32
 8006a6a:	af06      	add	r7, sp, #24
	uint16_t Bytes = 0;
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	80bb      	strh	r3, [r7, #4]
	uint16_t nByte;
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)

	DAVE_Init();			// Initialization of DAVE Apps
 8006a72:	f019 fb45 	bl	8020100 <DAVE_Init>
	USBVC001_Init();		//Initialize the USB core in Device mode
 8006a76:	f000 fbd9 	bl	800722c <USBVC001_Init>

	Initialize();
 8006a7a:	f7ff fdb5 	bl	80065e8 <Initialize>

	    //------------------------------------------------------------------------------------------------------------------------------
		//		for serial communication (USB)

		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();
 8006a7e:	f000 fd05 	bl	800748c <USBVC001_BytesReceived>
 8006a82:	4603      	mov	r3, r0
 8006a84:	80bb      	strh	r3, [r7, #4]

	    if(Bytes != 0)
 8006a86:	88bb      	ldrh	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 81f1 	beq.w	8006e70 <main+0x40c>
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	80fb      	strh	r3, [r7, #6]
 8006a94:	e009      	b.n	8006aaa <main+0x46>
	    	{
	    		// Receive Byte
	    		if(USBVC001_ReceiveByte(&TxBuffer[0]) != DAVEApp_SUCCESS)
 8006a96:	f240 7094 	movw	r0, #1940	; 0x794
 8006a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006a9e:	f000 fc71 	bl	8007384 <USBVC001_ReceiveByte>
		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();

	    if(Bytes != 0)
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006aa2:	88fb      	ldrh	r3, [r7, #6]
 8006aa4:	f103 0301 	add.w	r3, r3, #1
 8006aa8:	80fb      	strh	r3, [r7, #6]
 8006aaa:	88fa      	ldrh	r2, [r7, #6]
 8006aac:	88bb      	ldrh	r3, [r7, #4]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d3f1      	bcc.n	8006a96 <main+0x32>
	    		if(USBVC001_ReceiveByte(&TxBuffer[0]) != DAVEApp_SUCCESS)
	    		{
	    			//Error
	    		}
	    	}
			switch(TxBuffer[0])
 8006ab2:	f240 7394 	movw	r3, #1940	; 0x794
 8006ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	b25b      	sxtb	r3, r3
 8006abe:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8006ac2:	2b09      	cmp	r3, #9
 8006ac4:	f200 81ce 	bhi.w	8006e64 <main+0x400>
 8006ac8:	a201      	add	r2, pc, #4	; (adr r2, 8006ad0 <main+0x6c>)
 8006aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ace:	bf00      	nop
 8006ad0:	08006e3b 	.word	0x08006e3b
 8006ad4:	08006af9 	.word	0x08006af9
 8006ad8:	08006b6f 	.word	0x08006b6f
 8006adc:	08006b7d 	.word	0x08006b7d
 8006ae0:	08006bdb 	.word	0x08006bdb
 8006ae4:	08006c51 	.word	0x08006c51
 8006ae8:	08006ceb 	.word	0x08006ceb
 8006aec:	08006d21 	.word	0x08006d21
 8006af0:	08006d8b 	.word	0x08006d8b
 8006af4:	08006df5 	.word	0x08006df5
			{
				case '1':
					sprintf(c, "Throttle: %f   Rudder: %f   Elevator: %f   Aileron: %f\n", powerD, yawD_dot, pitchD, rollD);
 8006af8:	f240 7378 	movw	r3, #1912	; 0x778
 8006afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f01e fe18 	bl	8025738 <__aeabi_f2d>
 8006b08:	4604      	mov	r4, r0
 8006b0a:	460d      	mov	r5, r1
 8006b0c:	f240 7380 	movw	r3, #1920	; 0x780
 8006b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f01e fe0e 	bl	8025738 <__aeabi_f2d>
 8006b1c:	4682      	mov	sl, r0
 8006b1e:	468b      	mov	fp, r1
 8006b20:	f240 7384 	movw	r3, #1924	; 0x784
 8006b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f01e fe04 	bl	8025738 <__aeabi_f2d>
 8006b30:	4680      	mov	r8, r0
 8006b32:	4689      	mov	r9, r1
 8006b34:	f240 7388 	movw	r3, #1928	; 0x788
 8006b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f01e fdfa 	bl	8025738 <__aeabi_f2d>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	e9cd ab00 	strd	sl, fp, [sp]
 8006b4c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006b50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b54:	f640 1028 	movw	r0, #2344	; 0x928
 8006b58:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006b5c:	f64b 6128 	movw	r1, #48680	; 0xbe28
 8006b60:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006b64:	4622      	mov	r2, r4
 8006b66:	462b      	mov	r3, r5
 8006b68:	f01f fc4e 	bl	8026408 <sprintf>
					break;
 8006b6c:	e17a      	b.n	8006e64 <main+0x400>
				case '2':
					PWMSP001_Start(&PWMSP001_Handle2);
 8006b6e:	f24c 2068 	movw	r0, #49768	; 0xc268
 8006b72:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006b76:	f015 fd0d 	bl	801c594 <PWMSP001_Start>
					break;
 8006b7a:	e173      	b.n	8006e64 <main+0x400>
				case '3':
					sprintf(c, "Y:%1.2f P:%1.2f R:%1.2f\n", YPR[0], YPR[1], YPR[2]);
 8006b7c:	f640 1310 	movw	r3, #2320	; 0x910
 8006b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f01e fdd6 	bl	8025738 <__aeabi_f2d>
 8006b8c:	4604      	mov	r4, r0
 8006b8e:	460d      	mov	r5, r1
 8006b90:	f640 1310 	movw	r3, #2320	; 0x910
 8006b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f01e fdcc 	bl	8025738 <__aeabi_f2d>
 8006ba0:	4680      	mov	r8, r0
 8006ba2:	4689      	mov	r9, r1
 8006ba4:	f640 1310 	movw	r3, #2320	; 0x910
 8006ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f01e fdc2 	bl	8025738 <__aeabi_f2d>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	e9cd 8900 	strd	r8, r9, [sp]
 8006bbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bc0:	f640 1028 	movw	r0, #2344	; 0x928
 8006bc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006bc8:	f64b 6160 	movw	r1, #48736	; 0xbe60
 8006bcc:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006bd0:	4622      	mov	r2, r4
 8006bd2:	462b      	mov	r3, r5
 8006bd4:	f01f fc18 	bl	8026408 <sprintf>
					break;
 8006bd8:	e144      	b.n	8006e64 <main+0x400>
				case '4':
					sprintf(c, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", PWM_percent[0], PWM_percent[1], PWM_percent[2], PWM_percent[3]);
 8006bda:	f240 735c 	movw	r3, #1884	; 0x75c
 8006bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4618      	mov	r0, r3
 8006be6:	f01e fda7 	bl	8025738 <__aeabi_f2d>
 8006bea:	4604      	mov	r4, r0
 8006bec:	460d      	mov	r5, r1
 8006bee:	f240 735c 	movw	r3, #1884	; 0x75c
 8006bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f01e fd9d 	bl	8025738 <__aeabi_f2d>
 8006bfe:	4682      	mov	sl, r0
 8006c00:	468b      	mov	fp, r1
 8006c02:	f240 735c 	movw	r3, #1884	; 0x75c
 8006c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f01e fd93 	bl	8025738 <__aeabi_f2d>
 8006c12:	4680      	mov	r8, r0
 8006c14:	4689      	mov	r9, r1
 8006c16:	f240 735c 	movw	r3, #1884	; 0x75c
 8006c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f01e fd89 	bl	8025738 <__aeabi_f2d>
 8006c26:	4602      	mov	r2, r0
 8006c28:	460b      	mov	r3, r1
 8006c2a:	e9cd ab00 	strd	sl, fp, [sp]
 8006c2e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c36:	f640 1028 	movw	r0, #2344	; 0x928
 8006c3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006c3e:	f64b 617c 	movw	r1, #48764	; 0xbe7c
 8006c42:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006c46:	4622      	mov	r2, r4
 8006c48:	462b      	mov	r3, r5
 8006c4a:	f01f fbdd 	bl	8026408 <sprintf>
					break;
 8006c4e:	e109      	b.n	8006e64 <main+0x400>
				case '5':
					sprintf(c, "eY:%f eP:%f eR:%f\n", yawD_dot-YPR[0], pitchD-YPR[1], rollD-YPR[2]);
 8006c50:	f240 7380 	movw	r3, #1920	; 0x780
 8006c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c58:	ed93 7a00 	vldr	s14, [r3]
 8006c5c:	f640 1310 	movw	r3, #2320	; 0x910
 8006c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c64:	edd3 7a00 	vldr	s15, [r3]
 8006c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c6c:	ee17 0a90 	vmov	r0, s15
 8006c70:	f01e fd62 	bl	8025738 <__aeabi_f2d>
 8006c74:	4604      	mov	r4, r0
 8006c76:	460d      	mov	r5, r1
 8006c78:	f240 7384 	movw	r3, #1924	; 0x784
 8006c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c80:	ed93 7a00 	vldr	s14, [r3]
 8006c84:	f640 1310 	movw	r3, #2320	; 0x910
 8006c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c8c:	edd3 7a01 	vldr	s15, [r3, #4]
 8006c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c94:	ee17 0a90 	vmov	r0, s15
 8006c98:	f01e fd4e 	bl	8025738 <__aeabi_f2d>
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	4689      	mov	r9, r1
 8006ca0:	f240 7388 	movw	r3, #1928	; 0x788
 8006ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ca8:	ed93 7a00 	vldr	s14, [r3]
 8006cac:	f640 1310 	movw	r3, #2320	; 0x910
 8006cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cb4:	edd3 7a02 	vldr	s15, [r3, #8]
 8006cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cbc:	ee17 0a90 	vmov	r0, s15
 8006cc0:	f01e fd3a 	bl	8025738 <__aeabi_f2d>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	e9cd 8900 	strd	r8, r9, [sp]
 8006ccc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cd0:	f640 1028 	movw	r0, #2344	; 0x928
 8006cd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006cd8:	f64b 61a0 	movw	r1, #48800	; 0xbea0
 8006cdc:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006ce0:	4622      	mov	r2, r4
 8006ce2:	462b      	mov	r3, r5
 8006ce4:	f01f fb90 	bl	8026408 <sprintf>
					break;
 8006ce8:	e0bc      	b.n	8006e64 <main+0x400>
				case '6':
					sprintf(c, "TimerSensor:%d TimerMain:%d TimerRC:%d\n", (int)GetSensorCount(), (int)counter_main, (int)GetRCCount());
 8006cea:	f7fb f949 	bl	8001f80 <GetSensorCount>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	461d      	mov	r5, r3
 8006cf2:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8006cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cfa:	881b      	ldrh	r3, [r3, #0]
 8006cfc:	461c      	mov	r4, r3
 8006cfe:	f7fe f8b7 	bl	8004e70 <GetRCCount>
 8006d02:	4603      	mov	r3, r0
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	f640 1028 	movw	r0, #2344	; 0x928
 8006d0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d0e:	f64b 61b4 	movw	r1, #48820	; 0xbeb4
 8006d12:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006d16:	462a      	mov	r2, r5
 8006d18:	4623      	mov	r3, r4
 8006d1a:	f01f fb75 	bl	8026408 <sprintf>
					break;
 8006d1e:	e0a1      	b.n	8006e64 <main+0x400>
				case '7':
					GetGyroData(sensorData);
 8006d20:	f640 101c 	movw	r0, #2332	; 0x91c
 8006d24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d28:	f7fb fa38 	bl	800219c <GetGyroData>
					sprintf(c, "GyroX:%3.2f GyroY:%3.2f GyroZ:%3.2f\n", sensorData[0], sensorData[1], sensorData[2]);
 8006d2c:	f640 131c 	movw	r3, #2332	; 0x91c
 8006d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f01e fcfe 	bl	8025738 <__aeabi_f2d>
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	460d      	mov	r5, r1
 8006d40:	f640 131c 	movw	r3, #2332	; 0x91c
 8006d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f01e fcf4 	bl	8025738 <__aeabi_f2d>
 8006d50:	4680      	mov	r8, r0
 8006d52:	4689      	mov	r9, r1
 8006d54:	f640 131c 	movw	r3, #2332	; 0x91c
 8006d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f01e fcea 	bl	8025738 <__aeabi_f2d>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	e9cd 8900 	strd	r8, r9, [sp]
 8006d6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d70:	f640 1028 	movw	r0, #2344	; 0x928
 8006d74:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d78:	f64b 61dc 	movw	r1, #48860	; 0xbedc
 8006d7c:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006d80:	4622      	mov	r2, r4
 8006d82:	462b      	mov	r3, r5
 8006d84:	f01f fb40 	bl	8026408 <sprintf>
					break;
 8006d88:	e06c      	b.n	8006e64 <main+0x400>
				case '8':
					GetAccData(sensorData);
 8006d8a:	f640 101c 	movw	r0, #2332	; 0x91c
 8006d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d92:	f7fb fa39 	bl	8002208 <GetAccData>
					sprintf(c, "AccX:%f AccY:%f AccZ:%f\n", sensorData[0], sensorData[1], sensorData[2]);
 8006d96:	f640 131c 	movw	r3, #2332	; 0x91c
 8006d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f01e fcc9 	bl	8025738 <__aeabi_f2d>
 8006da6:	4604      	mov	r4, r0
 8006da8:	460d      	mov	r5, r1
 8006daa:	f640 131c 	movw	r3, #2332	; 0x91c
 8006dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f01e fcbf 	bl	8025738 <__aeabi_f2d>
 8006dba:	4680      	mov	r8, r0
 8006dbc:	4689      	mov	r9, r1
 8006dbe:	f640 131c 	movw	r3, #2332	; 0x91c
 8006dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f01e fcb5 	bl	8025738 <__aeabi_f2d>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	e9cd 8900 	strd	r8, r9, [sp]
 8006dd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dda:	f640 1028 	movw	r0, #2344	; 0x928
 8006dde:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006de2:	f64b 7104 	movw	r1, #48900	; 0xbf04
 8006de6:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006dea:	4622      	mov	r2, r4
 8006dec:	462b      	mov	r3, r5
 8006dee:	f01f fb0b 	bl	8026408 <sprintf>
					break;
 8006df2:	e037      	b.n	8006e64 <main+0x400>
				case '9':
					sprintf(c, "Pressure:%f Temperature:%f\n", pressure, temperature);
 8006df4:	f240 738c 	movw	r3, #1932	; 0x78c
 8006df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f01e fc9a 	bl	8025738 <__aeabi_f2d>
 8006e04:	4604      	mov	r4, r0
 8006e06:	460d      	mov	r5, r1
 8006e08:	f240 7390 	movw	r3, #1936	; 0x790
 8006e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4618      	mov	r0, r3
 8006e14:	f01e fc90 	bl	8025738 <__aeabi_f2d>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	e9cd 2300 	strd	r2, r3, [sp]
 8006e20:	f640 1028 	movw	r0, #2344	; 0x928
 8006e24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e28:	f64b 7120 	movw	r1, #48928	; 0xbf20
 8006e2c:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006e30:	4622      	mov	r2, r4
 8006e32:	462b      	mov	r3, r5
 8006e34:	f01f fae8 	bl	8026408 <sprintf>
					break;
 8006e38:	e014      	b.n	8006e64 <main+0x400>
				case '0':
					sprintf(c, "VBat:%0.2f\n", VBat);
 8006e3a:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8006e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f01e fc77 	bl	8025738 <__aeabi_f2d>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	f640 1028 	movw	r0, #2344	; 0x928
 8006e52:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e56:	f64b 713c 	movw	r1, #48956	; 0xbf3c
 8006e5a:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006e5e:	f01f fad3 	bl	8026408 <sprintf>
					break;
 8006e62:	bf00      	nop
			}
			USBVC001_SendString((const char *)c);
 8006e64:	f640 1028 	movw	r0, #2344	; 0x928
 8006e68:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e6c:	f000 fa62 	bl	8007334 <USBVC001_SendString>
	    }
	    if (sendMag)
 8006e70:	f240 73fc 	movw	r3, #2044	; 0x7fc
 8006e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00c      	beq.n	8006e98 <main+0x434>
	    {
	    	sendMag = FALSE;
 8006e7e:	f240 73fc 	movw	r3, #2044	; 0x7fc
 8006e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e86:	f04f 0200 	mov.w	r2, #0
 8006e8a:	701a      	strb	r2, [r3, #0]
	    	USBVC001_SendString((const char *)c);
 8006e8c:	f640 1028 	movw	r0, #2344	; 0x928
 8006e90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e94:	f000 fa4e 	bl	8007334 <USBVC001_SendString>
	    }
	    // Call continuous to handle class specific control request
	    USB_USBTask();
 8006e98:	f012 fb10 	bl	80194bc <USB_USBTask>
	    //------------------------------------------------------------------------------------------------------------------------------
	}
 8006e9c:	e5ef      	b.n	8006a7e <main+0x1a>
 8006e9e:	bf00      	nop

08006ea0 <CCU40_0_IRQHandler>:
	return 0;
}

void Mag_Calibration_Int_Handler()
{
 8006ea0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	af04      	add	r7, sp, #16
    GetMagData(sensorData);
 8006ea8:	f640 101c 	movw	r0, #2332	; 0x91c
 8006eac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006eb0:	f7fb f952 	bl	8002158 <GetMagData>
    sprintf(c, "%f,%f,%f\r\n", sensorData[0], sensorData[1], sensorData[2]);
 8006eb4:	f640 131c 	movw	r3, #2332	; 0x91c
 8006eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f01e fc3a 	bl	8025738 <__aeabi_f2d>
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	f640 131c 	movw	r3, #2332	; 0x91c
 8006ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f01e fc30 	bl	8025738 <__aeabi_f2d>
 8006ed8:	4680      	mov	r8, r0
 8006eda:	4689      	mov	r9, r1
 8006edc:	f640 131c 	movw	r3, #2332	; 0x91c
 8006ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f01e fc26 	bl	8025738 <__aeabi_f2d>
 8006eec:	4602      	mov	r2, r0
 8006eee:	460b      	mov	r3, r1
 8006ef0:	e9cd 8900 	strd	r8, r9, [sp]
 8006ef4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ef8:	f640 1028 	movw	r0, #2344	; 0x928
 8006efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006f00:	f64b 7148 	movw	r1, #48968	; 0xbf48
 8006f04:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006f08:	4622      	mov	r2, r4
 8006f0a:	462b      	mov	r3, r5
 8006f0c:	f01f fa7c 	bl	8026408 <sprintf>
    sendMag = TRUE;
 8006f10:	f240 73fc 	movw	r3, #2044	; 0x7fc
 8006f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f18:	f04f 0201 	mov.w	r2, #1
 8006f1c:	701a      	strb	r2, [r3, #0]
}
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006f24 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8006f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	f107 0714 	add.w	r7, r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bc80      	pop	{r7}
 8006f3e:	4770      	bx	lr

08006f40 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8006f4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	f107 0714 	add.w	r7, r7, #20
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bc80      	pop	{r7}
 8006f5a:	4770      	bx	lr

08006f5c <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8006f68:	f04f 0300 	mov.w	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f107 0714 	add.w	r7, r7, #20
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bc80      	pop	{r7}
 8006f76:	4770      	bx	lr

08006f78 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 return -1;
 8006f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f107 0714 	add.w	r7, r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bc80      	pop	{r7}
 8006f92:	4770      	bx	lr

08006f94 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8006f94:	b480      	push	{r7}
 8006f96:	af00      	add	r7, sp, #0
 return -1;
 8006f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bc80      	pop	{r7}
 8006fa2:	4770      	bx	lr

08006fa4 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d002      	beq.n	8006fba <_fstat+0x16>
  return -1;
 8006fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb8:	e001      	b.n	8006fbe <_fstat+0x1a>
 else
  return -2;
 8006fba:	f06f 0301 	mvn.w	r3, #1
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f107 070c 	add.w	r7, r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop

08006fcc <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
 if (old == new)
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d102      	bne.n	8006fe4 <_link+0x18>
  return -1;
 8006fde:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe2:	e001      	b.n	8006fe8 <_link+0x1c>
 else
  return -2;
 8006fe4:	f06f 0301 	mvn.w	r3, #1
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f107 070c 	add.w	r7, r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bc80      	pop	{r7}
 8006ff2:	4770      	bx	lr

08006ff4 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 return -1;
 8006ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007000:	4618      	mov	r0, r3
 8007002:	f107 070c 	add.w	r7, r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	bc80      	pop	{r7}
 800700a:	4770      	bx	lr

0800700c <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 800700c:	b480      	push	{r7}
 800700e:	b087      	sub	sp, #28
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8007014:	f64e 6384 	movw	r3, #61060	; 0xee84
 8007018:	f2c0 0300 	movt	r3, #0
 800701c:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 800701e:	f640 0314 	movw	r3, #2068	; 0x814
 8007022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d114      	bne.n	8007056 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 800702c:	f640 0314 	movw	r3, #2068	; 0x814
 8007030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007034:	f241 127c 	movw	r2, #4476	; 0x117c
 8007038:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800703c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800703e:	f640 0314 	movw	r3, #2068	; 0x814
 8007042:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	18d2      	adds	r2, r2, r3
 800704c:	f640 0318 	movw	r3, #2072	; 0x818
 8007050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007054:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8007056:	f640 0314 	movw	r3, #2068	; 0x814
 800705a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8007062:	f640 0314 	movw	r3, #2068	; 0x814
 8007066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	461a      	mov	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	18d3      	adds	r3, r2, r3
 8007072:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8007076:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800707a:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 800707c:	f640 0318 	movw	r3, #2072	; 0x818
 8007080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	429a      	cmp	r2, r3
 800708a:	d302      	bcc.n	8007092 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 800708c:	f04f 0300 	mov.w	r3, #0
 8007090:	e006      	b.n	80070a0 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8007092:	f640 0314 	movw	r3, #2068	; 0x814
 8007096:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800709e:	693b      	ldr	r3, [r7, #16]
 }
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	f107 071c 	add.w	r7, r7, #28
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bc80      	pop	{r7}
 80070aa:	4770      	bx	lr

080070ac <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 return -1;
 80070b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	f107 070c 	add.w	r7, r7, #12
 80070be:	46bd      	mov	sp, r7
 80070c0:	bc80      	pop	{r7}
 80070c2:	4770      	bx	lr

080070c4 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 return -1;
 80070cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	f107 070c 	add.w	r7, r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr

080070dc <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80070e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	f107 070c 	add.w	r7, r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bc80      	pop	{r7}
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop

080070f8 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80070f8:	b480      	push	{r7}
 80070fa:	af00      	add	r7, sp, #0
 return -1;
 80070fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007100:	4618      	mov	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	bc80      	pop	{r7}
 8007106:	4770      	bx	lr

08007108 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8007108:	b480      	push	{r7}
 800710a:	af00      	add	r7, sp, #0
 return -1;
 800710c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007110:	4618      	mov	r0, r3
 8007112:	46bd      	mov	sp, r7
 8007114:	bc80      	pop	{r7}
 8007116:	4770      	bx	lr

08007118 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8007120:	e7fe      	b.n	8007120 <_exit+0x8>
 8007122:	bf00      	nop

08007124 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8007124:	b480      	push	{r7}
 8007126:	af00      	add	r7, sp, #0
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop

08007130 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8007138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800713c:	4618      	mov	r0, r3
 800713e:	f107 070c 	add.w	r7, r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr

08007148 <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
int16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	460b      	mov	r3, r1
 8007150:	603a      	str	r2, [r7, #0]
 8007152:	4602      	mov	r2, r0
 8007154:	80fa      	strh	r2, [r7, #6]
 8007156:	717b      	strb	r3, [r7, #5]
	const uint8_t  DescriptorType   = (wValue >> 8);
 8007158:	88fb      	ldrh	r3, [r7, #6]
 800715a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800715e:	b29b      	uxth	r3, r3
 8007160:	727b      	strb	r3, [r7, #9]
	
#ifndef USE_IFX_DEV
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
#endif

	const void* Address = NULL;
 8007162:	f04f 0300 	mov.w	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 8007168:	f04f 0300 	mov.w	r3, #0
 800716c:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 800716e:	7a7b      	ldrb	r3, [r7, #9]
 8007170:	2b02      	cmp	r3, #2
 8007172:	d00c      	beq.n	800718e <CALLBACK_USB_GetDescriptor+0x46>
 8007174:	2b03      	cmp	r3, #3
 8007176:	d013      	beq.n	80071a0 <CALLBACK_USB_GetDescriptor+0x58>
 8007178:	2b01      	cmp	r3, #1
 800717a:	d112      	bne.n	80071a2 <CALLBACK_USB_GetDescriptor+0x5a>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 800717c:	f64b 7354 	movw	r3, #48980	; 0xbf54
 8007180:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007184:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 8007186:	f04f 0312 	mov.w	r3, #18
 800718a:	817b      	strh	r3, [r7, #10]
			break;
 800718c:	e009      	b.n	80071a2 <CALLBACK_USB_GetDescriptor+0x5a>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 800718e:	f64b 7368 	movw	r3, #49000	; 0xbf68
 8007192:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007196:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 8007198:	f04f 033e 	mov.w	r3, #62	; 0x3e
 800719c:	817b      	strh	r3, [r7, #10]
			break;
 800719e:	e000      	b.n	80071a2 <CALLBACK_USB_GetDescriptor+0x5a>
					Address = &ProductString;
					Size    = pgm_read_byte(&ProductString.Header.Size);
					break;
			}
#endif
			break;
 80071a0:	bf00      	nop
	}

	*DescriptorAddress = Address;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	601a      	str	r2, [r3, #0]
	return Size;
 80071a8:	897b      	ldrh	r3, [r7, #10]
 80071aa:	b21b      	sxth	r3, r3
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	f107 0714 	add.w	r7, r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bc80      	pop	{r7}
 80071b6:	4770      	bx	lr

080071b8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	4603      	mov	r3, r0
 80071c0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80071c2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80071c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80071ca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80071ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80071d2:	79f9      	ldrb	r1, [r7, #7]
 80071d4:	f001 011f 	and.w	r1, r1, #31
 80071d8:	f04f 0001 	mov.w	r0, #1
 80071dc:	fa00 f101 	lsl.w	r1, r0, r1
 80071e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80071e4:	f107 070c 	add.w	r7, r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bc80      	pop	{r7}
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop

080071f0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	4603      	mov	r3, r0
 80071f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80071fa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80071fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007202:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007206:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800720a:	79f9      	ldrb	r1, [r7, #7]
 800720c:	f001 011f 	and.w	r1, r1, #31
 8007210:	f04f 0001 	mov.w	r0, #1
 8007214:	fa00 f101 	lsl.w	r1, r0, r1
 8007218:	f102 0220 	add.w	r2, r2, #32
 800721c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8007220:	f107 070c 	add.w	r7, r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	bc80      	pop	{r7}
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop

0800722c <USBVC001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/*The function initializes the USB core layer and register call backs. */
status_t USBVC001_Init(void)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b082      	sub	sp, #8
 8007230:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	607b      	str	r3, [r7, #4]

    /* Initialize the USB core driver */
    USBCORE001_Initialize(&USBVC001_OtgDevPtr);
 8007238:	f640 001c 	movw	r0, #2076	; 0x81c
 800723c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007240:	f010 fcaa 	bl	8017b98 <USBCORE001_Initialize>

    if(NULL != USBVC001_OtgDevPtr)
 8007244:	f640 031c 	movw	r3, #2076	; 0x81c
 8007248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00c      	beq.n	800726c <USBVC001_Init+0x40>
    {
      /* Start the Device mode*/
      USBCore001_DeviceStart(USBVC001_OtgDevPtr, &USBVC001_DeviceCb);
 8007252:	f640 031c 	movw	r3, #2076	; 0x81c
 8007256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4618      	mov	r0, r3
 800725e:	f240 0118 	movw	r1, #24
 8007262:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007266:	f011 f885 	bl	8018374 <USBCore001_DeviceStart>
 800726a:	e002      	b.n	8007272 <USBVC001_Init+0x46>
    }
    else
    {
      Status = (uint32_t)USBVC001_ERROR;
 800726c:	f04f 0301 	mov.w	r3, #1
 8007270:	607b      	str	r3, [r7, #4]
    }

    return Status;
 8007272:	687b      	ldr	r3, [r7, #4]
}
 8007274:	4618      	mov	r0, r3
 8007276:	f107 0708 	add.w	r7, r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop

08007280 <USBVC001_SendByte>:

/* This function sends a byte to the USB host. */
status_t USBVC001_SendByte(const uint8_t DataByte)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	4603      	mov	r3, r0
 8007288:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800728a:	f04f 0300 	mov.w	r3, #0
 800728e:	60fb      	str	r3, [r7, #12]

  /* Send a byte to the host. */
  if(CDC_Device_SendByte(&USBVC001_CDCInterface, DataByte)
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	f240 0030 	movw	r0, #48	; 0x30
 8007296:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800729a:	4619      	mov	r1, r3
 800729c:	f012 fac6 	bl	801982c <CDC_Device_SendByte>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d002      	beq.n	80072ac <USBVC001_SendByte+0x2c>
      != ENDPOINT_RWSTREAM_NoError)
  {
    Status = USBVC001_USBCDC001_ERROR;
 80072a6:	f04f 0306 	mov.w	r3, #6
 80072aa:	60fb      	str	r3, [r7, #12]
  }
  if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 80072ac:	f240 0030 	movw	r0, #48	; 0x30
 80072b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80072b4:	f012 faf2 	bl	801989c <CDC_Device_Flush>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <USBVC001_SendByte+0x44>
  {
    Status = USBVC001_USBCDC001_ERROR;
 80072be:	f04f 0306 	mov.w	r3, #6
 80072c2:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 80072c4:	68fb      	ldr	r3, [r7, #12]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	f107 0710 	add.w	r7, r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <USBVC001_SendData>:

/* This function sends multiple bytes to the USB host. */
status_t USBVC001_SendData(const char* const DataBuffer,
                            const uint16_t Length)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80072dc:	f04f 0300 	mov.w	r3, #0
 80072e0:	60fb      	str	r3, [r7, #12]

  do{

    if(Length == 0)
 80072e2:	887b      	ldrh	r3, [r7, #2]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d103      	bne.n	80072f0 <USBVC001_SendData+0x20>
    {
      Status = USBVC001_ERROR;
 80072e8:	f04f 0301 	mov.w	r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]
      break;
 80072ee:	e01b      	b.n	8007328 <USBVC001_SendData+0x58>
    }

    /* Send data to USB host.*/
    if(CDC_Device_SendData(&USBVC001_CDCInterface, (const char *)DataBuffer,
 80072f0:	887b      	ldrh	r3, [r7, #2]
 80072f2:	f240 0030 	movw	r0, #48	; 0x30
 80072f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80072fa:	6879      	ldr	r1, [r7, #4]
 80072fc:	461a      	mov	r2, r3
 80072fe:	f012 fa6b 	bl	80197d8 <CDC_Device_SendData>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <USBVC001_SendData+0x40>
    				 Length) != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 8007308:	f04f 0306 	mov.w	r3, #6
 800730c:	60fb      	str	r3, [r7, #12]
 800730e:	e00b      	b.n	8007328 <USBVC001_SendData+0x58>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 8007310:	f240 0030 	movw	r0, #48	; 0x30
 8007314:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007318:	f012 fac0 	bl	801989c <CDC_Device_Flush>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d002      	beq.n	8007328 <USBVC001_SendData+0x58>
    {
      Status = USBVC001_USBCDC001_ERROR;
 8007322:	f04f 0306 	mov.w	r3, #6
 8007326:	60fb      	str	r3, [r7, #12]
    }
   
  }while(0);

  return Status;
 8007328:	68fb      	ldr	r3, [r7, #12]
}
 800732a:	4618      	mov	r0, r3
 800732c:	f107 0710 	add.w	r7, r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <USBVC001_SendString>:

/* This function sends string data to the USB host. */
status_t USBVC001_SendString(const char* const DataString)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800733c:	f04f 0300 	mov.w	r3, #0
 8007340:	60fb      	str	r3, [r7, #12]

  do{
    /* Send string to the host */
    if(CDC_Device_SendString(&USBVC001_CDCInterface, DataString)
 8007342:	f240 0030 	movw	r0, #48	; 0x30
 8007346:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	f012 fa18 	bl	8019780 <CDC_Device_SendString>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <USBVC001_SendString+0x2a>
        != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 8007356:	f04f 0306 	mov.w	r3, #6
 800735a:	60fb      	str	r3, [r7, #12]
 800735c:	e00b      	b.n	8007376 <USBVC001_SendString+0x42>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 800735e:	f240 0030 	movw	r0, #48	; 0x30
 8007362:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007366:	f012 fa99 	bl	801989c <CDC_Device_Flush>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d002      	beq.n	8007376 <USBVC001_SendString+0x42>
    {
      Status = USBVC001_USBCDC001_ERROR;
 8007370:	f04f 0306 	mov.w	r3, #6
 8007374:	60fb      	str	r3, [r7, #12]
    }

  }while(0);

  return Status;
 8007376:	68fb      	ldr	r3, [r7, #12]
}
 8007378:	4618      	mov	r0, r3
 800737a:	f107 0710 	add.w	r7, r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop

08007384 <USBVC001_ReceiveByte>:

/* This function receives a byte from the USB host.*/
status_t USBVC001_ReceiveByte(int8_t* DataByte)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800738c:	f04f 0300 	mov.w	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
  int16_t RxByte;

  /* Receive one byte of data */
  RxByte = CDC_Device_ReceiveByte(&USBVC001_CDCInterface);
 8007392:	f240 0030 	movw	r0, #48	; 0x30
 8007396:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800739a:	f012 faf5 	bl	8019988 <CDC_Device_ReceiveByte>
 800739e:	4603      	mov	r3, r0
 80073a0:	817b      	strh	r3, [r7, #10]

  if(RxByte != -1)
 80073a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80073a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073aa:	d004      	beq.n	80073b6 <USBVC001_ReceiveByte+0x32>
  {
    *DataByte = (int8_t)RxByte;
 80073ac:	897b      	ldrh	r3, [r7, #10]
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	701a      	strb	r2, [r3, #0]
 80073b4:	e002      	b.n	80073bc <USBVC001_ReceiveByte+0x38>
  }
  else
  {
    Status = USBVC001_USBCDC001_ERROR;
 80073b6:	f04f 0306 	mov.w	r3, #6
 80073ba:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 80073bc:	68fb      	ldr	r3, [r7, #12]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	f107 0710 	add.w	r7, r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBVC001_ReceiveData>:

/* This function receives number of bytes from the USB host.*/
status_t USBVC001_ReceiveData(int8_t* DataBuffer, int16_t DataByte)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80073d4:	f04f 0300 	mov.w	r3, #0
 80073d8:	60fb      	str	r3, [r7, #12]
  uint16_t BytesProcessed = 0;
 80073da:	f04f 0300 	mov.w	r3, #0
 80073de:	813b      	strh	r3, [r7, #8]
  uint8_t ret = 0;
 80073e0:	f04f 0300 	mov.w	r3, #0
 80073e4:	72fb      	strb	r3, [r7, #11]

  /* Fix for new read/write */
  Endpoint_SelectEndpoint(CDC_RX_EPNUM, ENDPOINT_DIR_OUT);
 80073e6:	f04f 0004 	mov.w	r0, #4
 80073ea:	f04f 0100 	mov.w	r1, #0
 80073ee:	f011 fb79 	bl	8018ae4 <Endpoint_SelectEndpoint>
  while ((ret=Endpoint_Read_Stream_LE(DataBuffer, DataByte, &BytesProcessed))==ENDPOINT_RWSTREAM_IncompleteTransfer);
 80073f2:	bf00      	nop
 80073f4:	887a      	ldrh	r2, [r7, #2]
 80073f6:	f107 0308 	add.w	r3, r7, #8
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	4611      	mov	r1, r2
 80073fe:	461a      	mov	r2, r3
 8007400:	f011 ff5e 	bl	80192c0 <Endpoint_Read_Stream_LE>
 8007404:	4603      	mov	r3, r0
 8007406:	72fb      	strb	r3, [r7, #11]
 8007408:	7afb      	ldrb	r3, [r7, #11]
 800740a:	2b05      	cmp	r3, #5
 800740c:	d0f2      	beq.n	80073f4 <USBVC001_ReceiveData+0x2c>
  if (ret!=ENDPOINT_RWSTREAM_NoError)
 800740e:	7afb      	ldrb	r3, [r7, #11]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d002      	beq.n	800741a <USBVC001_ReceiveData+0x52>
	return -1;
 8007414:	f04f 33ff 	mov.w	r3, #4294967295
 8007418:	e000      	b.n	800741c <USBVC001_ReceiveData+0x54>

  return Status;
 800741a:	68fb      	ldr	r3, [r7, #12]
}
 800741c:	4618      	mov	r0, r3
 800741e:	f107 0710 	add.w	r7, r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop

08007428 <USBVC001_GetLineEncoding>:

/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
 8007428:	b480      	push	{r7}
 800742a:	b085      	sub	sp, #20
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007430:	f04f 0300 	mov.w	r3, #0
 8007434:	60fb      	str	r3, [r7, #12]

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8007436:	f640 43c9 	movw	r3, #3273	; 0xcc9
 800743a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b04      	cmp	r3, #4
 8007444:	d109      	bne.n	800745a <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8007446:	f240 0330 	movw	r3, #48	; 0x30
 800744a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800744e:	691b      	ldr	r3, [r3, #16]
/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
  status_t Status = (uint32_t)DAVEApp_SUCCESS;

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 8007450:	2b00      	cmp	r3, #0
 8007452:	d002      	beq.n	800745a <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d103      	bne.n	8007462 <USBVC001_GetLineEncoding+0x3a>
        (LineEncodingPtr == NULL))
  {
    Status = USBVC001_ERROR;
 800745a:	f04f 0301 	mov.w	r3, #1
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	e00c      	b.n	800747c <USBVC001_GetLineEncoding+0x54>
  }
  else
  {
    memcpy(LineEncodingPtr, &USBVC001_CDCInterface.State.LineEncoding,
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f240 0230 	movw	r2, #48	; 0x30
 8007468:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800746c:	f102 0210 	add.w	r2, r2, #16
 8007470:	6810      	ldr	r0, [r2, #0]
 8007472:	6018      	str	r0, [r3, #0]
 8007474:	8891      	ldrh	r1, [r2, #4]
 8007476:	7992      	ldrb	r2, [r2, #6]
 8007478:	8099      	strh	r1, [r3, #4]
 800747a:	719a      	strb	r2, [r3, #6]
                          sizeof(CDC_LineEncoding_t));
  }

  return Status;
 800747c:	68fb      	ldr	r3, [r7, #12]
}
 800747e:	4618      	mov	r0, r3
 8007480:	f107 0714 	add.w	r7, r7, #20
 8007484:	46bd      	mov	sp, r7
 8007486:	bc80      	pop	{r7}
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop

0800748c <USBVC001_BytesReceived>:

/* This function checks number of bytes received from the USB host. */
uint16_t USBVC001_BytesReceived(void)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
  uint16_t Bytes = 0;
 8007492:	f04f 0300 	mov.w	r3, #0
 8007496:	80fb      	strh	r3, [r7, #6]

  /* Check if bytes are received from host */
  NVIC_DisableIRQ(USB0_0_IRQn);
 8007498:	f04f 006b 	mov.w	r0, #107	; 0x6b
 800749c:	f7ff fea8 	bl	80071f0 <NVIC_DisableIRQ>
  Bytes = CDC_Device_BytesReceived(&USBVC001_CDCInterface);
 80074a0:	f240 0030 	movw	r0, #48	; 0x30
 80074a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80074a8:	f012 fa3a 	bl	8019920 <CDC_Device_BytesReceived>
 80074ac:	4603      	mov	r3, r0
 80074ae:	80fb      	strh	r3, [r7, #6]
  if(Bytes == 0)
 80074b0:	88fb      	ldrh	r3, [r7, #6]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <USBVC001_BytesReceived+0x2e>
  {
    Endpoint_ClearOUT();
 80074b6:	f011 f8b9 	bl	801862c <Endpoint_ClearOUT>
  }
  NVIC_EnableIRQ(USB0_0_IRQn);
 80074ba:	f04f 006b 	mov.w	r0, #107	; 0x6b
 80074be:	f7ff fe7b 	bl	80071b8 <NVIC_EnableIRQ>
  
  return Bytes;
 80074c2:	88fb      	ldrh	r3, [r7, #6]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	f107 0708 	add.w	r7, r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop

080074d0 <EVENT_USB_Device_Connect>:

/* Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 80074d0:	b480      	push	{r7}
 80074d2:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Default;
 80074d4:	f640 43c9 	movw	r3, #3273	; 0xcc9
 80074d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80074dc:	f04f 0202 	mov.w	r2, #2
 80074e0:	701a      	strb	r2, [r3, #0]
}
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bc80      	pop	{r7}
 80074e6:	4770      	bx	lr

080074e8 <EVENT_USB_Device_Disconnect>:

/* Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 80074e8:	b480      	push	{r7}
 80074ea:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Unattached;
 80074ec:	f640 43c9 	movw	r3, #3273	; 0xcc9
 80074f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80074f4:	f04f 0200 	mov.w	r2, #0
 80074f8:	701a      	strb	r2, [r3, #0]
}
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bc80      	pop	{r7}
 80074fe:	4770      	bx	lr

08007500 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
  bool ConfigSuccess = true;
 8007506:	f04f 0301 	mov.w	r3, #1
 800750a:	71fb      	strb	r3, [r7, #7]

  ConfigSuccess &= CDC_Device_ConfigureEndpoints(&USBVC001_CDCInterface);
 800750c:	f240 0030 	movw	r0, #48	; 0x30
 8007510:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007514:	f012 f8b0 	bl	8019678 <CDC_Device_ConfigureEndpoints>
 8007518:	4603      	mov	r3, r0
 800751a:	461a      	mov	r2, r3
 800751c:	79fb      	ldrb	r3, [r7, #7]
 800751e:	4013      	ands	r3, r2
 8007520:	71fb      	strb	r3, [r7, #7]
  USB_DeviceState = DEVICE_STATE_Configured;
 8007522:	f640 43c9 	movw	r3, #3273	; 0xcc9
 8007526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800752a:	f04f 0204 	mov.w	r2, #4
 800752e:	701a      	strb	r2, [r3, #0]
}
 8007530:	f107 0708 	add.w	r7, r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest(void *CurrentRequest)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  memcpy(&USB_ControlRequest, (USB_Request_Header_t *)CurrentRequest,
 8007540:	f640 40cc 	movw	r0, #3276	; 0xccc
 8007544:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007548:	6879      	ldr	r1, [r7, #4]
 800754a:	f04f 0208 	mov.w	r2, #8
 800754e:	f01e fd35 	bl	8025fbc <memcpy>
                      sizeof(USB_ControlRequest));
  CDC_Device_ProcessControlRequest(&USBVC001_CDCInterface);
 8007552:	f240 0030 	movw	r0, #48	; 0x30
 8007556:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800755a:	f011 ffdf 	bl	801951c <CDC_Device_ProcessControlRequest>
}
 800755e:	f107 0708 	add.w	r7, r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop

08007568 <EVENT_USB_Device_SetAddress>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_SetAddress(void)
{
 8007568:	b480      	push	{r7}
 800756a:	af00      	add	r7, sp, #0
  USB_DeviceState = DEVICE_STATE_Addressed;
 800756c:	f640 43c9 	movw	r3, #3273	; 0xcc9
 8007570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007574:	f04f 0203 	mov.w	r2, #3
 8007578:	701a      	strb	r2, [r3, #0]
}
 800757a:	46bd      	mov	sp, r7
 800757c:	bc80      	pop	{r7}
 800757e:	4770      	bx	lr

08007580 <USBLD001_Timer_CallBack>:
#else

static volatile bool TimerExpire;

void USBLD001_Timer_CallBack(void* Temp)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  TimerExpire = 0;
 8007588:	f640 0320 	movw	r3, #2080	; 0x820
 800758c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007590:	f04f 0200 	mov.w	r2, #0
 8007594:	701a      	strb	r2, [r3, #0]
}
 8007596:	f107 070c 	add.w	r7, r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	bc80      	pop	{r7}
 800759e:	4770      	bx	lr

080075a0 <USBLD001_lDelay>:

/**
 * This function is used to some delay in RTOS or NON-RTOS environment.
 */
void USBLD001_lDelay(uint32_t DelayTime)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  handle_t TimerId;
  status_t Status;
  TimerExpire = 1;
 80075a8:	f640 0320 	movw	r3, #2080	; 0x820
 80075ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075b0:	f04f 0201 	mov.w	r2, #1
 80075b4:	701a      	strb	r2, [r3, #0]
  TimerId = SYSTM001_CreateTimer(DelayTime,SYSTM001_ONE_SHOT,USBLD001_Timer_CallBack,NULL);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f04f 0100 	mov.w	r1, #0
 80075bc:	f247 5281 	movw	r2, #30081	; 0x7581
 80075c0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80075c4:	f04f 0300 	mov.w	r3, #0
 80075c8:	f013 fb6c 	bl	801aca4 <SYSTM001_CreateTimer>
 80075cc:	60f8      	str	r0, [r7, #12]
  if(TimerId != 0)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d019      	beq.n	8007608 <USBLD001_lDelay+0x68>
  {
    /* Timer is created successfully */
    Status = SYSTM001_StartTimer(TimerId);
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f013 fc35 	bl	801ae44 <SYSTM001_StartTimer>
 80075da:	60b8      	str	r0, [r7, #8]
    if(Status == DAVEApp_SUCCESS)
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d112      	bne.n	8007608 <USBLD001_lDelay+0x68>
    {
      /* Wait in infinite loop till the timer expires */
      while(TimerExpire)
 80075e2:	bf00      	nop
 80075e4:	f640 0320 	movw	r3, #2080	; 0x820
 80075e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1f7      	bne.n	80075e4 <USBLD001_lDelay+0x44>
      {
      }
      /* stop the timer */
      Status = SYSTM001_StopTimer(TimerId);
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f013 fc7f 	bl	801aef8 <SYSTM001_StopTimer>
 80075fa:	60b8      	str	r0, [r7, #8]
      /* Delete the Timer*/
      if(Status == DAVEApp_SUCCESS)
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d102      	bne.n	8007608 <USBLD001_lDelay+0x68>
      {
        SYSTM001_DeleteTimer(TimerId);
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f013 fcc0 	bl	801af88 <SYSTM001_DeleteTimer>
      }
         
    }
  }
}
 8007608:	f107 0710 	add.w	r7, r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	4603      	mov	r3, r0
 8007618:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800761a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800761e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007622:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007626:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800762a:	79f9      	ldrb	r1, [r7, #7]
 800762c:	f001 011f 	and.w	r1, r1, #31
 8007630:	f04f 0001 	mov.w	r0, #1
 8007634:	fa00 f101 	lsl.w	r1, r0, r1
 8007638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800763c:	f107 070c 	add.w	r7, r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	bc80      	pop	{r7}
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop

08007648 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	4603      	mov	r3, r0
 8007650:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8007652:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8007656:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800765a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800765e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8007662:	79f9      	ldrb	r1, [r7, #7]
 8007664:	f001 011f 	and.w	r1, r1, #31
 8007668:	f04f 0001 	mov.w	r0, #1
 800766c:	fa00 f101 	lsl.w	r1, r0, r1
 8007670:	f102 0220 	add.w	r2, r2, #32
 8007674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8007678:	f107 070c 	add.w	r7, r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	bc80      	pop	{r7}
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop

08007684 <DWC_MEMSET>:


/* MISC */

void *DWC_MEMSET(void *dest, uint8_t byte, uint32_t size)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	460b      	mov	r3, r1
 800768e:	607a      	str	r2, [r7, #4]
 8007690:	72fb      	strb	r3, [r7, #11]
	return memset(dest, byte, size);
 8007692:	7afb      	ldrb	r3, [r7, #11]
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	4619      	mov	r1, r3
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	f01e fdfd 	bl	8026298 <memset>
 800769e:	4603      	mov	r3, r0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	f107 0710 	add.w	r7, r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop

080076ac <DWC_MEMCPY>:

void *DWC_MEMCPY(void *dest, void const *src, uint32_t size)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
	return memcpy(dest, src, size);
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	68b9      	ldr	r1, [r7, #8]
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	f01e fc7d 	bl	8025fbc <memcpy>
 80076c2:	4603      	mov	r3, r0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	f107 0710 	add.w	r7, r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop

080076d0 <DWC_MEMMOVE>:

void *DWC_MEMMOVE(void *dest, void *src, uint32_t size)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
	return memmove(dest, src, size);
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	68b9      	ldr	r1, [r7, #8]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	f01e fd0d 	bl	8026100 <memmove>
 80076e6:	4603      	mov	r3, r0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	f107 0710 	add.w	r7, r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop

080076f4 <DWC_MEMCMP>:

int DWC_MEMCMP(void *m1, void *m2, uint32_t size)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
	return memcmp(m1, m2, size);
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	68b9      	ldr	r1, [r7, #8]
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	f01e fbfd 	bl	8025f04 <memcmp>
 800770a:	4603      	mov	r3, r0
}
 800770c:	4618      	mov	r0, r3
 800770e:	f107 0710 	add.w	r7, r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop

08007718 <DWC_STRNCMP>:

int DWC_STRNCMP(void *s1, void *s2, uint32_t size)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
	return strncmp(s1, s2, size);
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	68b9      	ldr	r1, [r7, #8]
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	f01f f811 	bl	8026750 <strncmp>
 800772e:	4603      	mov	r3, r0
}
 8007730:	4618      	mov	r0, r3
 8007732:	f107 0710 	add.w	r7, r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop

0800773c <DWC_STRCMP>:

int DWC_STRCMP(void *s1, void *s2)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
	return strcmp(s1, s2);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	6839      	ldr	r1, [r7, #0]
 800774a:	f01e fe85 	bl	8026458 <strcmp>
 800774e:	4603      	mov	r3, r0
}
 8007750:	4618      	mov	r0, r3
 8007752:	f107 0708 	add.w	r7, r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop

0800775c <DWC_STRLEN>:

int DWC_STRLEN(char const *str)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
	return strlen(str);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f01e ffc3 	bl	80266f0 <strlen>
 800776a:	4603      	mov	r3, r0
}
 800776c:	4618      	mov	r0, r3
 800776e:	f107 0708 	add.w	r7, r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop

08007778 <DWC_STRCPY>:

char *DWC_STRCPY(char *to, char const *from)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
	return strcpy(to, from);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	6839      	ldr	r1, [r7, #0]
 8007786:	f01e ff55 	bl	8026634 <strcpy>
 800778a:	4603      	mov	r3, r0
}
 800778c:	4618      	mov	r0, r3
 800778e:	f107 0708 	add.w	r7, r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop

08007798 <DWC_STRDUP>:

char *DWC_STRDUP(char const *str)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
	int len = DWC_STRLEN(str) + 1;
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff ffdb 	bl	800775c <DWC_STRLEN>
 80077a6:	4603      	mov	r3, r0
 80077a8:	f103 0301 	add.w	r3, r3, #1
 80077ac:	60fb      	str	r3, [r7, #12]
	char *new = DWC_ALLOC_ATOMIC(len);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f04f 0000 	mov.w	r0, #0
 80077b4:	4619      	mov	r1, r3
 80077b6:	f000 f861 	bl	800787c <__DWC_ALLOC_ATOMIC>
 80077ba:	60b8      	str	r0, [r7, #8]

	if (!new) {
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d102      	bne.n	80077c8 <DWC_STRDUP+0x30>
		return NULL;
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	e006      	b.n	80077d6 <DWC_STRDUP+0x3e>
	}

	DWC_MEMCPY(new, str, len);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	68b8      	ldr	r0, [r7, #8]
 80077cc:	6879      	ldr	r1, [r7, #4]
 80077ce:	461a      	mov	r2, r3
 80077d0:	f7ff ff6c 	bl	80076ac <DWC_MEMCPY>
	return new;
 80077d4:	68bb      	ldr	r3, [r7, #8]
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	f107 0710 	add.w	r7, r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <__DWC_DMA_ALLOC>:


/* dwc_mem.h */

void *__DWC_DMA_ALLOC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
	memset(buf, 0, (size_t)size);
	return buf;
#endif
#ifdef USE_IFX_DEV 
	void *buf;
	buf = __DWC_ALLOC(NULL,size);
 80077ec:	f04f 0000 	mov.w	r0, #0
 80077f0:	68b9      	ldr	r1, [r7, #8]
 80077f2:	f000 f827 	bl	8007844 <__DWC_ALLOC>
 80077f6:	6178      	str	r0, [r7, #20]
	if(NULL != dma_addr)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d002      	beq.n	8007804 <__DWC_DMA_ALLOC+0x24>
	{
		*dma_addr = (uint32_t)buf;
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	601a      	str	r2, [r3, #0]
	}
	return buf;
 8007804:	697b      	ldr	r3, [r7, #20]
#endif
}
 8007806:	4618      	mov	r0, r3
 8007808:	f107 0718 	add.w	r7, r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <__DWC_DMA_ALLOC_ATOMIC>:

void *__DWC_DMA_ALLOC_ATOMIC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 8007810:	b480      	push	{r7}
 8007812:	b085      	sub	sp, #20
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	607a      	str	r2, [r7, #4]
	return buf;
#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return NULL;
 800781c:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007820:	4618      	mov	r0, r3
 8007822:	f107 0714 	add.w	r7, r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	bc80      	pop	{r7}
 800782a:	4770      	bx	lr

0800782c <__DWC_DMA_FREE>:

void __DWC_DMA_FREE(void *dma_ctx, uint32_t size, void *virt_addr, dwc_dma_t dma_addr)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
 8007838:	603b      	str	r3, [r7, #0]
#ifndef USE_IFX_DEV 
	dma_free_coherent(dma_ctx, size, virt_addr, dma_addr);
#endif
}
 800783a:	f107 0714 	add.w	r7, r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	bc80      	pop	{r7}
 8007842:	4770      	bx	lr

08007844 <__DWC_ALLOC>:

void *__DWC_ALLOC(void *mem_ctx, uint32_t size)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	void * buf = malloc(size);
 800784e:	6838      	ldr	r0, [r7, #0]
 8007850:	f01e fb48 	bl	8025ee4 <malloc>
 8007854:	4603      	mov	r3, r0
 8007856:	60fb      	str	r3, [r7, #12]
  if(buf != NULL)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d007      	beq.n	800786e <__DWC_ALLOC+0x2a>
  {
    memset(buf, 0, size);
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f04f 0100 	mov.w	r1, #0
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	f01e fd17 	bl	8026298 <memset>
    return buf;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	e001      	b.n	8007872 <__DWC_ALLOC+0x2e>
  }
  else
  {
    return NULL;
 800786e:	f04f 0300 	mov.w	r3, #0
  }
#else
	return kzalloc(size, GFP_KERNEL);
#endif
}
 8007872:	4618      	mov	r0, r3
 8007874:	f107 0710 	add.w	r7, r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <__DWC_ALLOC_ATOMIC>:

void *__DWC_ALLOC_ATOMIC(void *mem_ctx, uint32_t size)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	return malloc(size);
 8007886:	6838      	ldr	r0, [r7, #0]
 8007888:	f01e fb2c 	bl	8025ee4 <malloc>
 800788c:	4603      	mov	r3, r0
#else
	return kzalloc(size, GFP_ATOMIC);
#endif
	
}
 800788e:	4618      	mov	r0, r3
 8007890:	f107 0708 	add.w	r7, r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <__DWC_FREE>:

void __DWC_FREE(void *mem_ctx, void *addr)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	free(addr);
 80078a2:	6838      	ldr	r0, [r7, #0]
 80078a4:	f01e fb26 	bl	8025ef4 <free>
#else
	kfree(addr);
#endif
}
 80078a8:	f107 0708 	add.w	r7, r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <DWC_CPU_TO_LE32>:


/* Byte Ordering Conversions */

uint32_t DWC_CPU_TO_LE32(uint32_t *p)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f103 0303 	add.w	r3, r3, #3
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	461a      	mov	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f103 0302 	add.w	r3, r3, #2
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80078d2:	431a      	orrs	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f103 0301 	add.w	r3, r3, #1
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80078e0:	431a      	orrs	r2, r3
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80078ea:	4313      	orrs	r3, r2
#endif
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	f107 0714 	add.w	r7, r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bc80      	pop	{r7}
 80078f6:	4770      	bx	lr

080078f8 <DWC_CPU_TO_BE32>:

uint32_t DWC_CPU_TO_BE32(uint32_t *p)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f103 0303 	add.w	r3, r3, #3
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	461a      	mov	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f103 0302 	add.w	r3, r3, #2
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800791a:	431a      	orrs	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f103 0301 	add.w	r3, r3, #1
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007928:	431a      	orrs	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8007932:	4313      	orrs	r3, r2
#endif
}
 8007934:	4618      	mov	r0, r3
 8007936:	f107 0714 	add.w	r7, r7, #20
 800793a:	46bd      	mov	sp, r7
 800793c:	bc80      	pop	{r7}
 800793e:	4770      	bx	lr

08007940 <DWC_LE32_TO_CPU>:

uint32_t DWC_LE32_TO_CPU(uint32_t *p)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f103 0303 	add.w	r3, r3, #3
 8007952:	781b      	ldrb	r3, [r3, #0]
 8007954:	461a      	mov	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f103 0302 	add.w	r3, r3, #2
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007962:	431a      	orrs	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f103 0301 	add.w	r3, r3, #1
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007970:	431a      	orrs	r2, r3
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800797a:	4313      	orrs	r3, r2
#endif
}
 800797c:	4618      	mov	r0, r3
 800797e:	f107 0714 	add.w	r7, r7, #20
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <DWC_BE32_TO_CPU>:

uint32_t DWC_BE32_TO_CPU(uint32_t *p)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f103 0303 	add.w	r3, r3, #3
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f103 0302 	add.w	r3, r3, #2
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80079aa:	431a      	orrs	r2, r3
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f103 0301 	add.w	r3, r3, #1
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80079b8:	431a      	orrs	r2, r3
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80079c2:	4313      	orrs	r3, r2
#endif
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	f107 0714 	add.w	r7, r7, #20
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr

080079d0 <DWC_CPU_TO_LE16>:

uint16_t DWC_CPU_TO_LE16(uint16_t *p)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f103 0301 	add.w	r3, r3, #1
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	461a      	mov	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	4313      	orrs	r3, r2
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	b29b      	uxth	r3, r3
#endif
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	f107 0714 	add.w	r7, r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bc80      	pop	{r7}
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop

08007a04 <DWC_CPU_TO_BE16>:

uint16_t DWC_CPU_TO_BE16(uint16_t *p)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f103 0301 	add.w	r3, r3, #1
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	4313      	orrs	r3, r2
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	b29b      	uxth	r3, r3
#endif
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f107 0714 	add.w	r7, r7, #20
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bc80      	pop	{r7}
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop

08007a38 <DWC_LE16_TO_CPU>:

uint16_t DWC_LE16_TO_CPU(uint16_t *p)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f103 0301 	add.w	r3, r3, #1
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	b29b      	uxth	r3, r3
#endif
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f107 0714 	add.w	r7, r7, #20
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop

08007a6c <DWC_BE16_TO_CPU>:

uint16_t DWC_BE16_TO_CPU(uint16_t *p)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f103 0301 	add.w	r3, r3, #1
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	461a      	mov	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	b29b      	uxth	r3, r3
#endif
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	f107 0714 	add.w	r7, r7, #20
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bc80      	pop	{r7}
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop

08007aa0 <DWC_READ_REG32>:


/* Registers */

uint32_t DWC_READ_REG32(uint32_t volatile *reg)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	return ((*(uint32_t *)reg));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
#else
	return readl(reg);
#endif
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	f107 070c 	add.w	r7, r7, #12
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bc80      	pop	{r7}
 8007ab6:	4770      	bx	lr

08007ab8 <DWC_WRITE_REG32>:

void DWC_WRITE_REG32(uint32_t volatile *reg, uint32_t value)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	*(uint32_t *)reg = value;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	601a      	str	r2, [r3, #0]
#else
	writel(value, reg);
#endif
}
 8007ac8:	f107 070c 	add.w	r7, r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop

08007ad4 <DWC_MODIFY_REG32>:

void DWC_MODIFY_REG32(uint32_t volatile *reg, uint32_t clear_mask, uint32_t set_mask)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]
#ifdef USE_IFX_DEV 
	DWC_WRITE_REG32(reg, (DWC_READ_REG32(reg) & ~clear_mask) | set_mask);
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f7ff ffdd 	bl	8007aa0 <DWC_READ_REG32>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	ea6f 0303 	mvn.w	r3, r3
 8007aee:	401a      	ands	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	4619      	mov	r1, r3
 8007af8:	f7ff ffde 	bl	8007ab8 <DWC_WRITE_REG32>
#else
	writel((readl(reg) & ~clear_mask) | set_mask, reg);
#endif
}
 8007afc:	f107 0710 	add.w	r7, r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <DWC_SPINLOCK_ALLOC>:


/* Locking */

dwc_spinlock_t *DWC_SPINLOCK_ALLOC(void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0

#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return ((dwc_spinlock_t *)1);
 8007b08:	f04f 0301 	mov.w	r3, #1
#endif
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <DWC_SPINLOCK_FREE>:

void DWC_SPINLOCK_FREE(dwc_spinlock_t *lock)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	DWC_FREE(lock);
#endif
#endif
}
 8007b1c:	f107 070c 	add.w	r7, r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bc80      	pop	{r7}
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop

08007b28 <DWC_SPINLOCK>:

void DWC_SPINLOCK(dwc_spinlock_t *lock)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_lock((spinlock_t *)lock);
#endif
#endif
}
 8007b30:	f107 070c 	add.w	r7, r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bc80      	pop	{r7}
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop

08007b3c <DWC_SPINUNLOCK>:

void DWC_SPINUNLOCK(dwc_spinlock_t *lock)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_unlock((spinlock_t *)lock);
#endif
#endif						 
}
 8007b44:	f107 070c 	add.w	r7, r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bc80      	pop	{r7}
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop

08007b50 <DWC_SPINLOCK_IRQSAVE>:

void DWC_SPINLOCK_IRQSAVE(dwc_spinlock_t *lock, dwc_irqflags_t *flags)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_DisableIRQ(USB0_0_IRQn);
 8007b5a:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007b5e:	f7ff fd73 	bl	8007648 <NVIC_DisableIRQ>
#else
	local_irq_save(f);
#endif
	*flags = f;
#endif
}
 8007b62:	f107 0708 	add.w	r7, r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop

08007b6c <DWC_SPINUNLOCK_IRQRESTORE>:

void DWC_SPINUNLOCK_IRQRESTORE(dwc_spinlock_t *lock, dwc_irqflags_t flags)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_EnableIRQ(USB0_0_IRQn);
 8007b76:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007b7a:	f7ff fd49 	bl	8007610 <NVIC_EnableIRQ>
#else
	local_irq_restore(flags);
#endif

#endif
}
 8007b7e:	f107 0708 	add.w	r7, r7, #8
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop

08007b88 <DWC_MUTEX_ALLOC>:

dwc_mutex_t *DWC_MUTEX_ALLOC(void)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	af00      	add	r7, sp, #0

	m = (struct mutex *)mutex;
	mutex_init(m);
	return mutex;
#endif
	return NULL;
 8007b8c:	f04f 0300 	mov.w	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc80      	pop	{r7}
 8007b96:	4770      	bx	lr

08007b98 <DWC_MUTEX_FREE>:

#if (defined(DWC_LINUX) && defined(CONFIG_DEBUG_MUTEXES))
#else
void DWC_MUTEX_FREE(dwc_mutex_t *mutex)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	mutex_destroy((struct mutex *)mutex);
	DWC_FREE(mutex);
#endif
}
 8007ba0:	f107 070c 	add.w	r7, r7, #12
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bc80      	pop	{r7}
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop

08007bac <DWC_MUTEX_LOCK>:
#endif

void DWC_MUTEX_LOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_lock(m);
#endif
}
 8007bb8:	f107 070c 	add.w	r7, r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bc80      	pop	{r7}
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop

08007bc4 <DWC_MUTEX_TRYLOCK>:

int DWC_MUTEX_TRYLOCK(dwc_mutex_t *mutex)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
	struct mutex *m = (struct mutex *)mutex;
	return mutex_trylock(m);
#else
	/* To remove compile time warning */
	return 0;
 8007bcc:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f107 070c 	add.w	r7, r7, #12
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bc80      	pop	{r7}
 8007bda:	4770      	bx	lr

08007bdc <DWC_MUTEX_UNLOCK>:

void DWC_MUTEX_UNLOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	460b      	mov	r3, r1
 8007be6:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_unlock(m);
#endif
}
 8007be8:	f107 070c 	add.w	r7, r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bc80      	pop	{r7}
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop

08007bf4 <DWC_UDELAY>:


/* Timing */

void DWC_UDELAY(uint32_t usecs)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
	volatile uint32_t u_secs = usecs;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	60fb      	str	r3, [r7, #12]

#ifdef USE_IFX_DEV 
	/* Minimum delay is 1ms.*/
	if(u_secs <= 1000)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c06:	d804      	bhi.n	8007c12 <DWC_UDELAY+0x1e>
	{
		USBLD001_lDelay(10);
 8007c08:	f04f 000a 	mov.w	r0, #10
 8007c0c:	f7ff fcc8 	bl	80075a0 <USBLD001_lDelay>
 8007c10:	e00d      	b.n	8007c2e <DWC_UDELAY+0x3a>
	}
	else
	{
		u_secs = usecs / 1000;
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8007c18:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8007c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8007c20:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8007c24:	60fb      	str	r3, [r7, #12]
		USBLD001_lDelay(u_secs);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7ff fcb9 	bl	80075a0 <USBLD001_lDelay>
	}
#else
	udelay(usecs);
#endif
}
 8007c2e:	f107 0710 	add.w	r7, r7, #16
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop

08007c38 <DWC_MDELAY>:

void DWC_MDELAY(uint32_t msecs)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
  USBLD001_lDelay(msecs);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f7ff fcad 	bl	80075a0 <USBLD001_lDelay>
#else
	mdelay(msecs);
#endif
}
 8007c46:	f107 0708 	add.w	r7, r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop

08007c50 <DWC_MSLEEP>:

void DWC_MSLEEP(uint32_t msecs)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	volatile uint32_t m_secs = msecs;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	60fb      	str	r3, [r7, #12]
	USBLD001_lDelay(m_secs);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7ff fc9e 	bl	80075a0 <USBLD001_lDelay>
#else
	msleep(msecs);
#endif
}
 8007c64:	f107 0710 	add.w	r7, r7, #16
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <DWC_TIME>:

uint32_t DWC_TIME(void)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 
	return jiffies_to_msecs(jiffies);
#else
	/* To remove compile time warning. */
	return(0);
 8007c70:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bc80      	pop	{r7}
 8007c7a:	4770      	bx	lr

08007c7c <DWC_TIMER_ALLOC>:

}
#endif

dwc_timer_t *DWC_TIMER_ALLOC(char *name, dwc_timer_callback_t cb, void *data)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
	dwc_timer_t *t = DWC_ALLOC(sizeof(*t));
 8007c88:	f04f 0000 	mov.w	r0, #0
 8007c8c:	f04f 011c 	mov.w	r1, #28
 8007c90:	f7ff fdd8 	bl	8007844 <__DWC_ALLOC>
 8007c94:	6178      	str	r0, [r7, #20]

	if (!t) {
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d102      	bne.n	8007ca2 <DWC_TIMER_ALLOC+0x26>
		#ifndef USE_IFX_DEV 
		DWC_ERROR("Cannot allocate memory for timer");
		#endif
		return NULL;
 8007c9c:	f04f 0300 	mov.w	r3, #0
 8007ca0:	e006      	b.n	8007cb0 <DWC_TIMER_ALLOC+0x34>
	t->t->base = &boot_tvec_bases;
	t->t->expires = jiffies;
	setup_timer(t->t, timer_callback, (unsigned long)t);
#endif

	t->cb = cb;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	609a      	str	r2, [r3, #8]
	t->data = data;
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	60da      	str	r2, [r3, #12]

	return t;
 8007cae:	697b      	ldr	r3, [r7, #20]
	DWC_FREE(t->t);
 no_timer:
	DWC_FREE(t);
	return NULL;
#endif
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f107 0718 	add.w	r7, r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop

08007cbc <DWC_TIMER_FREE>:

void DWC_TIMER_FREE(dwc_timer_t *timer)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b082      	sub	sp, #8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
	DWC_SPINLOCK_FREE(timer->lock);
	DWC_FREE(timer->t);
	DWC_FREE(timer->name);
#else
	DWC_TIMER_CANCEL(timer);
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 f813 	bl	8007cf0 <DWC_TIMER_CANCEL>
	DWC_FREE(timer);
 8007cca:	f04f 0000 	mov.w	r0, #0
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	f7ff fde2 	bl	8007898 <__DWC_FREE>
#endif
}
 8007cd4:	f107 0708 	add.w	r7, r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <DWC_TIMER_SCHEDULE>:

void DWC_TIMER_SCHEDULE(dwc_timer_t *timer, uint32_t time)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
	}

	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
#endif	
		
}
 8007ce6:	f107 070c 	add.w	r7, r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bc80      	pop	{r7}
 8007cee:	4770      	bx	lr

08007cf0 <DWC_TIMER_CANCEL>:

void DWC_TIMER_CANCEL(dwc_timer_t *timer)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	del_timer(timer->t);
#endif
}
 8007cf8:	f107 070c 	add.w	r7, r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bc80      	pop	{r7}
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop

08007d04 <DWC_WAITQ_ALLOC>:
#endif
	int abort;
};

dwc_waitq_t *DWC_WAITQ_ALLOC(void)
{
 8007d04:	b480      	push	{r7}
 8007d06:	af00      	add	r7, sp, #0
	init_waitqueue_head(&wq->queue);
	wq->abort = 0;
	return wq;
#else
	/* Just to remove compile time warning */ 
	return(0);
 8007d08:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bc80      	pop	{r7}
 8007d12:	4770      	bx	lr

08007d14 <DWC_WAITQ_FREE>:

void DWC_WAITQ_FREE(dwc_waitq_t *wq)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 	
	DWC_FREE(wq);
#endif
}
 8007d1c:	f107 070c 	add.w	r7, r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bc80      	pop	{r7}
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop

08007d28 <DWC_WAITQ_WAIT>:

int32_t DWC_WAITQ_WAIT(dwc_waitq_t *wq, dwc_waitq_condition_t cond, void *data)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
	}

	return -DWC_E_UNKNOWN;
#else
	/* To remove compile time warning */
	return(0);
 8007d34:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f107 0714 	add.w	r7, r7, #20
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bc80      	pop	{r7}
 8007d42:	4770      	bx	lr

08007d44 <DWC_WAITQ_WAIT_TIMEOUT>:

int32_t DWC_WAITQ_WAIT_TIMEOUT(dwc_waitq_t *wq, dwc_waitq_condition_t cond,
			       void *data, int32_t msecs)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	607a      	str	r2, [r7, #4]
 8007d50:	603b      	str	r3, [r7, #0]
	}

	return -DWC_E_UNKNOWN;
#else
	/* Just to remove compile time warning */
	return(0);
 8007d52:	f04f 0300 	mov.w	r3, #0
#endif

}
 8007d56:	4618      	mov	r0, r3
 8007d58:	f107 0714 	add.w	r7, r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bc80      	pop	{r7}
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop

08007d64 <DWC_WAITQ_TRIGGER>:

void DWC_WAITQ_TRIGGER(dwc_waitq_t *wq)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 0;
	wake_up_interruptible(&wq->queue);
#endif
}
 8007d6c:	f107 070c 	add.w	r7, r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bc80      	pop	{r7}
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop

08007d78 <DWC_WAITQ_ABORT>:

void DWC_WAITQ_ABORT(dwc_waitq_t *wq)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 1;
	wake_up_interruptible(&wq->queue);
#endif
}
 8007d80:	f107 070c 	add.w	r7, r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bc80      	pop	{r7}
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop

08007d8c <DWC_THREAD_RUN>:


/* Threading */

dwc_thread_t *DWC_THREAD_RUN(dwc_thread_function_t func, char *name, void *data)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
	}

	return (dwc_thread_t *)thread;
#else
	/* Just to remove compile time warning */
	return(0) ;
 8007d98:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f107 0714 	add.w	r7, r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bc80      	pop	{r7}
 8007da6:	4770      	bx	lr

08007da8 <DWC_THREAD_STOP>:

int DWC_THREAD_STOP(dwc_thread_t *thread)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	return kthread_stop((struct task_struct *)thread);
#else
	/* Just to remove compile time warning */
	return(0);
 8007db0:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	f107 070c 	add.w	r7, r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bc80      	pop	{r7}
 8007dbe:	4770      	bx	lr

08007dc0 <DWC_THREAD_SHOULD_STOP>:

dwc_bool_t DWC_THREAD_SHOULD_STOP(void)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 		
	return kthread_should_stop();
#else
	/* Just to remove compile time warning */
	return(0);
 8007dc4:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bc80      	pop	{r7}
 8007dce:	4770      	bx	lr

08007dd0 <DWC_TASK_ALLOC>:
	t->cb(t->data);
}
#endif

dwc_tasklet_t *DWC_TASK_ALLOC(char *name, dwc_tasklet_callback_t cb, void *data)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
	dwc_tasklet_t *t = DWC_ALLOC(sizeof(*t));
 8007ddc:	f04f 0000 	mov.w	r0, #0
 8007de0:	f04f 010c 	mov.w	r1, #12
 8007de4:	f7ff fd2e 	bl	8007844 <__DWC_ALLOC>
 8007de8:	6178      	str	r0, [r7, #20]

	if (t) {
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d005      	beq.n	8007dfc <DWC_TASK_ALLOC+0x2c>
		t->cb = cb;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	601a      	str	r2, [r3, #0]
		t->data = data;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	605a      	str	r2, [r3, #4]
		#ifndef USE_IFX_DEV 		
		DWC_ERROR("Cannot allocate memory for tasklet\n");
		#endif
	}

	return t;
 8007dfc:	697b      	ldr	r3, [r7, #20]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f107 0718 	add.w	r7, r7, #24
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <DWC_TASK_FREE>:

void DWC_TASK_FREE(dwc_tasklet_t *task)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 		
	DWC_TIMER_CANCEL((dwc_timer_t *)task);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f7ff ff6d 	bl	8007cf0 <DWC_TIMER_CANCEL>
#endif

	DWC_FREE(task);
 8007e16:	f04f 0000 	mov.w	r0, #0
 8007e1a:	6879      	ldr	r1, [r7, #4]
 8007e1c:	f7ff fd3c 	bl	8007898 <__DWC_FREE>
}
 8007e20:	f107 0708 	add.w	r7, r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <DWC_TASK_SCHEDULE>:

void DWC_TASK_SCHEDULE(dwc_tasklet_t *task)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	tasklet_schedule(&task->t);
#endif
}
 8007e30:	f107 070c 	add.w	r7, r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc80      	pop	{r7}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop

08007e3c <DWC_WORKQ_WAIT_WORK_DONE>:
	return workq->pending == 0;
}
#endif

int DWC_WORKQ_WAIT_WORK_DONE(dwc_workq_t *workq, int timeout)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
#ifndef USE_IFX_DEV
	return DWC_WAITQ_WAIT_TIMEOUT(workq->waitq, work_done, workq, timeout);
#else
	/* Just to remove compile time warning */
	return 0;	
 8007e46:	f04f 0300 	mov.w	r3, #0
#endif		
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f107 070c 	add.w	r7, r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bc80      	pop	{r7}
 8007e54:	4770      	bx	lr
 8007e56:	bf00      	nop

08007e58 <DWC_WORKQ_ALLOC>:


dwc_workq_t *DWC_WORKQ_ALLOC(char *name)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
	dwc_workq_t *wq = DWC_ALLOC(sizeof(*wq));
 8007e60:	f04f 0000 	mov.w	r0, #0
 8007e64:	f04f 0114 	mov.w	r1, #20
 8007e68:	f7ff fcec 	bl	8007844 <__DWC_ALLOC>
 8007e6c:	60f8      	str	r0, [r7, #12]

	if (!wq) {
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d102      	bne.n	8007e7a <DWC_WORKQ_ALLOC+0x22>
		return NULL;
 8007e74:	f04f 0300 	mov.w	r3, #0
 8007e78:	e000      	b.n	8007e7c <DWC_WORKQ_ALLOC+0x24>
#ifdef DEBUG
	DWC_CIRCLEQ_INIT(&wq->entries);
#endif
#endif

	return wq;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 no_wq:
	DWC_FREE(wq);

	return NULL;
#endif
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f107 0710 	add.w	r7, r7, #16
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop

08007e88 <DWC_WORKQ_FREE>:

void DWC_WORKQ_FREE(dwc_workq_t *wq)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
	destroy_workqueue(wq->wq);
	DWC_SPINLOCK_FREE(wq->lock);
	DWC_WAITQ_FREE(wq->waitq);
#endif

   	DWC_TIMER_CANCEL((dwc_timer_t *)wq);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f7ff ff2d 	bl	8007cf0 <DWC_TIMER_CANCEL>
	DWC_FREE(wq);
 8007e96:	f04f 0000 	mov.w	r0, #0
 8007e9a:	6879      	ldr	r1, [r7, #4]
 8007e9c:	f7ff fcfc 	bl	8007898 <__DWC_FREE>
}
 8007ea0:	f107 0708 	add.w	r7, r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <DWC_WORKQ_SCHEDULE>:


void DWC_WORKQ_SCHEDULE(dwc_workq_t *wq, dwc_work_callback_t cb, void *data,
			char *format, ...)
{
 8007ea8:	b408      	push	{r3}
 8007eaa:	b480      	push	{r7}
 8007eac:	b084      	sub	sp, #16
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	607a      	str	r2, [r7, #4]
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_work(wq->wq, &container->work.work);

#endif
}
 8007eb6:	f107 0710 	add.w	r7, r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	b001      	add	sp, #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop

08007ec4 <DWC_WORKQ_SCHEDULE_DELAYED>:

void DWC_WORKQ_SCHEDULE_DELAYED(dwc_workq_t *wq, dwc_work_callback_t cb,
				void *data, uint32_t time, char *format, ...)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
 8007ed0:	603b      	str	r3, [r7, #0]
#ifdef DEBUG
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_delayed_work(wq->wq, &container->work, msecs_to_jiffies(time));
#endif
}
 8007ed2:	f107 0714 	add.w	r7, r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bc80      	pop	{r7}
 8007eda:	4770      	bx	lr

08007edc <DWC_WORKQ_PENDING>:

int DWC_WORKQ_PENDING(dwc_workq_t *wq)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	return wq->pending;
#else
	/* Just to remove complie time warning */
	return(0);
 8007ee4:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f107 070c 	add.w	r7, r7, #12
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bc80      	pop	{r7}
 8007ef2:	4770      	bx	lr

08007ef4 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f7ff fdcc 	bl	8007aa0 <DWC_READ_REG32>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f36f 0382 	bfc	r3, #2, #1
 8007f12:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f36f 0341 	bfc	r3, #1, #1
 8007f1a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f36f 03c3 	bfc	r3, #3, #1
 8007f22:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f36f 1345 	bfc	r3, #5, #1
 8007f2a:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f107 0710 	add.w	r7, r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00c      	beq.n	8007f62 <cil_hcd_start+0x2a>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007f5c:	6992      	ldr	r2, [r2, #24]
 8007f5e:	4610      	mov	r0, r2
 8007f60:	4798      	blx	r3
	}
}
 8007f62:	f107 0708 	add.w	r7, r7, #8
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop

08007f6c <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00c      	beq.n	8007f96 <cil_hcd_session_start+0x2a>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d007      	beq.n	8007f96 <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f8a:	695b      	ldr	r3, [r3, #20]
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007f90:	6992      	ldr	r2, [r2, #24]
 8007f92:	4610      	mov	r0, r2
 8007f94:	4798      	blx	r3
	}
}
 8007f96:	f107 0708 	add.w	r7, r7, #8
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop

08007fa0 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00c      	beq.n	8007fca <cil_pcd_start+0x2a>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d007      	beq.n	8007fca <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007fc4:	6992      	ldr	r2, [r2, #24]
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	4798      	blx	r3
	}
}
 8007fca:	f107 0708 	add.w	r7, r7, #8
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop

08007fd4 <dwc_otg_adp_write_reg>:
 * the driver to support OTG Rev2.0.
 *
 */

void dwc_otg_adp_write_reg(dwc_otg_core_if_t * core_if, uint32_t value)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl;

	adpctl.d32 = value;
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x2;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f04f 0202 	mov.w	r2, #2
 8007fe8:	f362 63dc 	bfi	r3, r2, #27, #2
 8007fec:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	4610      	mov	r0, r2
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	f7ff fd5c 	bl	8007ab8 <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 8008000:	e008      	b.n	8008014 <dwc_otg_adp_write_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f103 0360 	add.w	r3, r3, #96	; 0x60
 800800a:	4618      	mov	r0, r3
 800800c:	f7ff fd48 	bl	8007aa0 <DWC_READ_REG32>
 8008010:	4603      	mov	r3, r0
 8008012:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = value;
	adpctl.b.ar = 0x2;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 8008014:	7bfb      	ldrb	r3, [r7, #15]
 8008016:	f003 0318 	and.w	r3, r3, #24
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1f0      	bne.n	8008002 <dwc_otg_adp_write_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

}
 8008020:	f107 0710 	add.w	r7, r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <dwc_otg_adp_read_reg>:

/**
 * Function is called to read ADP registers
 */
uint32_t dwc_otg_adp_read_reg(dwc_otg_core_if_t * core_if)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	adpctl.d32 = 0;
 8008030:	f04f 0300 	mov.w	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x1;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f04f 0201 	mov.w	r2, #1
 800803c:	f362 63dc 	bfi	r3, r2, #27, #2
 8008040:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	f103 0260 	add.w	r2, r3, #96	; 0x60
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	4610      	mov	r0, r2
 800804e:	4619      	mov	r1, r3
 8008050:	f7ff fd32 	bl	8007ab8 <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 8008054:	e008      	b.n	8008068 <dwc_otg_adp_read_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f103 0360 	add.w	r3, r3, #96	; 0x60
 800805e:	4618      	mov	r0, r3
 8008060:	f7ff fd1e 	bl	8007aa0 <DWC_READ_REG32>
 8008064:	4603      	mov	r3, r0
 8008066:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = 0;
	adpctl.b.ar = 0x1;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 8008068:	7bfb      	ldrb	r3, [r7, #15]
 800806a:	f003 0318 	and.w	r3, r3, #24
 800806e:	b2db      	uxtb	r3, r3
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1f0      	bne.n	8008056 <dwc_otg_adp_read_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

	return adpctl.d32;
 8008074:	68fb      	ldr	r3, [r7, #12]
}
 8008076:	4618      	mov	r0, r3
 8008078:	f107 0710 	add.w	r7, r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <dwc_otg_adp_modify_reg>:
/**
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
	dwc_otg_adp_write_reg(core_if,
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f7ff ffcb 	bl	8008028 <dwc_otg_adp_read_reg>
 8008092:	4602      	mov	r2, r0
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	ea6f 0303 	mvn.w	r3, r3
 800809a:	401a      	ands	r2, r3
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
	dwc_otg_adp_write_reg(core_if,
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4313      	orrs	r3, r2
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	4619      	mov	r1, r3
 80080a4:	f7ff ff96 	bl	8007fd4 <dwc_otg_adp_write_reg>
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
}
 80080a8:	f107 0710 	add.w	r7, r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <adp_sense_timeout>:

static void adp_sense_timeout(void *ptr)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_timer_started = 0;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

	if (core_if->adp_enable) {
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d005      	beq.n	80080dc <adp_sense_timeout+0x2c>
		dwc_otg_adp_sense_stop(core_if);
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 fb0b 	bl	80086ec <dwc_otg_adp_sense_stop>
		dwc_otg_adp_probe_start(core_if);
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f000 fa26 	bl	8008528 <dwc_otg_adp_probe_start>
	}
}
 80080dc:	f107 0710 	add.w	r7, r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <adp_vbuson_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void adp_vbuson_timeout(void *ptr)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b086      	sub	sp, #24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	617b      	str	r3, [r7, #20]

	hprt0_data_t hprt0 = {.d32 = 0 };
 80080f0:	f04f 0300 	mov.w	r3, #0
 80080f4:	60fb      	str	r3, [r7, #12]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 80080f6:	f04f 0300 	mov.w	r3, #0
 80080fa:	60bb      	str	r3, [r7, #8]

	core_if->adp.vbuson_timer_started = 0;
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	f04f 0200 	mov.w	r2, #0
 8008102:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	if (core_if) {
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	2b00      	cmp	r3, #0
 800810a:	f000 808d 	beq.w	8008228 <adp_vbuson_timeout+0x144>
		/* Turn off vbus */
		hprt0.b.prtpwr = 1;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008114:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4610      	mov	r0, r2
 8008120:	f04f 0100 	mov.w	r1, #0
 8008124:	461a      	mov	r2, r3
 8008126:	f7ff fcd5 	bl	8007ad4 <DWC_MODIFY_REG32>

		gpwrdn.d32 = 0;
 800812a:	f04f 0300 	mov.w	r3, #0
 800812e:	613b      	str	r3, [r7, #16]

		/* Power off the core */
		if (core_if->power_down == 2) {
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008136:	2b02      	cmp	r3, #2
 8008138:	d13b      	bne.n	80081b2 <adp_vbuson_timeout+0xce>
			/* Enable Wakeup Logic */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 0;
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	f36f 0341 	bfc	r3, #1, #1
 8008140:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f043 0310 	orr.w	r3, r3, #16
 8008148:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	f043 0308 	orr.w	r3, r3, #8
 8008150:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	4610      	mov	r0, r2
 800815e:	f04f 0100 	mov.w	r1, #0
 8008162:	461a      	mov	r2, r3
 8008164:	f7ff fcb6 	bl	8007ad4 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			/* Suspend the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	f043 0301 	orr.w	r3, r3, #1
 800816e:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, 0, pcgcctl.d32);
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	69da      	ldr	r2, [r3, #28]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	4610      	mov	r0, r2
 8008178:	f04f 0100 	mov.w	r1, #0
 800817c:	461a      	mov	r2, r3
 800817e:	f7ff fca9 	bl	8007ad4 <DWC_MODIFY_REG32>

			/* Switch on VDD */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 1;
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	f043 0302 	orr.w	r3, r3, #2
 8008188:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	f043 0310 	orr.w	r3, r3, #16
 8008190:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	f043 0308 	orr.w	r3, r3, #8
 8008198:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	4610      	mov	r0, r2
 80081a6:	f04f 0100 	mov.w	r1, #0
 80081aa:	461a      	mov	r2, r3
 80081ac:	f7ff fc92 	bl	8007ad4 <DWC_MODIFY_REG32>
 80081b0:	e00e      	b.n	80081d0 <adp_vbuson_timeout+0xec>
					 gpwrdn.d32);
		} else {
			/* Enable Power Down Logic */
			gpwrdn.b.pmuactv = 1;
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	f043 0302 	orr.w	r3, r3, #2
 80081b8:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	4610      	mov	r0, r2
 80081c6:	f04f 0100 	mov.w	r1, #0
 80081ca:	461a      	mov	r2, r3
 80081cc:	f7ff fc82 	bl	8007ad4 <DWC_MODIFY_REG32>
		}

		/* Power off the core */
		if (core_if->power_down == 2) {
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d111      	bne.n	80081fe <adp_vbuson_timeout+0x11a>
			gpwrdn.d32 = 0;
 80081da:	f04f 0300 	mov.w	r3, #0
 80081de:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnswtch = 1;
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	f043 0320 	orr.w	r3, r3, #32
 80081e6:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn,
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	4610      	mov	r0, r2
 80081f4:	4619      	mov	r1, r3
 80081f6:	f04f 0200 	mov.w	r2, #0
 80081fa:	f7ff fc6b 	bl	8007ad4 <DWC_MODIFY_REG32>
					 gpwrdn.d32, 0);
		}

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 80081fe:	f04f 0300 	mov.w	r3, #0
 8008202:	613b      	str	r3, [r7, #16]
		gpwrdn.b.srp_det_msk = 1;
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800820a:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	4610      	mov	r0, r2
 8008218:	f04f 0100 	mov.w	r1, #0
 800821c:	461a      	mov	r2, r3
 800821e:	f7ff fc59 	bl	8007ad4 <DWC_MODIFY_REG32>

		dwc_otg_adp_probe_start(core_if);
 8008222:	6978      	ldr	r0, [r7, #20]
 8008224:	f000 f980 	bl	8008528 <dwc_otg_adp_probe_start>
	}

}
 8008228:	f107 0718 	add.w	r7, r7, #24
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <dwc_otg_adp_vbuson_timer_start>:
 * 1.1 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_vbuson_timer_start(dwc_otg_core_if_t * core_if)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
	core_if->adp.vbuson_timer_started = 1;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f04f 0201 	mov.w	r2, #1
 800823e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	DWC_TIMER_SCHEDULE(core_if->adp.vbuson_timer, 1100 /* 1.1 secs */ );
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008248:	4618      	mov	r0, r3
 800824a:	f240 414c 	movw	r1, #1100	; 0x44c
 800824e:	f7ff fd45 	bl	8007cdc <DWC_TIMER_SCHEDULE>
}
 8008252:	f107 0708 	add.w	r7, r7, #8
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop

0800825c <mask_all_interrupts>:
/**
 * Masks all DWC OTG core interrupts
 *
 */
static void mask_all_interrupts(dwc_otg_core_if_t * core_if)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
	int i;

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8008264:	f04f 0300 	mov.w	r3, #0
 8008268:	60bb      	str	r3, [r7, #8]

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 800826a:	f04f 0300 	mov.w	r3, #0
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	e01f      	b.n	80082b2 <mask_all_interrupts+0x56>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk, 0);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	f102 0202 	add.w	r2, r2, #2
 800827c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008280:	f103 030c 	add.w	r3, r3, #12
 8008284:	4618      	mov	r0, r3
 8008286:	f04f 0100 	mov.w	r1, #0
 800828a:	f7ff fc15 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	f102 0202 	add.w	r2, r2, #2
 8008298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800829c:	f103 0308 	add.w	r3, r3, #8
 80082a0:	4618      	mov	r0, r3
 80082a2:	f04f 31ff 	mov.w	r1, #4294967295
 80082a6:	f7ff fc07 	bl	8007ab8 <DWC_WRITE_REG32>
	gahbcfg_data_t ahbcfg = {.d32 = 0 };

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f103 0301 	add.w	r3, r3, #1
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	429a      	cmp	r2, r3
 80082be:	dcd8      	bgt.n	8008272 <mask_all_interrupts+0x16>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);

	}

	/* Clear and disable HAINT */
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk, 0x0000);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f103 0318 	add.w	r3, r3, #24
 80082ca:	4618      	mov	r0, r3
 80082cc:	f04f 0100 	mov.w	r1, #0
 80082d0:	f7ff fbf2 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haint, 0xFFFFFFFF);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f103 0314 	add.w	r3, r3, #20
 80082de:	4618      	mov	r0, r3
 80082e0:	f04f 31ff 	mov.w	r1, #4294967295
 80082e4:	f7ff fbe8 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d166      	bne.n	80083c0 <mask_all_interrupts+0x164>
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f103 0310 	add.w	r3, r3, #16
 80082fc:	4618      	mov	r0, r3
 80082fe:	f04f 0100 	mov.w	r1, #0
 8008302:	f7ff fbd9 	bl	8007ab8 <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 8008306:	f04f 0300 	mov.w	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]
 800830c:	e011      	b.n	8008332 <mask_all_interrupts+0xd6>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008318:	18d3      	adds	r3, r2, r3
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	f103 0308 	add.w	r3, r3, #8
 8008320:	4618      	mov	r0, r3
 8008322:	f04f 31ff 	mov.w	r1, #4294967295
 8008326:	f7ff fbc7 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f103 0301 	add.w	r3, r3, #1
 8008330:	60fb      	str	r3, [r7, #12]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800833a:	461a      	mov	r2, r3
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	429a      	cmp	r2, r3
 8008340:	dae5      	bge.n	800830e <mask_all_interrupts+0xb2>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f103 0314 	add.w	r3, r3, #20
 800834c:	4618      	mov	r0, r3
 800834e:	f04f 0100 	mov.w	r1, #0
 8008352:	f7ff fbb1 	bl	8007ab8 <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 8008356:	f04f 0300 	mov.w	r3, #0
 800835a:	60fb      	str	r3, [r7, #12]
 800835c:	e013      	b.n	8008386 <mask_all_interrupts+0x12a>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	689a      	ldr	r2, [r3, #8]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f103 0308 	add.w	r3, r3, #8
 8008368:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800836c:	18d3      	adds	r3, r2, r3
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	f103 0308 	add.w	r3, r3, #8
 8008374:	4618      	mov	r0, r3
 8008376:	f04f 31ff 	mov.w	r1, #4294967295
 800837a:	f7ff fb9d 	bl	8007ab8 <DWC_WRITE_REG32>
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f103 0301 	add.w	r3, r3, #1
 8008384:	60fb      	str	r3, [r7, #12]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800838e:	461a      	mov	r2, r3
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	429a      	cmp	r2, r3
 8008394:	dae3      	bge.n	800835e <mask_all_interrupts+0x102>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f103 0318 	add.w	r3, r3, #24
 80083a0:	4618      	mov	r0, r3
 80083a2:	f04f 31ff 	mov.w	r1, #4294967295
 80083a6:	f7ff fb87 	bl	8007ab8 <DWC_WRITE_REG32>
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f103 031c 	add.w	r3, r3, #28
 80083b4:	4618      	mov	r0, r3
 80083b6:	f04f 0100 	mov.w	r1, #0
 80083ba:	f7ff fb7d 	bl	8007ab8 <DWC_WRITE_REG32>
 80083be:	e06d      	b.n	800849c <mask_all_interrupts+0x240>
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	60fb      	str	r3, [r7, #12]
 80083c6:	e01f      	b.n	8008408 <mask_all_interrupts+0x1ac>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f103 0310 	add.w	r3, r3, #16
 80083d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80083d8:	18d3      	adds	r3, r2, r3
 80083da:	4618      	mov	r0, r3
 80083dc:	f04f 0100 	mov.w	r1, #0
 80083e0:	f7ff fb6a 	bl	8007ab8 <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	689a      	ldr	r2, [r3, #8]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80083ee:	18d3      	adds	r3, r2, r3
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	f103 0308 	add.w	r3, r3, #8
 80083f6:	4618      	mov	r0, r3
 80083f8:	f04f 31ff 	mov.w	r1, #4294967295
 80083fc:	f7ff fb5c 	bl	8007ab8 <DWC_WRITE_REG32>
		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f103 0301 	add.w	r3, r3, #1
 8008406:	60fb      	str	r3, [r7, #12]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008410:	461a      	mov	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	429a      	cmp	r2, r3
 8008416:	dcd7      	bgt.n	80083c8 <mask_all_interrupts+0x16c>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008418:	f04f 0300 	mov.w	r3, #0
 800841c:	60fb      	str	r3, [r7, #12]
 800841e:	e021      	b.n	8008464 <mask_all_interrupts+0x208>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f103 0318 	add.w	r3, r3, #24
 800842c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008430:	18d3      	adds	r3, r2, r3
 8008432:	4618      	mov	r0, r3
 8008434:	f04f 0100 	mov.w	r1, #0
 8008438:	f7ff fb3e 	bl	8007ab8 <DWC_WRITE_REG32>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	689a      	ldr	r2, [r3, #8]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f103 0308 	add.w	r3, r3, #8
 8008446:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800844a:	18d3      	adds	r3, r2, r3
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f103 0308 	add.w	r3, r3, #8
 8008452:	4618      	mov	r0, r3
 8008454:	f04f 31ff 	mov.w	r1, #4294967295
 8008458:	f7ff fb2e 	bl	8007ab8 <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f103 0301 	add.w	r3, r3, #1
 8008462:	60fb      	str	r3, [r7, #12]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800846c:	461a      	mov	r2, r3
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	429a      	cmp	r2, r3
 8008472:	dcd5      	bgt.n	8008420 <mask_all_interrupts+0x1c4>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800847e:	4618      	mov	r0, r3
 8008480:	f04f 0100 	mov.w	r1, #0
 8008484:	f7ff fb18 	bl	8007ab8 <DWC_WRITE_REG32>
				0);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachint,
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008492:	4618      	mov	r0, r3
 8008494:	f04f 31ff 	mov.w	r1, #4294967295
 8008498:	f7ff fb0e 	bl	8007ab8 <DWC_WRITE_REG32>
				0xFFFFFFFF);

	}

	/* Disable interrupts */
	ahbcfg.b.glblintrmsk = 1;
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f043 0301 	orr.w	r3, r3, #1
 80084a2:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	f103 0208 	add.w	r2, r3, #8
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	4610      	mov	r0, r2
 80084b0:	4619      	mov	r1, r3
 80084b2:	f04f 0200 	mov.w	r2, #0
 80084b6:	f7ff fb0d 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f103 0318 	add.w	r3, r3, #24
 80084c2:	4618      	mov	r0, r3
 80084c4:	f04f 0100 	mov.w	r1, #0
 80084c8:	f7ff faf6 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	f103 0314 	add.w	r3, r3, #20
 80084d4:	4618      	mov	r0, r3
 80084d6:	f04f 31ff 	mov.w	r1, #4294967295
 80084da:	f7ff faed 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, 0xFFFFFFFF);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	f103 0304 	add.w	r3, r3, #4
 80084e6:	4618      	mov	r0, r3
 80084e8:	f04f 31ff 	mov.w	r1, #4294967295
 80084ec:	f7ff fae4 	bl	8007ab8 <DWC_WRITE_REG32>
}
 80084f0:	f107 0710 	add.w	r7, r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <unmask_sess_req_intr>:
/**
 * Unmask Session Request interrupt
 *
 */
static void unmask_sess_req_intr(dwc_otg_core_if_t * core_if)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
	gintmsk_data_t gintmsk = {.d32 = 0,.b.sessreqintr = 1 };
 8008500:	f04f 0300 	mov.w	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800850c:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	f103 0218 	add.w	r2, r3, #24
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	4610      	mov	r0, r2
 800851a:	4619      	mov	r1, r3
 800851c:	f7ff facc 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8008520:	f107 0710 	add.w	r7, r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <dwc_otg_adp_probe_start>:
 * Starts the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_start(dwc_otg_core_if_t * core_if)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fe9d 	bl	8009270 <dwc_otg_disable_global_interrupts>
	// TODO - check: most probably this is not required
	mask_all_interrupts(core_if);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7ff fe90 	bl	800825c <mask_all_interrupts>

	// TODO - check: most probably this is not required
	if (dwc_otg_is_host_mode(core_if)) {
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f005 fe23 	bl	800e188 <dwc_otg_is_host_mode>
 8008542:	4603      	mov	r3, r0
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <dwc_otg_adp_probe_start+0x26>
		unmask_sess_req_intr(core_if);
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f7ff ffd5 	bl	80084f8 <unmask_sess_req_intr>
	}
	dwc_otg_enable_global_interrupts(core_if);
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 fe74 	bl	800923c <dwc_otg_enable_global_interrupts>

	core_if->adp.probe_enabled = 1;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f04f 0201 	mov.w	r2, #1
 800855a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	adpctl.b.adpres = 1;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008564:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	4619      	mov	r1, r3
 800856c:	f7ff fd32 	bl	8007fd4 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 8008570:	e004      	b.n	800857c <dwc_otg_adp_probe_start+0x54>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7ff fd58 	bl	8008028 <dwc_otg_adp_read_reg>
 8008578:	4603      	mov	r3, r0
 800857a:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 800857c:	7bbb      	ldrb	r3, [r7, #14]
 800857e:	f003 0308 	and.w	r3, r3, #8
 8008582:	b2db      	uxtb	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1f4      	bne.n	8008572 <dwc_otg_adp_probe_start+0x4a>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.d32 = 0;
 8008588:	f04f 0300 	mov.w	r3, #0
 800858c:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_tmout_int_msk = 1;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008594:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_prb_int_msk = 1;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800859c:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_dschg = 1;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f04f 0201 	mov.w	r2, #1
 80085a4:	f362 0301 	bfi	r3, r2, #0, #2
 80085a8:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_delta = 1;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f04f 0201 	mov.w	r2, #1
 80085b0:	f362 0383 	bfi	r3, r2, #2, #2
 80085b4:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_per = 1;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f04f 0201 	mov.w	r2, #1
 80085bc:	f362 1305 	bfi	r3, r2, #4, #2
 80085c0:	60fb      	str	r3, [r7, #12]
	adpctl.b.adpen = 1;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085c8:	60fb      	str	r3, [r7, #12]
	adpctl.b.enaprb = 1;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085d0:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	4619      	mov	r1, r3
 80085d8:	f7ff fcfc 	bl	8007fd4 <dwc_otg_adp_write_reg>

	return 0;
 80085dc:	f04f 0300 	mov.w	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	f107 0710 	add.w	r7, r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop

080085ec <dwc_otg_adp_sense_timer_start>:
 * 3 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_sense_timer_start(dwc_otg_core_if_t * core_if)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
	core_if->adp.sense_timer_started = 1;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f04f 0201 	mov.w	r2, #1
 80085fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	DWC_TIMER_SCHEDULE(core_if->adp.sense_timer, 3000 /* 3 secs */ );
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008604:	4618      	mov	r0, r3
 8008606:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800860a:	f7ff fb67 	bl	8007cdc <DWC_TIMER_SCHEDULE>
}
 800860e:	f107 0708 	add.w	r7, r7, #8
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop

08008618 <dwc_otg_adp_sense_start>:
 * Starts the ADP Sense
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_start(dwc_otg_core_if_t * core_if)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fe25 	bl	8009270 <dwc_otg_disable_global_interrupts>

	core_if->adp.sense_enabled = 1;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f04f 0201 	mov.w	r2, #1
 800862c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008636:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	4619      	mov	r1, r3
 800863e:	f7ff fcc9 	bl	8007fd4 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 8008642:	e004      	b.n	800864e <dwc_otg_adp_sense_start+0x36>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff fcef 	bl	8008028 <dwc_otg_adp_read_reg>
 800864a:	4603      	mov	r3, r0
 800864c:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 800864e:	7bbb      	ldrb	r3, [r7, #14]
 8008650:	f003 0308 	and.w	r3, r3, #8
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1f4      	bne.n	8008644 <dwc_otg_adp_sense_start+0x2c>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.b.adpen = 1;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008660:	60fb      	str	r3, [r7, #12]
	adpctl.b.enasns = 1;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008668:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_sns_int_msk = 1;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008670:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	4619      	mov	r1, r3
 8008678:	f7ff fcac 	bl	8007fd4 <dwc_otg_adp_write_reg>

	dwc_otg_adp_sense_timer_start(core_if);
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f7ff ffb5 	bl	80085ec <dwc_otg_adp_sense_timer_start>

	return 0;
 8008682:	f04f 0300 	mov.w	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	f107 0710 	add.w	r7, r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <dwc_otg_adp_probe_stop>:
 * Stops the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_stop(dwc_otg_core_if_t * core_if)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	core_if->adp.probe_enabled = 0;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f04f 0200 	mov.w	r2, #0
 800869e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	adpctl.b.adpres = 1;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086a8:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	4619      	mov	r1, r3
 80086b0:	f7ff fc90 	bl	8007fd4 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80086b4:	e004      	b.n	80086c0 <dwc_otg_adp_probe_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7ff fcb6 	bl	8008028 <dwc_otg_adp_read_reg>
 80086bc:	4603      	mov	r3, r0
 80086be:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 0;
	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80086c0:	7bbb      	ldrb	r3, [r7, #14]
 80086c2:	f003 0308 	and.w	r3, r3, #8
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1f4      	bne.n	80086b6 <dwc_otg_adp_probe_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f04f 0100 	mov.w	r1, #0
 80086d2:	f7ff fc7f 	bl	8007fd4 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fdb0 	bl	800923c <dwc_otg_enable_global_interrupts>

	return 0;
 80086dc:	f04f 0300 	mov.w	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	f107 0710 	add.w	r7, r7, #16
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop

080086ec <dwc_otg_adp_sense_stop>:
 * Stops the ADP Sensing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_stop(dwc_otg_core_if_t * core_if)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	core_if->adp.sense_enabled = 0;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f04f 0200 	mov.w	r2, #0
 80086fa:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008704:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	4619      	mov	r1, r3
 800870c:	f7ff fc62 	bl	8007fd4 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 8008710:	e004      	b.n	800871c <dwc_otg_adp_sense_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7ff fc88 	bl	8008028 <dwc_otg_adp_read_reg>
 8008718:	4603      	mov	r3, r0
 800871a:	60fb      	str	r3, [r7, #12]

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 800871c:	7bbb      	ldrb	r3, [r7, #14]
 800871e:	f003 0308 	and.w	r3, r3, #8
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1f4      	bne.n	8008712 <dwc_otg_adp_sense_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f04f 0100 	mov.w	r1, #0
 800872e:	f7ff fc51 	bl	8007fd4 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 fd82 	bl	800923c <dwc_otg_enable_global_interrupts>

	return 0;
 8008738:	f04f 0300 	mov.w	r3, #0
}
 800873c:	4618      	mov	r0, r3
 800873e:	f107 0710 	add.w	r7, r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop

08008748 <dwc_otg_adp_turnon_vbus>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_turnon_vbus(dwc_otg_core_if_t * core_if)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0 = {.d32 = 0 };
 8008750:	f04f 0300 	mov.w	r3, #0
 8008754:	60fb      	str	r3, [r7, #12]

	hprt0.b.prtpwr = 1;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800875c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	685a      	ldr	r2, [r3, #4]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	4610      	mov	r0, r2
 8008768:	f04f 0100 	mov.w	r1, #0
 800876c:	461a      	mov	r2, r3
 800876e:	f7ff f9b1 	bl	8007ad4 <DWC_MODIFY_REG32>

//      unmask_conn_det_intr(core_if);

//      dwc_otg_enable_global_interrupts(core_if);

	dwc_otg_adp_vbuson_timer_start(core_if);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7ff fd5c 	bl	8008230 <dwc_otg_adp_vbuson_timer_start>
}
 8008778:	f107 0710 	add.w	r7, r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <dwc_otg_adp_start>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_start(dwc_otg_core_if_t * core_if)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	if (core_if->adp_enable) {
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800878e:	2b00      	cmp	r3, #0
 8008790:	d05f      	beq.n	8008852 <dwc_otg_adp_start+0xd2>
#if 0				// most possibly should be removed
		mask_all_interrupts(core_if);
#endif
		/* Enable Power Down Logic */
		gpwrdn.d32 = 0;
 8008792:	f04f 0300 	mov.w	r3, #0
 8008796:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.pmuactv = 1;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f043 0302 	orr.w	r3, r3, #2
 800879e:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	4610      	mov	r0, r2
 80087ac:	f04f 0100 	mov.w	r1, #0
 80087b0:	461a      	mov	r2, r3
 80087b2:	f7ff f98f 	bl	8007ad4 <DWC_MODIFY_REG32>

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 80087b6:	f04f 0300 	mov.w	r3, #0
 80087ba:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.srp_det_msk = 1;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087c2:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	4610      	mov	r0, r2
 80087d0:	f04f 0100 	mov.w	r1, #0
 80087d4:	461a      	mov	r2, r3
 80087d6:	f7ff f97d 	bl	8007ad4 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7ff f95c 	bl	8007aa0 <DWC_READ_REG32>
 80087e8:	4603      	mov	r3, r0
 80087ea:	60fb      	str	r3, [r7, #12]

		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* TODO - considered host mode value is 1 */
 80087ec:	7bbb      	ldrb	r3, [r7, #14]
 80087ee:	f003 0320 	and.w	r3, r3, #32
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d008      	beq.n	800880a <dwc_otg_adp_start+0x8a>
			core_if->adp.initial_probe = 1;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f04f 0201 	mov.w	r2, #1
 80087fe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			dwc_otg_adp_probe_start(core_if);
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f7ff fe90 	bl	8008528 <dwc_otg_adp_probe_start>
 8008808:	e023      	b.n	8008852 <dwc_otg_adp_start+0xd2>
		} else {
			gotgctl_data_t gotgctl;
			
			gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	4618      	mov	r0, r3
 8008810:	f7ff f946 	bl	8007aa0 <DWC_READ_REG32>
 8008814:	4603      	mov	r3, r0
 8008816:	60bb      	str	r3, [r7, #8]

			if (gotgctl.b.bsesvld == 0) {
 8008818:	7abb      	ldrb	r3, [r7, #10]
 800881a:	f003 0308 	and.w	r3, r3, #8
 800881e:	b2db      	uxtb	r3, r3
 8008820:	2b00      	cmp	r3, #0
 8008822:	d108      	bne.n	8008836 <dwc_otg_adp_start+0xb6>
				core_if->adp.initial_probe = 1;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f04f 0201 	mov.w	r2, #1
 800882a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
				dwc_otg_adp_probe_start(core_if);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7ff fe7a 	bl	8008528 <dwc_otg_adp_probe_start>
 8008834:	e00d      	b.n	8008852 <dwc_otg_adp_start+0xd2>
			} else { /** @todo - check if device initialization should be performed here */
				core_if->op_state = B_PERIPHERAL;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f04f 0204 	mov.w	r2, #4
 800883c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f001 ff35 	bl	800a6b0 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fcf8 	bl	800923c <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f7ff fba7 	bl	8007fa0 <cil_pcd_start>
			}
		}
	}
}
 8008852:	f107 0710 	add.w	r7, r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop

0800885c <dwc_otg_adp_init>:

void dwc_otg_adp_init(dwc_otg_core_if_t * core_if)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
	core_if->adp.initial_probe = 0;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f04f 0200 	mov.w	r2, #0
 800886a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	core_if->adp.probe_timer_values[0] = -1;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f04f 32ff 	mov.w	r2, #4294967295
 8008874:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	core_if->adp.probe_timer_values[1] = -1;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f04f 32ff 	mov.w	r2, #4294967295
 800887e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	core_if->adp.probe_enabled = 0;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	core_if->adp.sense_enabled = 0;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f04f 0200 	mov.w	r2, #0
 8008892:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	core_if->adp.sense_timer_started = 0;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f04f 0200 	mov.w	r2, #0
 800889c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	core_if->adp.vbuson_timer_started = 0;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f04f 0200 	mov.w	r2, #0
 80088a6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f04f 0202 	mov.w	r2, #2
 80088b0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);
 80088b4:	f24c 0020 	movw	r0, #49184	; 0xc020
 80088b8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80088bc:	f248 01b1 	movw	r1, #32945	; 0x80b1
 80088c0:	f6c0 0100 	movt	r1, #2048	; 0x800
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	f7ff f9d9 	bl	8007c7c <DWC_TIMER_ALLOC>
 80088ca:	4602      	mov	r2, r0
	core_if->adp.sense_enabled = 0;
	core_if->adp.sense_timer_started = 0;
	core_if->adp.vbuson_timer_started = 0;
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
 80088d2:	f24c 0030 	movw	r0, #49200	; 0xc030
 80088d6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80088da:	f248 01e5 	movw	r1, #32997	; 0x80e5
 80088de:	f6c0 0100 	movt	r1, #2048	; 0x800
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	f7ff f9ca 	bl	8007c7c <DWC_TIMER_ALLOC>
 80088e8:	4602      	mov	r2, r0
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
}
 80088f0:	f107 0708 	add.w	r7, r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <dwc_otg_adp_remove>:

void dwc_otg_adp_remove(dwc_otg_core_if_t * core_if)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
	DWC_TIMER_FREE(core_if->adp.sense_timer);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff f9d8 	bl	8007cbc <DWC_TIMER_FREE>
	DWC_TIMER_FREE(core_if->adp.vbuson_timer);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008912:	4618      	mov	r0, r3
 8008914:	f7ff f9d2 	bl	8007cbc <DWC_TIMER_FREE>
}
 8008918:	f107 0708 	add.w	r7, r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <set_timer_value>:
/////////////////////////////////////////////////////////////////////
/**
 * This function compares Ramp Timer values
 */
static uint32_t set_timer_value(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
	if (core_if->adp.probe_timer_values[0] == -1) {
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008934:	d10b      	bne.n	800894e <set_timer_value+0x2e>
		core_if->adp.probe_timer_values[0] = val;
 8008936:	683a      	ldr	r2, [r7, #0]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		core_if->adp.probe_timer_values[1] = -1;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f04f 32ff 	mov.w	r2, #4294967295
 8008944:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		return 1;
 8008948:	f04f 0301 	mov.w	r3, #1
 800894c:	e00b      	b.n	8008966 <set_timer_value+0x46>
	} else {
		core_if->adp.probe_timer_values[1] =
		    core_if->adp.probe_timer_values[0];
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	if (core_if->adp.probe_timer_values[0] == -1) {
		core_if->adp.probe_timer_values[0] = val;
		core_if->adp.probe_timer_values[1] = -1;
		return 1;
	} else {
		core_if->adp.probe_timer_values[1] =
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		    core_if->adp.probe_timer_values[0];
		core_if->adp.probe_timer_values[0] = val;
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		return 0;
 8008962:	f04f 0300 	mov.w	r3, #0
	}
}
 8008966:	4618      	mov	r0, r3
 8008968:	f107 070c 	add.w	r7, r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	bc80      	pop	{r7}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop

08008974 <compare_timer_values>:

/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
	if (core_if->adp.probe_timer_values[0] ==
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	    core_if->adp.probe_timer_values[1]) {
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
	if (core_if->adp.probe_timer_values[0] ==
 8008988:	429a      	cmp	r2, r3
 800898a:	d102      	bne.n	8008992 <compare_timer_values+0x1e>
	    core_if->adp.probe_timer_values[1]) {
		return 0;
 800898c:	f04f 0300 	mov.w	r3, #0
 8008990:	e001      	b.n	8008996 <compare_timer_values+0x22>
	} else {
		return 1;
 8008992:	f04f 0301 	mov.w	r3, #1
	}
}
 8008996:	4618      	mov	r0, r3
 8008998:	f107 070c 	add.w	r7, r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	bc80      	pop	{r7}
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop

080089a4 <dwc_otg_adp_handle_prb_tmout_intr>:
/**
 * This function hadles ADP Probe and Timeout Interrupts
 */
static int32_t dwc_otg_adp_handle_prb_tmout_intr(dwc_otg_core_if_t * core_if,
						 uint32_t val)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl = {.d32 = 0 };
 80089ae:	f04f 0300 	mov.w	r3, #0
 80089b2:	60fb      	str	r3, [r7, #12]
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	60fb      	str	r3, [r7, #12]

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f3c3 138a 	ubfx	r3, r3, #6, #11
 80089be:	b29b      	uxth	r3, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	4619      	mov	r1, r3
 80089c4:	f7ff ffac 	bl	8008920 <set_timer_value>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d151      	bne.n	8008a72 <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d04c      	beq.n	8008a72 <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
		core_if->adp.initial_probe = 0;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f04f 0200 	mov.w	r2, #0
 80089de:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		dwc_otg_adp_probe_stop(core_if);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7ff fe54 	bl	8008690 <dwc_otg_adp_probe_stop>

		gpwrdn.d32 = 0;
 80089e8:	f04f 0300 	mov.w	r3, #0
 80089ec:	60bb      	str	r3, [r7, #8]
		gpwrdn.b.pmuactv = 0;
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	f36f 0341 	bfc	r3, #1, #1
 80089f4:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	4610      	mov	r0, r2
 8008a02:	f04f 0100 	mov.w	r1, #0
 8008a06:	461a      	mov	r2, r3
 8008a08:	f7ff f864 	bl	8007ad4 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008a14:	4618      	mov	r0, r3
 8008a16:	f7ff f843 	bl	8007aa0 <DWC_READ_REG32>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	60bb      	str	r3, [r7, #8]
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008a1e:	7abb      	ldrb	r3, [r7, #10]
 8008a20:	f003 0320 	and.w	r3, r3, #32
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d011      	beq.n	8008a4e <dwc_otg_adp_handle_prb_tmout_intr+0xaa>
			/*
			 * Turn on VBUS after initial ADP probe.
			 */
			core_if->op_state = A_HOST;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f04f 0201 	mov.w	r2, #1
 8008a30:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f001 fe3b 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 fbfe 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7ff fa79 	bl	8007f38 <cil_hcd_start>
			dwc_otg_adp_turnon_vbus(core_if);
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7ff fe7e 	bl	8008748 <dwc_otg_adp_turnon_vbus>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008a4c:	e0d1      	b.n	8008bf2 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_adp_turnon_vbus(core_if);
		} else {
			/*
			 * Initiate SRP after initial ADP probe.
			 */
			core_if->op_state = B_PERIPHERAL;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f04f 0204 	mov.w	r2, #4
 8008a54:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 fe29 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fbec 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f7ff fa9b 	bl	8007fa0 <cil_pcd_start>
			dwc_otg_initiate_srp(core_if);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f007 fd5e 	bl	801052c <dwc_otg_initiate_srp>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008a70:	e0bf      	b.n	8008bf2 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_enable_global_interrupts(core_if);
			cil_pcd_start(core_if);
			dwc_otg_initiate_srp(core_if);
		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7ff f810 	bl	8007aa0 <DWC_READ_REG32>
 8008a80:	4603      	mov	r3, r0
 8008a82:	60bb      	str	r3, [r7, #8]

		if (compare_timer_values(core_if)) {
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f7ff ff75 	bl	8008974 <compare_timer_values>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d078      	beq.n	8008b82 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
//                      core_if->adp.attached = DWC_OTG_ADP_ATTACHED;
			dwc_otg_adp_probe_stop(core_if);
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff fdfd 	bl	8008690 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d10e      	bne.n	8008abe <dwc_otg_adp_handle_prb_tmout_intr+0x11a>
				gpwrdn.b.pwrdnswtch = 1;
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	f043 0320 	orr.w	r3, r3, #32
 8008aa6:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	f04f 0100 	mov.w	r1, #0
 8008ab8:	461a      	mov	r2, r3
 8008aba:	f7ff f80b 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			/* check which value is for device mode and which for Host mode */
			if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008abe:	7abb      	ldrb	r3, [r7, #10]
 8008ac0:	f003 0320 	and.w	r3, r3, #32
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d020      	beq.n	8008b0c <dwc_otg_adp_handle_prb_tmout_intr+0x168>

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 8008aca:	f04f 0300 	mov.w	r3, #0
 8008ace:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	f043 0302 	orr.w	r3, r3, #2
 8008ad6:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	f04f 0200 	mov.w	r2, #0
 8008aea:	f7fe fff3 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Host mode.
				 */
				core_if->op_state = A_HOST;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f04f 0201 	mov.w	r2, #1
 8008af4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f001 fdd9 	bl	800a6b0 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fb9c 	bl	800923c <dwc_otg_enable_global_interrupts>
				cil_hcd_start(core_if);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fa17 	bl	8007f38 <cil_hcd_start>
 8008b0a:	e03a      	b.n	8008b82 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
			} else {
				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b18:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	4610      	mov	r0, r2
 8008b26:	4619      	mov	r1, r3
 8008b28:	f04f 0200 	mov.w	r2, #0
 8008b2c:	f7fe ffd2 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 8008b30:	f04f 0300 	mov.w	r3, #0
 8008b34:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f043 0302 	orr.w	r3, r3, #2
 8008b3c:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	4610      	mov	r0, r2
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	f04f 0200 	mov.w	r2, #0
 8008b50:	f7fe ffc0 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f04f 0204 	mov.w	r2, #4
 8008b5a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f001 fda6 	bl	800a6b0 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fb69 	bl	800923c <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff fa18 	bl	8007fa0 <cil_pcd_start>

				if (!gpwrdn.b.bsessvld) {
 8008b70:	7abb      	ldrb	r3, [r7, #10]
 8008b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d102      	bne.n	8008b82 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
					dwc_otg_initiate_srp(core_if);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f007 fcd5 	bl	801052c <dwc_otg_initiate_srp>
				}
			}
		}
		if (gpwrdn.b.bsessvld) {
 8008b82:	7abb      	ldrb	r3, [r7, #10]
 8008b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d031      	beq.n	8008bf2 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			/* Mask SRP detected interrupt from Power Down Logic */
			gpwrdn.d32 = 0;
 8008b8e:	f04f 0300 	mov.w	r3, #0
 8008b92:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.srp_det_msk = 1;
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b9a:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	4610      	mov	r0, r2
 8008ba8:	4619      	mov	r1, r3
 8008baa:	f04f 0200 	mov.w	r2, #0
 8008bae:	f7fe ff91 	bl	8007ad4 <DWC_MODIFY_REG32>
			
			/* Disable Power Down Logic */
			gpwrdn.d32 = 0;
 8008bb2:	f04f 0300 	mov.w	r3, #0
 8008bb6:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	f043 0302 	orr.w	r3, r3, #2
 8008bbe:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4610      	mov	r0, r2
 8008bcc:	4619      	mov	r1, r3
 8008bce:	f04f 0200 	mov.w	r2, #0
 8008bd2:	f7fe ff7f 	bl	8007ad4 <DWC_MODIFY_REG32>

			/*
			 * Initialize the Core for Device mode.
			 */
			core_if->op_state = B_PERIPHERAL;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f04f 0204 	mov.w	r2, #4
 8008bdc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f001 fd65 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 fb28 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f7ff f9d7 	bl	8007fa0 <cil_pcd_start>
		}

	}
	return 0;
 8008bf2:	f04f 0300 	mov.w	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f107 0710 	add.w	r7, r7, #16
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <dwc_otg_adp_handle_sns_intr>:

/**
 * This function hadles ADP Sense Interrupt
 */
static int32_t dwc_otg_adp_handle_sns_intr(dwc_otg_core_if_t * core_if)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
	/* Stop ADP Sense timer */
	DWC_TIMER_CANCEL(core_if->adp.sense_timer);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7ff f86e 	bl	8007cf0 <DWC_TIMER_CANCEL>

	/* Restart ADP Sense timer */
	dwc_otg_adp_sense_timer_start(core_if);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f7ff fce9 	bl	80085ec <dwc_otg_adp_sense_timer_start>

	return 0;
 8008c1a:	f04f 0300 	mov.w	r3, #0
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f107 0708 	add.w	r7, r7, #8
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <dwc_otg_adp_handle_intr>:
/**
 * ADP Interrupt handler.
 *
 */
int32_t dwc_otg_adp_handle_intr(dwc_otg_core_if_t * core_if)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
	int retval = 0;
 8008c30:	f04f 0300 	mov.w	r3, #0
 8008c34:	60fb      	str	r3, [r7, #12]
	adpctl_data_t adpctl;

	adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f7ff f9f6 	bl	8008028 <dwc_otg_adp_read_reg>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	60bb      	str	r3, [r7, #8]

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	461a      	mov	r2, r3
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	4013      	ands	r3, r2
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d006      	beq.n	8008c66 <dwc_otg_adp_handle_intr+0x3e>
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f7ff ffd1 	bl	8008c00 <dwc_otg_adp_handle_sns_intr>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	60fb      	str	r3, [r7, #12]
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	f3c3 5340 	ubfx	r3, r3, #21, #1
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	461a      	mov	r2, r3
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	f3c3 6300 	ubfx	r3, r3, #24, #1
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	4013      	ands	r3, r2
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d10b      	bne.n	8008c96 <dwc_otg_adp_handle_intr+0x6e>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	461a      	mov	r2, r3
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f3c3 6380 	ubfx	r3, r3, #26, #1
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	4013      	ands	r3, r2
	adpctl.d32 = dwc_otg_adp_read_reg(core_if);

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d008      	beq.n	8008ca8 <dwc_otg_adp_handle_intr+0x80>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
			retval |= dwc_otg_adp_handle_prb_tmout_intr(core_if, adpctl.d32);
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	f7ff fe82 	bl	80089a4 <dwc_otg_adp_handle_prb_tmout_intr>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	68fa      	ldr	r2, [r7, #12]
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	60fb      	str	r3, [r7, #12]
	}

	adpctl.d32 = 0;
 8008ca8:	f04f 0300 	mov.w	r3, #0
 8008cac:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_prb_int = 1;
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008cb4:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_tmout_int = 1;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008cbc:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_sns_int = 1;
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008cc4:	60bb      	str	r3, [r7, #8]

	dwc_otg_adp_modify_reg(core_if, adpctl.d32, 0);
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	f04f 0200 	mov.w	r2, #0
 8008cd0:	f7ff f9d6 	bl	8008080 <dwc_otg_adp_modify_reg>

	return retval;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f107 0710 	add.w	r7, r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <dwc_otg_adp_handle_srp_intr>:
/**
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_adp_handle_srp_intr(dwc_otg_core_if_t * core_if)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	gpwrdn_data_t gpwrdn;

	DWC_DEBUGPL(DBG_ANY, "++ Power Down Logic Session Request Interrupt++\n");

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7fe fed5 	bl	8007aa0 <DWC_READ_REG32>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	60bb      	str	r3, [r7, #8]
	/* check which value is for device mode and which for Host mode */
	if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008cfa:	7abb      	ldrb	r3, [r7, #10]
 8008cfc:	f003 0320 	and.w	r3, r3, #32
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d03e      	beq.n	8008d84 <dwc_otg_adp_handle_srp_intr+0xa4>
		DWC_PRINTF("SRP: Host mode\n");

		if (core_if->adp_enable) {
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d024      	beq.n	8008d5a <dwc_otg_adp_handle_srp_intr+0x7a>
			dwc_otg_adp_probe_stop(core_if);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f7ff fcbd 	bl	8008690 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d1c:	2b02      	cmp	r3, #2
 8008d1e:	d10e      	bne.n	8008d3e <dwc_otg_adp_handle_srp_intr+0x5e>
				gpwrdn.b.pwrdnswtch = 1;
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	f043 0320 	orr.w	r3, r3, #32
 8008d26:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	4610      	mov	r0, r2
 8008d34:	f04f 0100 	mov.w	r1, #0
 8008d38:	461a      	mov	r2, r3
 8008d3a:	f7fe fecb 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			core_if->op_state = A_HOST;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f04f 0201 	mov.w	r2, #1
 8008d44:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f001 fcb1 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fa74 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f7ff f8ef 	bl	8007f38 <cil_hcd_start>
		}

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7ff f8ca 	bl	8007ef4 <dwc_otg_read_hprt0>
 8008d60:	4603      	mov	r3, r0
 8008d62:	60fb      	str	r3, [r7, #12]
		hprt0.b.prtpwr = 1;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008d6a:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	685a      	ldr	r2, [r3, #4]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	4610      	mov	r0, r2
 8008d76:	4619      	mov	r1, r3
 8008d78:	f7fe fe9e 	bl	8007ab8 <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f7ff f8f5 	bl	8007f6c <cil_hcd_session_start>
 8008d82:	e03b      	b.n	8008dfc <dwc_otg_adp_handle_srp_intr+0x11c>
	} else {
		DWC_PRINTF("SRP: Device mode\n");
		if (core_if->adp_enable) {
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d036      	beq.n	8008dfc <dwc_otg_adp_handle_srp_intr+0x11c>
			dwc_otg_adp_probe_stop(core_if);
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f7ff fc7e 	bl	8008690 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d9a:	2b02      	cmp	r3, #2
 8008d9c:	d10e      	bne.n	8008dbc <dwc_otg_adp_handle_srp_intr+0xdc>
				gpwrdn.b.pwrdnswtch = 1;
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f043 0320 	orr.w	r3, r3, #32
 8008da4:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	4610      	mov	r0, r2
 8008db2:	f04f 0100 	mov.w	r1, #0
 8008db6:	461a      	mov	r2, r3
 8008db8:	f7fe fe8c 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			gpwrdn.d32 = 0;
 8008dbc:	f04f 0300 	mov.w	r3, #0
 8008dc0:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 0;
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	f36f 0341 	bfc	r3, #1, #1
 8008dc8:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	f04f 0100 	mov.w	r1, #0
 8008dda:	461a      	mov	r2, r3
 8008ddc:	f7fe fe7a 	bl	8007ad4 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			core_if->op_state = B_PERIPHERAL;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f04f 0204 	mov.w	r2, #4
 8008de6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f001 fc60 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 fa23 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f7ff f8d2 	bl	8007fa0 <cil_pcd_start>
		}
	}
#endif
	return 1;
 8008dfc:	f04f 0301 	mov.w	r3, #1
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	f107 0710 	add.w	r7, r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop

08008e0c <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7fe fe40 	bl	8007aa0 <DWC_READ_REG32>
 8008e20:	4603      	mov	r3, r0
 8008e22:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f36f 0382 	bfc	r3, #2, #1
 8008e2a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f36f 0341 	bfc	r3, #1, #1
 8008e32:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f36f 03c3 	bfc	r3, #3, #1
 8008e3a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f36f 1345 	bfc	r3, #5, #1
 8008e42:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8008e44:	68fb      	ldr	r3, [r7, #12]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	f107 0710 	add.w	r7, r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <dwc_otg_mode>:
 * This function returns the mode of the operation, host or device.
 *
 * @return 0 - Device Mode, 1 - Host Mode
 */
static inline uint32_t dwc_otg_mode(dwc_otg_core_if_t * _core_if)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&_core_if->core_global_regs->gintsts) & 0x1);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	f103 0314 	add.w	r3, r3, #20
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7fe fe1d 	bl	8007aa0 <DWC_READ_REG32>
 8008e66:	4603      	mov	r3, r0
 8008e68:	f003 0301 	and.w	r3, r3, #1
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f107 0708 	add.w	r7, r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop

08008e78 <dwc_otg_cil_init>:
 *
 */


dwc_otg_core_if_t *dwc_otg_cil_init(const uint32_t * reg_base_addr)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b088      	sub	sp, #32
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = 0;
 8008e80:	f04f 0300 	mov.w	r3, #0
 8008e84:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_if_t *dev_if = 0;
 8008e86:	f04f 0300 	mov.w	r3, #0
 8008e8a:	617b      	str	r3, [r7, #20]
	dwc_otg_host_if_t *host_if = 0;
 8008e8c:	f04f 0300 	mov.w	r3, #0
 8008e90:	613b      	str	r3, [r7, #16]
	uint8_t *reg_base = (uint8_t *) reg_base_addr;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8008e96:	f04f 0300 	mov.w	r3, #0
 8008e9a:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, reg_base_addr);

	core_if = (dwc_otg_core_if_t *)DWC_ALLOC(sizeof(dwc_otg_core_if_t));
 8008e9c:	f04f 0000 	mov.w	r0, #0
 8008ea0:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8008ea4:	f7fe fcce 	bl	8007844 <__DWC_ALLOC>
 8008ea8:	61b8      	str	r0, [r7, #24]
	//core_if = (dwc_otg_core_if_t *)malloc(sizeof(dwc_otg_core_if_t));
	//core_if = &gcore_if;

	if (core_if == NULL) {
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d102      	bne.n	8008eb6 <dwc_otg_cil_init+0x3e>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_core_if_t failed\n");
		return 0;
 8008eb0:	f04f 0300 	mov.w	r3, #0
 8008eb4:	e150      	b.n	8009158 <dwc_otg_cil_init+0x2e0>
	}

	core_if->core_global_regs = (dwc_otg_core_global_regs_t *) reg_base;
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	605a      	str	r2, [r3, #4]

	/*
	 * Allocate the Device Mode structures.
	 */
	dev_if = DWC_ALLOC(sizeof(dwc_otg_dev_if_t));
 8008ebc:	f04f 0000 	mov.w	r0, #0
 8008ec0:	f04f 01bc 	mov.w	r1, #188	; 0xbc
 8008ec4:	f7fe fcbe 	bl	8007844 <__DWC_ALLOC>
 8008ec8:	6178      	str	r0, [r7, #20]
	//dev_if = &gdev_if ;

	if (dev_if == NULL) {
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d107      	bne.n	8008ee0 <dwc_otg_cil_init+0x68>
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
 8008ed0:	f04f 0000 	mov.w	r0, #0
 8008ed4:	69b9      	ldr	r1, [r7, #24]
 8008ed6:	f7fe fcdf 	bl	8007898 <__DWC_FREE>
		return 0;
 8008eda:	f04f 0300 	mov.w	r3, #0
 8008ede:	e13b      	b.n	8009158 <dwc_otg_cil_init+0x2e0>
	}

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f503 6200 	add.w	r2, r3, #2048	; 0x800
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
		return 0;
	}

	dev_if->dev_global_regs =
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	601a      	str	r2, [r3, #0]
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008eea:	f04f 0300 	mov.w	r3, #0
 8008eee:	61fb      	str	r3, [r7, #28]
 8008ef0:	e01f      	b.n	8008f32 <dwc_otg_cil_init+0xba>
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	ea4f 1343 	mov.w	r3, r3, lsl #5
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
 8008ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	18d2      	adds	r2, r2, r3
	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
 8008f00:	6979      	ldr	r1, [r7, #20]
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f08:	18cb      	adds	r3, r1, r3
 8008f0a:	605a      	str	r2, [r3, #4]
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 8008f0c:	69fb      	ldr	r3, [r7, #28]
 8008f0e:	ea4f 1343 	mov.w	r3, r3, lsl #5
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
 8008f12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	18d2      	adds	r2, r2, r3
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
 8008f1a:	6979      	ldr	r1, [r7, #20]
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	f103 0308 	add.w	r3, r3, #8
 8008f22:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008f26:	18cb      	adds	r3, r1, r3
 8008f28:	605a      	str	r2, [r3, #4]

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	f103 0301 	add.w	r3, r3, #1
 8008f30:	61fb      	str	r3, [r7, #28]
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	2b07      	cmp	r3, #7
 8008f36:	dddc      	ble.n	8008ef2 <dwc_otg_cil_init+0x7a>
			    i, &dev_if->in_ep_regs[i]->diepctl);
		DWC_DEBUGPL(DBG_CILV, "out_ep_regs[%d]->doepctl=%p\n",
			    i, &dev_if->out_ep_regs[i]->doepctl);
	}

	dev_if->speed = 0;	// unknown
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	f04f 0200 	mov.w	r2, #0
 8008f3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	core_if->dev_if = dev_if;
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	609a      	str	r2, [r3, #8]

	/*
	 * Allocate the Host Mode structures.
	 */
	host_if = DWC_ALLOC(sizeof(dwc_otg_host_if_t));
 8008f48:	f04f 0000 	mov.w	r0, #0
 8008f4c:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8008f50:	f7fe fc78 	bl	8007844 <__DWC_ALLOC>
 8008f54:	6138      	str	r0, [r7, #16]
	//host_if = &ghost_if;

	if (host_if == NULL) {
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10c      	bne.n	8008f76 <dwc_otg_cil_init+0xfe>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_host_if_t failed\n");
		DWC_FREE(dev_if);
 8008f5c:	f04f 0000 	mov.w	r0, #0
 8008f60:	6979      	ldr	r1, [r7, #20]
 8008f62:	f7fe fc99 	bl	8007898 <__DWC_FREE>
		DWC_FREE(core_if);
 8008f66:	f04f 0000 	mov.w	r0, #0
 8008f6a:	69b9      	ldr	r1, [r7, #24]
 8008f6c:	f7fe fc94 	bl	8007898 <__DWC_FREE>
		return 0;
 8008f70:	f04f 0300 	mov.w	r3, #0
 8008f74:	e0f0      	b.n	8009158 <dwc_otg_cil_init+0x2e0>
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	601a      	str	r2, [r3, #0]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f503 6288 	add.w	r2, r3, #1088	; 0x440
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	605a      	str	r2, [r3, #4]
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008f8a:	f04f 0300 	mov.w	r3, #0
 8008f8e:	61fb      	str	r3, [r7, #28]
 8008f90:	e010      	b.n	8008fb4 <dwc_otg_cil_init+0x13c>
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	ea4f 1343 	mov.w	r3, r3, lsl #5
	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
 8008f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	18d1      	adds	r1, r2, r3

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	69fa      	ldr	r2, [r7, #28]
 8008fa4:	f102 0202 	add.w	r2, r2, #2
 8008fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	f103 0301 	add.w	r3, r3, #1
 8008fb2:	61fb      	str	r3, [r7, #28]
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	2b07      	cmp	r3, #7
 8008fb8:	ddeb      	ble.n	8008f92 <dwc_otg_cil_init+0x11a>
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
		DWC_DEBUGPL(DBG_CILV, "hc_reg[%d]->hcchar=%p\n",
			    i, &host_if->hc_regs[i]->hcchar);
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	f04f 0208 	mov.w	r2, #8
 8008fc0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	core_if->host_if = host_if;
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	693a      	ldr	r2, [r7, #16]
 8008fc8:	60da      	str	r2, [r3, #12]

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008fca:	f04f 0300 	mov.w	r3, #0
 8008fce:	61fb      	str	r3, [r7, #28]
 8008fd0:	e010      	b.n	8008ff4 <dwc_otg_cil_init+0x17c>
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
				  (i * DWC_OTG_DATA_FIFO_SIZE));
 8008fd2:	69fb      	ldr	r3, [r7, #28]
 8008fd4:	ea4f 3303 	mov.w	r3, r3, lsl #12
	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
 8008fd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fdc:	68fa      	ldr	r2, [r7, #12]
 8008fde:	18d1      	adds	r1, r2, r3

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	69fa      	ldr	r2, [r7, #28]
 8008fe4:	f102 0208 	add.w	r2, r2, #8
 8008fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	f103 0301 	add.w	r3, r3, #1
 8008ff2:	61fb      	str	r3, [r7, #28]
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	2b07      	cmp	r3, #7
 8008ff8:	ddeb      	ble.n	8008fd2 <dwc_otg_cil_init+0x15a>
				  (i * DWC_OTG_DATA_FIFO_SIZE));
		DWC_DEBUGPL(DBG_CILV, "data_fifo[%d]=0x%08lx\n",
			    i, (unsigned long)core_if->data_fifo[i]);
	}

	core_if->pcgcctl = (uint32_t *) (reg_base + DWC_OTG_PCGCCTL_OFFSET);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f503 6260 	add.w	r2, r3, #3584	; 0xe00
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	61da      	str	r2, [r3, #28]

	/* Initiate lx_state to L3 disconnected state */
	core_if->lx_state = DWC_OTG_L3;
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	f04f 0203 	mov.w	r2, #3
 800900a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
 800900e:	69bb      	ldr	r3, [r7, #24]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8009016:	4618      	mov	r0, r3
 8009018:	f7fe fd42 	bl	8007aa0 <DWC_READ_REG32>
 800901c:	4602      	mov	r2, r0
	core_if->lx_state = DWC_OTG_L3;
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	64da      	str	r2, [r3, #76]	; 0x4c
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800902a:	4618      	mov	r0, r3
 800902c:	f7fe fd38 	bl	8007aa0 <DWC_READ_REG32>
 8009030:	4602      	mov	r2, r0
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	651a      	str	r2, [r3, #80]	; 0x50
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 800903e:	4618      	mov	r0, r3
 8009040:	f7fe fd2e 	bl	8007aa0 <DWC_READ_REG32>
 8009044:	4602      	mov	r2, r0
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	655a      	str	r2, [r3, #84]	; 0x54
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg4);
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8009052:	4618      	mov	r0, r3
 8009054:	f7fe fd24 	bl	8007aa0 <DWC_READ_REG32>
 8009058:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	659a      	str	r2, [r3, #88]	; 0x58
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4618      	mov	r0, r3
 8009066:	f7fe fd1b 	bl	8007aa0 <DWC_READ_REG32>
 800906a:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg1=%08x\n", core_if->hwcfg1.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	65da      	str	r2, [r3, #92]	; 0x5c
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4618      	mov	r0, r3
 8009078:	f7fe fd12 	bl	8007aa0 <DWC_READ_REG32>
 800907c:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	661a      	str	r2, [r3, #96]	; 0x60
		    core_if->hwcfg3.b.xfer_size_cntr_width);

	/*
	 * Set the SRP sucess bit for FS-I2c
	 */
	core_if->srp_success = 0;
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	f04f 0200 	mov.w	r2, #0
 8009088:	755a      	strb	r2, [r3, #21]
	core_if->srp_timer_started = 0;
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	f04f 0200 	mov.w	r2, #0
 8009090:	759a      	strb	r2, [r3, #22]

	/*
	 * Create new workqueue and init works
	 */
	core_if->wq_otg = DWC_WORKQ_ALLOC("dwc_otg");
 8009092:	f24c 0044 	movw	r0, #49220	; 0xc044
 8009096:	f6c0 0002 	movt	r0, #2050	; 0x802
 800909a:	f7fe fedd 	bl	8007e58 <DWC_WORKQ_ALLOC>
 800909e:	4602      	mov	r2, r0
 80090a0:	69bb      	ldr	r3, [r7, #24]
 80090a2:	679a      	str	r2, [r3, #120]	; 0x78
	if (core_if->wq_otg == 0) {
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d111      	bne.n	80090d0 <dwc_otg_cil_init+0x258>
		DWC_WARN("DWC_WORKQ_ALLOC failed\n");
		DWC_FREE(host_if);
 80090ac:	f04f 0000 	mov.w	r0, #0
 80090b0:	6939      	ldr	r1, [r7, #16]
 80090b2:	f7fe fbf1 	bl	8007898 <__DWC_FREE>
		DWC_FREE(dev_if);
 80090b6:	f04f 0000 	mov.w	r0, #0
 80090ba:	6979      	ldr	r1, [r7, #20]
 80090bc:	f7fe fbec 	bl	8007898 <__DWC_FREE>
		DWC_FREE(core_if);
 80090c0:	f04f 0000 	mov.w	r0, #0
 80090c4:	69b9      	ldr	r1, [r7, #24]
 80090c6:	f7fe fbe7 	bl	8007898 <__DWC_FREE>
		return 0;
 80090ca:	f04f 0300 	mov.w	r3, #0
 80090ce:	e043      	b.n	8009158 <dwc_otg_cil_init+0x2e0>
	}

	core_if->snpsid = DWC_READ_REG32(&core_if->core_global_regs->gsnpsid);
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fe fce1 	bl	8007aa0 <DWC_READ_REG32>
 80090de:	4602      	mov	r2, r0
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	611a      	str	r2, [r3, #16]
	DWC_PRINTF("Core Release: %x.%x%x%x\n",
		   (core_if->snpsid >> 12 & 0xF),
		   (core_if->snpsid >> 8 & 0xF),
		   (core_if->snpsid >> 4 & 0xF), (core_if->snpsid & 0xF));

	core_if->wkp_timer = DWC_TIMER_ALLOC("Wake Up Timer",
 80090e4:	f24c 004c 	movw	r0, #49228	; 0xc04c
 80090e8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80090ec:	f640 4159 	movw	r1, #3161	; 0xc59
 80090f0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80090f4:	69ba      	ldr	r2, [r7, #24]
 80090f6:	f7fe fdc1 	bl	8007c7c <DWC_TIMER_ALLOC>
 80090fa:	4602      	mov	r2, r0
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	67da      	str	r2, [r3, #124]	; 0x7c
					     w_wakeup_detected, core_if);
	if (core_if->wkp_timer == 0) {
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009104:	2b00      	cmp	r3, #0
 8009106:	d116      	bne.n	8009136 <dwc_otg_cil_init+0x2be>
		DWC_WARN("DWC_TIMER_ALLOC failed\n");
		DWC_FREE(host_if);
 8009108:	f04f 0000 	mov.w	r0, #0
 800910c:	6939      	ldr	r1, [r7, #16]
 800910e:	f7fe fbc3 	bl	8007898 <__DWC_FREE>
		DWC_FREE(dev_if);
 8009112:	f04f 0000 	mov.w	r0, #0
 8009116:	6979      	ldr	r1, [r7, #20]
 8009118:	f7fe fbbe 	bl	8007898 <__DWC_FREE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009120:	4618      	mov	r0, r3
 8009122:	f7fe feb1 	bl	8007e88 <DWC_WORKQ_FREE>
		DWC_FREE(core_if);
 8009126:	f04f 0000 	mov.w	r0, #0
 800912a:	69b9      	ldr	r1, [r7, #24]
 800912c:	f7fe fbb4 	bl	8007898 <__DWC_FREE>
		return 0;
 8009130:	f04f 0300 	mov.w	r3, #0
 8009134:	e010      	b.n	8009158 <dwc_otg_cil_init+0x2e0>
	}

	if (dwc_otg_setup_params(core_if)) {
 8009136:	69b8      	ldr	r0, [r7, #24]
 8009138:	f005 f88c 	bl	800e254 <dwc_otg_setup_params>
		DWC_WARN("Error while setting core params\n");
	}

	core_if->hibernation_suspend = 0;
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	f04f 0200 	mov.w	r2, #0
 8009142:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/** ADP initialization */
	if (core_if->adp_enable) {
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800914c:	2b00      	cmp	r3, #0
 800914e:	d002      	beq.n	8009156 <dwc_otg_cil_init+0x2de>
		dwc_otg_adp_init(core_if);
 8009150:	69b8      	ldr	r0, [r7, #24]
 8009152:	f7ff fb83 	bl	800885c <dwc_otg_adp_init>
	}
	
	//core_if->op_state = 1;
	return core_if;
 8009156:	69bb      	ldr	r3, [r7, #24]
}
 8009158:	4618      	mov	r0, r3
 800915a:	f107 0720 	add.w	r7, r7, #32
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop

08009164 <dwc_otg_cil_remove>:
 * @param core_if The core interface pointer returned from
 * 		  dwc_otg_cil_init().
 *
 */
void dwc_otg_cil_remove(dwc_otg_core_if_t * core_if)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
	/* Disable all interrupts */
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 1, 0);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	f103 0308 	add.w	r3, r3, #8
 8009174:	4618      	mov	r0, r3
 8009176:	f04f 0101 	mov.w	r1, #1
 800917a:	f04f 0200 	mov.w	r2, #0
 800917e:	f7fe fca9 	bl	8007ad4 <DWC_MODIFY_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f103 0318 	add.w	r3, r3, #24
 800918a:	4618      	mov	r0, r3
 800918c:	f04f 0100 	mov.w	r1, #0
 8009190:	f7fe fc92 	bl	8007ab8 <DWC_WRITE_REG32>

	if (core_if->wq_otg) {
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009198:	2b00      	cmp	r3, #0
 800919a:	d00b      	beq.n	80091b4 <dwc_otg_cil_remove+0x50>
		DWC_WORKQ_WAIT_WORK_DONE(core_if->wq_otg, 500);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091a0:	4618      	mov	r0, r3
 80091a2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80091a6:	f7fe fe49 	bl	8007e3c <DWC_WORKQ_WAIT_WORK_DONE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe fe6a 	bl	8007e88 <DWC_WORKQ_FREE>
	}
	if (core_if->dev_if) {
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d006      	beq.n	80091ca <dwc_otg_cil_remove+0x66>
		DWC_FREE(core_if->dev_if);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	f04f 0000 	mov.w	r0, #0
 80091c4:	4619      	mov	r1, r3
 80091c6:	f7fe fb67 	bl	8007898 <__DWC_FREE>
	}
	if (core_if->host_if) {
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d006      	beq.n	80091e0 <dwc_otg_cil_remove+0x7c>
		DWC_FREE(core_if->host_if);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	f04f 0000 	mov.w	r0, #0
 80091da:	4619      	mov	r1, r3
 80091dc:	f7fe fb5c 	bl	8007898 <__DWC_FREE>
	}

	/** Remove ADP Timers  */
	if (core_if->adp_enable) {
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <dwc_otg_cil_remove+0x8c>
		dwc_otg_adp_remove(core_if);
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f7ff fb84 	bl	80088f8 <dwc_otg_adp_remove>
	}
	if (core_if->core_params) {
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d006      	beq.n	8009206 <dwc_otg_cil_remove+0xa2>
		DWC_FREE(core_if->core_params);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f04f 0000 	mov.w	r0, #0
 8009200:	4619      	mov	r1, r3
 8009202:	f7fe fb49 	bl	8007898 <__DWC_FREE>
	}
	if (core_if->wkp_timer) {
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800920a:	2b00      	cmp	r3, #0
 800920c:	d004      	beq.n	8009218 <dwc_otg_cil_remove+0xb4>
		DWC_TIMER_FREE(core_if->wkp_timer);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009212:	4618      	mov	r0, r3
 8009214:	f7fe fd52 	bl	8007cbc <DWC_TIMER_FREE>
	}
	if (core_if->srp_timer) {
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	699b      	ldr	r3, [r3, #24]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d004      	beq.n	800922a <dwc_otg_cil_remove+0xc6>
		DWC_TIMER_FREE(core_if->srp_timer);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	699b      	ldr	r3, [r3, #24]
 8009224:	4618      	mov	r0, r3
 8009226:	f7fe fd49 	bl	8007cbc <DWC_TIMER_FREE>
	}
	DWC_FREE(core_if);
 800922a:	f04f 0000 	mov.w	r0, #0
 800922e:	6879      	ldr	r1, [r7, #4]
 8009230:	f7fe fb32 	bl	8007898 <__DWC_FREE>
}
 8009234:	f107 0708 	add.w	r7, r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <dwc_otg_enable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_enable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8009244:	f04f 0300 	mov.w	r3, #0
 8009248:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Enable interrupts */
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f043 0301 	orr.w	r3, r3, #1
 8009250:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 0, ahbcfg.d32);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f103 0208 	add.w	r2, r3, #8
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	4610      	mov	r0, r2
 800925e:	f04f 0100 	mov.w	r1, #0
 8009262:	461a      	mov	r2, r3
 8009264:	f7fe fc36 	bl	8007ad4 <DWC_MODIFY_REG32>
}
 8009268:	f107 0710 	add.w	r7, r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <dwc_otg_disable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_disable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8009278:	f04f 0300 	mov.w	r3, #0
 800927c:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Disable interrupts */
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f043 0301 	orr.w	r3, r3, #1
 8009284:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	f103 0208 	add.w	r2, r3, #8
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	4610      	mov	r0, r2
 8009292:	4619      	mov	r1, r3
 8009294:	f04f 0200 	mov.w	r2, #0
 8009298:	f7fe fc1c 	bl	8007ad4 <DWC_MODIFY_REG32>
}
 800929c:	f107 0710 	add.w	r7, r7, #16
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <dwc_otg_enable_common_interrupts>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
static void dwc_otg_enable_common_interrupts(dwc_otg_core_if_t * core_if)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	60fb      	str	r3, [r7, #12]
	
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80092b2:	f04f 0300 	mov.w	r3, #0
 80092b6:	60bb      	str	r3, [r7, #8]

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&global_regs->gotgint, 0xFFFFFFFF);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f103 0304 	add.w	r3, r3, #4
 80092be:	4618      	mov	r0, r3
 80092c0:	f04f 31ff 	mov.w	r1, #4294967295
 80092c4:	f7fe fbf8 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f103 0314 	add.w	r3, r3, #20
 80092ce:	4618      	mov	r0, r3
 80092d0:	f04f 31ff 	mov.w	r1, #4294967295
 80092d4:	f7fe fbf0 	bl	8007ab8 <DWC_WRITE_REG32>

	/*
	 * Enable the interrupts in the GINTMSK.
	 */
	intr_mask.b.modemismatch = 1;
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f043 0302 	orr.w	r3, r3, #2
 80092de:	60bb      	str	r3, [r7, #8]
	intr_mask.b.otgintr = 1;
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	f043 0304 	orr.w	r3, r3, #4
 80092e6:	60bb      	str	r3, [r7, #8]

	if (!core_if->dma_enable) {
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d103      	bne.n	80092fa <dwc_otg_enable_common_interrupts+0x56>
		intr_mask.b.rxstsqlvl = 1;
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	f043 0310 	orr.w	r3, r3, #16
 80092f8:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.conidstschng = 1;
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009300:	60bb      	str	r3, [r7, #8]
	intr_mask.b.wkupintr = 1;
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009308:	60bb      	str	r3, [r7, #8]
	intr_mask.b.disconnect = 1;
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009310:	60bb      	str	r3, [r7, #8]
	*/
#ifdef DWC_HOST_ONLY
	intr_mask.b.usbsuspend = 1;
#endif
#endif
	intr_mask.b.sessreqintr = 1;
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009318:	60bb      	str	r3, [r7, #8]
	 */
#ifdef DWC_HOST_ONLY
	intr_mask.d32 = 0xA3200818;
#endif
#endif
	DWC_WRITE_REG32(&global_regs->gintmsk, intr_mask.d32);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f103 0218 	add.w	r2, r3, #24
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	4610      	mov	r0, r2
 8009324:	4619      	mov	r1, r3
 8009326:	f7fe fbc7 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800932a:	f107 0710 	add.w	r7, r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop

08009334 <dwc_otg_device_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t * core_if,
				       int rem_wakeup, int reset)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b08a      	sub	sp, #40	; 0x28
 8009338:	af00      	add	r7, sp, #0
 800933a:	60f8      	str	r0, [r7, #12]
 800933c:	60b9      	str	r1, [r7, #8]
 800933e:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8009340:	f04f 0300 	mov.w	r3, #0
 8009344:	623b      	str	r3, [r7, #32]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8009346:	f04f 0300 	mov.w	r3, #0
 800934a:	61fb      	str	r3, [r7, #28]
	dctl_data_t dctl = {.d32 = 0 };
 800934c:	f04f 0300 	mov.w	r3, #0
 8009350:	61bb      	str	r3, [r7, #24]

	int timeout = 2000;
 8009352:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009356:	627b      	str	r3, [r7, #36]	; 0x24

	if (!core_if->hibernation_suspend) {
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d102      	bne.n	8009368 <dwc_otg_device_hibernation_restore+0x34>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8009362:	f04f 0301 	mov.w	r3, #1
 8009366:	e1a1      	b.n	80096ac <dwc_otg_device_hibernation_restore+0x378>
	}

	DWC_DEBUGPL(DBG_PCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 8009368:	6a3b      	ldr	r3, [r7, #32]
 800936a:	f043 0320 	orr.w	r3, r3, #32
 800936e:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	4610      	mov	r0, r2
 800937c:	4619      	mov	r1, r3
 800937e:	f04f 0200 	mov.w	r2, #0
 8009382:	f7fe fba7 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009386:	f04f 000a 	mov.w	r0, #10
 800938a:	f7fe fc33 	bl	8007bf4 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 800938e:	f04f 0300 	mov.w	r3, #0
 8009392:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 8009394:	6a3b      	ldr	r3, [r7, #32]
 8009396:	f043 0310 	orr.w	r3, r3, #16
 800939a:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80093a4:	6a3b      	ldr	r3, [r7, #32]
 80093a6:	4610      	mov	r0, r2
 80093a8:	4619      	mov	r1, r3
 80093aa:	f04f 0200 	mov.w	r2, #0
 80093ae:	f7fe fb91 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80093b2:	f04f 000a 	mov.w	r0, #10
 80093b6:	f7fe fc1d 	bl	8007bf4 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 80093ba:	f04f 0300 	mov.w	r3, #0
 80093be:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 80093c0:	6a3b      	ldr	r3, [r7, #32]
 80093c2:	f043 0304 	orr.w	r3, r3, #4
 80093c6:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80093d0:	6a3b      	ldr	r3, [r7, #32]
 80093d2:	4610      	mov	r0, r2
 80093d4:	f04f 0100 	mov.w	r1, #0
 80093d8:	461a      	mov	r2, r3
 80093da:	f7fe fb7b 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80093de:	f04f 000a 	mov.w	r0, #10
 80093e2:	f7fe fc07 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnclmp = 1;
 80093ec:	6a3b      	ldr	r3, [r7, #32]
 80093ee:	f043 0308 	orr.w	r3, r3, #8
 80093f2:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80093fc:	6a3b      	ldr	r3, [r7, #32]
 80093fe:	4610      	mov	r0, r2
 8009400:	4619      	mov	r1, r3
 8009402:	f04f 0200 	mov.w	r2, #0
 8009406:	f7fe fb65 	bl	8007ad4 <DWC_MODIFY_REG32>

	if (rem_wakeup) {
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d003      	beq.n	8009418 <dwc_otg_device_hibernation_restore+0xe4>
		dwc_udelay(70);
 8009410:	f04f 0046 	mov.w	r0, #70	; 0x46
 8009414:	f7fe fbee 	bl	8007bf4 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 800941e:	6a3b      	ldr	r3, [r7, #32]
 8009420:	f043 0310 	orr.w	r3, r3, #16
 8009424:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	4610      	mov	r0, r2
 8009432:	f04f 0100 	mov.w	r1, #0
 8009436:	461a      	mov	r2, r3
 8009438:	f7fe fb4c 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800943c:	f04f 000a 	mov.w	r0, #10
 8009440:	f7fe fbd8 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8009444:	f04f 0300 	mov.w	r3, #0
 8009448:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuintsel = 1;
 800944a:	6a3b      	ldr	r3, [r7, #32]
 800944c:	f043 0301 	orr.w	r3, r3, #1
 8009450:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800945a:	6a3b      	ldr	r3, [r7, #32]
 800945c:	4610      	mov	r0, r2
 800945e:	4619      	mov	r1, r3
 8009460:	f04f 0200 	mov.w	r2, #0
 8009464:	f7fe fb36 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Mask interrupts from gpwrdn */
	gpwrdn.d32 = 0;
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	623b      	str	r3, [r7, #32]
	gpwrdn.b.connect_det_msk = 1;
 800946e:	6a3b      	ldr	r3, [r7, #32]
 8009470:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009474:	623b      	str	r3, [r7, #32]
	gpwrdn.b.srp_det_msk = 1;
 8009476:	6a3b      	ldr	r3, [r7, #32]
 8009478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800947c:	623b      	str	r3, [r7, #32]
	gpwrdn.b.disconn_det_msk = 1;
 800947e:	6a3b      	ldr	r3, [r7, #32]
 8009480:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009484:	623b      	str	r3, [r7, #32]
	gpwrdn.b.rst_det_msk = 1;
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800948c:	623b      	str	r3, [r7, #32]
	gpwrdn.b.lnstchng_msk = 1;
 800948e:	6a3b      	ldr	r3, [r7, #32]
 8009490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009494:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800949e:	6a3b      	ldr	r3, [r7, #32]
 80094a0:	4610      	mov	r0, r2
 80094a2:	4619      	mov	r1, r3
 80094a4:	f04f 0200 	mov.w	r2, #0
 80094a8:	f7fe fb14 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/*
	 * Set Restore Essential Regs bit in PCGCCTL register, restore_mode = 1
	 * indicates restore from remote_wakeup
	 */
	restore_essential_regs(core_if, rem_wakeup, 0);
 80094b6:	68f8      	ldr	r0, [r7, #12]
 80094b8:	68b9      	ldr	r1, [r7, #8]
 80094ba:	f04f 0200 	mov.w	r2, #0
 80094be:	f000 fedd 	bl	800a27c <restore_essential_regs>

	/*
	 * Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling
	 */
	dwc_udelay(10);
 80094c2:	f04f 000a 	mov.w	r0, #10
 80094c6:	f7fe fb95 	bl	8007bf4 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d12a      	bne.n	800952a <dwc_otg_device_hibernation_restore+0x1f6>
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	f103 0314 	add.w	r3, r3, #20
 80094dc:	4618      	mov	r0, r3
 80094de:	f7fe fadf 	bl	8007aa0 <DWC_READ_REG32>
 80094e2:	4603      	mov	r3, r0
		 * Wait For Restore_done Interrupt. This mechanism of polling the interrupt
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
 80094e4:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
			if (gintsts.b.restoredone) {
 80094e6:	7dbb      	ldrb	r3, [r7, #22]
 80094e8:	f003 0301 	and.w	r3, r3, #1
 80094ec:	b2db      	uxtb	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d010      	beq.n	8009514 <dwc_otg_device_hibernation_restore+0x1e0>
				gintsts.d32 = 0;
 80094f2:	f04f 0300 	mov.w	r3, #0
 80094f6:	617b      	str	r3, [r7, #20]
				gintsts.b.restoredone = 1;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094fe:	617b      	str	r3, [r7, #20]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	f103 0214 	add.w	r2, r3, #20
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	4610      	mov	r0, r2
 800950c:	4619      	mov	r1, r3
 800950e:	f7fe fad3 	bl	8007ab8 <DWC_WRITE_REG32>
 8009512:	e00a      	b.n	800952a <dwc_otg_device_hibernation_restore+0x1f6>
						gintsts, gintsts.d32);
				DWC_PRINTF("Restore Done Interrupt seen\n");
				break;
			}
			dwc_udelay(10);
 8009514:	f04f 000a 	mov.w	r0, #10
 8009518:	f7fe fb6c 	bl	8007bf4 <DWC_UDELAY>
		} while (--timeout);
 800951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009522:	627b      	str	r3, [r7, #36]	; 0x24
 8009524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009526:	2b00      	cmp	r3, #0
 8009528:	d1d4      	bne.n	80094d4 <dwc_otg_device_hibernation_restore+0x1a0>
		if (!timeout) {
			DWC_PRINTF("Restore Done interrupt wasn't generated here\n");
		}
	}
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f103 0314 	add.w	r3, r3, #20
 8009532:	4618      	mov	r0, r3
 8009534:	f04f 31ff 	mov.w	r1, #4294967295
 8009538:	f7fe fabe 	bl	8007ab8 <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 8009542:	6a3b      	ldr	r3, [r7, #32]
 8009544:	f043 0304 	orr.w	r3, r3, #4
 8009548:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009552:	6a3b      	ldr	r3, [r7, #32]
 8009554:	4610      	mov	r0, r2
 8009556:	4619      	mov	r1, r3
 8009558:	f04f 0200 	mov.w	r2, #0
 800955c:	f7fe faba 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009560:	f04f 000a 	mov.w	r0, #10
 8009564:	f7fe fb46 	bl	8007bf4 <DWC_UDELAY>

	if (!rem_wakeup) {
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10f      	bne.n	800958e <dwc_otg_device_hibernation_restore+0x25a>
		pcgcctl.d32 = 0;
 800956e:	f04f 0300 	mov.w	r3, #0
 8009572:	61fb      	str	r3, [r7, #28]
		pcgcctl.b.rstpdwnmodule = 1;
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	f043 0308 	orr.w	r3, r3, #8
 800957a:	61fb      	str	r3, [r7, #28]
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	69da      	ldr	r2, [r3, #28]
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	4610      	mov	r0, r2
 8009584:	4619      	mov	r1, r3
 8009586:	f04f 0200 	mov.w	r2, #0
 800958a:	f7fe faa3 	bl	8007ad4 <DWC_MODIFY_REG32>
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
		pcgcctl.b.rstpdwnmodule = 1;
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	4610      	mov	r0, r2
 80095a0:	4619      	mov	r1, r3
 80095a2:	f7fe fa89 	bl	8007ab8 <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
			core_if->dr_backup->dcfg);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4610      	mov	r0, r2
 80095b8:	4619      	mov	r1, r3
 80095ba:	f7fe fa7d 	bl	8007ab8 <DWC_WRITE_REG32>
			core_if->dr_backup->dcfg);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 80095be:	f04f 0300 	mov.w	r3, #0
 80095c2:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuactv = 1;
 80095c4:	6a3b      	ldr	r3, [r7, #32]
 80095c6:	f043 0302 	orr.w	r3, r3, #2
 80095ca:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80095d4:	6a3b      	ldr	r3, [r7, #32]
 80095d6:	4610      	mov	r0, r2
 80095d8:	4619      	mov	r1, r3
 80095da:	f04f 0200 	mov.w	r2, #0
 80095de:	f7fe fa79 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80095e2:	f04f 000a 	mov.w	r0, #10
 80095e6:	f7fe fb05 	bl	8007bf4 <DWC_UDELAY>

	if (!rem_wakeup) {
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d110      	bne.n	8009612 <dwc_otg_device_hibernation_restore+0x2de>
		/* Set Device programming done bit */
		dctl.b.pwronprgdone = 1;
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80095f6:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	689b      	ldr	r3, [r3, #8]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f103 0204 	add.w	r2, r3, #4
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	4610      	mov	r0, r2
 8009606:	f04f 0100 	mov.w	r1, #0
 800960a:	461a      	mov	r2, r3
 800960c:	f7fe fa62 	bl	8007ad4 <DWC_MODIFY_REG32>
 8009610:	e012      	b.n	8009638 <dwc_otg_device_hibernation_restore+0x304>
	} else {
		/* Start Remote Wakeup Signaling */
		dctl.d32 = core_if->dr_backup->dctl;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	f043 0301 	orr.w	r3, r3, #1
 8009622:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f103 0204 	add.w	r2, r3, #4
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	4610      	mov	r0, r2
 8009632:	4619      	mov	r1, r3
 8009634:	f7fe fa40 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	dwc_mdelay(2);
 8009638:	f04f 0002 	mov.w	r0, #2
 800963c:	f7fe fafc 	bl	8007c38 <DWC_MDELAY>
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	f103 0314 	add.w	r3, r3, #20
 8009648:	4618      	mov	r0, r3
 800964a:	f04f 31ff 	mov.w	r1, #4294967295
 800964e:	f7fe fa33 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f000 fc52 	bl	8009efc <dwc_otg_restore_global_regs>
	/* Restore device global registers */
	dwc_otg_restore_dev_regs(core_if, rem_wakeup);
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	68b9      	ldr	r1, [r7, #8]
 800965c:	f000 fcec 	bl	800a038 <dwc_otg_restore_dev_regs>

	if (rem_wakeup) {
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d016      	beq.n	8009694 <dwc_otg_device_hibernation_restore+0x360>
		dwc_mdelay(7);
 8009666:	f04f 0007 	mov.w	r0, #7
 800966a:	f7fe fae5 	bl	8007c38 <DWC_MDELAY>
		dctl.d32 = 0;
 800966e:	f04f 0300 	mov.w	r3, #0
 8009672:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	f043 0301 	orr.w	r3, r3, #1
 800967a:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f103 0204 	add.w	r2, r3, #4
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	4610      	mov	r0, r2
 800968a:	4619      	mov	r1, r3
 800968c:	f04f 0200 	mov.w	r2, #0
 8009690:	f7fe fa20 	bl	8007ad4 <DWC_MODIFY_REG32>
	}

	core_if->hibernation_suspend = 0;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f04f 0200 	mov.w	r2, #0
 800969a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f04f 0200 	mov.w	r2, #0
 80096a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery completes here\n");

	return 1;
 80096a8:	f04f 0301 	mov.w	r3, #1
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop

080096b8 <dwc_otg_host_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t * core_if,
				     int rem_wakeup, int reset)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b088      	sub	sp, #32
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80096c4:	f04f 0300 	mov.w	r3, #0
 80096c8:	61bb      	str	r3, [r7, #24]
	hprt0_data_t hprt0 = {.d32 = 0 };
 80096ca:	f04f 0300 	mov.w	r3, #0
 80096ce:	617b      	str	r3, [r7, #20]

	int timeout = 2000;
 80096d0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80096d4:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_HCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	f043 0320 	orr.w	r3, r3, #32
 80096dc:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	4610      	mov	r0, r2
 80096ea:	4619      	mov	r1, r3
 80096ec:	f04f 0200 	mov.w	r2, #0
 80096f0:	f7fe f9f0 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80096f4:	f04f 000a 	mov.w	r0, #10
 80096f8:	f7fe fa7c 	bl	8007bf4 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 80096fc:	f04f 0300 	mov.w	r3, #0
 8009700:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	f043 0310 	orr.w	r3, r3, #16
 8009708:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	4610      	mov	r0, r2
 8009716:	4619      	mov	r1, r3
 8009718:	f04f 0200 	mov.w	r2, #0
 800971c:	f7fe f9da 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009720:	f04f 000a 	mov.w	r0, #10
 8009724:	f7fe fa66 	bl	8007bf4 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 8009728:	f04f 0300 	mov.w	r3, #0
 800972c:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	f043 0304 	orr.w	r3, r3, #4
 8009734:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800973e:	69bb      	ldr	r3, [r7, #24]
 8009740:	4610      	mov	r0, r2
 8009742:	f04f 0100 	mov.w	r1, #0
 8009746:	461a      	mov	r2, r3
 8009748:	f7fe f9c4 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800974c:	f04f 000a 	mov.w	r0, #10
 8009750:	f7fe fa50 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8009754:	f04f 0300 	mov.w	r3, #0
 8009758:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnclmp = 1;
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	f043 0308 	orr.w	r3, r3, #8
 8009760:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	4610      	mov	r0, r2
 800976e:	4619      	mov	r1, r3
 8009770:	f04f 0200 	mov.w	r2, #0
 8009774:	f7fe f9ae 	bl	8007ad4 <DWC_MODIFY_REG32>

	if (!rem_wakeup) {
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d103      	bne.n	8009786 <dwc_otg_host_hibernation_restore+0xce>
		dwc_udelay(50);
 800977e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8009782:	f7fe fa37 	bl	8007bf4 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 8009786:	f04f 0300 	mov.w	r3, #0
 800978a:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	f043 0310 	orr.w	r3, r3, #16
 8009792:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	4610      	mov	r0, r2
 80097a0:	f04f 0100 	mov.w	r1, #0
 80097a4:	461a      	mov	r2, r3
 80097a6:	f7fe f995 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80097aa:	f04f 000a 	mov.w	r0, #10
 80097ae:	f7fe fa21 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80097b2:	f04f 0300 	mov.w	r3, #0
 80097b6:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuintsel = 1;
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	f043 0301 	orr.w	r3, r3, #1
 80097be:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	4610      	mov	r0, r2
 80097cc:	4619      	mov	r1, r3
 80097ce:	f04f 0200 	mov.w	r2, #0
 80097d2:	f7fe f97f 	bl	8007ad4 <DWC_MODIFY_REG32>

	gpwrdn.d32 = 0;
 80097d6:	f04f 0300 	mov.w	r3, #0
 80097da:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.connect_det_msk = 1;
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80097e2:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.srp_det_msk = 1;
 80097e4:	69bb      	ldr	r3, [r7, #24]
 80097e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097ea:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.disconn_det_msk = 1;
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80097f2:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.rst_det_msk = 1;
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097fa:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.lnstchng_msk = 1;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009802:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	4610      	mov	r0, r2
 8009810:	4619      	mov	r1, r3
 8009812:	f04f 0200 	mov.w	r2, #0
 8009816:	f7fe f95d 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f04f 0200 	mov.w	r2, #0
 8009820:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Set Restore Essential Regs bit in PCGCCTL register */
	restore_essential_regs(core_if, rem_wakeup, 1);
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	68b9      	ldr	r1, [r7, #8]
 8009828:	f04f 0201 	mov.w	r2, #1
 800982c:	f000 fd26 	bl	800a27c <restore_essential_regs>

	/* Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling */
	dwc_udelay(10);
 8009830:	f04f 000a 	mov.w	r0, #10
 8009834:	f7fe f9de 	bl	8007bf4 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d12a      	bne.n	8009898 <dwc_otg_host_hibernation_restore+0x1e0>
		/* Wait For Restore_done Interrupt. This mechanism of polling the
		 * interrupt is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f103 0314 	add.w	r3, r3, #20
 800984a:	4618      	mov	r0, r3
 800984c:	f7fe f928 	bl	8007aa0 <DWC_READ_REG32>
 8009850:	4603      	mov	r3, r0
 8009852:	613b      	str	r3, [r7, #16]
			if (gintsts.b.restoredone) {
 8009854:	7cbb      	ldrb	r3, [r7, #18]
 8009856:	f003 0301 	and.w	r3, r3, #1
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2b00      	cmp	r3, #0
 800985e:	d010      	beq.n	8009882 <dwc_otg_host_hibernation_restore+0x1ca>
				gintsts.d32 = 0;
 8009860:	f04f 0300 	mov.w	r3, #0
 8009864:	613b      	str	r3, [r7, #16]
				gintsts.b.restoredone = 1;
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800986c:	613b      	str	r3, [r7, #16]
         		DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	f103 0214 	add.w	r2, r3, #20
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	4610      	mov	r0, r2
 800987a:	4619      	mov	r1, r3
 800987c:	f7fe f91c 	bl	8007ab8 <DWC_WRITE_REG32>
 8009880:	e00a      	b.n	8009898 <dwc_otg_host_hibernation_restore+0x1e0>
				DWC_DEBUGPL(DBG_HCD,"Restore Done Interrupt seen\n");	
				break;
			}
			dwc_udelay(10);
 8009882:	f04f 000a 	mov.w	r0, #10
 8009886:	f7fe f9b5 	bl	8007bf4 <DWC_UDELAY>
		} while (--timeout);
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	f103 33ff 	add.w	r3, r3, #4294967295
 8009890:	61fb      	str	r3, [r7, #28]
 8009892:	69fb      	ldr	r3, [r7, #28]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d1d4      	bne.n	8009842 <dwc_otg_host_hibernation_restore+0x18a>
			DWC_WARN("Restore Done interrupt wasn't generated\n");
		}
	}

	/* Set the flag's value to 0 again after receiving restore done interrupt */
	core_if->hibernation_suspend = 0;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f04f 0200 	mov.w	r2, #0
 800989e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* This step is not described in functional spec but if not wait for this
	 * delay, mismatch interrupts occurred because just after restore core is
	 * in Device mode(gintsts.curmode == 0) */
	dwc_mdelay(100);
 80098a2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80098a6:	f7fe f9c7 	bl	8007c38 <DWC_MDELAY>

	/* Clear all pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	f103 0314 	add.w	r3, r3, #20
 80098b2:	4618      	mov	r0, r3
 80098b4:	f04f 31ff 	mov.w	r1, #4294967295
 80098b8:	f7fe f8fe 	bl	8007ab8 <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 80098bc:	f04f 0300 	mov.w	r3, #0
 80098c0:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	f043 0304 	orr.w	r3, r3, #4
 80098c8:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	4610      	mov	r0, r2
 80098d6:	4619      	mov	r1, r3
 80098d8:	f04f 0200 	mov.w	r2, #0
 80098dc:	f7fe f8fa 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80098e0:	f04f 000a 	mov.w	r0, #10
 80098e4:	f7fe f986 	bl	8007bf4 <DWC_UDELAY>

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
	gpwrdn.b.restore = 1;
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 80098f6:	68db      	ldr	r3, [r3, #12]
 80098f8:	4610      	mov	r0, r2
 80098fa:	4619      	mov	r1, r3
 80098fc:	f7fe f8dc 	bl	8007ab8 <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	68db      	ldr	r3, [r3, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	461a      	mov	r2, r3
			core_if->hr_backup->hcfg_local);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4610      	mov	r0, r2
 8009912:	4619      	mov	r1, r3
 8009914:	f7fe f8d0 	bl	8007ab8 <DWC_WRITE_REG32>
			core_if->hr_backup->hcfg_local);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 8009918:	f04f 0300 	mov.w	r3, #0
 800991c:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuactv = 1;
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	f043 0302 	orr.w	r3, r3, #2
 8009924:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	4610      	mov	r0, r2
 8009932:	4619      	mov	r1, r3
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	f7fe f8cc 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800993c:	f04f 000a 	mov.w	r0, #10
 8009940:	f7fe f958 	bl	8007bf4 <DWC_UDELAY>

	/* Start the Resume operation by programming HPRT0 */
	hprt0.d32 = core_if->hr_backup->hprt0_local;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800994a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800994c:	617b      	str	r3, [r7, #20]
	hprt0.b.prtpwr = 1;
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009954:	617b      	str	r3, [r7, #20]
	hprt0.b.prtena = 0;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f36f 0382 	bfc	r3, #2, #1
 800995c:	617b      	str	r3, [r7, #20]
	hprt0.b.prtsusp = 0;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f36f 13c7 	bfc	r3, #7, #1
 8009964:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	68db      	ldr	r3, [r3, #12]
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	4610      	mov	r0, r2
 8009970:	4619      	mov	r1, r3
 8009972:	f7fe f8a1 	bl	8007ab8 <DWC_WRITE_REG32>

	DWC_PRINTF("Resume Starts Now\n");
	if (!reset) {		// Indicates it is Resume Operation
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d130      	bne.n	80099de <dwc_otg_host_hibernation_restore+0x326>
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009984:	617b      	str	r3, [r7, #20]
		hprt0.b.prtres = 1;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800998c:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009994:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	f36f 0382 	bfc	r3, #2, #1
 800999c:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f36f 13c7 	bfc	r3, #7, #1
 80099a4:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	685a      	ldr	r2, [r3, #4]
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	4610      	mov	r0, r2
 80099b0:	4619      	mov	r1, r3
 80099b2:	f7fe f881 	bl	8007ab8 <DWC_WRITE_REG32>

		if (!rem_wakeup)
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d103      	bne.n	80099c4 <dwc_otg_host_hibernation_restore+0x30c>
			hprt0.b.prtres = 0;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	f36f 1386 	bfc	r3, #6, #1
 80099c2:	617b      	str	r3, [r7, #20]
		/* Wait for Resume time and then program HPRT again */
		dwc_mdelay(100);
 80099c4:	f04f 0064 	mov.w	r0, #100	; 0x64
 80099c8:	f7fe f936 	bl	8007c38 <DWC_MDELAY>
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	685a      	ldr	r2, [r3, #4]
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	4610      	mov	r0, r2
 80099d6:	4619      	mov	r1, r3
 80099d8:	f7fe f86e 	bl	8007ab8 <DWC_WRITE_REG32>
 80099dc:	e02c      	b.n	8009a38 <dwc_otg_host_hibernation_restore+0x380>

	} else {		// Indicates it is Reset Operation
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099e6:	617b      	str	r3, [r7, #20]
		hprt0.b.prtrst = 1;
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099ee:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80099f6:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	f36f 0382 	bfc	r3, #2, #1
 80099fe:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	f36f 13c7 	bfc	r3, #7, #1
 8009a06:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	685a      	ldr	r2, [r3, #4]
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	4610      	mov	r0, r2
 8009a12:	4619      	mov	r1, r3
 8009a14:	f7fe f850 	bl	8007ab8 <DWC_WRITE_REG32>
		/* Wait for Reset time and then program HPRT again */
		dwc_mdelay(60);
 8009a18:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8009a1c:	f7fe f90c 	bl	8007c38 <DWC_MDELAY>
		hprt0.b.prtrst = 0;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f36f 2308 	bfc	r3, #8, #1
 8009a26:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	685a      	ldr	r2, [r3, #4]
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	4610      	mov	r0, r2
 8009a32:	4619      	mov	r1, r3
 8009a34:	f7fe f840 	bl	8007ab8 <DWC_WRITE_REG32>
	}
	/* Clear all interrupt status */
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f7ff f9e7 	bl	8008e0c <dwc_otg_read_hprt0>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	617b      	str	r3, [r7, #20]
	hprt0.b.prtconndet = 1;
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	f043 0302 	orr.w	r3, r3, #2
 8009a48:	617b      	str	r3, [r7, #20]
	hprt0.b.prtenchng = 1;
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f043 0308 	orr.w	r3, r3, #8
 8009a50:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	f7fe f82b 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	f103 0314 	add.w	r3, r3, #20
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8009a70:	f7fe f822 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f000 fa41 	bl	8009efc <dwc_otg_restore_global_regs>
	/* Restore host global registers */
	dwc_otg_restore_host_regs(core_if, reset);
 8009a7a:	68f8      	ldr	r0, [r7, #12]
 8009a7c:	6879      	ldr	r1, [r7, #4]
 8009a7e:	f000 fb95 	bl	800a1ac <dwc_otg_restore_host_regs>

	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f04f 0200 	mov.w	r2, #0
 8009a88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery is complete here\n");
	return 0;
 8009a8c:	f04f 0300 	mov.w	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	f107 0720 	add.w	r7, r7, #32
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop

08009a9c <dwc_otg_save_global_regs>:

/** Saves some register values into system memory. */
int dwc_otg_save_global_regs(dwc_otg_core_if_t * core_if)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009aaa:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d112      	bne.n	8009ad8 <dwc_otg_save_global_regs+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 8009ab2:	f04f 0000 	mov.w	r0, #0
 8009ab6:	f04f 014c 	mov.w	r1, #76	; 0x4c
 8009aba:	f7fd fec3 	bl	8007844 <__DWC_ALLOC>
 8009abe:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d104      	bne.n	8009ad0 <dwc_otg_save_global_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009ac6:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009aca:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009ace:	e084      	b.n	8009bda <dwc_otg_save_global_regs+0x13e>
		}
		core_if->gr_backup = gr;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gotgctl_local = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7fd ffdf 	bl	8007aa0 <DWC_READ_REG32>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	601a      	str	r2, [r3, #0]
	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	f103 0318 	add.w	r3, r3, #24
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7fd ffd5 	bl	8007aa0 <DWC_READ_REG32>
 8009af6:	4602      	mov	r2, r0
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	605a      	str	r2, [r3, #4]
	gr->gahbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gahbcfg);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	f103 0308 	add.w	r3, r3, #8
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7fd ffcb 	bl	8007aa0 <DWC_READ_REG32>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	609a      	str	r2, [r3, #8]
	gr->gusbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	f103 030c 	add.w	r3, r3, #12
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7fd ffc1 	bl	8007aa0 <DWC_READ_REG32>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	60da      	str	r2, [r3, #12]
	gr->grxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7fd ffb7 	bl	8007aa0 <DWC_READ_REG32>
 8009b32:	4602      	mov	r2, r0
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	611a      	str	r2, [r3, #16]
	gr->gnptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7fd ffad 	bl	8007aa0 <DWC_READ_REG32>
 8009b46:	4602      	mov	r2, r0
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	615a      	str	r2, [r3, #20]
	gr->hptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7fd ffa3 	bl	8007aa0 <DWC_READ_REG32>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	61da      	str	r2, [r3, #28]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7fd ff99 	bl	8007aa0 <DWC_READ_REG32>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	619a      	str	r2, [r3, #24]
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	69db      	ldr	r3, [r3, #28]
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7fd ff91 	bl	8007aa0 <DWC_READ_REG32>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	621a      	str	r2, [r3, #32]
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7fd ff87 	bl	8007aa0 <DWC_READ_REG32>
 8009b92:	4602      	mov	r2, r0
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	625a      	str	r2, [r3, #36]	; 0x24
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009b98:	f04f 0300 	mov.w	r3, #0
 8009b9c:	60bb      	str	r3, [r7, #8]
 8009b9e:	e017      	b.n	8009bd0 <dwc_otg_save_global_regs+0x134>
		gr->dtxfsiz_local[i] =
		    DWC_READ_REG32(&(core_if->core_global_regs->dtxfsiz[i]));
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009baa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009bae:	18d3      	adds	r3, r2, r3
 8009bb0:	f103 0304 	add.w	r3, r3, #4
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f7fd ff73 	bl	8007aa0 <DWC_READ_REG32>
 8009bba:	4601      	mov	r1, r0
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		gr->dtxfsiz_local[i] =
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	68ba      	ldr	r2, [r7, #8]
 8009bc0:	f102 020a 	add.w	r2, r2, #10
 8009bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	f103 0301 	add.w	r3, r3, #1
 8009bce:	60bb      	str	r3, [r7, #8]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	2b07      	cmp	r3, #7
 8009bd4:	dde4      	ble.n	8009ba0 <dwc_otg_save_global_regs+0x104>
#endif
	DWC_DEBUGPL(DBG_ANY, "Backed up gi2cctl   = %08x\n", gr->gi2cctl_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up pcgcctl   = %08x\n", gr->pcgcctl_local);
	DWC_DEBUGPL(DBG_ANY,"Backed up gdfifocfg   = %08x\n",gr->gdfifocfg_local);

	return 0;
 8009bd6:	f04f 0300 	mov.w	r3, #0
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f107 0710 	add.w	r7, r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <dwc_otg_save_gintmsk_reg>:

/** Saves GINTMSK register before setting the msk bits. */
int dwc_otg_save_gintmsk_reg(dwc_otg_core_if_t * core_if)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bf2:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d112      	bne.n	8009c20 <dwc_otg_save_gintmsk_reg+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 8009bfa:	f04f 0000 	mov.w	r0, #0
 8009bfe:	f04f 014c 	mov.w	r1, #76	; 0x4c
 8009c02:	f7fd fe1f 	bl	8007844 <__DWC_ALLOC>
 8009c06:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d104      	bne.n	8009c18 <dwc_otg_save_gintmsk_reg+0x34>
			return -DWC_E_NO_MEMORY;
 8009c0e:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009c12:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009c16:	e00f      	b.n	8009c38 <dwc_otg_save_gintmsk_reg+0x54>
		}
		core_if->gr_backup = gr;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	f103 0318 	add.w	r3, r3, #24
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7fd ff39 	bl	8007aa0 <DWC_READ_REG32>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	605a      	str	r2, [r3, #4]

	DWC_DEBUGPL(DBG_ANY,"=============Backing GINTMSK registers============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up gintmsk   = %08x\n", gr->gintmsk_local);

	return 0;
 8009c34:	f04f 0300 	mov.w	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f107 0710 	add.w	r7, r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop

08009c44 <dwc_otg_save_dev_regs>:

int dwc_otg_save_dev_regs(dwc_otg_core_if_t * core_if)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c52:	60fb      	str	r3, [r7, #12]
	if (!dr) {
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d112      	bne.n	8009c80 <dwc_otg_save_dev_regs+0x3c>
		dr = DWC_ALLOC(sizeof(*dr));
 8009c5a:	f04f 0000 	mov.w	r0, #0
 8009c5e:	f04f 0194 	mov.w	r1, #148	; 0x94
 8009c62:	f7fd fdef 	bl	8007844 <__DWC_ALLOC>
 8009c66:	60f8      	str	r0, [r7, #12]
		if (!dr) {
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d104      	bne.n	8009c78 <dwc_otg_save_dev_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009c6e:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009c72:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009c76:	e0be      	b.n	8009df6 <dwc_otg_save_dev_regs+0x1b2>
		}
		core_if->dr_backup = dr;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fd ff0a 	bl	8007aa0 <DWC_READ_REG32>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	601a      	str	r2, [r3, #0]
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f103 0304 	add.w	r3, r3, #4
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7fd feff 	bl	8007aa0 <DWC_READ_REG32>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	605a      	str	r2, [r3, #4]
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f103 031c 	add.w	r3, r3, #28
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f7fd fef4 	bl	8007aa0 <DWC_READ_REG32>
 8009cb8:	4602      	mov	r2, r0
		core_if->dr_backup = dr;
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	609a      	str	r2, [r3, #8]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f103 0310 	add.w	r3, r3, #16
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f7fd fee9 	bl	8007aa0 <DWC_READ_REG32>
 8009cce:	4602      	mov	r2, r0

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	60da      	str	r2, [r3, #12]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f103 0314 	add.w	r3, r3, #20
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7fd fede 	bl	8007aa0 <DWC_READ_REG32>
 8009ce4:	4602      	mov	r2, r0
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	611a      	str	r2, [r3, #16]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009cea:	f04f 0300 	mov.w	r3, #0
 8009cee:	60bb      	str	r3, [r7, #8]
 8009cf0:	e040      	b.n	8009d74 <dwc_otg_save_dev_regs+0x130>
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	689a      	ldr	r2, [r3, #8]
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009cfc:	18d3      	adds	r3, r2, r3
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	4618      	mov	r0, r3
 8009d02:	f7fd fecd 	bl	8007aa0 <DWC_READ_REG32>
 8009d06:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
 8009d08:	68f9      	ldr	r1, [r7, #12]
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f103 0304 	add.w	r3, r3, #4
 8009d10:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d14:	18cb      	adds	r3, r1, r3
 8009d16:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	689a      	ldr	r2, [r3, #8]
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d22:	18d3      	adds	r3, r2, r3
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	f103 0310 	add.w	r3, r3, #16
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7fd feb8 	bl	8007aa0 <DWC_READ_REG32>
 8009d30:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
 8009d32:	68f9      	ldr	r1, [r7, #12]
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	f103 030c 	add.w	r3, r3, #12
 8009d3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d3e:	18cb      	adds	r3, r1, r3
 8009d40:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	689a      	ldr	r2, [r3, #8]
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d4c:	18d3      	adds	r3, r2, r3
 8009d4e:	685b      	ldr	r3, [r3, #4]
 8009d50:	f103 0314 	add.w	r3, r3, #20
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7fd fea3 	bl	8007aa0 <DWC_READ_REG32>
 8009d5a:	4602      	mov	r2, r0
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
 8009d5c:	68f9      	ldr	r1, [r7, #12]
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	f103 0314 	add.w	r3, r3, #20
 8009d64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d68:	18cb      	adds	r3, r1, r3
 8009d6a:	605a      	str	r2, [r3, #4]
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	f103 0301 	add.w	r3, r3, #1
 8009d72:	60bb      	str	r3, [r7, #8]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	dcb6      	bgt.n	8009cf2 <dwc_otg_save_dev_regs+0xae>
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009d84:	f04f 0300 	mov.w	r3, #0
 8009d88:	60bb      	str	r3, [r7, #8]
 8009d8a:	e01a      	b.n	8009dc2 <dwc_otg_save_dev_regs+0x17e>
		dr->doepfn[i] =
		    DWC_READ_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	689a      	ldr	r2, [r3, #8]
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f103 0308 	add.w	r3, r3, #8
 8009d96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d9a:	18d3      	adds	r3, r2, r3
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	f103 0304 	add.w	r3, r3, #4
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7fd fe7c 	bl	8007aa0 <DWC_READ_REG32>
 8009da8:	4602      	mov	r2, r0
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
		dr->doepfn[i] =
 8009daa:	68f9      	ldr	r1, [r7, #12]
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	f103 031c 	add.w	r3, r3, #28
 8009db2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009db6:	18cb      	adds	r3, r1, r3
 8009db8:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	f103 0301 	add.w	r3, r3, #1
 8009dc0:	60bb      	str	r3, [r7, #8]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009dca:	461a      	mov	r2, r3
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	dcdc      	bgt.n	8009d8c <dwc_otg_save_dev_regs+0x148>
	DWC_DEBUGPL(DBG_ANY, "Backed up dctl        = %08x\n", dr->dctl);
	DWC_DEBUGPL(DBG_ANY, "Backed up daintmsk            = %08x\n",
		    dr->daintmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up diepmsk        = %08x\n", dr->diepmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up doepmsk        = %08x\n", dr->doepmsk);
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009dd2:	f04f 0300 	mov.w	r3, #0
 8009dd6:	60bb      	str	r3, [r7, #8]
 8009dd8:	e003      	b.n	8009de2 <dwc_otg_save_dev_regs+0x19e>
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	f103 0301 	add.w	r3, r3, #1
 8009de0:	60bb      	str	r3, [r7, #8]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009dea:	461a      	mov	r2, r3
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	dcf3      	bgt.n	8009dda <dwc_otg_save_dev_regs+0x196>
			    i, dr->dieptsiz[i]);
		DWC_DEBUGPL(DBG_ANY, "Backed up diepdma[%d]        = %08x\n", i,
			    dr->diepdma[i]);
	}

	return 0;
 8009df2:	f04f 0300 	mov.w	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	f107 0710 	add.w	r7, r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <dwc_otg_save_host_regs>:

int dwc_otg_save_host_regs(dwc_otg_core_if_t * core_if)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
	struct dwc_otg_host_regs_backup *hr;
	int i;

	hr = core_if->hr_backup;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e0e:	60fb      	str	r3, [r7, #12]
	if (!hr) {
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d112      	bne.n	8009e3c <dwc_otg_save_host_regs+0x3c>
		hr = DWC_ALLOC(sizeof(*hr));
 8009e16:	f04f 0000 	mov.w	r0, #0
 8009e1a:	f04f 0130 	mov.w	r1, #48	; 0x30
 8009e1e:	f7fd fd11 	bl	8007844 <__DWC_ALLOC>
 8009e22:	60f8      	str	r0, [r7, #12]
		if (!hr) {
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d104      	bne.n	8009e34 <dwc_otg_save_host_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009e2a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009e2e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009e32:	e05e      	b.n	8009ef2 <dwc_otg_save_host_regs+0xf2>
		}
		core_if->hr_backup = hr;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7fd fe2c 	bl	8007aa0 <DWC_READ_REG32>
 8009e48:	4602      	mov	r2, r0
			return -DWC_E_NO_MEMORY;
		}
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	601a      	str	r2, [r3, #0]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f103 0318 	add.w	r3, r3, #24
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f7fd fe21 	bl	8007aa0 <DWC_READ_REG32>
 8009e5e:	4602      	mov	r2, r0
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	605a      	str	r2, [r3, #4]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8009e64:	f04f 0300 	mov.w	r3, #0
 8009e68:	60bb      	str	r3, [r7, #8]
 8009e6a:	e016      	b.n	8009e9a <dwc_otg_save_host_regs+0x9a>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	68ba      	ldr	r2, [r7, #8]
 8009e72:	f102 0202 	add.w	r2, r2, #2
 8009e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e7a:	f103 030c 	add.w	r3, r3, #12
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7fd fe0e 	bl	8007aa0 <DWC_READ_REG32>
 8009e84:	4601      	mov	r1, r0
	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	68ba      	ldr	r2, [r7, #8]
 8009e8a:	f102 0202 	add.w	r2, r2, #2
 8009e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	f103 0301 	add.w	r3, r3, #1
 8009e98:	60bb      	str	r3, [r7, #8]
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f004 ff3c 	bl	800ed18 <dwc_otg_get_param_host_channels>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	dce1      	bgt.n	8009e6c <dwc_otg_save_host_regs+0x6c>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f7fd fdf6 	bl	8007aa0 <DWC_READ_REG32>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	629a      	str	r2, [r3, #40]	; 0x28
	hr->hfir_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f103 0304 	add.w	r3, r3, #4
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f7fd fdeb 	bl	8007aa0 <DWC_READ_REG32>
 8009eca:	4602      	mov	r2, r0
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
	hr->hfir_local =
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	62da      	str	r2, [r3, #44]	; 0x2c
	DWC_DEBUGPL(DBG_ANY,
		    "=============Backing Host registers===============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up hcfg		= %08x\n",
		    hr->hcfg_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up haintmsk = %08x\n", hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 8009ed0:	f04f 0300 	mov.w	r3, #0
 8009ed4:	60bb      	str	r3, [r7, #8]
 8009ed6:	e003      	b.n	8009ee0 <dwc_otg_save_host_regs+0xe0>
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	f103 0301 	add.w	r3, r3, #1
 8009ede:	60bb      	str	r3, [r7, #8]
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f004 ff19 	bl	800ed18 <dwc_otg_get_param_host_channels>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	dcf4      	bgt.n	8009ed8 <dwc_otg_save_host_regs+0xd8>
	DWC_DEBUGPL(DBG_ANY, "Backed up hprt0           = %08x\n",
		    hr->hprt0_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up hfir           = %08x\n",
		    hr->hfir_local);

	return 0;
 8009eee:	f04f 0300 	mov.w	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f107 0710 	add.w	r7, r7, #16
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <dwc_otg_restore_global_regs>:

int dwc_otg_restore_global_regs(dwc_otg_core_if_t *core_if)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f0a:	60bb      	str	r3, [r7, #8]
	if (!gr) {
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d102      	bne.n	8009f18 <dwc_otg_restore_global_regs+0x1c>
		return -DWC_E_INVALID;
 8009f12:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8009f16:	e08a      	b.n	800a02e <dwc_otg_restore_global_regs+0x132>
	}
   
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4610      	mov	r0, r2
 8009f24:	4619      	mov	r1, r3
 8009f26:	f7fd fdc7 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	f103 0218 	add.w	r2, r3, #24
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	4610      	mov	r0, r2
 8009f38:	4619      	mov	r1, r3
 8009f3a:	f7fd fdbd 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	f103 020c 	add.w	r2, r3, #12
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	4610      	mov	r0, r2
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	f7fd fdb3 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f103 0208 	add.w	r2, r3, #8
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	689b      	ldr	r3, [r3, #8]
 8009f5e:	4610      	mov	r0, r2
 8009f60:	4619      	mov	r1, r3
 8009f62:	f7fd fda9 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	691b      	ldr	r3, [r3, #16]
 8009f72:	4610      	mov	r0, r2
 8009f74:	4619      	mov	r1, r3
 8009f76:	f7fd fd9f 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	f103 0228 	add.w	r2, r3, #40	; 0x28
			gr->gnptxfsiz_local);
 8009f82:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 8009f84:	695b      	ldr	r3, [r3, #20]
 8009f86:	4610      	mov	r0, r2
 8009f88:	4619      	mov	r1, r3
 8009f8a:	f7fd fd95 	bl	8007ab8 <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	f503 7280 	add.w	r2, r3, #256	; 0x100
			gr->hptxfsiz_local);
 8009f96:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	4610      	mov	r0, r2
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	f7fd fd8b 	bl	8007ab8 <DWC_WRITE_REG32>
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	f103 025c 	add.w	r2, r3, #92	; 0x5c
			gr->gdfifocfg_local);
 8009faa:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 8009fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fae:	4610      	mov	r0, r2
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	f7fd fd81 	bl	8007ab8 <DWC_WRITE_REG32>
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009fb6:	f04f 0300 	mov.w	r3, #0
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	e017      	b.n	8009fee <dwc_otg_restore_global_regs+0xf2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	685a      	ldr	r2, [r3, #4]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009fc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009fcc:	18d3      	adds	r3, r2, r3
 8009fce:	f103 0204 	add.w	r2, r3, #4
				gr->dtxfsiz_local[i]);
 8009fd2:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 8009fd4:	68f9      	ldr	r1, [r7, #12]
 8009fd6:	f101 010a 	add.w	r1, r1, #10
 8009fda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fde:	4610      	mov	r0, r2
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	f7fd fd69 	bl	8007ab8 <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f103 0301 	add.w	r3, r3, #1
 8009fec:	60fb      	str	r3, [r7, #12]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2b07      	cmp	r3, #7
 8009ff2:	dde4      	ble.n	8009fbe <dwc_otg_restore_global_regs+0xc2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f103 0314 	add.w	r3, r3, #20
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f04f 31ff 	mov.w	r1, #4294967295
 800a002:	f7fd fd59 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	4618      	mov	r0, r3
 800a00e:	f241 010a 	movw	r1, #4106	; 0x100a
 800a012:	f7fd fd51 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	f103 0208 	add.w	r2, r3, #8
			(gr->gahbcfg_local));
 800a01e:	68bb      	ldr	r3, [r7, #8]
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	4610      	mov	r0, r2
 800a024:	4619      	mov	r1, r3
 800a026:	f7fd fd47 	bl	8007ab8 <DWC_WRITE_REG32>
			(gr->gahbcfg_local));
	return 0;
 800a02a:	f04f 0300 	mov.w	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	f107 0710 	add.w	r7, r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <dwc_otg_restore_dev_regs>:

int dwc_otg_restore_dev_regs(dwc_otg_core_if_t * core_if, int rem_wakeup)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a048:	60bb      	str	r3, [r7, #8]

	if (!dr) {
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d102      	bne.n	800a056 <dwc_otg_restore_dev_regs+0x1e>
		return -DWC_E_INVALID;
 800a050:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800a054:	e0a5      	b.n	800a1a2 <dwc_otg_restore_dev_regs+0x16a>
	}

	if (!rem_wakeup)
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10a      	bne.n	800a072 <dwc_otg_restore_dev_regs+0x3a>
	{
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dr->dctl);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f103 0204 	add.w	r2, r3, #4
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	4610      	mov	r0, r2
 800a06c:	4619      	mov	r1, r3
 800a06e:	f7fd fd23 	bl	8007ab8 <DWC_WRITE_REG32>
	}
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	689b      	ldr	r3, [r3, #8]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f103 021c 	add.w	r2, r3, #28
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	4610      	mov	r0, r2
 800a082:	4619      	mov	r1, r3
 800a084:	f7fd fd18 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f103 0210 	add.w	r2, r3, #16
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	68db      	ldr	r3, [r3, #12]
 800a096:	4610      	mov	r0, r2
 800a098:	4619      	mov	r1, r3
 800a09a:	f7fd fd0d 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f103 0214 	add.w	r2, r3, #20
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	691b      	ldr	r3, [r3, #16]
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	f7fd fd02 	bl	8007ab8 <DWC_WRITE_REG32>

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800a0b4:	f04f 0300 	mov.w	r3, #0
 800a0b8:	60fb      	str	r3, [r7, #12]
 800a0ba:	e041      	b.n	800a140 <dwc_otg_restore_dev_regs+0x108>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	689a      	ldr	r2, [r3, #8]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a0c6:	18d3      	adds	r3, r2, r3
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	68b9      	ldr	r1, [r7, #8]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f103 0304 	add.w	r3, r3, #4
 800a0d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a0d8:	18cb      	adds	r3, r1, r3
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	4610      	mov	r0, r2
 800a0de:	4619      	mov	r1, r3
 800a0e0:	f7fd fcea 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	689a      	ldr	r2, [r3, #8]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a0ee:	18d3      	adds	r3, r2, r3
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	f103 0210 	add.w	r2, r3, #16
 800a0f6:	68b9      	ldr	r1, [r7, #8]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f103 030c 	add.w	r3, r3, #12
 800a0fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a102:	18cb      	adds	r3, r1, r3
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	4610      	mov	r0, r2
 800a108:	4619      	mov	r1, r3
 800a10a:	f7fd fcd5 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	689a      	ldr	r2, [r3, #8]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a118:	18d3      	adds	r3, r2, r3
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	f103 0214 	add.w	r2, r3, #20
 800a120:	68b9      	ldr	r1, [r7, #8]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f103 0314 	add.w	r3, r3, #20
 800a128:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a12c:	18cb      	adds	r3, r1, r3
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	4610      	mov	r0, r2
 800a132:	4619      	mov	r1, r3
 800a134:	f7fd fcc0 	bl	8007ab8 <DWC_WRITE_REG32>
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	f103 0301 	add.w	r3, r3, #1
 800a13e:	60fb      	str	r3, [r7, #12]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a148:	461a      	mov	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	dcb5      	bgt.n	800a0bc <dwc_otg_restore_dev_regs+0x84>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800a150:	f04f 0300 	mov.w	r3, #0
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	e01a      	b.n	800a18e <dwc_otg_restore_dev_regs+0x156>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	689a      	ldr	r2, [r3, #8]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f103 0308 	add.w	r3, r3, #8
 800a162:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a166:	18d3      	adds	r3, r2, r3
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f103 0204 	add.w	r2, r3, #4
 800a16e:	68b9      	ldr	r1, [r7, #8]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	f103 031c 	add.w	r3, r3, #28
 800a176:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a17a:	18cb      	adds	r3, r1, r3
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	4610      	mov	r0, r2
 800a180:	4619      	mov	r1, r3
 800a182:	f7fd fc99 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	f103 0301 	add.w	r3, r3, #1
 800a18c:	60fb      	str	r3, [r7, #12]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a196:	461a      	mov	r2, r3
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	dcdc      	bgt.n	800a158 <dwc_otg_restore_dev_regs+0x120>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
	}

	return 0;
 800a19e:	f04f 0300 	mov.w	r3, #0
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f107 0710 	add.w	r7, r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <dwc_otg_restore_host_regs>:

int dwc_otg_restore_host_regs(dwc_otg_core_if_t * core_if, int reset)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
	struct dwc_otg_host_regs_backup *hr;
	int i;
	hr = core_if->hr_backup;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1bc:	60bb      	str	r3, [r7, #8]

	if (!hr) {
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d102      	bne.n	800a1ca <dwc_otg_restore_host_regs+0x1e>
		return -DWC_E_INVALID;
 800a1c4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800a1c8:	e038      	b.n	800a23c <dwc_otg_restore_host_regs+0x90>
	}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hr->hcfg_local);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	4619      	mov	r1, r3
 800a1da:	f7fd fc6d 	bl	8007ab8 <DWC_WRITE_REG32>
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	68db      	ldr	r3, [r3, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f103 0218 	add.w	r2, r3, #24
			hr->haintmsk_local);
 800a1e8:	68bb      	ldr	r3, [r7, #8]
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	f7fd fc62 	bl	8007ab8 <DWC_WRITE_REG32>
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a1f4:	f04f 0300 	mov.w	r3, #0
 800a1f8:	60fb      	str	r3, [r7, #12]
 800a1fa:	e016      	b.n	800a22a <dwc_otg_restore_host_regs+0x7e>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	f102 0202 	add.w	r2, r2, #2
 800a206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a20a:	f103 020c 	add.w	r2, r3, #12
				hr->hcintmsk_local[i]);
 800a20e:	68bb      	ldr	r3, [r7, #8]
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 800a210:	68f9      	ldr	r1, [r7, #12]
 800a212:	f101 0102 	add.w	r1, r1, #2
 800a216:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a21a:	4610      	mov	r0, r2
 800a21c:	4619      	mov	r1, r3
 800a21e:	f7fd fc4b 	bl	8007ab8 <DWC_WRITE_REG32>
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f103 0301 	add.w	r3, r3, #1
 800a228:	60fb      	str	r3, [r7, #12]
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f004 fd74 	bl	800ed18 <dwc_otg_get_param_host_channels>
 800a230:	4602      	mov	r2, r0
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	429a      	cmp	r2, r3
 800a236:	dce1      	bgt.n	800a1fc <dwc_otg_restore_host_regs+0x50>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
				hr->hcintmsk_local[i]);
	}

	return 0;
 800a238:	f04f 0300 	mov.w	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	f107 0710 	add.w	r7, r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop

0800a248 <restore_lpm_i2c_regs>:

int restore_lpm_i2c_regs(dwc_otg_core_if_t * core_if)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b084      	sub	sp, #16
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a256:	60fb      	str	r3, [r7, #12]

	/* Restore values for LPM and I2C */
#ifdef CONFIG_USB_DWC_OTG_LPM
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, gr->glpmcfg_local);
#endif
	DWC_WRITE_REG32(&core_if->core_global_regs->gi2cctl, gr->gi2cctl_local);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	4610      	mov	r0, r2
 800a266:	4619      	mov	r1, r3
 800a268:	f7fd fc26 	bl	8007ab8 <DWC_WRITE_REG32>

	return 0;
 800a26c:	f04f 0300 	mov.w	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	f107 0710 	add.w	r7, r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop

0800a27c <restore_essential_regs>:

int restore_essential_regs(dwc_otg_core_if_t * core_if, int rmode, int is_host)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b08c      	sub	sp, #48	; 0x30
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	607a      	str	r2, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 800a288:	f04f 0300 	mov.w	r3, #0
 800a28c:	62bb      	str	r3, [r7, #40]	; 0x28
	gahbcfg_data_t gahbcfg = {.d32 = 0 };
 800a28e:	f04f 0300 	mov.w	r3, #0
 800a292:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t gusbcfg = {.d32 = 0 };
 800a294:	f04f 0300 	mov.w	r3, #0
 800a298:	623b      	str	r3, [r7, #32]
	gintmsk_data_t gintmsk = {.d32 = 0 };
 800a29a:	f04f 0300 	mov.w	r3, #0
 800a29e:	61fb      	str	r3, [r7, #28]

	/* Restore LPM and I2C registers */
	restore_lpm_i2c_regs(core_if);
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f7ff ffd1 	bl	800a248 <restore_lpm_i2c_regs>

	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	69db      	ldr	r3, [r3, #28]
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f04f 0100 	mov.w	r1, #0
 800a2b0:	f7fd fc02 	bl	8007ab8 <DWC_WRITE_REG32>

	gr = core_if->gr_backup;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	69da      	ldr	r2, [r3, #28]
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));
 800a2c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c2:	6a19      	ldr	r1, [r3, #32]
 800a2c4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800a2c8:	f6cf 73fd 	movt	r3, #65533	; 0xfffd
 800a2cc:	400b      	ands	r3, r1
	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);

	gr = core_if->gr_backup;
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 800a2ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a2d2:	4610      	mov	r0, r2
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	f7fd fbef 	bl	8007ab8 <DWC_WRITE_REG32>
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));

	/* Umnask global Interrupt in GAHBCFG and restore it */
	gahbcfg.d32 = gr->gahbcfg_local;
 800a2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	627b      	str	r3, [r7, #36]	; 0x24
	gahbcfg.b.glblintrmsk = 1;
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e2:	f043 0301 	orr.w	r3, r3, #1
 800a2e6:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gahbcfg.d32);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f103 0208 	add.w	r2, r3, #8
 800a2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2f2:	4610      	mov	r0, r2
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	f7fd fbdf 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	f103 0314 	add.w	r3, r3, #20
 800a302:	4618      	mov	r0, r3
 800a304:	f04f 31ff 	mov.w	r1, #4294967295
 800a308:	f7fd fbd6 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Unmask restore done interrupt */
	gintmsk.b.restoredone = 1;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a312:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	f103 0218 	add.w	r2, r3, #24
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	4610      	mov	r0, r2
 800a320:	4619      	mov	r1, r3
 800a322:	f7fd fbc9 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Restore GUSBCFG and HCFG/DCFG */
	gusbcfg.d32 = core_if->gr_backup->gusbcfg_local;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a32c:	68db      	ldr	r3, [r3, #12]
 800a32e:	623b      	str	r3, [r7, #32]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	f103 020c 	add.w	r2, r3, #12
 800a338:	6a3b      	ldr	r3, [r7, #32]
 800a33a:	4610      	mov	r0, r2
 800a33c:	4619      	mov	r1, r3
 800a33e:	f7fd fbbb 	bl	8007ab8 <DWC_WRITE_REG32>

	if (is_host) {
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d04f      	beq.n	800a3e8 <restore_essential_regs+0x16c>

		hcfg_data_t hcfg = {.d32 = 0 };
 800a348:	f04f 0300 	mov.w	r3, #0
 800a34c:	61bb      	str	r3, [r7, #24]

		hcfg.d32 = core_if->hr_backup->hcfg_local;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	461a      	mov	r2, r3
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	4610      	mov	r0, r2
 800a364:	4619      	mov	r1, r3
 800a366:	f7fd fba7 	bl	8007ab8 <DWC_WRITE_REG32>
				hcfg.d32);

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a36a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a36c:	6a1b      	ldr	r3, [r3, #32]
 800a36e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a372:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a376:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a37a:	6a1b      	ldr	r3, [r3, #32]
 800a37c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a380:	62bb      	str	r3, [r7, #40]	; 0x28

		if (rmode)
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d003      	beq.n	800a390 <restore_essential_regs+0x114>
			pcgcctl.b.restoremode = 1;
 800a388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a38e:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	69da      	ldr	r2, [r3, #28]
 800a394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a396:	4610      	mov	r0, r2
 800a398:	4619      	mov	r1, r3
 800a39a:	f7fd fb8d 	bl	8007ab8 <DWC_WRITE_REG32>
		dwc_udelay(10);
 800a39e:	f04f 000a 	mov.w	r0, #10
 800a3a2:	f7fd fc27 	bl	8007bf4 <DWC_UDELAY>

		/* Load restore values for [31:14] bits and set EssRegRestored bit */
		pcgcctl.d32 = gr->pcgcctl_local | 0xffffc000;
 800a3a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a8:	6a1b      	ldr	r3, [r3, #32]
 800a3aa:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 800a3ae:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800a3b2:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a3b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b6:	6a1b      	ldr	r3, [r3, #32]
 800a3b8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a3bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a3c0:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 800a3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a3c8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rmode)
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d003      	beq.n	800a3d8 <restore_essential_regs+0x15c>
			pcgcctl.b.restoremode = 1;
 800a3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a3d6:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	69da      	ldr	r2, [r3, #28]
 800a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3de:	4610      	mov	r0, r2
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	f7fd fb69 	bl	8007ab8 <DWC_WRITE_REG32>
 800a3e6:	e04c      	b.n	800a482 <restore_essential_regs+0x206>
	} else {

		dcfg_data_t dcfg = {.d32 = 0 };
 800a3e8:	f04f 0300 	mov.w	r3, #0
 800a3ec:	617b      	str	r3, [r7, #20]

		dcfg.d32 = core_if->dr_backup->dcfg;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	461a      	mov	r2, r3
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	4610      	mov	r0, r2
 800a404:	4619      	mov	r1, r3
 800a406:	f7fd fb57 	bl	8007ab8 <DWC_WRITE_REG32>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a40c:	6a1b      	ldr	r3, [r3, #32]
 800a40e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a412:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a416:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a41a:	6a1b      	ldr	r3, [r3, #32]
 800a41c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a420:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode) {
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d103      	bne.n	800a430 <restore_essential_regs+0x1b4>
			pcgcctl.d32 |= 0x208;
 800a428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42a:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800a42e:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	69da      	ldr	r2, [r3, #28]
 800a434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a436:	4610      	mov	r0, r2
 800a438:	4619      	mov	r1, r3
 800a43a:	f7fd fb3d 	bl	8007ab8 <DWC_WRITE_REG32>
		dwc_udelay(10);
 800a43e:	f04f 000a 	mov.w	r0, #10
 800a442:	f7fd fbd7 	bl	8007bf4 <DWC_UDELAY>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a448:	6a1b      	ldr	r3, [r3, #32]
 800a44a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a44e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a452:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a456:	6a1b      	ldr	r3, [r3, #32]
 800a458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a45c:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 800a45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a460:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a464:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode)
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d103      	bne.n	800a474 <restore_essential_regs+0x1f8>
			pcgcctl.d32 |= 0x208;
 800a46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a46e:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800a472:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	69da      	ldr	r2, [r3, #28]
 800a478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47a:	4610      	mov	r0, r2
 800a47c:	4619      	mov	r1, r3
 800a47e:	f7fd fb1b 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	return 0;
 800a482:	f04f 0300 	mov.w	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <init_fslspclksel>:
/**
 * Initializes the FSLSPClkSel field of the HCFG register depending on the PHY
 * type.
 */
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a49e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	2b80      	cmp	r3, #128	; 0x80
 800a4a6:	d10d      	bne.n	800a4c4 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4ae:	f003 0303 	and.w	r3, r3, #3
 800a4b2:	b2db      	uxtb	r3, r3
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d105      	bne.n	800a4c4 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d105      	bne.n	800a4d0 <init_fslspclksel+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d103      	bne.n	800a4d8 <init_fslspclksel+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = DWC_HCFG_48_MHZ;
 800a4d0:	f04f 0301 	mov.w	r3, #1
 800a4d4:	60fb      	str	r3, [r7, #12]
 800a4d6:	e002      	b.n	800a4de <init_fslspclksel+0x4e>
	} else {
		/* High speed PHY running at full speed or high speed */
		val = DWC_HCFG_30_60_MHZ;
 800a4d8:	f04f 0300 	mov.w	r3, #0
 800a4dc:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing HCFG.FSLSPClkSel to 0x%1x\n", val);
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7fd fadb 	bl	8007aa0 <DWC_READ_REG32>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	60bb      	str	r3, [r7, #8]
	hcfg.b.fslspclksel = val;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	f003 0303 	and.w	r3, r3, #3
 800a4f6:	b2da      	uxtb	r2, r3
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	f362 0301 	bfi	r3, r2, #0, #2
 800a4fe:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	461a      	mov	r2, r3
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	4610      	mov	r0, r2
 800a50c:	4619      	mov	r1, r3
 800a50e:	f7fd fad3 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800a512:	f107 0710 	add.w	r7, r7, #16
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop

0800a51c <init_devspd>:
/**
 * Initializes the DevSpd field of the DCFG register depending on the PHY type
 * and the enumeration speed of the device.
 */
static void init_devspd(dwc_otg_core_if_t * core_if)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a52a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	2b80      	cmp	r3, #128	; 0x80
 800a532:	d10d      	bne.n	800a550 <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a53a:	f003 0303 	and.w	r3, r3, #3
 800a53e:	b2db      	uxtb	r3, r3
static void init_devspd(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a540:	2b01      	cmp	r3, #1
 800a542:	d105      	bne.n	800a550 <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d105      	bne.n	800a55c <init_devspd+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d103      	bne.n	800a564 <init_devspd+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = 0x3;
 800a55c:	f04f 0303 	mov.w	r3, #3
 800a560:	60fb      	str	r3, [r7, #12]
 800a562:	e00b      	b.n	800a57c <init_devspd+0x60>
	} else if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	695b      	ldr	r3, [r3, #20]
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d103      	bne.n	800a576 <init_devspd+0x5a>
		/* High speed PHY running at full speed */
		val = 0x1;
 800a56e:	f04f 0301 	mov.w	r3, #1
 800a572:	60fb      	str	r3, [r7, #12]
 800a574:	e002      	b.n	800a57c <init_devspd+0x60>
	} else {
		/* High speed PHY running at high speed */
		val = 0x0;
 800a576:	f04f 0300 	mov.w	r3, #0
 800a57a:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing DCFG.DevSpd to 0x%1x\n", val);

	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4618      	mov	r0, r3
 800a584:	f7fd fa8c 	bl	8007aa0 <DWC_READ_REG32>
 800a588:	4603      	mov	r3, r0
 800a58a:	60bb      	str	r3, [r7, #8]
	dcfg.b.devspd = val;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	f003 0303 	and.w	r3, r3, #3
 800a594:	b2da      	uxtb	r2, r3
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	f362 0301 	bfi	r3, r2, #0, #2
 800a59c:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	4610      	mov	r0, r2
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	f7fd fa84 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800a5b0:	f107 0710 	add.w	r7, r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <calc_num_in_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_in_eps(dwc_otg_core_if_t * core_if)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b089      	sub	sp, #36	; 0x24
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
	uint32_t num_in_eps = 0;
 800a5c0:	f04f 0300 	mov.w	r3, #0
 800a5c4:	61fb      	str	r3, [r7, #28]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a5cc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	613b      	str	r3, [r7, #16]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5d8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800a5dc:	61bb      	str	r3, [r7, #24]
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a5e4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	617b      	str	r3, [r7, #20]
 800a5f2:	e010      	b.n	800a616 <calc_num_in_eps+0x5e>
		if (!(hwcfg1 & 0x1))
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	f003 0301 	and.w	r3, r3, #1
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d103      	bne.n	800a606 <calc_num_in_eps+0x4e>
			num_in_eps++;
 800a5fe:	69fb      	ldr	r3, [r7, #28]
 800a600:	f103 0301 	add.w	r3, r3, #1
 800a604:	61fb      	str	r3, [r7, #28]

		hwcfg1 >>= 2;
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a60c:	61bb      	str	r3, [r7, #24]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f103 0301 	add.w	r3, r3, #1
 800a614:	617b      	str	r3, [r7, #20]
 800a616:	697a      	ldr	r2, [r7, #20]
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d3ea      	bcc.n	800a5f4 <calc_num_in_eps+0x3c>
			num_in_eps++;

		hwcfg1 >>= 2;
	}

	if (core_if->hwcfg4.b.ded_fifo_en) {
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a624:	f003 0302 	and.w	r3, r3, #2
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d005      	beq.n	800a63a <calc_num_in_eps+0x82>
		num_in_eps =
 800a62e:	69fa      	ldr	r2, [r7, #28]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	429a      	cmp	r2, r3
 800a634:	bf38      	it	cc
 800a636:	4613      	movcc	r3, r2
 800a638:	61fb      	str	r3, [r7, #28]
		    (num_in_eps > num_tx_fifos) ? num_tx_fifos : num_in_eps;
	}

	return num_in_eps;
 800a63a:	69fb      	ldr	r3, [r7, #28]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800a642:	46bd      	mov	sp, r7
 800a644:	bc80      	pop	{r7}
 800a646:	4770      	bx	lr

0800a648 <calc_num_out_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_out_eps(dwc_otg_core_if_t * core_if)
{
 800a648:	b480      	push	{r7}
 800a64a:	b087      	sub	sp, #28
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
	uint32_t num_out_eps = 0;
 800a650:	f04f 0300 	mov.w	r3, #0
 800a654:	617b      	str	r3, [r7, #20]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a65c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a660:	b2db      	uxtb	r3, r3
 800a662:	60bb      	str	r3, [r7, #8]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a668:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a66c:	613b      	str	r3, [r7, #16]
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a66e:	f04f 0300 	mov.w	r3, #0
 800a672:	60fb      	str	r3, [r7, #12]
 800a674:	e010      	b.n	800a698 <calc_num_out_eps+0x50>
		if (!(hwcfg1 & 0x1))
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	f003 0301 	and.w	r3, r3, #1
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d103      	bne.n	800a688 <calc_num_out_eps+0x40>
			num_out_eps++;
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	f103 0301 	add.w	r3, r3, #1
 800a686:	617b      	str	r3, [r7, #20]

		hwcfg1 >>= 2;
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a68e:	613b      	str	r3, [r7, #16]
	uint32_t num_out_eps = 0;
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f103 0301 	add.w	r3, r3, #1
 800a696:	60fb      	str	r3, [r7, #12]
 800a698:	68fa      	ldr	r2, [r7, #12]
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d3ea      	bcc.n	800a676 <calc_num_out_eps+0x2e>
		if (!(hwcfg1 & 0x1))
			num_out_eps++;

		hwcfg1 >>= 2;
	}
	return num_out_eps;
 800a6a0:	697b      	ldr	r3, [r7, #20]
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f107 071c 	add.w	r7, r7, #28
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bc80      	pop	{r7}
 800a6ac:	4770      	bx	lr
 800a6ae:	bf00      	nop

0800a6b0 <dwc_otg_core_init>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
void dwc_otg_core_init(dwc_otg_core_if_t * core_if)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b08e      	sub	sp, #56	; 0x38
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
	int i = 0;
 800a6b8:	f04f 0300 	mov.w	r3, #0
 800a6bc:	637b      	str	r3, [r7, #52]	; 0x34
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;	  
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	62bb      	str	r3, [r7, #40]	; 0x28

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 800a6ca:	f04f 0300 	mov.w	r3, #0
 800a6ce:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 800a6d0:	f04f 0300 	mov.w	r3, #0
 800a6d4:	623b      	str	r3, [r7, #32]
	gi2cctl_data_t i2cctl = {.d32 = 0 };
 800a6d6:	f04f 0300 	mov.w	r3, #0
 800a6da:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "dwc_otg_core_init(%p)\n", core_if);

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800a6dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6de:	f103 030c 	add.w	r3, r3, #12
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fd f9dc 	bl	8007aa0 <DWC_READ_REG32>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	623b      	str	r3, [r7, #32]

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	bf14      	ite	ne
 800a6f8:	2300      	movne	r3, #0
 800a6fa:	2301      	moveq	r3, #1
 800a6fc:	b2da      	uxtb	r2, r3

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
 800a6fe:	6a3b      	ldr	r3, [r7, #32]
 800a700:	f362 5314 	bfi	r3, r2, #20, #1
 800a704:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a70e:	2b01      	cmp	r3, #1
 800a710:	bf14      	ite	ne
 800a712:	2300      	movne	r3, #0
 800a714:	2301      	moveq	r3, #1
 800a716:	b2da      	uxtb	r2, r3
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
 800a718:	6a3b      	ldr	r3, [r7, #32]
 800a71a:	f362 5396 	bfi	r3, r2, #22, #1
 800a71e:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800a720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a722:	f103 020c 	add.w	r2, r3, #12
 800a726:	6a3b      	ldr	r3, [r7, #32]
 800a728:	4610      	mov	r0, r2
 800a72a:	4619      	mov	r1, r3
 800a72c:	f7fd f9c4 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Reset the Controller */
	dwc_otg_core_reset(core_if);
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f003 fcb9 	bl	800e0a8 <dwc_otg_core_reset>
	dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	61bb      	str	r3, [r7, #24]
	dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 800a740:	69bb      	ldr	r3, [r7, #24]
 800a742:	f043 0302 	orr.w	r3, r3, #2
 800a746:	61bb      	str	r3, [r7, #24]
	core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	689b      	ldr	r3, [r3, #8]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	69ba      	ldr	r2, [r7, #24]
 800a750:	605a      	str	r2, [r3, #4]

	core_if->adp_enable = core_if->core_params->adp_supp_enable;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800a75a:	461a      	mov	r2, r3
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	core_if->power_down = core_if->core_params->power_down;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800a76a:	461a      	mov	r2, r3
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	/* Initialize parameters from Hardware configuration registers. */
	dev_if->num_in_eps = calc_num_in_eps(core_if);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f7ff ff20 	bl	800a5b8 <calc_num_in_eps>
 800a778:	4603      	mov	r3, r0
 800a77a:	b2da      	uxtb	r2, r3
 800a77c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	dev_if->num_out_eps = calc_num_out_eps(core_if);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f7ff ff60 	bl	800a648 <calc_num_out_eps>
 800a788:	4603      	mov	r3, r0
 800a78a:	b2da      	uxtb	r2, r3
 800a78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800a792:	f04f 0300 	mov.w	r3, #0
 800a796:	637b      	str	r3, [r7, #52]	; 0x34
 800a798:	e019      	b.n	800a7ce <dwc_otg_core_init+0x11e>
		dev_if->perio_tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 800a79a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a79c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a7a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a7a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7a6:	18d3      	adds	r3, r2, r3
 800a7a8:	f103 0304 	add.w	r3, r3, #4
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7fd f977 	bl	8007aa0 <DWC_READ_REG32>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	ea4f 4313 	mov.w	r3, r3, lsr #16

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
		dev_if->perio_tx_fifo_size[i] =
 800a7b8:	b299      	uxth	r1, r3
 800a7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7be:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800a7c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	dev_if->num_out_eps = calc_num_out_eps(core_if);

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800a7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7c8:	f103 0301 	add.w	r3, r3, #1
 800a7cc:	637b      	str	r3, [r7, #52]	; 0x34
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a7d4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	461a      	mov	r2, r3
 800a7dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	dcdb      	bgt.n	800a79a <dwc_otg_core_init+0xea>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800a7e2:	f04f 0300 	mov.w	r3, #0
 800a7e6:	637b      	str	r3, [r7, #52]	; 0x34
 800a7e8:	e01b      	b.n	800a822 <dwc_otg_core_init+0x172>
		dev_if->tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 800a7ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7ec:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a7f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a7f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7f6:	18d3      	adds	r3, r2, r3
 800a7f8:	f103 0304 	add.w	r3, r3, #4
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7fd f94f 	bl	8007aa0 <DWC_READ_REG32>
 800a802:	4603      	mov	r3, r0
 800a804:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
		dev_if->tx_fifo_size[i] =
 800a808:	b29a      	uxth	r2, r3
 800a80a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a80c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a80e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a812:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a816:	18cb      	adds	r3, r1, r3
 800a818:	80da      	strh	r2, [r3, #6]
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800a81a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a81c:	f103 0301 	add.w	r3, r3, #1
 800a820:	637b      	str	r3, [r7, #52]	; 0x34
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a828:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	461a      	mov	r2, r3
 800a830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a832:	429a      	cmp	r2, r3
 800a834:	dcd9      	bgt.n	800a7ea <dwc_otg_core_init+0x13a>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
 800a842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a844:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800a848:	4618      	mov	r0, r3
 800a84a:	f7fd f929 	bl	8007aa0 <DWC_READ_REG32>
 800a84e:	4603      	mov	r3, r0
 800a850:	b29a      	uxth	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	core_if->nperio_tx_fifo_size =
	    DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16;
 800a858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a85a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800a85e:	4618      	mov	r0, r3
 800a860:	f7fd f91e 	bl	8007aa0 <DWC_READ_REG32>
 800a864:	4603      	mov	r3, r0
 800a866:	ea4f 4313 	mov.w	r3, r3, lsr #16
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
	core_if->nperio_tx_fifo_size =
 800a86a:	b29a      	uxth	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	695b      	ldr	r3, [r3, #20]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	f040 8082 	bne.w	800a982 <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 800a886:	2b00      	cmp	r3, #0
 800a888:	d17b      	bne.n	800a982 <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* If FS mode with FS PHY */

		/* core_init() is now called on every switch so only call the
		 * following for the first time through. */
		if (!core_if->phy_init_done) {
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	7d1b      	ldrb	r3, [r3, #20]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d11a      	bne.n	800a8c8 <dwc_otg_core_init+0x218>
			core_if->phy_init_done = 1;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f04f 0201 	mov.w	r2, #1
 800a898:	751a      	strb	r2, [r3, #20]
			DWC_DEBUGPL(DBG_CIL, "FS_PHY detected\n");
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800a89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a89c:	f103 030c 	add.w	r3, r3, #12
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7fd f8fd 	bl	8007aa0 <DWC_READ_REG32>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	623b      	str	r3, [r7, #32]
			usbcfg.b.physel = 1;
 800a8aa:	6a3b      	ldr	r3, [r7, #32]
 800a8ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8b0:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800a8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8b4:	f103 020c 	add.w	r2, r3, #12
 800a8b8:	6a3b      	ldr	r3, [r7, #32]
 800a8ba:	4610      	mov	r0, r2
 800a8bc:	4619      	mov	r1, r3
 800a8be:	f7fd f8fb 	bl	8007ab8 <DWC_WRITE_REG32>

			/* Reset after a PHY select */
			dwc_otg_core_reset(core_if);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f003 fbf0 	bl	800e0a8 <dwc_otg_core_reset>
		}
		dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	617b      	str	r3, [r7, #20]
		dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	f043 0302 	orr.w	r3, r3, #2
 800a8d8:	617b      	str	r3, [r7, #20]
		core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	697a      	ldr	r2, [r7, #20]
 800a8e2:	605a      	str	r2, [r3, #4]

		/* Program DCFG.DevSpd or HCFG.FSLSPclkSel to 48Mhz in FS.      Also
		 * do this on HNP Dev/Host mode switches (done in dev_init and
		 * host_init). */

		if (dwc_otg_is_host_mode(core_if)) {
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f003 fc4f 	bl	800e188 <dwc_otg_is_host_mode>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d003      	beq.n	800a8f8 <dwc_otg_core_init+0x248>
			init_fslspclksel(core_if);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f7ff fdcd 	bl	800a490 <init_fslspclksel>
 800a8f6:	e002      	b.n	800a8fe <dwc_otg_core_init+0x24e>
		} else {
			init_devspd(core_if);
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff fe0f 	bl	800a51c <init_devspd>
		}

		if (core_if->core_params->i2c_enable) {
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a906:	2b00      	cmp	r3, #0
 800a908:	f000 8083 	beq.w	800aa12 <dwc_otg_core_init+0x362>
			DWC_DEBUGPL(DBG_CIL, "FS_PHY Enabling I2c\n");
			/* Program GUSBCFG.OtgUtmifsSel to I2C */
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800a90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a90e:	f103 030c 	add.w	r3, r3, #12
 800a912:	4618      	mov	r0, r3
 800a914:	f7fd f8c4 	bl	8007aa0 <DWC_READ_REG32>
 800a918:	4603      	mov	r3, r0
 800a91a:	623b      	str	r3, [r7, #32]
			usbcfg.b.otgutmifssel = 1;
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a922:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800a924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a926:	f103 020c 	add.w	r2, r3, #12
 800a92a:	6a3b      	ldr	r3, [r7, #32]
 800a92c:	4610      	mov	r0, r2
 800a92e:	4619      	mov	r1, r3
 800a930:	f7fd f8c2 	bl	8007ab8 <DWC_WRITE_REG32>

			/* Program GI2CCTL.I2CEn */
			i2cctl.d32 = DWC_READ_REG32(&global_regs->gi2cctl);
 800a934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a936:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7fd f8b0 	bl	8007aa0 <DWC_READ_REG32>
 800a940:	4603      	mov	r3, r0
 800a942:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cdevaddr = 1;
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	f04f 0201 	mov.w	r2, #1
 800a94a:	f362 639b 	bfi	r3, r2, #26, #2
 800a94e:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cen = 0;
 800a950:	69fb      	ldr	r3, [r7, #28]
 800a952:	f36f 53d7 	bfc	r3, #23, #1
 800a956:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 800a958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a95a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a95e:	69fb      	ldr	r3, [r7, #28]
 800a960:	4610      	mov	r0, r2
 800a962:	4619      	mov	r1, r3
 800a964:	f7fd f8a8 	bl	8007ab8 <DWC_WRITE_REG32>
			i2cctl.b.i2cen = 1;
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a96e:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 800a970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a972:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	4610      	mov	r0, r2
 800a97a:	4619      	mov	r1, r3
 800a97c:	f7fd f89c 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a980:	e047      	b.n	800aa12 <dwc_otg_core_init+0x362>
		}

	} /* endif speed == DWC_SPEED_PARAM_FULL */
	else {
		/* High speed PHY. */
		if (!core_if->phy_init_done) {
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	7d1b      	ldrb	r3, [r3, #20]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d144      	bne.n	800aa14 <dwc_otg_core_init+0x364>
			core_if->phy_init_done = 1;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f04f 0201 	mov.w	r2, #1
 800a990:	751a      	strb	r2, [r3, #20]
			/* HS PHY parameters.  These parameters are preserved
			 * during soft reset so only program the first time.  Do
			 * a soft reset immediately after setting phyif.  */

			if (core_if->core_params->phy_type == 2) {
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a99a:	2b02      	cmp	r3, #2
 800a99c:	d114      	bne.n	800a9c8 <dwc_otg_core_init+0x318>
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
 800a99e:	6a3b      	ldr	r3, [r7, #32]
 800a9a0:	f043 0310 	orr.w	r3, r3, #16
 800a9a4:	623b      	str	r3, [r7, #32]
				usbcfg.b.phyif = 0;
 800a9a6:	6a3b      	ldr	r3, [r7, #32]
 800a9a8:	f36f 03c3 	bfc	r3, #3, #1
 800a9ac:	623b      	str	r3, [r7, #32]
				usbcfg.b.ddrsel =
				    core_if->core_params->phy_ulpi_ddr;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90

			if (core_if->core_params->phy_type == 2) {
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
				usbcfg.b.phyif = 0;
				usbcfg.b.ddrsel =
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	f003 0301 	and.w	r3, r3, #1
 800a9bc:	b2da      	uxtb	r2, r3
 800a9be:	6a3b      	ldr	r3, [r7, #32]
 800a9c0:	f362 13c7 	bfi	r3, r2, #7, #1
 800a9c4:	623b      	str	r3, [r7, #32]
 800a9c6:	e018      	b.n	800a9fa <dwc_otg_core_init+0x34a>
				    core_if->core_params->phy_ulpi_ddr;
			} else if (core_if->core_params->phy_type == 1) {
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d112      	bne.n	800a9fa <dwc_otg_core_init+0x34a>
				/* UTMI+ interface */
				usbcfg.b.ulpi_utmi_sel = 0;
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	f36f 1304 	bfc	r3, #4, #1
 800a9da:	623b      	str	r3, [r7, #32]
				if (core_if->core_params->phy_utmi_width == 16) {
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9e4:	2b10      	cmp	r3, #16
 800a9e6:	d104      	bne.n	800a9f2 <dwc_otg_core_init+0x342>
					usbcfg.b.phyif = 1;
 800a9e8:	6a3b      	ldr	r3, [r7, #32]
 800a9ea:	f043 0308 	orr.w	r3, r3, #8
 800a9ee:	623b      	str	r3, [r7, #32]
 800a9f0:	e003      	b.n	800a9fa <dwc_otg_core_init+0x34a>

				} else {
					usbcfg.b.phyif = 0;
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	f36f 03c3 	bfc	r3, #3, #1
 800a9f8:	623b      	str	r3, [r7, #32]
				}
			} else {
				DWC_ERROR("FS PHY TYPE\n");
			}
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800a9fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9fc:	f103 020c 	add.w	r2, r3, #12
 800aa00:	6a3b      	ldr	r3, [r7, #32]
 800aa02:	4610      	mov	r0, r2
 800aa04:	4619      	mov	r1, r3
 800aa06:	f7fd f857 	bl	8007ab8 <DWC_WRITE_REG32>
			/* Reset after setting the PHY parameters */
			dwc_otg_core_reset(core_if);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f003 fb4c 	bl	800e0a8 <dwc_otg_core_reset>
 800aa10:	e000      	b.n	800aa14 <dwc_otg_core_init+0x364>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800aa12:	bf00      	nop
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aa1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	2b80      	cmp	r3, #128	; 0x80
 800aa22:	d126      	bne.n	800aa72 <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa2a:	f003 0303 	and.w	r3, r3, #3
 800aa2e:	b2db      	uxtb	r3, r3
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d11e      	bne.n	800aa72 <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
	    (core_if->core_params->ulpi_fs_ls)) {
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d018      	beq.n	800aa72 <dwc_otg_core_init+0x3c2>
	    (core_if->core_params->ulpi_fs_ls)) {
		DWC_DEBUGPL(DBG_CIL, "Setting ULPI FSLS\n");
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800aa40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa42:	f103 030c 	add.w	r3, r3, #12
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7fd f82a 	bl	8007aa0 <DWC_READ_REG32>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 1;
 800aa50:	6a3b      	ldr	r3, [r7, #32]
 800aa52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa56:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 1;
 800aa58:	6a3b      	ldr	r3, [r7, #32]
 800aa5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aa5e:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800aa60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa62:	f103 020c 	add.w	r2, r3, #12
 800aa66:	6a3b      	ldr	r3, [r7, #32]
 800aa68:	4610      	mov	r0, r2
 800aa6a:	4619      	mov	r1, r3
 800aa6c:	f7fd f824 	bl	8007ab8 <DWC_WRITE_REG32>
 800aa70:	e017      	b.n	800aaa2 <dwc_otg_core_init+0x3f2>
	} else {
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800aa72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa74:	f103 030c 	add.w	r3, r3, #12
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f7fd f811 	bl	8007aa0 <DWC_READ_REG32>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 0;
 800aa82:	6a3b      	ldr	r3, [r7, #32]
 800aa84:	f36f 4351 	bfc	r3, #17, #1
 800aa88:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 0;
 800aa8a:	6a3b      	ldr	r3, [r7, #32]
 800aa8c:	f36f 43d3 	bfc	r3, #19, #1
 800aa90:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800aa92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa94:	f103 020c 	add.w	r2, r3, #12
 800aa98:	6a3b      	ldr	r3, [r7, #32]
 800aa9a:	4610      	mov	r0, r2
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	f7fd f80b 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	/* Program the GAHBCFG Register. */
	switch (core_if->hwcfg2.b.architecture) {
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aaa8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d016      	beq.n	800aae0 <dwc_otg_core_init+0x430>
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d04e      	beq.n	800ab54 <dwc_otg_core_init+0x4a4>
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d16b      	bne.n	800ab92 <dwc_otg_core_init+0x4e2>

	case DWC_SLAVE_ONLY_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Slave Only Mode\n");
		ahbcfg.b.nptxfemplvl_txfemplvl =
 800aaba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aabc:	f36f 13c7 	bfc	r3, #7, #1
 800aac0:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
		ahbcfg.b.ptxfemplvl = DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
 800aac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac4:	f36f 2308 	bfc	r3, #8, #1
 800aac8:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = 0;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f04f 0200 	mov.w	r2, #0
 800aad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable = 0;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f04f 0200 	mov.w	r2, #0
 800aada:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		break;
 800aade:	e058      	b.n	800ab92 <dwc_otg_core_init+0x4e2>

	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	691b      	ldr	r3, [r3, #16]
 800aae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			ahbcfg.b.hburstlen = 0;
 800aaea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaec:	f36f 0344 	bfc	r3, #1, #4
 800aaf0:	627b      	str	r3, [r7, #36]	; 0x24
			while (brst_sz > 1) {
 800aaf2:	e012      	b.n	800ab1a <dwc_otg_core_init+0x46a>
				ahbcfg.b.hburstlen++;
 800aaf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf6:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	f103 0301 	add.w	r3, r3, #1
 800ab00:	f003 030f 	and.w	r3, r3, #15
 800ab04:	b2da      	uxtb	r2, r3
 800ab06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab08:	f362 0344 	bfi	r3, r2, #1, #4
 800ab0c:	627b      	str	r3, [r7, #36]	; 0x24
				brst_sz >>= 1;
 800ab0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ab12:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800ab16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
			ahbcfg.b.hburstlen = 0;
			while (brst_sz > 1) {
 800ab1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d8e8      	bhi.n	800aaf4 <dwc_otg_core_init+0x444>
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	bf0c      	ite	eq
 800ab2c:	2300      	moveq	r3, #0
 800ab2e:	2301      	movne	r3, #1
 800ab30:	b2db      	uxtb	r3, r3
 800ab32:	461a      	mov	r2, r3
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	68db      	ldr	r3, [r3, #12]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	bf0c      	ite	eq
 800ab44:	2300      	moveq	r3, #0
 800ab46:	2301      	movne	r3, #1
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	461a      	mov	r2, r3
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800ab52:	e01e      	b.n	800ab92 <dwc_otg_core_init+0x4e2>

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
 800ab54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab56:	f04f 0201 	mov.w	r2, #1
 800ab5a:	f362 0344 	bfi	r3, r2, #1, #4
 800ab5e:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	bf0c      	ite	eq
 800ab6a:	2300      	moveq	r3, #0
 800ab6c:	2301      	movne	r3, #1
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	461a      	mov	r2, r3
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	68db      	ldr	r3, [r3, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	bf0c      	ite	eq
 800ab82:	2300      	moveq	r3, #0
 800ab84:	2301      	movne	r3, #1
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	461a      	mov	r2, r3

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800ab90:	bf00      	nop

	}
	if (core_if->dma_enable) {
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d104      	bne.n	800aba6 <dwc_otg_core_init+0x4f6>
			DWC_PRINTF("Using Buffer DMA mode\n");

		}
	} else {
		DWC_PRINTF("Using Slave mode\n");
		core_if->dma_desc_enable = 0;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f04f 0200 	mov.w	r2, #0
 800aba2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	}

	ahbcfg.b.dmaenable = core_if->dma_enable;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800abac:	f003 0301 	and.w	r3, r3, #1
 800abb0:	b2da      	uxtb	r2, r3
 800abb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb4:	f362 1345 	bfi	r3, r2, #5, #1
 800abb8:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&global_regs->gahbcfg, ahbcfg.d32);
 800abba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abbc:	f103 0208 	add.w	r2, r3, #8
 800abc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc2:	4610      	mov	r0, r2
 800abc4:	4619      	mov	r1, r3
 800abc6:	f7fc ff77 	bl	8007ab8 <DWC_WRITE_REG32>

	core_if->en_multiple_tx_fifo = core_if->hwcfg4.b.ded_fifo_en;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800abd0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	461a      	mov	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

	core_if->pti_enh_enable = core_if->core_params->pti_enable != 0;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	bf0c      	ite	eq
 800abea:	2300      	moveq	r3, #0
 800abec:	2301      	movne	r3, #1
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	461a      	mov	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	core_if->multiproc_int_enable = core_if->core_params->mpi_enable;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800ac00:	b2da      	uxtb	r2, r3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		   ((core_if->multiproc_int_enable) ? "enabled" : "disabled"));

	/*
	 * Program the GUSBCFG register.
	 */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800ac08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac0a:	f103 030c 	add.w	r3, r3, #12
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fc ff46 	bl	8007aa0 <DWC_READ_REG32>
 800ac14:	4603      	mov	r3, r0
 800ac16:	623b      	str	r3, [r7, #32]

	switch (core_if->hwcfg2.b.op_mode) {
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ac1e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	2b06      	cmp	r3, #6
 800ac26:	d878      	bhi.n	800ad1a <dwc_otg_core_init+0x66a>
 800ac28:	a201      	add	r2, pc, #4	; (adr r2, 800ac30 <dwc_otg_core_init+0x580>)
 800ac2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2e:	bf00      	nop
 800ac30:	0800ac4d 	.word	0x0800ac4d
 800ac34:	0800ac7f 	.word	0x0800ac7f
 800ac38:	0800aca1 	.word	0x0800aca1
 800ac3c:	0800acb3 	.word	0x0800acb3
 800ac40:	0800acd5 	.word	0x0800acd5
 800ac44:	0800ace7 	.word	0x0800ace7
 800ac48:	0800ad09 	.word	0x0800ad09
	case DWC_MODE_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = (core_if->core_params->otg_cap ==
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	bf14      	ite	ne
 800ac56:	2300      	movne	r3, #0
 800ac58:	2301      	moveq	r3, #1
 800ac5a:	b2da      	uxtb	r2, r3
 800ac5c:	6a3b      	ldr	r3, [r7, #32]
 800ac5e:	f362 2349 	bfi	r3, r2, #9, #1
 800ac62:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE);
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	2b02      	cmp	r3, #2
 800ac6c:	bf0c      	ite	eq
 800ac6e:	2300      	moveq	r3, #0
 800ac70:	2301      	movne	r3, #1
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	6a3b      	ldr	r3, [r7, #32]
 800ac76:	f362 2308 	bfi	r3, r2, #8, #1
 800ac7a:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ac7c:	e04d      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_ONLY_CAPABLE:
		usbcfg.b.hnpcap = 0;
 800ac7e:	6a3b      	ldr	r3, [r7, #32]
 800ac80:	f36f 2349 	bfc	r3, #9, #1
 800ac84:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	bf0c      	ite	eq
 800ac90:	2300      	moveq	r3, #0
 800ac92:	2301      	movne	r3, #1
 800ac94:	b2da      	uxtb	r2, r3
 800ac96:	6a3b      	ldr	r3, [r7, #32]
 800ac98:	f362 2308 	bfi	r3, r2, #8, #1
 800ac9c:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ac9e:	e03c      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = 0;
 800aca0:	6a3b      	ldr	r3, [r7, #32]
 800aca2:	f36f 2349 	bfc	r3, #9, #1
 800aca6:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800aca8:	6a3b      	ldr	r3, [r7, #32]
 800acaa:	f36f 2308 	bfc	r3, #8, #1
 800acae:	623b      	str	r3, [r7, #32]
		break;
 800acb0:	e033      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 800acb2:	6a3b      	ldr	r3, [r7, #32]
 800acb4:	f36f 2349 	bfc	r3, #9, #1
 800acb8:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	2b02      	cmp	r3, #2
 800acc2:	bf0c      	ite	eq
 800acc4:	2300      	moveq	r3, #0
 800acc6:	2301      	movne	r3, #1
 800acc8:	b2da      	uxtb	r2, r3
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	f362 2308 	bfi	r3, r2, #8, #1
 800acd0:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800acd2:	e022      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 800acd4:	6a3b      	ldr	r3, [r7, #32]
 800acd6:	f36f 2349 	bfc	r3, #9, #1
 800acda:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	f36f 2308 	bfc	r3, #8, #1
 800ace2:	623b      	str	r3, [r7, #32]
		break;
 800ace4:	e019      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 800ace6:	6a3b      	ldr	r3, [r7, #32]
 800ace8:	f36f 2349 	bfc	r3, #9, #1
 800acec:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	2b02      	cmp	r3, #2
 800acf6:	bf0c      	ite	eq
 800acf8:	2300      	moveq	r3, #0
 800acfa:	2301      	movne	r3, #1
 800acfc:	b2da      	uxtb	r2, r3
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	f362 2308 	bfi	r3, r2, #8, #1
 800ad04:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ad06:	e008      	b.n	800ad1a <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	f36f 2349 	bfc	r3, #9, #1
 800ad0e:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800ad10:	6a3b      	ldr	r3, [r7, #32]
 800ad12:	f36f 2308 	bfc	r3, #8, #1
 800ad16:	623b      	str	r3, [r7, #32]
		break;
 800ad18:	bf00      	nop
	}

	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800ad1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1c:	f103 020c 	add.w	r2, r3, #12
 800ad20:	6a3b      	ldr	r3, [r7, #32]
 800ad22:	4610      	mov	r0, r2
 800ad24:	4619      	mov	r1, r3
 800ad26:	f7fc fec7 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_MODIFY_REG32(&core_if->core_global_regs->glpmcfg,
				 0, lpmcfg.d32);

	}
#endif
	if (core_if->core_params->ic_usb_cap) {
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d011      	beq.n	800ad5a <dwc_otg_core_init+0x6aa>

		gusbcfg_data_t gusbcfg = {.d32 = 0 };
 800ad36:	f04f 0300 	mov.w	r3, #0
 800ad3a:	613b      	str	r3, [r7, #16]

		gusbcfg.b.ic_usb_cap = 1;
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ad42:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gusbcfg,
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	f103 020c 	add.w	r2, r3, #12
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	4610      	mov	r0, r2
 800ad50:	f04f 0100 	mov.w	r1, #0
 800ad54:	461a      	mov	r2, r3
 800ad56:	f7fc febd 	bl	8007ad4 <DWC_MODIFY_REG32>
				 0, gusbcfg.d32);
	}
	{
		gotgctl_data_t gotgctl = {.d32 = 0 };
 800ad5a:	f04f 0300 	mov.w	r3, #0
 800ad5e:	60fb      	str	r3, [r7, #12]

		gotgctl.b.otgver = core_if->core_params->otg_ver;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	f003 0301 	and.w	r3, r3, #1
 800ad6e:	b2da      	uxtb	r2, r3
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f362 5314 	bfi	r3, r2, #20, #1
 800ad76:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl, 0,
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	4610      	mov	r0, r2
 800ad82:	f04f 0100 	mov.w	r1, #0
 800ad86:	461a      	mov	r2, r3
 800ad88:	f7fc fea4 	bl	8007ad4 <DWC_MODIFY_REG32>
				 gotgctl.d32);
		/* Set OTG version supported */
		core_if->otg_ver = core_if->core_params->otg_ver;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800ad94:	461a      	mov	r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			   core_if->core_params->otg_ver, core_if->otg_ver);
	}
	

	/* Enable common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f7fe fa81 	bl	80092a4 <dwc_otg_enable_common_interrupts>

	/* Do device or host intialization based on mode during PCD
	 * and HCD initialization  */
	if (dwc_otg_is_host_mode(core_if)) {
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f003 f9f0 	bl	800e188 <dwc_otg_is_host_mode>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d005      	beq.n	800adba <dwc_otg_core_init+0x70a>
		DWC_DEBUGPL(DBG_ANY, "Host Mode\n");
		core_if->op_state = A_HOST;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f04f 0201 	mov.w	r2, #1
 800adb4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800adb8:	e007      	b.n	800adca <dwc_otg_core_init+0x71a>
	} else {
		DWC_DEBUGPL(DBG_ANY, "Device Mode\n");
		core_if->op_state = B_PERIPHERAL;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f04f 0204 	mov.w	r2, #4
 800adc0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
#ifdef DWC_DEVICE_ONLY
		dwc_otg_core_dev_init(core_if);
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f000 f853 	bl	800ae70 <dwc_otg_core_dev_init>
#endif
	}
}
 800adca:	f107 0738 	add.w	r7, r7, #56	; 0x38
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop

0800add4 <dwc_otg_enable_device_interrupts>:
 * This function enables the Device mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t * core_if)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 800addc:	f04f 0300 	mov.w	r3, #0
 800ade0:	60bb      	str	r3, [r7, #8]

	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f103 0318 	add.w	r3, r3, #24
 800adee:	4618      	mov	r0, r3
 800adf0:	f04f 0100 	mov.w	r1, #0
 800adf4:	f7fc fe60 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f103 0314 	add.w	r3, r3, #20
 800adfe:	4618      	mov	r0, r3
 800ae00:	f04f 31ff 	mov.w	r1, #4294967295
 800ae04:	f7fc fe58 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f7fe fa4b 	bl	80092a4 <dwc_otg_enable_common_interrupts>

	/* Enable interrupts */
	intr_mask.b.usbreset = 1;
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ae14:	60bb      	str	r3, [r7, #8]
	intr_mask.b.enumdone = 1;
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ae1c:	60bb      	str	r3, [r7, #8]

	if (!core_if->multiproc_int_enable) {
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d107      	bne.n	800ae38 <dwc_otg_enable_device_interrupts+0x64>
		intr_mask.b.inepintr = 1;
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae2e:	60bb      	str	r3, [r7, #8]
		intr_mask.b.outepintr = 1;
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae36:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.erlysuspend = 1;
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ae3e:	60bb      	str	r3, [r7, #8]

	if (core_if->en_multiple_tx_fifo == 0) {
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d103      	bne.n	800ae52 <dwc_otg_enable_device_interrupts+0x7e>
		intr_mask.b.epmismatch = 1;
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae50:	60bb      	str	r3, [r7, #8]
	intr_mask.b.eopframe = 1;
	intr_mask.b.incomplisoin = 1;
	intr_mask.b.incomplisoout = 1;
#endif

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f103 0118 	add.w	r1, r3, #24
 800ae58:	68ba      	ldr	r2, [r7, #8]
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	4608      	mov	r0, r1
 800ae5e:	4611      	mov	r1, r2
 800ae60:	461a      	mov	r2, r3
 800ae62:	f7fc fe37 	bl	8007ad4 <DWC_MODIFY_REG32>

	DWC_DEBUGPL(DBG_CIL, "%s() gintmsk=%0x\n", __func__,
		    DWC_READ_REG32(&global_regs->gintmsk));
}
 800ae66:	f107 0710 	add.w	r7, r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop

0800ae70 <dwc_otg_core_dev_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_dev_init(dwc_otg_core_if_t * core_if)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b094      	sub	sp, #80	; 0x50
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
	int i;
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	64bb      	str	r3, [r7, #72]	; 0x48
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_core_params_t *params = core_if->core_params;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	643b      	str	r3, [r7, #64]	; 0x40

	dcfg_data_t dcfg = {.d32 = 0 };
 800ae8a:	f04f 0300 	mov.w	r3, #0
 800ae8e:	637b      	str	r3, [r7, #52]	; 0x34
	grstctl_t resetctl = {.d32 = 0 };
 800ae90:	f04f 0300 	mov.w	r3, #0
 800ae94:	633b      	str	r3, [r7, #48]	; 0x30
	fifosize_data_t txfifosize;
	dthrctl_data_t dthrctl;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 800ae96:	f04f 0300 	mov.w	r3, #0
 800ae9a:	61fb      	str	r3, [r7, #28]
	//hwcfg3_data_t hwcfg3 = {.d32 = 0 };

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	69db      	ldr	r3, [r3, #28]
 800aea0:	4618      	mov	r0, r3
 800aea2:	f04f 0100 	mov.w	r1, #0
 800aea6:	f7fc fe07 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Device configuration register */
	init_devspd(core_if);
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f7ff fb36 	bl	800a51c <init_devspd>
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 800aeb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7fc fdf3 	bl	8007aa0 <DWC_READ_REG32>
 800aeba:	4603      	mov	r3, r0
 800aebc:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.descdma = (core_if->dma_desc_enable) ? 1 : 0;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	bf0c      	ite	eq
 800aec8:	2300      	moveq	r3, #0
 800aeca:	2301      	movne	r3, #1
 800aecc:	b2da      	uxtb	r2, r3
 800aece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aed0:	f362 53d7 	bfi	r3, r2, #23, #1
 800aed4:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.perfrint = DWC_DCFG_FRAME_INTERVAL_80;
 800aed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aed8:	f36f 23cc 	bfc	r3, #11, #2
 800aedc:	637b      	str	r3, [r7, #52]	; 0x34

	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 800aede:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	461a      	mov	r2, r3
 800aee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aee6:	4610      	mov	r0, r2
 800aee8:	4619      	mov	r1, r3
 800aeea:	f7fc fde5 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800aef4:	f003 0308 	and.w	r3, r3, #8
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	f000 80ad 	beq.w	800b05a <dwc_otg_core_dev_init+0x1ea>
 800af00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af02:	6a1b      	ldr	r3, [r3, #32]
 800af04:	2b00      	cmp	r3, #0
 800af06:	f000 80a8 	beq.w	800b05a <dwc_otg_core_dev_init+0x1ea>

#ifdef DWC_UTE_CFI
		core_if->pwron_rxfsiz = DWC_READ_REG32(&global_regs->grxfsiz);
		core_if->init_rxfsiz = params->dev_rx_fifo_size;
#endif
		rx_fifo_size = params->dev_rx_fifo_size;
 800af0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af0e:	63fb      	str	r3, [r7, #60]	; 0x3c
		DWC_WRITE_REG32(&global_regs->grxfsiz, rx_fifo_size);
 800af10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af12:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800af16:	4618      	mov	r0, r3
 800af18:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800af1a:	f7fc fdcd 	bl	8007ab8 <DWC_WRITE_REG32>

		DWC_DEBUGPL(DBG_CIL, "new grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/** Set Periodic Tx FIFO Mask all bits 0 */
		core_if->p_tx_msk = 0;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f04f 0200 	mov.w	r2, #0
 800af24:	671a      	str	r2, [r3, #112]	; 0x70

		/** Set Tx FIFO Mask all bits 0 */
		core_if->tx_msk = 0;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f04f 0200 	mov.w	r2, #0
 800af2c:	675a      	str	r2, [r3, #116]	; 0x74

		if (core_if->en_multiple_tx_fifo == 0) {
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800af34:	2b00      	cmp	r3, #0
 800af36:	d148      	bne.n	800afca <dwc_otg_core_dev_init+0x15a>
			/* Non-periodic Tx FIFO */
			DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 800af38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af40:	f362 431f 	bfi	r3, r2, #16, #16
 800af44:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 800af46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af4a:	b29b      	uxth	r3, r3
 800af4c:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 800af4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af50:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800af54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af56:	4610      	mov	r0, r2
 800af58:	4619      	mov	r1, r3
 800af5a:	f7fc fdad 	bl	8007ab8 <DWC_WRITE_REG32>
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800af5e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800af60:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
			 * Indexes of the FIFO size module parameters in the
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
 800af62:	18d3      	adds	r3, r2, r3
 800af64:	b29b      	uxth	r3, r3
 800af66:	843b      	strh	r3, [r7, #32]
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800af68:	f04f 0300 	mov.w	r3, #0
 800af6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af6e:	e021      	b.n	800afb4 <dwc_otg_core_dev_init+0x144>
				ptxfifosize.b.depth =
				    params->dev_perio_tx_fifo_size[i];
 800af70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800af74:	f102 020c 	add.w	r2, r2, #12
 800af78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
				ptxfifosize.b.depth =
 800af7c:	b29a      	uxth	r2, r3
 800af7e:	6a3b      	ldr	r3, [r7, #32]
 800af80:	f362 431f 	bfi	r3, r2, #16, #16
 800af84:	623b      	str	r3, [r7, #32]
				    params->dev_perio_tx_fifo_size[i];
				DWC_DEBUGPL(DBG_CIL,
					    "initial dtxfsiz[%d]=%08x\n", i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 800af86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af88:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800af8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800af90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af92:	18d3      	adds	r3, r2, r3
 800af94:	f103 0204 	add.w	r2, r3, #4
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	4610      	mov	r0, r2
 800af9c:	4619      	mov	r1, r3
 800af9e:	f7fc fd8b 	bl	8007ab8 <DWC_WRITE_REG32>
						ptxfifosize.d32);
				DWC_DEBUGPL(DBG_CIL, "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				ptxfifosize.b.startaddr += ptxfifosize.b.depth;
 800afa2:	8c3a      	ldrh	r2, [r7, #32]
 800afa4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800afa6:	18d3      	adds	r3, r2, r3
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	843b      	strh	r3, [r7, #32]
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800afac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afae:	f103 0301 	add.w	r3, r3, #1
 800afb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800afba:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	461a      	mov	r2, r3
 800afc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afc4:	429a      	cmp	r2, r3
 800afc6:	dcd3      	bgt.n	800af70 <dwc_otg_core_dev_init+0x100>
 800afc8:	e047      	b.n	800b05a <dwc_otg_core_dev_init+0x1ea>
			core_if->pwron_gnptxfsiz =
			    (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
			core_if->init_gnptxfsiz =
			    params->dev_nperio_tx_fifo_size;
#endif
			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 800afca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afce:	b29a      	uxth	r2, r3
 800afd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afd2:	f362 431f 	bfi	r3, r2, #16, #16
 800afd6:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 800afd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afdc:	b29b      	uxth	r3, r3
 800afde:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 800afe0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afe2:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800afe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afe8:	4610      	mov	r0, r2
 800afea:	4619      	mov	r1, r3
 800afec:	f7fc fd64 	bl	8007ab8 <DWC_WRITE_REG32>

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800aff0:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800aff2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
					nptxfifosize.d32);

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
 800aff4:	18d3      	adds	r3, r2, r3
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	853b      	strh	r3, [r7, #40]	; 0x28
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800affa:	f04f 0300 	mov.w	r3, #0
 800affe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b000:	e021      	b.n	800b046 <dwc_otg_core_dev_init+0x1d6>

				txfifosize.b.depth =
				    params->dev_tx_fifo_size[i];
 800b002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b004:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b006:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800b00a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {

				txfifosize.b.depth =
 800b00e:	b29a      	uxth	r2, r3
 800b010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b012:	f362 431f 	bfi	r3, r2, #16, #16
 800b016:	62bb      	str	r3, [r7, #40]	; 0x28
				    (DWC_READ_REG32
				     (&global_regs->dtxfsiz[i]) >> 16);
				core_if->init_txfsiz[i] =
				    params->dev_tx_fifo_size[i];
#endif
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 800b018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b01a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800b01e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b022:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b024:	18d3      	adds	r3, r2, r3
 800b026:	f103 0204 	add.w	r2, r3, #4
 800b02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b02c:	4610      	mov	r0, r2
 800b02e:	4619      	mov	r1, r3
 800b030:	f7fc fd42 	bl	8007ab8 <DWC_WRITE_REG32>
					    "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));

				txfifosize.b.startaddr += txfifosize.b.depth;
 800b034:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b036:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b038:	18d3      	adds	r3, r2, r3
 800b03a:	b29b      	uxth	r3, r3
 800b03c:	853b      	strh	r3, [r7, #40]	; 0x28
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800b03e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b040:	f103 0301 	add.w	r3, r3, #1
 800b044:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b04c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b050:	b2db      	uxtb	r3, r3
 800b052:	461a      	mov	r2, r3
 800b054:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b056:	429a      	cmp	r2, r3
 800b058:	dcd3      	bgt.n	800b002 <dwc_otg_core_dev_init+0x192>
			}
		}
	}

	/* Calculating DFIFOCFG for Device mode to include RxFIFO and NPTXFIFO */
	gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 800b05a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b05c:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800b060:	4618      	mov	r0, r3
 800b062:	f7fc fd1d 	bl	8007aa0 <DWC_READ_REG32>
 800b066:	4603      	mov	r3, r0
 800b068:	61fb      	str	r3, [r7, #28]
	//hwcfg3.d32 = DWC_READ_REG32(&global_regs->ghwcfg3);
	gdfifocfg.b.gdfifocfg = (DWC_READ_REG32(&global_regs->ghwcfg3) >> 16);
 800b06a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b06c:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 800b070:	4618      	mov	r0, r3
 800b072:	f7fc fd15 	bl	8007aa0 <DWC_READ_REG32>
 800b076:	4603      	mov	r3, r0
 800b078:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	83bb      	strh	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b082:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	4610      	mov	r0, r2
 800b08a:	4619      	mov	r1, r3
 800b08c:	f7fc fd14 	bl	8007ab8 <DWC_WRITE_REG32>
	rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 800b090:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b092:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b096:	4618      	mov	r0, r3
 800b098:	f7fc fd02 	bl	8007aa0 <DWC_READ_REG32>
 800b09c:	4603      	mov	r3, r0
 800b09e:	877b      	strh	r3, [r7, #58]	; 0x3a
	nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 800b0a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0a2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fc fcfa 	bl	8007aa0 <DWC_READ_REG32>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b0b2:	873b      	strh	r3, [r7, #56]	; 0x38
	gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz;
 800b0b4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800b0b6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b0b8:	18d3      	adds	r3, r2, r3
 800b0ba:	b29a      	uxth	r2, r3
 800b0bc:	69fb      	ldr	r3, [r7, #28]
 800b0be:	f362 431f 	bfi	r3, r2, #16, #16
 800b0c2:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b0c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0c6:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b0ca:	69fb      	ldr	r3, [r7, #28]
 800b0cc:	4610      	mov	r0, r2
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	f7fc fcf2 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Flush the FIFOs */
	dwc_otg_flush_tx_fifo(core_if, 0x10);	/* all Tx FIFOs */
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f04f 0110 	mov.w	r1, #16
 800b0da:	f002 ff5f 	bl	800df9c <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f002 ffa4 	bl	800e02c <dwc_otg_flush_rx_fifo>

	/* Flush the Learning Queue. */
	resetctl.b.intknqflsh = 1;
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e6:	f043 0308 	orr.w	r3, r3, #8
 800b0ea:	633b      	str	r3, [r7, #48]	; 0x30
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	f103 0210 	add.w	r2, r3, #16
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f6:	4610      	mov	r0, r2
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	f7fc fcdd 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b104:	2b00      	cmp	r3, #0
 800b106:	d04c      	beq.n	800b1a2 <dwc_otg_core_dev_init+0x332>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800b108:	f04f 0300 	mov.w	r3, #0
 800b10c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b10e:	e010      	b.n	800b132 <dwc_otg_core_dev_init+0x2c2>
			DWC_WRITE_REG32(&dev_if->
 800b110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b116:	f103 0310 	add.w	r3, r3, #16
 800b11a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b11e:	18d3      	adds	r3, r2, r3
 800b120:	4618      	mov	r0, r3
 800b122:	f04f 0100 	mov.w	r1, #0
 800b126:	f7fc fcc7 	bl	8007ab8 <DWC_WRITE_REG32>
	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800b12a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b12c:	f103 0301 	add.w	r3, r3, #1
 800b130:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b13a:	461a      	mov	r2, r3
 800b13c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b13e:	429a      	cmp	r2, r3
 800b140:	dce6      	bgt.n	800b110 <dwc_otg_core_dev_init+0x2a0>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800b142:	f04f 0300 	mov.w	r3, #0
 800b146:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b148:	e010      	b.n	800b16c <dwc_otg_core_dev_init+0x2fc>
			DWC_WRITE_REG32(&dev_if->
 800b14a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b150:	f103 0318 	add.w	r3, r3, #24
 800b154:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b158:	18d3      	adds	r3, r2, r3
 800b15a:	4618      	mov	r0, r3
 800b15c:	f04f 0100 	mov.w	r1, #0
 800b160:	f7fc fcaa 	bl	8007ab8 <DWC_WRITE_REG32>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800b164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b166:	f103 0301 	add.w	r3, r3, #1
 800b16a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b174:	461a      	mov	r2, r3
 800b176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b178:	429a      	cmp	r2, r3
 800b17a:	dce6      	bgt.n	800b14a <dwc_otg_core_dev_init+0x2da>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->doepeachintmsk[i], 0);
		}

		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachint, 0xFFFFFFFF);
 800b17c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800b184:	4618      	mov	r0, r3
 800b186:	f04f 31ff 	mov.w	r1, #4294967295
 800b18a:	f7fc fc95 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk, 0);
 800b18e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800b196:	4618      	mov	r0, r3
 800b198:	f04f 0100 	mov.w	r1, #0
 800b19c:	f7fc fc8c 	bl	8007ab8 <DWC_WRITE_REG32>
 800b1a0:	e023      	b.n	800b1ea <dwc_otg_core_dev_init+0x37a>
	} else {
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, 0);
 800b1a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f103 0310 	add.w	r3, r3, #16
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f04f 0100 	mov.w	r1, #0
 800b1b0:	f7fc fc82 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
 800b1b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f103 0314 	add.w	r3, r3, #20
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f04f 0100 	mov.w	r1, #0
 800b1c2:	f7fc fc79 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
 800b1c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f103 0318 	add.w	r3, r3, #24
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	f04f 31ff 	mov.w	r1, #4294967295
 800b1d4:	f7fc fc70 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
 800b1d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f103 031c 	add.w	r3, r3, #28
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f04f 0100 	mov.w	r1, #0
 800b1e6:	f7fc fc67 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 800b1ea:	f04f 0300 	mov.w	r3, #0
 800b1ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b1f0:	e056      	b.n	800b2a0 <dwc_otg_core_dev_init+0x430>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 800b1f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b1f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b1fa:	18d3      	adds	r3, r2, r3
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	4618      	mov	r0, r3
 800b200:	f7fc fc4e 	bl	8007aa0 <DWC_READ_REG32>
 800b204:	4603      	mov	r3, r0
 800b206:	61bb      	str	r3, [r7, #24]
		if (depctl.b.epena) {
 800b208:	7efb      	ldrb	r3, [r7, #27]
 800b20a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	2b00      	cmp	r3, #0
 800b212:	d00b      	beq.n	800b22c <dwc_otg_core_dev_init+0x3bc>
			depctl.d32 = 0;
 800b214:	f04f 0300 	mov.w	r3, #0
 800b218:	61bb      	str	r3, [r7, #24]
			depctl.b.epdis = 1;
 800b21a:	69bb      	ldr	r3, [r7, #24]
 800b21c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b220:	61bb      	str	r3, [r7, #24]
			depctl.b.snak = 1;
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b228:	61bb      	str	r3, [r7, #24]
 800b22a:	e002      	b.n	800b232 <dwc_otg_core_dev_init+0x3c2>
		} else {
			depctl.d32 = 0;
 800b22c:	f04f 0300 	mov.w	r3, #0
 800b230:	61bb      	str	r3, [r7, #24]
		}

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl, depctl.d32);
 800b232:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b234:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b236:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b23a:	18d3      	adds	r3, r2, r3
 800b23c:	685b      	ldr	r3, [r3, #4]
 800b23e:	461a      	mov	r2, r3
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	4610      	mov	r0, r2
 800b244:	4619      	mov	r1, r3
 800b246:	f7fc fc37 	bl	8007ab8 <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
 800b24a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b24c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b24e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b252:	18d3      	adds	r3, r2, r3
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	f103 0310 	add.w	r3, r3, #16
 800b25a:	4618      	mov	r0, r3
 800b25c:	f04f 0100 	mov.w	r1, #0
 800b260:	f7fc fc2a 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
 800b264:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b268:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b26c:	18d3      	adds	r3, r2, r3
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	f103 0314 	add.w	r3, r3, #20
 800b274:	4618      	mov	r0, r3
 800b276:	f04f 0100 	mov.w	r1, #0
 800b27a:	f7fc fc1d 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
 800b27e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b282:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b286:	18d3      	adds	r3, r2, r3
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	f103 0308 	add.w	r3, r3, #8
 800b28e:	4618      	mov	r0, r3
 800b290:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800b294:	f7fc fc10 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 800b298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b29a:	f103 0301 	add.w	r3, r3, #1
 800b29e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	daa1      	bge.n	800b1f2 <dwc_otg_core_dev_init+0x382>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800b2ae:	f04f 0300 	mov.w	r3, #0
 800b2b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2b4:	e060      	b.n	800b378 <dwc_otg_core_dev_init+0x508>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[i]->doepctl);
 800b2b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b2b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ba:	f103 0308 	add.w	r3, r3, #8
 800b2be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b2c2:	18d3      	adds	r3, r2, r3
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fc fbea 	bl	8007aa0 <DWC_READ_REG32>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	617b      	str	r3, [r7, #20]
		if (depctl.b.epena) {
 800b2d0:	7dfb      	ldrb	r3, [r7, #23]
 800b2d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00b      	beq.n	800b2f4 <dwc_otg_core_dev_init+0x484>
			depctl.d32 = 0;
 800b2dc:	f04f 0300 	mov.w	r3, #0
 800b2e0:	617b      	str	r3, [r7, #20]
			depctl.b.epdis = 1;
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b2e8:	617b      	str	r3, [r7, #20]
			depctl.b.snak = 1;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b2f0:	617b      	str	r3, [r7, #20]
 800b2f2:	e002      	b.n	800b2fa <dwc_otg_core_dev_init+0x48a>
		} else {
			depctl.d32 = 0;
 800b2f4:	f04f 0300 	mov.w	r3, #0
 800b2f8:	617b      	str	r3, [r7, #20]
		}

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, depctl.d32);
 800b2fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b2fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2fe:	f103 0308 	add.w	r3, r3, #8
 800b302:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b306:	18d3      	adds	r3, r2, r3
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	461a      	mov	r2, r3
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	4610      	mov	r0, r2
 800b310:	4619      	mov	r1, r3
 800b312:	f7fc fbd1 	bl	8007ab8 <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
 800b316:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b31a:	f103 0308 	add.w	r3, r3, #8
 800b31e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b322:	18d3      	adds	r3, r2, r3
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	f103 0310 	add.w	r3, r3, #16
 800b32a:	4618      	mov	r0, r3
 800b32c:	f04f 0100 	mov.w	r1, #0
 800b330:	f7fc fbc2 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
 800b334:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b338:	f103 0308 	add.w	r3, r3, #8
 800b33c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b340:	18d3      	adds	r3, r2, r3
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	f103 0314 	add.w	r3, r3, #20
 800b348:	4618      	mov	r0, r3
 800b34a:	f04f 0100 	mov.w	r1, #0
 800b34e:	f7fc fbb3 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
 800b352:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b354:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b356:	f103 0308 	add.w	r3, r3, #8
 800b35a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b35e:	18d3      	adds	r3, r2, r3
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	f103 0308 	add.w	r3, r3, #8
 800b366:	4618      	mov	r0, r3
 800b368:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800b36c:	f7fc fba4 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800b370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b372:	f103 0301 	add.w	r3, r3, #1
 800b376:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b37a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b37e:	461a      	mov	r2, r3
 800b380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b382:	429a      	cmp	r2, r3
 800b384:	da97      	bge.n	800b2b6 <dwc_otg_core_dev_init+0x446>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
	}

	if (core_if->en_multiple_tx_fifo && core_if->dma_enable) {
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	f000 808b 	beq.w	800b4a8 <dwc_otg_core_dev_init+0x638>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f000 8085 	beq.w	800b4a8 <dwc_otg_core_dev_init+0x638>
		dev_if->non_iso_tx_thr_en = params->thr_ctl & 0x1;
 800b39e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b3a4:	b29b      	uxth	r3, r3
 800b3a6:	f003 0301 	and.w	r3, r3, #1
 800b3aa:	b29a      	uxth	r2, r3
 800b3ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3ae:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		dev_if->iso_tx_thr_en = (params->thr_ctl >> 1) & 0x1;
 800b3b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b3b8:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	f003 0301 	and.w	r3, r3, #1
 800b3c2:	b29a      	uxth	r2, r3
 800b3c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3c6:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		dev_if->rx_thr_en = (params->thr_ctl >> 2) & 0x1;
 800b3ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b3d0:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	f003 0301 	and.w	r3, r3, #1
 800b3da:	b29a      	uxth	r2, r3
 800b3dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3de:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84

		dev_if->rx_thr_length = params->rx_thr_length;
 800b3e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800b3e8:	b29a      	uxth	r2, r3
 800b3ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3ec:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
		dev_if->tx_thr_length = params->tx_thr_length;
 800b3f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b3f6:	b29a      	uxth	r2, r3
 800b3f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3fa:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

		dev_if->setup_desc_index = 0;
 800b3fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b400:	f04f 0200 	mov.w	r2, #0
 800b404:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

		dthrctl.d32 = 0;
 800b408:	f04f 0300 	mov.w	r3, #0
 800b40c:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.non_iso_thr_en = dev_if->non_iso_tx_thr_en;
 800b40e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b410:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800b414:	b2db      	uxtb	r3, r3
 800b416:	f003 0301 	and.w	r3, r3, #1
 800b41a:	b2da      	uxtb	r2, r3
 800b41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41e:	f362 0300 	bfi	r3, r2, #0, #1
 800b422:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.iso_thr_en = dev_if->iso_tx_thr_en;
 800b424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b426:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	f003 0301 	and.w	r3, r3, #1
 800b430:	b2da      	uxtb	r2, r3
 800b432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b434:	f362 0341 	bfi	r3, r2, #1, #1
 800b438:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.tx_thr_len = dev_if->tx_thr_length;
 800b43a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b43c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800b440:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800b444:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800b448:	b29a      	uxth	r2, r3
 800b44a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b44c:	f362 038a 	bfi	r3, r2, #2, #9
 800b450:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_en = dev_if->rx_thr_en;
 800b452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b454:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	f003 0301 	and.w	r3, r3, #1
 800b45e:	b2da      	uxtb	r2, r3
 800b460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b462:	f362 4310 	bfi	r3, r2, #16, #1
 800b466:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_len = dev_if->rx_thr_length;
 800b468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b46a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800b46e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800b472:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800b476:	b29a      	uxth	r2, r3
 800b478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47a:	f362 4359 	bfi	r3, r2, #17, #9
 800b47e:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.ahb_thr_ratio = params->ahb_thr_ratio;
 800b480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b482:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800b486:	b2db      	uxtb	r3, r3
 800b488:	f003 0303 	and.w	r3, r3, #3
 800b48c:	b2da      	uxtb	r2, r3
 800b48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b490:	f362 23cc 	bfi	r3, r2, #11, #2
 800b494:	627b      	str	r3, [r7, #36]	; 0x24

		DWC_WRITE_REG32(&dev_if->dev_global_regs->dtknqr3_dthrctl,
 800b496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a0:	4610      	mov	r0, r2
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	f7fc fb08 	bl	8007ab8 <DWC_WRITE_REG32>
			    dthrctl.b.rx_thr_en, dthrctl.b.tx_thr_len,
			    dthrctl.b.rx_thr_len);

	}

	dwc_otg_enable_device_interrupts(core_if);
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f7ff fc93 	bl	800add4 <dwc_otg_enable_device_interrupts>

	{
		diepmsk_data_t msk = {.d32 = 0 };
 800b4ae:	f04f 0300 	mov.w	r3, #0
 800b4b2:	613b      	str	r3, [r7, #16]

		msk.b.txfifoundrn = 1;
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4ba:	613b      	str	r3, [r7, #16]
		if (core_if->multiproc_int_enable) {
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00b      	beq.n	800b4de <dwc_otg_core_dev_init+0x66e>
			DWC_MODIFY_REG32(&dev_if->
 800b4c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800b4ce:	693a      	ldr	r2, [r7, #16]
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	4608      	mov	r0, r1
 800b4d4:	4611      	mov	r1, r2
 800b4d6:	461a      	mov	r2, r3
 800b4d8:	f7fc fafc 	bl	8007ad4 <DWC_MODIFY_REG32>
 800b4dc:	e00a      	b.n	800b4f4 <dwc_otg_core_dev_init+0x684>
					 dev_global_regs->diepeachintmsk[0],
					 msk.d32, msk.d32);
		} else {
			DWC_MODIFY_REG32(&dev_if->dev_global_regs->diepmsk,
 800b4de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f103 0110 	add.w	r1, r3, #16
 800b4e6:	693a      	ldr	r2, [r7, #16]
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	4608      	mov	r0, r1
 800b4ec:	4611      	mov	r1, r2
 800b4ee:	461a      	mov	r2, r3
 800b4f0:	f7fc faf0 	bl	8007ad4 <DWC_MODIFY_REG32>
					 msk.d32, msk.d32);
		}
	}

	if (core_if->multiproc_int_enable) {
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d011      	beq.n	800b522 <dwc_otg_core_dev_init+0x6b2>
		/* Set NAK on Babble */
		
		dctl_data_t dctl = {.d32 = 0 };
 800b4fe:	f04f 0300 	mov.w	r3, #0
 800b502:	60fb      	str	r3, [r7, #12]

		dctl.b.nakonbble = 1;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b50a:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, 0, dctl.d32);
 800b50c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f103 0204 	add.w	r2, r3, #4
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	4610      	mov	r0, r2
 800b518:	f04f 0100 	mov.w	r1, #0
 800b51c:	461a      	mov	r2, r3
 800b51e:	f7fc fad9 	bl	8007ad4 <DWC_MODIFY_REG32>
	}
}
 800b522:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop

0800b52c <dwc_otg_enable_host_interrupts>:
 * This function enables the Host mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800b53a:	f04f 0300 	mov.w	r3, #0
 800b53e:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f103 0318 	add.w	r3, r3, #24
 800b546:	4618      	mov	r0, r3
 800b548:	f04f 0100 	mov.w	r1, #0
 800b54c:	f7fc fab4 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear any pending interrupts. */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	f103 0314 	add.w	r3, r3, #20
 800b556:	4618      	mov	r0, r3
 800b558:	f04f 31ff 	mov.w	r1, #4294967295
 800b55c:	f7fc faac 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f7fd fe9f 	bl	80092a4 <dwc_otg_enable_common_interrupts>
	 * Enable host mode interrupts without disturbing common
	 * interrupts.
	 */

	/* Do not need sof interrupt for Descriptor DMA */
	if (!core_if->dma_desc_enable)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d103      	bne.n	800b578 <dwc_otg_enable_host_interrupts+0x4c>
		intr_mask.b.sofintr = 1;
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	f043 0308 	orr.w	r3, r3, #8
 800b576:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b57e:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b586:	60bb      	str	r3, [r7, #8]

#ifdef USE_IFX_DEV 
	/* This is to mask interuupts that we need and will decide later on if needed to 
	 * change or not.
	 */
	intr_mask.d32 = 0xA3200818;
 800b588:	f640 0318 	movw	r3, #2072	; 0x818
 800b58c:	f2ca 3320 	movt	r3, #41760	; 0xa320
 800b590:	60bb      	str	r3, [r7, #8]
#endif
	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f103 0118 	add.w	r1, r3, #24
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	4608      	mov	r0, r1
 800b59e:	4611      	mov	r1, r2
 800b5a0:	461a      	mov	r2, r3
 800b5a2:	f7fc fa97 	bl	8007ad4 <DWC_MODIFY_REG32>
}
 800b5a6:	f107 0710 	add.w	r7, r7, #16
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop

0800b5b0 <dwc_otg_disable_host_interrupts>:
 * This function disables the Host Mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	685b      	ldr	r3, [r3, #4]
 800b5bc:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800b5be:	f04f 0300 	mov.w	r3, #0
 800b5c2:	60bb      	str	r3, [r7, #8]

	/*
	 * Disable host mode interrupts without disturbing common
	 * interrupts.
	 */
	intr_mask.b.sofintr = 1;
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	f043 0308 	orr.w	r3, r3, #8
 800b5ca:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b5d2:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b5da:	60bb      	str	r3, [r7, #8]
	intr_mask.b.ptxfempty = 1;
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b5e2:	60bb      	str	r3, [r7, #8]
	intr_mask.b.nptxfempty = 1;
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	f043 0320 	orr.w	r3, r3, #32
 800b5ea:	60bb      	str	r3, [r7, #8]

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, 0);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f103 0218 	add.w	r2, r3, #24
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	4610      	mov	r0, r2
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	f04f 0200 	mov.w	r2, #0
 800b5fc:	f7fc fa6a 	bl	8007ad4 <DWC_MODIFY_REG32>
}
 800b600:	f107 0710 	add.w	r7, r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <dwc_otg_core_host_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_host_init(dwc_otg_core_if_t * core_if)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b094      	sub	sp, #80	; 0x50
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	68db      	ldr	r3, [r3, #12]
 800b61a:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_otg_core_params_t *params = core_if->core_params;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	63fb      	str	r3, [r7, #60]	; 0x3c

	hprt0_data_t hprt0 = {.d32 = 0 };
 800b622:	f04f 0300 	mov.w	r3, #0
 800b626:	62bb      	str	r3, [r7, #40]	; 0x28

	fifosize_data_t nptxfifosize;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz, hptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 800b628:	f04f 0300 	mov.w	r3, #0
 800b62c:	61fb      	str	r3, [r7, #28]
	hcfg_data_t hcfg;
	hfir_data_t hfir;
	dwc_otg_hc_regs_t *hc_regs;
	int num_channels;

	gotgctl_data_t gotgctl = {.d32 = 0 };
 800b62e:	f04f 0300 	mov.w	r3, #0
 800b632:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, core_if);

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	69db      	ldr	r3, [r3, #28]
 800b638:	4618      	mov	r0, r3
 800b63a:	f04f 0100 	mov.w	r1, #0
 800b63e:	f7fc fa3b 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Initialize Host Configuration Register */
	init_fslspclksel(core_if);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7fe ff24 	bl	800a490 <init_fslspclksel>
	if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	695b      	ldr	r3, [r3, #20]
 800b64e:	2b01      	cmp	r3, #1
 800b650:	d112      	bne.n	800b678 <dwc_otg_core_host_init+0x70>
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800b652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4618      	mov	r0, r3
 800b658:	f7fc fa22 	bl	8007aa0 <DWC_READ_REG32>
 800b65c:	4603      	mov	r3, r0
 800b65e:	617b      	str	r3, [r7, #20]
		hcfg.b.fslssupp = 1;
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	f043 0304 	orr.w	r3, r3, #4
 800b666:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800b668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	461a      	mov	r2, r3
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	4610      	mov	r0, r2
 800b672:	4619      	mov	r1, r3
 800b674:	f7fc fa20 	bl	8007ab8 <DWC_WRITE_REG32>

	/* This bit allows dynamic reloading of the HFIR register
	 * during runtime. This bit needs to be programmed during 
	 * initial configuration and its value must not be changed
	 * during runtime.*/
	if (core_if->core_params->reload_ctl == 1) {
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b680:	2b01      	cmp	r3, #1
 800b682:	d115      	bne.n	800b6b0 <dwc_otg_core_host_init+0xa8>
		hfir.d32 = DWC_READ_REG32(&host_if->host_global_regs->hfir);
 800b684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f103 0304 	add.w	r3, r3, #4
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7fc fa07 	bl	8007aa0 <DWC_READ_REG32>
 800b692:	4603      	mov	r3, r0
 800b694:	613b      	str	r3, [r7, #16]
		hfir.b.hfirrldctrl = 1;
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b69c:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
 800b69e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f103 0204 	add.w	r2, r3, #4
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	4610      	mov	r0, r2
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	f7fc fa04 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	if (core_if->core_params->dma_desc_enable) {
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68db      	ldr	r3, [r3, #12]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d041      	beq.n	800b73e <dwc_otg_core_host_init+0x136>
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b6c0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if (!
		    (core_if->hwcfg4.b.desc_dma
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b6d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d4:	b2db      	uxtb	r3, r3
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 8162 	beq.w	800b9a0 <dwc_otg_core_host_init+0x398>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	691a      	ldr	r2, [r3, #16]
 800b6e0:	f642 1309 	movw	r3, #10505	; 0x2909
 800b6e4:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	f240 8159 	bls.w	800b9a0 <dwc_otg_core_host_init+0x398>
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800b6ee:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d010      	beq.n	800b718 <dwc_otg_core_host_init+0x110>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
		     && ((op_mode == DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
 800b6f6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b6fa:	2b01      	cmp	r3, #1
 800b6fc:	d00c      	beq.n	800b718 <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800b6fe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b702:	2b02      	cmp	r3, #2
 800b704:	d008      	beq.n	800b718 <dwc_otg_core_host_init+0x110>
			     DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)
 800b706:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b70a:	2b05      	cmp	r3, #5
 800b70c:	d004      	beq.n	800b718 <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800b70e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b712:	2b06      	cmp	r3, #6
 800b714:	f040 8144 	bne.w	800b9a0 <dwc_otg_core_host_init+0x398>
				  "GHWCFG2, GHWCFG4 registers' values do not allow Descriptor DMA in host mode.\n"
				  "To run the driver in Buffer DMA host mode set dma_desc_enable "
				  "module parameter to 0.\n");
			return;
		}
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800b718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7fc f9bf 	bl	8007aa0 <DWC_READ_REG32>
 800b722:	4603      	mov	r3, r0
 800b724:	617b      	str	r3, [r7, #20]
		hcfg.b.descdma = 1;
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b72c:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800b72e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	461a      	mov	r2, r3
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	4610      	mov	r0, r2
 800b738:	4619      	mov	r1, r3
 800b73a:	f7fc f9bd 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b744:	f003 0308 	and.w	r3, r3, #8
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d06a      	beq.n	800b824 <dwc_otg_core_host_init+0x21c>
 800b74e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b750:	6a1b      	ldr	r3, [r3, #32]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d066      	beq.n	800b824 <dwc_otg_core_host_init+0x21c>
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800b756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b758:	f103 0224 	add.w	r2, r3, #36	; 0x24
				params->host_rx_fifo_size);
 800b75c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b75e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800b760:	4610      	mov	r0, r2
 800b762:	4619      	mov	r1, r3
 800b764:	f7fc f9a8 	bl	8007ab8 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/* Non-periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->gnptxfsiz));
		nptxfifosize.b.depth = params->host_nperio_tx_fifo_size;
 800b768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b76a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b76c:	b29a      	uxth	r2, r3
 800b76e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b770:	f362 431f 	bfi	r3, r2, #16, #16
 800b774:	627b      	str	r3, [r7, #36]	; 0x24
		nptxfifosize.b.startaddr = params->host_rx_fifo_size;
 800b776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b778:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	84bb      	strh	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&global_regs->gnptxfsiz, nptxfifosize.d32);
 800b77e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b780:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b786:	4610      	mov	r0, r2
 800b788:	4619      	mov	r1, r3
 800b78a:	f7fc f995 	bl	8007ab8 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->gnptxfsiz));

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
 800b78e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b792:	b29a      	uxth	r2, r3
 800b794:	6a3b      	ldr	r3, [r7, #32]
 800b796:	f362 431f 	bfi	r3, r2, #16, #16
 800b79a:	623b      	str	r3, [r7, #32]
		ptxfifosize.b.startaddr =
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800b79c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b79e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
		ptxfifosize.b.startaddr =
 800b7a0:	18d3      	adds	r3, r2, r3
 800b7a2:	b29b      	uxth	r3, r3
 800b7a4:	843b      	strh	r3, [r7, #32]
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
		DWC_WRITE_REG32(&global_regs->hptxfsiz, ptxfifosize.d32);
 800b7a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7a8:	f503 7280 	add.w	r2, r3, #256	; 0x100
 800b7ac:	6a3b      	ldr	r3, [r7, #32]
 800b7ae:	4610      	mov	r0, r2
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	f7fc f981 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_CIL, "new hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));

		/* Global DFIFOCFG calculation for Host mode - include RxFIFO, NPTXFIFO and HPTXFIFO */
		gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 800b7b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7b8:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7fc f96f 	bl	8007aa0 <DWC_READ_REG32>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	61fb      	str	r3, [r7, #28]
		rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 800b7c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7c8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7fc f967 	bl	8007aa0 <DWC_READ_REG32>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	873b      	strh	r3, [r7, #56]	; 0x38
		nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 800b7d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7d8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7fc f95f 	bl	8007aa0 <DWC_READ_REG32>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b7e8:	86fb      	strh	r3, [r7, #54]	; 0x36
		hptxfsiz = (DWC_READ_REG32(&global_regs->hptxfsiz) >> 16);
 800b7ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7ec:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f7fc f955 	bl	8007aa0 <DWC_READ_REG32>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b7fc:	86bb      	strh	r3, [r7, #52]	; 0x34
		gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz + hptxfsiz;
 800b7fe:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800b800:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b802:	18d3      	adds	r3, r2, r3
 800b804:	b29a      	uxth	r2, r3
 800b806:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b808:	18d3      	adds	r3, r2, r3
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	f362 431f 	bfi	r3, r2, #16, #16
 800b812:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b816:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	4610      	mov	r0, r2
 800b81e:	4619      	mov	r1, r3
 800b820:	f7fc f94a 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	/* TODO - check this */
	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b82a:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800b82c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	4610      	mov	r0, r2
 800b832:	4619      	mov	r1, r3
 800b834:	f04f 0200 	mov.w	r2, #0
 800b838:	f7fc f94c 	bl	8007ad4 <DWC_MODIFY_REG32>
	/* Make sure the FIFOs are flushed. */
	dwc_otg_flush_tx_fifo(core_if, 0x10 /* all Tx FIFOs */ );
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f04f 0110 	mov.w	r1, #16
 800b842:	f002 fbab 	bl	800df9c <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f002 fbf0 	bl	800e02c <dwc_otg_flush_rx_fifo>

	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b852:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800b854:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	4610      	mov	r0, r2
 800b85a:	4619      	mov	r1, r3
 800b85c:	f04f 0200 	mov.w	r2, #0
 800b860:	f7fc f938 	bl	8007ad4 <DWC_MODIFY_REG32>

	if (!core_if->core_params->dma_desc_enable) {
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d179      	bne.n	800b962 <dwc_otg_core_host_init+0x35a>
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b876:	633b      	str	r3, [r7, #48]	; 0x30

		for (i = 0; i < num_channels; i++) {
 800b878:	f04f 0300 	mov.w	r3, #0
 800b87c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b87e:	e023      	b.n	800b8c8 <dwc_otg_core_host_init+0x2c0>
			hc_regs = core_if->host_if->hc_regs[i];
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	68db      	ldr	r3, [r3, #12]
 800b884:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b886:	f102 0202 	add.w	r2, r2, #2
 800b88a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b88e:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b892:	4618      	mov	r0, r3
 800b894:	f7fc f904 	bl	8007aa0 <DWC_READ_REG32>
 800b898:	4603      	mov	r3, r0
 800b89a:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 0;
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	f36f 73df 	bfc	r3, #31, #1
 800b8a2:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800b8a4:	69bb      	ldr	r3, [r7, #24]
 800b8a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b8aa:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800b8ac:	69bb      	ldr	r3, [r7, #24]
 800b8ae:	f36f 33cf 	bfc	r3, #15, #1
 800b8b2:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b8b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	4610      	mov	r0, r2
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	f7fc f8fc 	bl	8007ab8 <DWC_WRITE_REG32>

	if (!core_if->core_params->dma_desc_enable) {
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;

		for (i = 0; i < num_channels; i++) {
 800b8c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8c2:	f103 0301 	add.w	r3, r3, #1
 800b8c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	dbd7      	blt.n	800b880 <dwc_otg_core_host_init+0x278>
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800b8d0:	f04f 0300 	mov.w	r3, #0
 800b8d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8d6:	e040      	b.n	800b95a <dwc_otg_core_host_init+0x352>
			int count = 0;
 800b8d8:	f04f 0300 	mov.w	r3, #0
 800b8dc:	64bb      	str	r3, [r7, #72]	; 0x48
			hc_regs = core_if->host_if->hc_regs[i];
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	68db      	ldr	r3, [r3, #12]
 800b8e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b8e4:	f102 0202 	add.w	r2, r2, #2
 800b8e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ec:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b8ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7fc f8d5 	bl	8007aa0 <DWC_READ_REG32>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 1;
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b900:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b908:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	f36f 33cf 	bfc	r3, #15, #1
 800b910:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800b912:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b914:	69bb      	ldr	r3, [r7, #24]
 800b916:	4610      	mov	r0, r2
 800b918:	4619      	mov	r1, r3
 800b91a:	f7fc f8cd 	bl	8007ab8 <DWC_WRITE_REG32>
			DWC_DEBUGPL(DBG_HCDV, "%s: Halt channel %d\n", __func__, i);
			do {
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800b91e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b920:	4618      	mov	r0, r3
 800b922:	f7fc f8bd 	bl	8007aa0 <DWC_READ_REG32>
 800b926:	4603      	mov	r3, r0
 800b928:	61bb      	str	r3, [r7, #24]
				if (++count > 1000) {
 800b92a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b92c:	f103 0301 	add.w	r3, r3, #1
 800b930:	64bb      	str	r3, [r7, #72]	; 0x48
 800b932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b934:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b938:	dc0a      	bgt.n	800b950 <dwc_otg_core_host_init+0x348>
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
				}
				dwc_udelay(1);
 800b93a:	f04f 0001 	mov.w	r0, #1
 800b93e:	f7fc f959 	bl	8007bf4 <DWC_UDELAY>
			} while (hcchar.b.chen);
 800b942:	7efb      	ldrb	r3, [r7, #27]
 800b944:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d1e7      	bne.n	800b91e <dwc_otg_core_host_init+0x316>
 800b94e:	e000      	b.n	800b952 <dwc_otg_core_host_init+0x34a>
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
				if (++count > 1000) {
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
 800b950:	bf00      	nop
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800b952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b954:	f103 0301 	add.w	r3, r3, #1
 800b958:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b95a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b95c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b95e:	429a      	cmp	r2, r3
 800b960:	dbba      	blt.n	800b8d8 <dwc_otg_core_host_init+0x2d0>
		}
	}

	/* Turn on the vbus power. */
	DWC_PRINTF("Init: Port Power? op_state=%d\n", core_if->op_state);
	if (core_if->op_state == A_HOST) {
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800b968:	2b01      	cmp	r3, #1
 800b96a:	d116      	bne.n	800b99a <dwc_otg_core_host_init+0x392>
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f7fd fa4d 	bl	8008e0c <dwc_otg_read_hprt0>
 800b972:	4603      	mov	r3, r0
 800b974:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_PRINTF("Init: Power Port (%d)\n", hprt0.b.prtpwr);
		if (hprt0.b.prtpwr == 0) {
 800b976:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b97a:	f003 0310 	and.w	r3, r3, #16
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10a      	bne.n	800b99a <dwc_otg_core_host_init+0x392>
			hprt0.b.prtpwr = 1;
 800b984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b986:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b98a:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(host_if->hprt0, hprt0.d32);
 800b98c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b98e:	685a      	ldr	r2, [r3, #4]
 800b990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b992:	4610      	mov	r0, r2
 800b994:	4619      	mov	r1, r3
 800b996:	f7fc f88f 	bl	8007ab8 <DWC_WRITE_REG32>
		}
	}

	dwc_otg_enable_host_interrupts(core_if);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f7ff fdc6 	bl	800b52c <dwc_otg_enable_host_interrupts>
}
 800b9a0:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}

0800b9a8 <dwc_otg_hc_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 * @param hc Information needed to initialize the host channel
 */
void dwc_otg_hc_init(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b08a      	sub	sp, #40	; 0x28
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	6039      	str	r1, [r7, #0]
	uint32_t intr_enable;
	hcintmsk_data_t hc_intr_mask;

	gintmsk_data_t gintmsk = {.d32 = 0 };
 800b9b2:	f04f 0300 	mov.w	r3, #0
 800b9b6:	613b      	str	r3, [r7, #16]

	hcchar_data_t hcchar;
	hcsplt_data_t hcsplt;

	uint8_t hc_num = hc->hc_num;
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	623b      	str	r3, [r7, #32]
	dwc_otg_hc_regs_t *hc_regs = host_if->hc_regs[hc_num];
 800b9c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b9ca:	6a3b      	ldr	r3, [r7, #32]
 800b9cc:	f102 0202 	add.w	r2, r2, #2
 800b9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d4:	61fb      	str	r3, [r7, #28]

	/* Clear old interrupt conditions for this host channel. */
	hc_intr_mask.d32 = 0xFFFFFFFF;
 800b9d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9da:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.reserved14_31 = 0;
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	f36f 339f 	bfc	r3, #14, #18
 800b9e2:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcint, hc_intr_mask.d32);
 800b9e4:	69fb      	ldr	r3, [r7, #28]
 800b9e6:	f103 0208 	add.w	r2, r3, #8
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	4610      	mov	r0, r2
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	f7fc f862 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Enable channel interrupts required for this transfer. */
	hc_intr_mask.d32 = 0;
 800b9f4:	f04f 0300 	mov.w	r3, #0
 800b9f8:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.chhltd = 1;
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	f043 0302 	orr.w	r3, r3, #2
 800ba00:	617b      	str	r3, [r7, #20]
	if (core_if->dma_enable) {
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d044      	beq.n	800ba96 <dwc_otg_hc_init+0xee>
		/* For Descriptor DMA mode core halts the channel on AHB error. Interrupt is not required */
		if (!core_if->dma_desc_enable)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d104      	bne.n	800ba20 <dwc_otg_hc_init+0x78>
			hc_intr_mask.b.ahberr = 1;
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	f043 0304 	orr.w	r3, r3, #4
 800ba1c:	617b      	str	r3, [r7, #20]
 800ba1e:	e00a      	b.n	800ba36 <dwc_otg_hc_init+0x8e>
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	789b      	ldrb	r3, [r3, #2]
 800ba24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	2b40      	cmp	r3, #64	; 0x40
 800ba2c:	d103      	bne.n	800ba36 <dwc_otg_hc_init+0x8e>
				hc_intr_mask.b.xfercompl = 1;
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	f043 0301 	orr.w	r3, r3, #1
 800ba34:	617b      	str	r3, [r7, #20]
		}

		if (hc->error_state && !hc->do_split &&
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	7f1b      	ldrb	r3, [r3, #28]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	f000 80e1 	beq.w	800bc02 <dwc_otg_hc_init+0x25a>
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	f040 80db 	bne.w	800bc02 <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	789b      	ldrb	r3, [r3, #2]
 800ba50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ba54:	b2db      	uxtb	r3, r3
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
				hc_intr_mask.b.xfercompl = 1;
		}

		if (hc->error_state && !hc->do_split &&
 800ba56:	2b40      	cmp	r3, #64	; 0x40
 800ba58:	f000 80d3 	beq.w	800bc02 <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
			hc_intr_mask.b.ack = 1;
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	f043 0320 	orr.w	r3, r3, #32
 800ba62:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	789b      	ldrb	r3, [r3, #2]
 800ba68:	f003 0308 	and.w	r3, r3, #8
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	f000 80c7 	beq.w	800bc02 <dwc_otg_hc_init+0x25a>
				hc_intr_mask.b.datatglerr = 1;
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ba7a:	617b      	str	r3, [r7, #20]
				if (hc->ep_type != DWC_OTG_EP_TYPE_INTR) {
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	789b      	ldrb	r3, [r3, #2]
 800ba80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ba84:	b2db      	uxtb	r3, r3
 800ba86:	2bc0      	cmp	r3, #192	; 0xc0
 800ba88:	f000 80bb 	beq.w	800bc02 <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nak = 1;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	f043 0310 	orr.w	r3, r3, #16
 800ba92:	617b      	str	r3, [r7, #20]
 800ba94:	e0b5      	b.n	800bc02 <dwc_otg_hc_init+0x25a>
				}
			}
		}
	} else {
		switch (hc->ep_type) {
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	789b      	ldrb	r3, [r3, #2]
 800ba9a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	f000 808d 	beq.w	800bbc0 <dwc_otg_hc_init+0x218>
 800baa6:	2b03      	cmp	r3, #3
 800baa8:	d04b      	beq.n	800bb42 <dwc_otg_hc_init+0x19a>
		case DWC_OTG_EP_TYPE_CONTROL:
		case DWC_OTG_EP_TYPE_BULK:
			hc_intr_mask.b.xfercompl = 1;
 800baaa:	697b      	ldr	r3, [r7, #20]
 800baac:	f043 0301 	orr.w	r3, r3, #1
 800bab0:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	f043 0308 	orr.w	r3, r3, #8
 800bab8:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bac0:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bac8:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	789b      	ldrb	r3, [r3, #2]
 800bace:	f003 0308 	and.w	r3, r3, #8
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d004      	beq.n	800bae2 <dwc_otg_hc_init+0x13a>
				hc_intr_mask.b.bblerr = 1;
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bade:	617b      	str	r3, [r7, #20]
 800bae0:	e00f      	b.n	800bb02 <dwc_otg_hc_init+0x15a>
			} else {
				hc_intr_mask.b.nak = 1;
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	f043 0310 	orr.w	r3, r3, #16
 800bae8:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.nyet = 1;
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baf0:	617b      	str	r3, [r7, #20]
				if (hc->do_ping) {
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	7edb      	ldrb	r3, [r3, #27]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d003      	beq.n	800bb02 <dwc_otg_hc_init+0x15a>
					hc_intr_mask.b.ack = 1;
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	f043 0320 	orr.w	r3, r3, #32
 800bb00:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->do_split) {
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d011      	beq.n	800bb30 <dwc_otg_hc_init+0x188>
				hc_intr_mask.b.nak = 1;
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	f043 0310 	orr.w	r3, r3, #16
 800bb12:	617b      	str	r3, [r7, #20]
				if (hc->complete_split) {
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d004      	beq.n	800bb28 <dwc_otg_hc_init+0x180>
					hc_intr_mask.b.nyet = 1;
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb24:	617b      	str	r3, [r7, #20]
 800bb26:	e003      	b.n	800bb30 <dwc_otg_hc_init+0x188>
				} else {
					hc_intr_mask.b.ack = 1;
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	f043 0320 	orr.w	r3, r3, #32
 800bb2e:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->error_state) {
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	7f1b      	ldrb	r3, [r3, #28]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d05f      	beq.n	800bbf8 <dwc_otg_hc_init+0x250>
				hc_intr_mask.b.ack = 1;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	f043 0320 	orr.w	r3, r3, #32
 800bb3e:	617b      	str	r3, [r7, #20]
			}
			break;
 800bb40:	e05a      	b.n	800bbf8 <dwc_otg_hc_init+0x250>
		case DWC_OTG_EP_TYPE_INTR:
			hc_intr_mask.b.xfercompl = 1;
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	f043 0301 	orr.w	r3, r3, #1
 800bb48:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.nak = 1;
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	f043 0310 	orr.w	r3, r3, #16
 800bb50:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	f043 0308 	orr.w	r3, r3, #8
 800bb58:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb60:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bb68:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bb70:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	789b      	ldrb	r3, [r3, #2]
 800bb76:	f003 0308 	and.w	r3, r3, #8
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d003      	beq.n	800bb88 <dwc_otg_hc_init+0x1e0>
				hc_intr_mask.b.bblerr = 1;
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb86:	617b      	str	r3, [r7, #20]
			}
			if (hc->error_state) {
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	7f1b      	ldrb	r3, [r3, #28]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d003      	beq.n	800bb98 <dwc_otg_hc_init+0x1f0>
				hc_intr_mask.b.ack = 1;
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	f043 0320 	orr.w	r3, r3, #32
 800bb96:	617b      	str	r3, [r7, #20]
			}
			if (hc->do_split) {
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d02c      	beq.n	800bbfc <dwc_otg_hc_init+0x254>
				if (hc->complete_split) {
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d004      	beq.n	800bbb6 <dwc_otg_hc_init+0x20e>
					hc_intr_mask.b.nyet = 1;
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbb2:	617b      	str	r3, [r7, #20]
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800bbb4:	e022      	b.n	800bbfc <dwc_otg_hc_init+0x254>
			}
			if (hc->do_split) {
				if (hc->complete_split) {
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	f043 0320 	orr.w	r3, r3, #32
 800bbbc:	617b      	str	r3, [r7, #20]
				}
			}
			break;
 800bbbe:	e01d      	b.n	800bbfc <dwc_otg_hc_init+0x254>
		case DWC_OTG_EP_TYPE_ISOC:
			hc_intr_mask.b.xfercompl = 1;
 800bbc0:	697b      	ldr	r3, [r7, #20]
 800bbc2:	f043 0301 	orr.w	r3, r3, #1
 800bbc6:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bbce:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.ack = 1;
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	f043 0320 	orr.w	r3, r3, #32
 800bbd6:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	789b      	ldrb	r3, [r3, #2]
 800bbdc:	f003 0308 	and.w	r3, r3, #8
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00c      	beq.n	800bc00 <dwc_otg_hc_init+0x258>
				hc_intr_mask.b.xacterr = 1;
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbec:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.bblerr = 1;
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bbf4:	617b      	str	r3, [r7, #20]
			}
			break;
 800bbf6:	e003      	b.n	800bc00 <dwc_otg_hc_init+0x258>
			}

			if (hc->error_state) {
				hc_intr_mask.b.ack = 1;
			}
			break;
 800bbf8:	bf00      	nop
 800bbfa:	e002      	b.n	800bc02 <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800bbfc:	bf00      	nop
 800bbfe:	e000      	b.n	800bc02 <dwc_otg_hc_init+0x25a>

			if (hc->ep_is_in) {
				hc_intr_mask.b.xacterr = 1;
				hc_intr_mask.b.bblerr = 1;
			}
			break;
 800bc00:	bf00      	nop
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcintmsk, hc_intr_mask.d32);
 800bc02:	69fb      	ldr	r3, [r7, #28]
 800bc04:	f103 020c 	add.w	r2, r3, #12
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	4610      	mov	r0, r2
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	f7fb ff53 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Enable the top level host channel interrupt. */
	intr_enable = (1 << hc_num);
 800bc12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc16:	f04f 0201 	mov.w	r2, #1
 800bc1a:	fa02 f303 	lsl.w	r3, r2, r3
 800bc1e:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&host_if->host_global_regs->haintmsk, 0, intr_enable);
 800bc20:	6a3b      	ldr	r3, [r7, #32]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f103 0318 	add.w	r3, r3, #24
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f04f 0100 	mov.w	r1, #0
 800bc2e:	69ba      	ldr	r2, [r7, #24]
 800bc30:	f7fb ff50 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Make sure host channel interrupts are enabled. */
	gintmsk.b.hcintr = 1;
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bc3a:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, gintmsk.d32);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	f103 0218 	add.w	r2, r3, #24
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	4610      	mov	r0, r2
 800bc48:	f04f 0100 	mov.w	r1, #0
 800bc4c:	461a      	mov	r2, r3
 800bc4e:	f7fb ff41 	bl	8007ad4 <DWC_MODIFY_REG32>

	/*
	 * Program the HCCHARn register with the endpoint characteristics for
	 * the current transfer.
	 */
	hcchar.d32 = 0;
 800bc52:	f04f 0300 	mov.w	r3, #0
 800bc56:	60fb      	str	r3, [r7, #12]
	hcchar.b.devaddr = hc->dev_addr;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	785b      	ldrb	r3, [r3, #1]
 800bc5c:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800bc60:	b2da      	uxtb	r2, r3
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	f362 539c 	bfi	r3, r2, #22, #7
 800bc68:	60fb      	str	r3, [r7, #12]
	hcchar.b.epnum = hc->ep_num;
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f3c3 33c3 	ubfx	r3, r3, #15, #4
 800bc72:	b2da      	uxtb	r2, r3
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f362 23ce 	bfi	r3, r2, #11, #4
 800bc7a:	60fb      	str	r3, [r7, #12]
	hcchar.b.epdir = hc->ep_is_in;
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	789b      	ldrb	r3, [r3, #2]
 800bc80:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800bc84:	b2da      	uxtb	r2, r3
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f362 33cf 	bfi	r3, r2, #15, #1
 800bc8c:	60fb      	str	r3, [r7, #12]
	hcchar.b.lspddev = (hc->speed == DWC_OTG_EP_SPEED_LOW);
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	789b      	ldrb	r3, [r3, #2]
 800bc92:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	bf14      	ite	ne
 800bc9c:	2300      	movne	r3, #0
 800bc9e:	2301      	moveq	r3, #1
 800bca0:	b2da      	uxtb	r2, r3
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	f362 4351 	bfi	r3, r2, #17, #1
 800bca8:	60fb      	str	r3, [r7, #12]
	hcchar.b.eptype = hc->ep_type;
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	789b      	ldrb	r3, [r3, #2]
 800bcae:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bcb2:	b2da      	uxtb	r2, r3
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	f362 4393 	bfi	r3, r2, #18, #2
 800bcba:	60fb      	str	r3, [r7, #12]
	hcchar.b.mps = hc->max_packet;
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	889b      	ldrh	r3, [r3, #4]
 800bcc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bcc4:	b29a      	uxth	r2, r3
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	f362 030a 	bfi	r3, r2, #0, #11
 800bccc:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcchar, hcchar.d32);
 800bcce:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bcd2:	6a3b      	ldr	r3, [r7, #32]
 800bcd4:	f102 0202 	add.w	r2, r2, #2
 800bcd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcdc:	461a      	mov	r2, r3
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	4610      	mov	r0, r2
 800bce2:	4619      	mov	r1, r3
 800bce4:	f7fb fee8 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "	 Multi Cnt: %d\n", hcchar.b.multicnt);

	/*
	 * Program the HCSPLIT register for SPLITs
	 */
	hcsplt.d32 = 0;
 800bce8:	f04f 0300 	mov.w	r3, #0
 800bcec:	60bb      	str	r3, [r7, #8]
	if (hc->do_split) {
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d027      	beq.n	800bd48 <dwc_otg_hc_init+0x3a0>
		DWC_DEBUGPL(DBG_HCDV, "Programming HC %d with split --> %s\n",
			    hc->hc_num,
			    hc->complete_split ? "CSPLIT" : "SSPLIT");
		hcsplt.b.compsplt = hc->complete_split;
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bcfe:	f003 0301 	and.w	r3, r3, #1
 800bd02:	b2da      	uxtb	r2, r3
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	f362 4310 	bfi	r3, r2, #16, #1
 800bd0a:	60bb      	str	r3, [r7, #8]
		hcsplt.b.xactpos = hc->xact_pos;
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bd12:	f003 0303 	and.w	r3, r3, #3
 800bd16:	b2da      	uxtb	r2, r3
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	f362 338f 	bfi	r3, r2, #14, #2
 800bd1e:	60bb      	str	r3, [r7, #8]
		hcsplt.b.hubaddr = hc->hub_addr;
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800bd26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd2a:	b2da      	uxtb	r2, r3
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	f362 13cd 	bfi	r3, r2, #7, #7
 800bd32:	60bb      	str	r3, [r7, #8]
		hcsplt.b.prtaddr = hc->port_addr;
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800bd3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd3e:	b2da      	uxtb	r2, r3
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	f362 0306 	bfi	r3, r2, #0, #7
 800bd46:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_HCDV, "	  port addr %d\n", hc->port_addr);
		DWC_DEBUGPL(DBG_HCDV, "	  is_in %d\n", hc->ep_is_in);
		DWC_DEBUGPL(DBG_HCDV, "	  Max Pkt: %d\n", hcchar.b.mps);
		DWC_DEBUGPL(DBG_HCDV, "	  xferlen: %d\n", hc->xfer_len);
	}
	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcsplt, hcsplt.d32);
 800bd48:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bd4c:	6a3b      	ldr	r3, [r7, #32]
 800bd4e:	f102 0202 	add.w	r2, r2, #2
 800bd52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd56:	f103 0204 	add.w	r2, r3, #4
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	4610      	mov	r0, r2
 800bd5e:	4619      	mov	r1, r3
 800bd60:	f7fb feaa 	bl	8007ab8 <DWC_WRITE_REG32>

}
 800bd64:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <dwc_otg_hc_halt>:
 * @param hc Host channel to halt.
 * @param halt_status Reason for halting the channel.
 */
void dwc_otg_hc_halt(dwc_otg_core_if_t * core_if,
		     dwc_hc_t * hc, dwc_otg_halt_status_e halt_status)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b08c      	sub	sp, #48	; 0x30
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	60f8      	str	r0, [r7, #12]
 800bd74:	60b9      	str	r1, [r7, #8]
 800bd76:	4613      	mov	r3, r2
 800bd78:	71fb      	strb	r3, [r7, #7]
	hcchar_data_t hcchar;
	dwc_otg_hc_regs_t *hc_regs;
	dwc_otg_core_global_regs_t *global_regs;
	dwc_otg_host_global_regs_t *host_global_regs;

	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	68ba      	ldr	r2, [r7, #8]
 800bd80:	7812      	ldrb	r2, [r2, #0]
 800bd82:	f102 0202 	add.w	r2, r2, #2
 800bd86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	global_regs = core_if->core_global_regs;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	62bb      	str	r3, [r7, #40]	; 0x28
	host_global_regs = core_if->host_if->host_global_regs;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	627b      	str	r3, [r7, #36]	; 0x24

	DWC_ASSERT(!(halt_status == DWC_OTG_HC_XFER_NO_HALT_STATUS),
		   "halt_status = %d\n", halt_status);

	if (halt_status == DWC_OTG_HC_XFER_URB_DEQUEUE ||
 800bd9a:	79fb      	ldrb	r3, [r7, #7]
 800bd9c:	2b0d      	cmp	r3, #13
 800bd9e:	d002      	beq.n	800bda6 <dwc_otg_hc_halt+0x3a>
 800bda0:	79fb      	ldrb	r3, [r7, #7]
 800bda2:	2b0b      	cmp	r3, #11
 800bda4:	d127      	bne.n	800bdf6 <dwc_otg_hc_halt+0x8a>
		 * and QH state associated with this transfer has been cleared
		 * (in the case of URB_DEQUEUE), so the channel needs to be
		 * shut down carefully to prevent crashes.
		 */
		hcintmsk_data_t hcintmsk;
		hcintmsk.d32 = 0;
 800bda6:	f04f 0300 	mov.w	r3, #0
 800bdaa:	617b      	str	r3, [r7, #20]
		hcintmsk.b.chhltd = 1;
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	f043 0302 	orr.w	r3, r3, #2
 800bdb2:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&hc_regs->hcintmsk, hcintmsk.d32);
 800bdb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb6:	f103 020c 	add.w	r2, r3, #12
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	4610      	mov	r0, r2
 800bdbe:	4619      	mov	r1, r3
 800bdc0:	f7fb fe7a 	bl	8007ab8 <DWC_WRITE_REG32>
		/*
		 * Make sure no other interrupts besides halt are currently
		 * pending. Handling another interrupt could cause a crash due
		 * to the QTD and QH state.
		 */
		DWC_WRITE_REG32(&hc_regs->hcint, ~hcintmsk.d32);
 800bdc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc6:	f103 0208 	add.w	r2, r3, #8
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	ea6f 0303 	mvn.w	r3, r3
 800bdd0:	4610      	mov	r0, r2
 800bdd2:	4619      	mov	r1, r3
 800bdd4:	f7fb fe70 	bl	8007ab8 <DWC_WRITE_REG32>
		/*
		 * Make sure the halt status is set to URB_DEQUEUE or AHB_ERR
		 * even if the channel was already halted for some other
		 * reason.
		 */
		hc->halt_status = halt_status;
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	79fa      	ldrb	r2, [r7, #7]
 800bddc:	77da      	strb	r2, [r3, #31]

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800bdde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7fb fe5d 	bl	8007aa0 <DWC_READ_REG32>
 800bde6:	4603      	mov	r3, r0
 800bde8:	61bb      	str	r3, [r7, #24]
		if (hcchar.b.chen == 0) {
 800bdea:	7efb      	ldrb	r3, [r7, #27]
 800bdec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bdf0:	b2db      	uxtb	r3, r3
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d06a      	beq.n	800becc <dwc_otg_hc_halt+0x160>
			 * started yet.
			 */
			return;
		}
	}
	if (hc->halt_pending) {
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	7f9b      	ldrb	r3, [r3, #30]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d166      	bne.n	800becc <dwc_otg_hc_halt+0x160>

#endif
		return;
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800bdfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be00:	4618      	mov	r0, r3
 800be02:	f7fb fe4d 	bl	8007aa0 <DWC_READ_REG32>
 800be06:	4603      	mov	r3, r0
 800be08:	61bb      	str	r3, [r7, #24]

	/* No need to set the bit in DDMA for disabling the channel */
	//TODO check it everywhere channel is disabled          
	if (!core_if->core_params->dma_desc_enable)
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	68db      	ldr	r3, [r3, #12]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d103      	bne.n	800be1c <dwc_otg_hc_halt+0xb0>
		hcchar.b.chen = 1;
 800be14:	69bb      	ldr	r3, [r7, #24]
 800be16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800be1a:	61bb      	str	r3, [r7, #24]
	hcchar.b.chdis = 1;
 800be1c:	69bb      	ldr	r3, [r7, #24]
 800be1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800be22:	61bb      	str	r3, [r7, #24]

	if (!core_if->dma_enable) {
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d132      	bne.n	800be94 <dwc_otg_hc_halt+0x128>
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	789b      	ldrb	r3, [r3, #2]
 800be32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800be36:	b2db      	uxtb	r3, r3
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d006      	beq.n	800be4a <dwc_otg_hc_halt+0xde>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	789b      	ldrb	r3, [r3, #2]
 800be40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800be44:	b2db      	uxtb	r3, r3
		hcchar.b.chen = 1;
	hcchar.b.chdis = 1;

	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800be46:	2b80      	cmp	r3, #128	; 0x80
 800be48:	d110      	bne.n	800be6c <dwc_otg_hc_halt+0x100>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 800be4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800be50:	4618      	mov	r0, r3
 800be52:	f7fb fe25 	bl	8007aa0 <DWC_READ_REG32>
 800be56:	4603      	mov	r3, r0
 800be58:	623b      	str	r3, [r7, #32]
			if (nptxsts.b.nptxqspcavail == 0) {
 800be5a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d118      	bne.n	800be94 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	f36f 73df 	bfc	r3, #31, #1
 800be68:	61bb      	str	r3, [r7, #24]
	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
 800be6a:	e013      	b.n	800be94 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
			    DWC_READ_REG32(&host_global_regs->hptxsts);
 800be6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be6e:	f103 0310 	add.w	r3, r3, #16
 800be72:	4618      	mov	r0, r3
 800be74:	f7fb fe14 	bl	8007aa0 <DWC_READ_REG32>
 800be78:	4603      	mov	r3, r0
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
 800be7a:	61fb      	str	r3, [r7, #28]
			    DWC_READ_REG32(&host_global_regs->hptxsts);
			if ((hptxsts.b.ptxqspcavail == 0)
 800be7c:	7fbb      	ldrb	r3, [r7, #30]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d004      	beq.n	800be8c <dwc_otg_hc_halt+0x120>
			    || (core_if->queuing_high_bandwidth)) {
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d003      	beq.n	800be94 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800be8c:	69bb      	ldr	r3, [r7, #24]
 800be8e:	f36f 73df 	bfc	r3, #31, #1
 800be92:	61bb      	str	r3, [r7, #24]
			}
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800be94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be96:	69bb      	ldr	r3, [r7, #24]
 800be98:	4610      	mov	r0, r2
 800be9a:	4619      	mov	r1, r3
 800be9c:	f7fb fe0c 	bl	8007ab8 <DWC_WRITE_REG32>

	hc->halt_status = halt_status;
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	79fa      	ldrb	r2, [r7, #7]
 800bea4:	77da      	strb	r2, [r3, #31]

	if (hcchar.b.chen) {
 800bea6:	7efb      	ldrb	r3, [r7, #27]
 800bea8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d008      	beq.n	800bec4 <dwc_otg_hc_halt+0x158>
		hc->halt_pending = 1;
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	f04f 0201 	mov.w	r2, #1
 800beb8:	779a      	strb	r2, [r3, #30]
		hc->halt_on_queue = 0;
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	f04f 0200 	mov.w	r2, #0
 800bec0:	775a      	strb	r2, [r3, #29]
 800bec2:	e003      	b.n	800becc <dwc_otg_hc_halt+0x160>
	} else {
		hc->halt_on_queue = 1;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	f04f 0201 	mov.w	r2, #1
 800beca:	775a      	strb	r2, [r3, #29]
	DWC_DEBUGPL(DBG_HCDV, "	 halt_pending: %d\n", hc->halt_pending);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_on_queue: %d\n", hc->halt_on_queue);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_status: %d\n", hc->halt_status);

	return;
}
 800becc:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}

0800bed4 <dwc_otg_hc_cleanup>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Identifies the host channel to clean up.
 */
void dwc_otg_hc_cleanup(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs;

	hc->xfer_started = 0;
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	f04f 0200 	mov.w	r2, #0
 800bee4:	769a      	strb	r2, [r3, #26]

	/*
	 * Clear channel interrupt enables and any unhandled channel interrupt
	 * conditions.
	 */
	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	68db      	ldr	r3, [r3, #12]
 800beea:	683a      	ldr	r2, [r7, #0]
 800beec:	7812      	ldrb	r2, [r2, #0]
 800beee:	f102 0202 	add.w	r2, r2, #2
 800bef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bef6:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hcintmsk, 0);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	f103 030c 	add.w	r3, r3, #12
 800befe:	4618      	mov	r0, r3
 800bf00:	f04f 0100 	mov.w	r1, #0
 800bf04:	f7fb fdd8 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&hc_regs->hcint, 0xFFFFFFFF);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f103 0308 	add.w	r3, r3, #8
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f04f 31ff 	mov.w	r1, #4294967295
 800bf14:	f7fb fdd0 	bl	8007ab8 <DWC_WRITE_REG32>
#ifdef DEBUG
	DWC_TIMER_CANCEL(core_if->hc_xfer_timer[hc->hc_num]);
#endif
}
 800bf18:	f107 0710 	add.w	r7, r7, #16
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <hc_set_even_odd_frame>:
 * @param hcchar Current value of the HCCHAR register for the specified host
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b086      	sub	sp, #24
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	607a      	str	r2, [r7, #4]
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	789b      	ldrb	r3, [r3, #2]
 800bf30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bf34:	b2db      	uxtb	r3, r3
 800bf36:	2bc0      	cmp	r3, #192	; 0xc0
 800bf38:	d006      	beq.n	800bf48 <hc_set_even_odd_frame+0x28>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	789b      	ldrb	r3, [r3, #2]
 800bf3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bf42:	b2db      	uxtb	r3, r3
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800bf44:	2b40      	cmp	r3, #64	; 0x40
 800bf46:	d116      	bne.n	800bf76 <hc_set_even_odd_frame+0x56>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f103 0308 	add.w	r3, r3, #8
 800bf52:	4618      	mov	r0, r3
 800bf54:	f7fb fda4 	bl	8007aa0 <DWC_READ_REG32>
 800bf58:	4603      	mov	r3, r0
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
 800bf5a:	617b      	str	r3, [r7, #20]
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);

		/* 1 if _next_ frame is odd, 0 if it's even */
		hcchar->b.oddfrm = (hfnum.b.frnum & 0x1) ? 0 : 1;
 800bf5c:	8abb      	ldrh	r3, [r7, #20]
 800bf5e:	f003 0301 	and.w	r3, r3, #1
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	bf14      	ite	ne
 800bf66:	2300      	movne	r3, #0
 800bf68:	2301      	moveq	r3, #1
 800bf6a:	b2d9      	uxtb	r1, r3
 800bf6c:	687a      	ldr	r2, [r7, #4]
 800bf6e:	6813      	ldr	r3, [r2, #0]
 800bf70:	f361 735d 	bfi	r3, r1, #29, #1
 800bf74:	6013      	str	r3, [r2, #0]
				break;
			}
		}
#endif
	}
}
 800bf76:	f107 0718 	add.w	r7, r7, #24
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop

0800bf80 <set_pid_isoc>:
		 xfer_info->core_if->start_hcchar_val[hc_num]);
}
#endif

void set_pid_isoc(dwc_hc_t * hc)
{
 800bf80:	b480      	push	{r7}
 800bf82:	b083      	sub	sp, #12
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
	/* Set up the initial PID for the transfer. */
	if (hc->speed == DWC_OTG_EP_SPEED_HIGH) {
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	789b      	ldrb	r3, [r3, #2]
 800bf8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	2b20      	cmp	r3, #32
 800bf94:	d13d      	bne.n	800c012 <set_pid_isoc+0x92>
		if (hc->ep_is_in) {
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	789b      	ldrb	r3, [r3, #2]
 800bf9a:	f003 0308 	and.w	r3, r3, #8
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d023      	beq.n	800bfec <set_pid_isoc+0x6c>
			if (hc->multi_count == 1) {
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	795b      	ldrb	r3, [r3, #5]
 800bfa8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	2b20      	cmp	r3, #32
 800bfb0:	d105      	bne.n	800bfbe <set_pid_isoc+0x3e>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	7953      	ldrb	r3, [r2, #5]
 800bfb6:	f36f 03c4 	bfc	r3, #3, #2
 800bfba:	7153      	strb	r3, [r2, #5]
 800bfbc:	e02e      	b.n	800c01c <set_pid_isoc+0x9c>
			} else if (hc->multi_count == 2) {
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	795b      	ldrb	r3, [r3, #5]
 800bfc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bfc6:	b2db      	uxtb	r3, r3
 800bfc8:	2b40      	cmp	r3, #64	; 0x40
 800bfca:	d107      	bne.n	800bfdc <set_pid_isoc+0x5c>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA1;
 800bfcc:	687a      	ldr	r2, [r7, #4]
 800bfce:	7953      	ldrb	r3, [r2, #5]
 800bfd0:	f04f 0102 	mov.w	r1, #2
 800bfd4:	f361 03c4 	bfi	r3, r1, #3, #2
 800bfd8:	7153      	strb	r3, [r2, #5]
 800bfda:	e01f      	b.n	800c01c <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_DATA2;
 800bfdc:	687a      	ldr	r2, [r7, #4]
 800bfde:	7953      	ldrb	r3, [r2, #5]
 800bfe0:	f04f 0101 	mov.w	r1, #1
 800bfe4:	f361 03c4 	bfi	r3, r1, #3, #2
 800bfe8:	7153      	strb	r3, [r2, #5]
 800bfea:	e017      	b.n	800c01c <set_pid_isoc+0x9c>
			}
		} else {
			if (hc->multi_count == 1) {
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	795b      	ldrb	r3, [r3, #5]
 800bff0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	2b20      	cmp	r3, #32
 800bff8:	d105      	bne.n	800c006 <set_pid_isoc+0x86>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	7953      	ldrb	r3, [r2, #5]
 800bffe:	f36f 03c4 	bfc	r3, #3, #2
 800c002:	7153      	strb	r3, [r2, #5]
 800c004:	e00a      	b.n	800c01c <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_MDATA;
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	7953      	ldrb	r3, [r2, #5]
 800c00a:	f043 0318 	orr.w	r3, r3, #24
 800c00e:	7153      	strb	r3, [r2, #5]
 800c010:	e004      	b.n	800c01c <set_pid_isoc+0x9c>
			}
		}
	} else {
		hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800c012:	687a      	ldr	r2, [r7, #4]
 800c014:	7953      	ldrb	r3, [r2, #5]
 800c016:	f36f 03c4 	bfc	r3, #3, #2
 800c01a:	7153      	strb	r3, [r2, #5]
	}
}
 800c01c:	f107 070c 	add.w	r7, r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	bc80      	pop	{r7}
 800c024:	4770      	bx	lr
 800c026:	bf00      	nop

0800c028 <dwc_otg_hc_start_transfer>:
 * value may be reduced to accommodate the max widths of the XferSize and
 * PktCnt fields in the HCTSIZn register. The multi_count value may be changed
 * to reflect the final xfer_len value.
 */
void dwc_otg_hc_start_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b08c      	sub	sp, #48	; 0x30
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	uint16_t num_packets;
	uint32_t max_hc_xfer_size = core_if->core_params->max_transfer_size;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c038:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t max_hc_pkt_count = core_if->core_params->max_packet_count;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c040:	847b      	strh	r3, [r7, #34]	; 0x22
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	68db      	ldr	r3, [r3, #12]
 800c046:	683a      	ldr	r2, [r7, #0]
 800c048:	7812      	ldrb	r2, [r2, #0]
 800c04a:	f102 0202 	add.w	r2, r2, #2
 800c04e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c052:	61fb      	str	r3, [r7, #28]

	hctsiz.d32 = 0;
 800c054:	f04f 0300 	mov.w	r3, #0
 800c058:	613b      	str	r3, [r7, #16]

	if (hc->do_ping) {
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	7edb      	ldrb	r3, [r3, #27]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d011      	beq.n	800c086 <dwc_otg_hc_start_transfer+0x5e>
		if (!core_if->dma_enable) {
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d108      	bne.n	800c07e <dwc_otg_hc_start_transfer+0x56>
			dwc_otg_hc_do_ping(core_if, hc);
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	f000 faaa 	bl	800c5c8 <dwc_otg_hc_do_ping>
			hc->xfer_started = 1;
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	f04f 0201 	mov.w	r2, #1
 800c07a:	769a      	strb	r2, [r3, #26]
 800c07c:	e181      	b.n	800c382 <dwc_otg_hc_start_transfer+0x35a>
			return;
		} else {
			hctsiz.b.dopng = 1;
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c084:	613b      	str	r3, [r7, #16]
		}
	}

	if (hc->do_split) {
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d046      	beq.n	800c11e <dwc_otg_hc_start_transfer+0xf6>
		num_packets = 1;
 800c090:	f04f 0301 	mov.w	r3, #1
 800c094:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (hc->complete_split && !hc->ep_is_in) {
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d00b      	beq.n	800c0b8 <dwc_otg_hc_start_transfer+0x90>
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	789b      	ldrb	r3, [r3, #2]
 800c0a4:	f003 0308 	and.w	r3, r3, #8
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d104      	bne.n	800c0b8 <dwc_otg_hc_start_transfer+0x90>
			/* For CSPLIT OUT Transfer, set the size to 0 so the
			 * core doesn't expect any data written to the FIFO */
			hc->xfer_len = 0;
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	f04f 0200 	mov.w	r2, #0
 800c0b4:	611a      	str	r2, [r3, #16]
 800c0b6:	e027      	b.n	800c108 <dwc_otg_hc_start_transfer+0xe0>
		} else if (hc->ep_is_in || (hc->xfer_len > hc->max_packet)) {
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	789b      	ldrb	r3, [r3, #2]
 800c0bc:	f003 0308 	and.w	r3, r3, #8
 800c0c0:	b2db      	uxtb	r3, r3
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d108      	bne.n	800c0d8 <dwc_otg_hc_start_transfer+0xb0>
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	691a      	ldr	r2, [r3, #16]
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	889b      	ldrh	r3, [r3, #4]
 800c0ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d908      	bls.n	800c0ea <dwc_otg_hc_start_transfer+0xc2>
			hc->xfer_len = hc->max_packet;
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	889b      	ldrh	r3, [r3, #4]
 800c0dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	611a      	str	r2, [r3, #16]
 800c0e8:	e00e      	b.n	800c108 <dwc_otg_hc_start_transfer+0xe0>
		} else if (!hc->ep_is_in && (hc->xfer_len > 188)) {
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	789b      	ldrb	r3, [r3, #2]
 800c0ee:	f003 0308 	and.w	r3, r3, #8
 800c0f2:	b2db      	uxtb	r3, r3
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d107      	bne.n	800c108 <dwc_otg_hc_start_transfer+0xe0>
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	691b      	ldr	r3, [r3, #16]
 800c0fc:	2bbc      	cmp	r3, #188	; 0xbc
 800c0fe:	d903      	bls.n	800c108 <dwc_otg_hc_start_transfer+0xe0>
			hc->xfer_len = 188;
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	f04f 02bc 	mov.w	r2, #188	; 0xbc
 800c106:	611a      	str	r2, [r3, #16]
		}

		hctsiz.b.xfersize = hc->xfer_len;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	691b      	ldr	r3, [r3, #16]
 800c10c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c110:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	f362 0312 	bfi	r3, r2, #0, #19
 800c11a:	613b      	str	r3, [r7, #16]
 800c11c:	e09e      	b.n	800c25c <dwc_otg_hc_start_transfer+0x234>
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	789b      	ldrb	r3, [r3, #2]
 800c122:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c126:	b2db      	uxtb	r3, r3
 800c128:	2bc0      	cmp	r3, #192	; 0xc0
 800c12a:	d006      	beq.n	800c13a <dwc_otg_hc_start_transfer+0x112>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	789b      	ldrb	r3, [r3, #2]
 800c130:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c134:	b2db      	uxtb	r3, r3
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c136:	2b40      	cmp	r3, #64	; 0x40
 800c138:	d115      	bne.n	800c166 <dwc_otg_hc_start_transfer+0x13e>
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
			    hc->multi_count * hc->max_packet;
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	795b      	ldrb	r3, [r3, #5]
 800c13e:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c142:	b2db      	uxtb	r3, r3
 800c144:	683a      	ldr	r2, [r7, #0]
 800c146:	8892      	ldrh	r2, [r2, #4]
 800c148:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c14c:	b292      	uxth	r2, r2
 800c14e:	fb02 f303 	mul.w	r3, r2, r3
			 * (micro)frame's worth of data. (A check was done
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
 800c152:	61bb      	str	r3, [r7, #24]
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	691a      	ldr	r2, [r3, #16]
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d914      	bls.n	800c188 <dwc_otg_hc_start_transfer+0x160>
				hc->xfer_len = max_periodic_len;
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	69ba      	ldr	r2, [r7, #24]
 800c162:	611a      	str	r2, [r3, #16]
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c164:	e010      	b.n	800c188 <dwc_otg_hc_start_transfer+0x160>
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
				hc->xfer_len = max_periodic_len;
			} else {
			}
		} else if (hc->xfer_len > max_hc_xfer_size) {
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	691a      	ldr	r2, [r3, #16]
 800c16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d90c      	bls.n	800c18a <dwc_otg_hc_start_transfer+0x162>
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	889b      	ldrh	r3, [r3, #4]
 800c174:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c178:	b29b      	uxth	r3, r3
 800c17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c17c:	1ad3      	subs	r3, r2, r3
 800c17e:	f103 0201 	add.w	r2, r3, #1
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	611a      	str	r2, [r3, #16]
 800c186:	e000      	b.n	800c18a <dwc_otg_hc_start_transfer+0x162>
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c188:	bf00      	nop
		} else if (hc->xfer_len > max_hc_xfer_size) {
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	691b      	ldr	r3, [r3, #16]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d023      	beq.n	800c1da <dwc_otg_hc_start_transfer+0x1b2>
			num_packets =
			    (hc->xfer_len + hc->max_packet -
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	691a      	ldr	r2, [r3, #16]
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	889b      	ldrh	r3, [r3, #4]
 800c19a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c19e:	b29b      	uxth	r3, r3
 800c1a0:	18d3      	adds	r3, r2, r3
 800c1a2:	f103 32ff 	add.w	r2, r3, #4294967295
			     1) / hc->max_packet;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	889b      	ldrh	r3, [r3, #4]
 800c1aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1ae:	b29b      	uxth	r3, r3
 800c1b0:	fbb2 f3f3 	udiv	r3, r2, r3
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
			num_packets =
 800c1b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
			    (hc->xfer_len + hc->max_packet -
			     1) / hc->max_packet;
			if (num_packets > max_hc_pkt_count) {
 800c1b6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c1b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d910      	bls.n	800c1e0 <dwc_otg_hc_start_transfer+0x1b8>
				num_packets = max_hc_pkt_count;
 800c1be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c1c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
				hc->xfer_len = num_packets * hc->max_packet;
 800c1c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1c4:	683a      	ldr	r2, [r7, #0]
 800c1c6:	8892      	ldrh	r2, [r2, #4]
 800c1c8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c1cc:	b292      	uxth	r2, r2
 800c1ce:	fb02 f303 	mul.w	r3, r2, r3
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	611a      	str	r2, [r3, #16]
 800c1d8:	e002      	b.n	800c1e0 <dwc_otg_hc_start_transfer+0x1b8>
			}
		} else {
			/* Need 1 packet for transfer length of 0. */
			num_packets = 1;
 800c1da:	f04f 0301 	mov.w	r3, #1
 800c1de:	85fb      	strh	r3, [r7, #46]	; 0x2e
		}

		if (hc->ep_is_in) {
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	789b      	ldrb	r3, [r3, #2]
 800c1e4:	f003 0308 	and.w	r3, r3, #8
 800c1e8:	b2db      	uxtb	r3, r3
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00a      	beq.n	800c204 <dwc_otg_hc_start_transfer+0x1dc>
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
 800c1ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1f0:	683a      	ldr	r2, [r7, #0]
 800c1f2:	8892      	ldrh	r2, [r2, #4]
 800c1f4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c1f8:	b292      	uxth	r2, r2
 800c1fa:	fb02 f303 	mul.w	r3, r2, r3
 800c1fe:	461a      	mov	r2, r3
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	611a      	str	r2, [r3, #16]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	789b      	ldrb	r3, [r3, #2]
 800c208:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c20c:	b2db      	uxtb	r3, r3
 800c20e:	2bc0      	cmp	r3, #192	; 0xc0
 800c210:	d006      	beq.n	800c220 <dwc_otg_hc_start_transfer+0x1f8>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	789b      	ldrb	r3, [r3, #2]
 800c216:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c21a:	b2db      	uxtb	r3, r3
		if (hc->ep_is_in) {
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c21c:	2b40      	cmp	r3, #64	; 0x40
 800c21e:	d109      	bne.n	800c234 <dwc_otg_hc_start_transfer+0x20c>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
			/*
			 * Make sure that the multi_count field matches the
			 * actual transfer length.
			 */
			hc->multi_count = num_packets;
 800c220:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c222:	b2db      	uxtb	r3, r3
 800c224:	f003 0303 	and.w	r3, r3, #3
 800c228:	b2d9      	uxtb	r1, r3
 800c22a:	683a      	ldr	r2, [r7, #0]
 800c22c:	7953      	ldrb	r3, [r2, #5]
 800c22e:	f361 1346 	bfi	r3, r1, #5, #2
 800c232:	7153      	strb	r3, [r2, #5]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	789b      	ldrb	r3, [r3, #2]
 800c238:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c23c:	b2db      	uxtb	r3, r3
 800c23e:	2b40      	cmp	r3, #64	; 0x40
 800c240:	d102      	bne.n	800c248 <dwc_otg_hc_start_transfer+0x220>
			set_pid_isoc(hc);
 800c242:	6838      	ldr	r0, [r7, #0]
 800c244:	f7ff fe9c 	bl	800bf80 <set_pid_isoc>

		hctsiz.b.xfersize = hc->xfer_len;
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	691b      	ldr	r3, [r3, #16]
 800c24c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c250:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	f362 0312 	bfi	r3, r2, #0, #19
 800c25a:	613b      	str	r3, [r7, #16]
	}

	hc->start_pkt_count = num_packets;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c260:	831a      	strh	r2, [r3, #24]
	hctsiz.b.pktcnt = num_packets;
 800c262:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c264:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800c268:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800c26c:	b29a      	uxth	r2, r3
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	f362 43dc 	bfi	r3, r2, #19, #10
 800c274:	613b      	str	r3, [r7, #16]
	hctsiz.b.pid = hc->data_pid_start;
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	795b      	ldrb	r3, [r3, #5]
 800c27a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c27e:	b2da      	uxtb	r2, r3
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	f362 735e 	bfi	r3, r2, #29, #2
 800c286:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	f103 0210 	add.w	r2, r3, #16
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	4610      	mov	r0, r2
 800c292:	4619      	mov	r1, r3
 800c294:	f7fb fc10 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Xfer Size: %d\n", hctsiz.b.xfersize);
	DWC_DEBUGPL(DBG_HCDV, "	 Num Pkts: %d\n", hctsiz.b.pktcnt);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);

	if (core_if->dma_enable) {
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d011      	beq.n	800c2c6 <dwc_otg_hc_start_transfer+0x29e>
		dwc_dma_t dma_addr;
		if (hc->align_buff) {
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d003      	beq.n	800c2b2 <dwc_otg_hc_start_transfer+0x28a>
			dma_addr = hc->align_buff;
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	68db      	ldr	r3, [r3, #12]
 800c2ae:	62bb      	str	r3, [r7, #40]	; 0x28
 800c2b0:	e002      	b.n	800c2b8 <dwc_otg_hc_start_transfer+0x290>
		} else {
			dma_addr = ((unsigned long)hc->xfer_buff & 0xffffffff);
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(&hc_regs->hcdma, dma_addr);
 800c2b8:	69fb      	ldr	r3, [r7, #28]
 800c2ba:	f103 0314 	add.w	r3, r3, #20
 800c2be:	4618      	mov	r0, r3
 800c2c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2c2:	f7fb fbf9 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	/* Start the split */
	if (hc->do_split) {
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d013      	beq.n	800c2f8 <dwc_otg_hc_start_transfer+0x2d0>
		hcsplt_data_t hcsplt;
		hcsplt.d32 = DWC_READ_REG32(&hc_regs->hcsplt);
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	f103 0304 	add.w	r3, r3, #4
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7fb fbe2 	bl	8007aa0 <DWC_READ_REG32>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	60fb      	str	r3, [r7, #12]
		hcsplt.b.spltena = 1;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c2e6:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(&hc_regs->hcsplt, hcsplt.d32);
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	f103 0204 	add.w	r2, r3, #4
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	4619      	mov	r1, r3
 800c2f4:	f7fb fbe0 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c2f8:	69fb      	ldr	r3, [r7, #28]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7fb fbd0 	bl	8007aa0 <DWC_READ_REG32>
 800c300:	4603      	mov	r3, r0
 800c302:	617b      	str	r3, [r7, #20]
	hcchar.b.multicnt = hc->multi_count;
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	795b      	ldrb	r3, [r3, #5]
 800c308:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c30c:	b2da      	uxtb	r2, r3
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	f362 5315 	bfi	r3, r2, #20, #2
 800c314:	617b      	str	r3, [r7, #20]
	hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c316:	f107 0314 	add.w	r3, r7, #20
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	6839      	ldr	r1, [r7, #0]
 800c31e:	461a      	mov	r2, r3
 800c320:	f7ff fdfe 	bl	800bf20 <hc_set_even_odd_frame>
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c32a:	617b      	str	r3, [r7, #20]
	hcchar.b.chdis = 0;
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	f36f 739e 	bfc	r3, #30, #1
 800c332:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c334:	69fa      	ldr	r2, [r7, #28]
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	4610      	mov	r0, r2
 800c33a:	4619      	mov	r1, r3
 800c33c:	f7fb fbbc 	bl	8007ab8 <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	f04f 0201 	mov.w	r2, #1
 800c346:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c34e:	f103 0301 	add.w	r3, r3, #1
 800c352:	b2da      	uxtb	r2, r3
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	if (!core_if->dma_enable && !hc->ep_is_in && hc->xfer_len > 0) {
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10e      	bne.n	800c382 <dwc_otg_hc_start_transfer+0x35a>
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	789b      	ldrb	r3, [r3, #2]
 800c368:	f003 0308 	and.w	r3, r3, #8
 800c36c:	b2db      	uxtb	r3, r3
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d107      	bne.n	800c382 <dwc_otg_hc_start_transfer+0x35a>
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d003      	beq.n	800c382 <dwc_otg_hc_start_transfer+0x35a>
		/* Load OUT packet into the appropriate Tx FIFO. */
		dwc_otg_hc_write_packet(core_if, hc);
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	6839      	ldr	r1, [r7, #0]
 800c37e:	f000 f95f 	bl	800c640 <dwc_otg_hc_write_packet>

		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif
}
 800c382:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop

0800c38c <dwc_otg_hc_start_transfer_ddma>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Information needed to initialize the host channel.
 */
void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b086      	sub	sp, #24
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	68db      	ldr	r3, [r3, #12]
 800c39a:	683a      	ldr	r2, [r7, #0]
 800c39c:	7812      	ldrb	r2, [r2, #0]
 800c39e:	f102 0202 	add.w	r2, r2, #2
 800c3a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3a6:	617b      	str	r3, [r7, #20]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	hcdma_data_t hcdma;

	hctsiz.d32 = 0;
 800c3a8:	f04f 0300 	mov.w	r3, #0
 800c3ac:	60fb      	str	r3, [r7, #12]

	if (hc->do_ping)
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	7edb      	ldrb	r3, [r3, #27]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d003      	beq.n	800c3be <dwc_otg_hc_start_transfer_ddma+0x32>
		hctsiz.b_ddma.dopng = 1;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c3bc:	60fb      	str	r3, [r7, #12]

	if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	789b      	ldrb	r3, [r3, #2]
 800c3c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c3c6:	b2db      	uxtb	r3, r3
 800c3c8:	2b40      	cmp	r3, #64	; 0x40
 800c3ca:	d102      	bne.n	800c3d2 <dwc_otg_hc_start_transfer_ddma+0x46>
		set_pid_isoc(hc);
 800c3cc:	6838      	ldr	r0, [r7, #0]
 800c3ce:	f7ff fdd7 	bl	800bf80 <set_pid_isoc>

	/* Packet Count and Xfer Size are not used in Descriptor DMA mode */
	hctsiz.b_ddma.pid = hc->data_pid_start;
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	795b      	ldrb	r3, [r3, #5]
 800c3d6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c3da:	b2da      	uxtb	r2, r3
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f362 735e 	bfi	r3, r2, #29, #2
 800c3e2:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.ntd = hc->ntd - 1;	/* 0 - 1 descriptor, 1 - 2 descriptors, etc. */
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800c3e8:	b2db      	uxtb	r3, r3
 800c3ea:	f103 33ff 	add.w	r3, r3, #4294967295
 800c3ee:	b2da      	uxtb	r2, r3
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f362 230f 	bfi	r3, r2, #8, #8
 800c3f6:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.schinfo = hc->schinfo;	/* Non-zero only for high-speed interrupt endpoints */
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	f362 0307 	bfi	r3, r2, #0, #8
 800c404:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);
	DWC_DEBUGPL(DBG_HCDV, "	 NTD: %d\n", hctsiz.b_ddma.ntd);

	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	f103 0210 	add.w	r2, r3, #16
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	4610      	mov	r0, r2
 800c410:	4619      	mov	r1, r3
 800c412:	f7fb fb51 	bl	8007ab8 <DWC_WRITE_REG32>

	hcdma.d32 = 0;
 800c416:	f04f 0300 	mov.w	r3, #0
 800c41a:	60bb      	str	r3, [r7, #8]
	hcdma.b.dma_addr = ((uint32_t) hc->desc_list_addr) >> 11;
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c420:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c424:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c428:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	f362 23df 	bfi	r3, r2, #11, #21
 800c432:	60bb      	str	r3, [r7, #8]

	/* Always start from first descriptor. */
	hcdma.b.ctd = 0;
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	f36f 03ca 	bfc	r3, #3, #8
 800c43a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&hc_regs->hcdma, hcdma.d32);
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	f103 0214 	add.w	r2, r3, #20
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	4610      	mov	r0, r2
 800c446:	4619      	mov	r1, r3
 800c448:	f7fb fb36 	bl	8007ab8 <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	4618      	mov	r0, r3
 800c450:	f7fb fb26 	bl	8007aa0 <DWC_READ_REG32>
 800c454:	4603      	mov	r3, r0
 800c456:	613b      	str	r3, [r7, #16]
	hcchar.b.multicnt = hc->multi_count;
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	795b      	ldrb	r3, [r3, #5]
 800c45c:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c460:	b2da      	uxtb	r2, r3
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	f362 5315 	bfi	r3, r2, #20, #2
 800c468:	613b      	str	r3, [r7, #16]
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c470:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	f36f 739e 	bfc	r3, #30, #1
 800c478:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c47a:	697a      	ldr	r2, [r7, #20]
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	4610      	mov	r0, r2
 800c480:	4619      	mov	r1, r3
 800c482:	f7fb fb19 	bl	8007ab8 <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	f04f 0201 	mov.w	r2, #1
 800c48c:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c494:	f103 0301 	add.w	r3, r3, #1
 800c498:	b2da      	uxtb	r2, r3
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif

}
 800c4a0:	f107 0718 	add.w	r7, r7, #24
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}

0800c4a8 <dwc_otg_hc_continue_transfer>:
 *
 * @return 1 if a new request is queued, 0 if no more requests are required
 * for this transfer.
 */
int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b086      	sub	sp, #24
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	if (hc->do_split) {
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d002      	beq.n	800c4c2 <dwc_otg_hc_continue_transfer+0x1a>
		/* SPLITs always queue just once per channel */
		return 0;
 800c4bc:	f04f 0300 	mov.w	r3, #0
 800c4c0:	e07c      	b.n	800c5bc <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->data_pid_start == DWC_OTG_HC_PID_SETUP) {
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	795b      	ldrb	r3, [r3, #5]
 800c4c6:	f003 0318 	and.w	r3, r3, #24
 800c4ca:	b2db      	uxtb	r3, r3
 800c4cc:	2b18      	cmp	r3, #24
 800c4ce:	d102      	bne.n	800c4d6 <dwc_otg_hc_continue_transfer+0x2e>
		/* SETUPs are queued only once since they can't be NAKed. */
		return 0;
 800c4d0:	f04f 0300 	mov.w	r3, #0
 800c4d4:	e072      	b.n	800c5bc <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->ep_is_in) {
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	789b      	ldrb	r3, [r3, #2]
 800c4da:	f003 0308 	and.w	r3, r3, #8
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d02f      	beq.n	800c544 <dwc_otg_hc_continue_transfer+0x9c>
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
		    core_if->host_if->hc_regs[hc->hc_num];
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	68db      	ldr	r3, [r3, #12]
 800c4e8:	683a      	ldr	r2, [r7, #0]
 800c4ea:	7812      	ldrb	r2, [r2, #0]
		 * are issued each time this function is called. When the
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
 800c4ec:	f102 0202 	add.w	r2, r2, #2
 800c4f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4f4:	617b      	str	r3, [r7, #20]
		    core_if->host_if->hc_regs[hc->hc_num];

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f7fb fad1 	bl	8007aa0 <DWC_READ_REG32>
 800c4fe:	4603      	mov	r3, r0
 800c500:	60fb      	str	r3, [r7, #12]
		hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c502:	f107 030c 	add.w	r3, r7, #12
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	6839      	ldr	r1, [r7, #0]
 800c50a:	461a      	mov	r2, r3
 800c50c:	f7ff fd08 	bl	800bf20 <hc_set_even_odd_frame>
		hcchar.b.chen = 1;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c516:	60fb      	str	r3, [r7, #12]
		hcchar.b.chdis = 0;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	f36f 739e 	bfc	r3, #30, #1
 800c51e:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_HCDV, "	 IN xfer: hcchar = 0x%08x\n",
			    hcchar.d32);
		DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c520:	697a      	ldr	r2, [r7, #20]
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	4610      	mov	r0, r2
 800c526:	4619      	mov	r1, r3
 800c528:	f7fb fac6 	bl	8007ab8 <DWC_WRITE_REG32>
		hc->requests++;
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c532:	f103 0301 	add.w	r3, r3, #1
 800c536:	b2da      	uxtb	r2, r3
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		return 1;
 800c53e:	f04f 0301 	mov.w	r3, #1
 800c542:	e03b      	b.n	800c5bc <dwc_otg_hc_continue_transfer+0x114>
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	695a      	ldr	r2, [r3, #20]
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	691b      	ldr	r3, [r3, #16]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d233      	bcs.n	800c5b8 <dwc_otg_hc_continue_transfer+0x110>
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	789b      	ldrb	r3, [r3, #2]
 800c554:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	2bc0      	cmp	r3, #192	; 0xc0
 800c55c:	d006      	beq.n	800c56c <dwc_otg_hc_continue_transfer+0xc4>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	789b      	ldrb	r3, [r3, #2]
 800c562:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c566:	b2db      	uxtb	r3, r3
		hc->requests++;
		return 1;
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c568:	2b40      	cmp	r3, #64	; 0x40
 800c56a:	d115      	bne.n	800c598 <dwc_otg_hc_continue_transfer+0xf0>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
				hcchar_data_t hcchar;
				dwc_otg_hc_regs_t *hc_regs;
				hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	683a      	ldr	r2, [r7, #0]
 800c572:	7812      	ldrb	r2, [r2, #0]
 800c574:	f102 0202 	add.w	r2, r2, #2
 800c578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c57c:	613b      	str	r3, [r7, #16]
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	4618      	mov	r0, r3
 800c582:	f7fb fa8d 	bl	8007aa0 <DWC_READ_REG32>
 800c586:	4603      	mov	r3, r0
 800c588:	60bb      	str	r3, [r7, #8]
				hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c58a:	f107 0308 	add.w	r3, r7, #8
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	6839      	ldr	r1, [r7, #0]
 800c592:	461a      	mov	r2, r3
 800c594:	f7ff fcc4 	bl	800bf20 <hc_set_even_odd_frame>
			}

			/* Load OUT packet into the appropriate Tx FIFO. */
			dwc_otg_hc_write_packet(core_if, hc);
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	6839      	ldr	r1, [r7, #0]
 800c59c:	f000 f850 	bl	800c640 <dwc_otg_hc_write_packet>
			hc->requests++;
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c5a6:	f103 0301 	add.w	r3, r3, #1
 800c5aa:	b2da      	uxtb	r2, r3
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			return 1;
 800c5b2:	f04f 0301 	mov.w	r3, #1
 800c5b6:	e001      	b.n	800c5bc <dwc_otg_hc_continue_transfer+0x114>
		} else {
			return 0;
 800c5b8:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f107 0718 	add.w	r7, r7, #24
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop

0800c5c8 <dwc_otg_hc_do_ping>:
/**
 * Starts a PING transfer. This function should only be called in Slave mode.
 * The Do Ping bit is set in the HCTSIZ register, then the channel is enabled.
 */
void dwc_otg_hc_do_ping(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b086      	sub	sp, #24
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68db      	ldr	r3, [r3, #12]
 800c5d6:	683a      	ldr	r2, [r7, #0]
 800c5d8:	7812      	ldrb	r2, [r2, #0]
 800c5da:	f102 0202 	add.w	r2, r2, #2
 800c5de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5e2:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	hctsiz.d32 = 0;
 800c5e4:	f04f 0300 	mov.w	r3, #0
 800c5e8:	60fb      	str	r3, [r7, #12]
	hctsiz.b.dopng = 1;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c5f0:	60fb      	str	r3, [r7, #12]
	hctsiz.b.pktcnt = 1;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	f04f 0201 	mov.w	r2, #1
 800c5f8:	f362 43dc 	bfi	r3, r2, #19, #10
 800c5fc:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	f103 0210 	add.w	r2, r3, #16
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	4610      	mov	r0, r2
 800c608:	4619      	mov	r1, r3
 800c60a:	f7fb fa55 	bl	8007ab8 <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	4618      	mov	r0, r3
 800c612:	f7fb fa45 	bl	8007aa0 <DWC_READ_REG32>
 800c616:	4603      	mov	r3, r0
 800c618:	613b      	str	r3, [r7, #16]
	hcchar.b.chen = 1;
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c620:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	f36f 739e 	bfc	r3, #30, #1
 800c628:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c62a:	697a      	ldr	r2, [r7, #20]
 800c62c:	693b      	ldr	r3, [r7, #16]
 800c62e:	4610      	mov	r0, r2
 800c630:	4619      	mov	r1, r3
 800c632:	f7fb fa41 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800c636:	f107 0718 	add.w	r7, r7, #24
 800c63a:	46bd      	mov	sp, r7
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	bf00      	nop

0800c640 <dwc_otg_hc_write_packet>:
 *
 * Upon return the xfer_buff and xfer_count fields in _hc are incremented by
 * then number of bytes written to the Tx FIFO.
 */
void dwc_otg_hc_write_packet(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b08a      	sub	sp, #40	; 0x28
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint32_t remaining_count;
	uint32_t byte_count;
	uint32_t dword_count;

	uint32_t *data_buff = (uint32_t *) (hc->xfer_buff);
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	689b      	ldr	r3, [r3, #8]
 800c64e:	61fb      	str	r3, [r7, #28]
	uint32_t *data_fifo = core_if->data_fifo[hc->hc_num];
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	461a      	mov	r2, r3
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	f102 0208 	add.w	r2, r2, #8
 800c65c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c660:	61bb      	str	r3, [r7, #24]

	remaining_count = hc->xfer_len - hc->xfer_count;
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	691a      	ldr	r2, [r3, #16]
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	695b      	ldr	r3, [r3, #20]
 800c66a:	1ad3      	subs	r3, r2, r3
 800c66c:	617b      	str	r3, [r7, #20]
	if (remaining_count > hc->max_packet) {
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	889b      	ldrh	r3, [r3, #4]
 800c672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c676:	b29b      	uxth	r3, r3
 800c678:	461a      	mov	r2, r3
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d206      	bcs.n	800c68e <dwc_otg_hc_write_packet+0x4e>
		byte_count = hc->max_packet;
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	889b      	ldrh	r3, [r3, #4]
 800c684:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c688:	b29b      	uxth	r3, r3
 800c68a:	623b      	str	r3, [r7, #32]
 800c68c:	e001      	b.n	800c692 <dwc_otg_hc_write_packet+0x52>
	} else {
		byte_count = remaining_count;
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	623b      	str	r3, [r7, #32]
	}

	dword_count = (byte_count + 3) / 4;
 800c692:	6a3b      	ldr	r3, [r7, #32]
 800c694:	f103 0303 	add.w	r3, r3, #3
 800c698:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800c69c:	613b      	str	r3, [r7, #16]

	if ((((unsigned long)data_buff) & 0x3) == 0) {
 800c69e:	69fb      	ldr	r3, [r7, #28]
 800c6a0:	f003 0303 	and.w	r3, r3, #3
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d116      	bne.n	800c6d6 <dwc_otg_hc_write_packet+0x96>
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c6a8:	f04f 0300 	mov.w	r3, #0
 800c6ac:	627b      	str	r3, [r7, #36]	; 0x24
 800c6ae:	e00d      	b.n	800c6cc <dwc_otg_hc_write_packet+0x8c>
			DWC_WRITE_REG32(data_fifo, *data_buff);
 800c6b0:	69fb      	ldr	r3, [r7, #28]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	69b8      	ldr	r0, [r7, #24]
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	f7fb f9fe 	bl	8007ab8 <DWC_WRITE_REG32>

	dword_count = (byte_count + 3) / 4;

	if ((((unsigned long)data_buff) & 0x3) == 0) {
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6be:	f103 0301 	add.w	r3, r3, #1
 800c6c2:	627b      	str	r3, [r7, #36]	; 0x24
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	f103 0304 	add.w	r3, r3, #4
 800c6ca:	61fb      	str	r3, [r7, #28]
 800c6cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d3ed      	bcc.n	800c6b0 <dwc_otg_hc_write_packet+0x70>
 800c6d4:	e02b      	b.n	800c72e <dwc_otg_hc_write_packet+0xee>
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c6d6:	f04f 0300 	mov.w	r3, #0
 800c6da:	627b      	str	r3, [r7, #36]	; 0x24
 800c6dc:	e023      	b.n	800c726 <dwc_otg_hc_write_packet+0xe6>
			uint32_t data;
			data =
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	f103 0304 	add.w	r3, r3, #4
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800c6ee:	431a      	orrs	r2, r3
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	f103 0308 	add.w	r3, r3, #8
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800c6fc:	431a      	orrs	r2, r3
			     16 | data_buff[3] << 24);
 800c6fe:	69fb      	ldr	r3, [r7, #28]
 800c700:	f103 030c 	add.w	r3, r3, #12
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	ea4f 6303 	mov.w	r3, r3, lsl #24
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
			uint32_t data;
			data =
 800c70a:	4313      	orrs	r3, r2
 800c70c:	60fb      	str	r3, [r7, #12]
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
 800c70e:	69b8      	ldr	r0, [r7, #24]
 800c710:	68f9      	ldr	r1, [r7, #12]
 800c712:	f7fb f9d1 	bl	8007ab8 <DWC_WRITE_REG32>
		for (i = 0; i < dword_count; i++, data_buff++) {
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c718:	f103 0301 	add.w	r3, r3, #1
 800c71c:	627b      	str	r3, [r7, #36]	; 0x24
 800c71e:	69fb      	ldr	r3, [r7, #28]
 800c720:	f103 0304 	add.w	r3, r3, #4
 800c724:	61fb      	str	r3, [r7, #28]
 800c726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d3d7      	bcc.n	800c6de <dwc_otg_hc_write_packet+0x9e>
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
		}
	}

	hc->xfer_count += byte_count;
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	695a      	ldr	r2, [r3, #20]
 800c732:	6a3b      	ldr	r3, [r7, #32]
 800c734:	18d2      	adds	r2, r2, r3
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	615a      	str	r2, [r3, #20]
	hc->xfer_buff += byte_count;
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	689a      	ldr	r2, [r3, #8]
 800c73e:	6a3b      	ldr	r3, [r7, #32]
 800c740:	18d2      	adds	r2, r2, r3
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	609a      	str	r2, [r3, #8]
}
 800c746:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop

0800c750 <dwc_otg_get_frame_number>:
/**
 * Gets the current USB frame number. This is the frame number from the last
 * SOF packet.
 */
uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t * core_if)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b084      	sub	sp, #16
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	689b      	ldr	r3, [r3, #8]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f103 0308 	add.w	r3, r3, #8
 800c762:	4618      	mov	r0, r3
 800c764:	f7fb f99c 	bl	8007aa0 <DWC_READ_REG32>
 800c768:	4603      	mov	r3, r0
 800c76a:	60fb      	str	r3, [r7, #12]

	/* read current frame/microframe number from DSTS register */
	return dsts.b.soffn;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800c772:	b29b      	uxth	r3, r3
}
 800c774:	4618      	mov	r0, r3
 800c776:	f107 0710 	add.w	r7, r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop

0800c780 <calc_frame_interval>:
 * the Port Enable bit of the Host Port Control and Status register 
 * (HPRT.PrtEnaPort) has been set.
*/

uint32_t calc_frame_interval(dwc_otg_core_if_t * core_if)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b086      	sub	sp, #24
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	hwcfg2_data_t hwcfg2;
	hprt0_data_t hprt0;
	int clock = 60;		// default value
 800c788:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800c78c:	617b      	str	r3, [r7, #20]
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	f103 030c 	add.w	r3, r3, #12
 800c796:	4618      	mov	r0, r3
 800c798:	f7fb f982 	bl	8007aa0 <DWC_READ_REG32>
 800c79c:	4603      	mov	r3, r0
 800c79e:	613b      	str	r3, [r7, #16]
	hwcfg2.d32 = DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7fb f979 	bl	8007aa0 <DWC_READ_REG32>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	60fb      	str	r3, [r7, #12]
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	685b      	ldr	r3, [r3, #4]
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7fb f971 	bl	8007aa0 <DWC_READ_REG32>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800c7c2:	7c3b      	ldrb	r3, [r7, #16]
 800c7c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d10e      	bne.n	800c7ec <calc_frame_interval+0x6c>
 800c7ce:	7c3b      	ldrb	r3, [r7, #16]
 800c7d0:	f003 0310 	and.w	r3, r3, #16
 800c7d4:	b2db      	uxtb	r3, r3
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d008      	beq.n	800c7ec <calc_frame_interval+0x6c>
 800c7da:	7c3b      	ldrb	r3, [r7, #16]
 800c7dc:	f003 0308 	and.w	r3, r3, #8
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d102      	bne.n	800c7ec <calc_frame_interval+0x6c>
		clock = 60;
 800c7e6:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800c7ea:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
 800c7ec:	7c3b      	ldrb	r3, [r7, #16]
 800c7ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7f2:	b2db      	uxtb	r3, r3
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d008      	beq.n	800c80a <calc_frame_interval+0x8a>
 800c7f8:	7b7b      	ldrb	r3, [r7, #13]
 800c7fa:	f003 0303 	and.w	r3, r3, #3
 800c7fe:	b2db      	uxtb	r3, r3
 800c800:	2b03      	cmp	r3, #3
 800c802:	d102      	bne.n	800c80a <calc_frame_interval+0x8a>
		clock = 48;
 800c804:	f04f 0330 	mov.w	r3, #48	; 0x30
 800c808:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c80a:	7c7b      	ldrb	r3, [r7, #17]
 800c80c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c810:	b2db      	uxtb	r3, r3
 800c812:	2b00      	cmp	r3, #0
 800c814:	d114      	bne.n	800c840 <calc_frame_interval+0xc0>
 800c816:	7c3b      	ldrb	r3, [r7, #16]
 800c818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d10e      	bne.n	800c840 <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c822:	7c3b      	ldrb	r3, [r7, #16]
 800c824:	f003 0310 	and.w	r3, r3, #16
 800c828:	b2db      	uxtb	r3, r3
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d108      	bne.n	800c840 <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c82e:	7c3b      	ldrb	r3, [r7, #16]
 800c830:	f003 0308 	and.w	r3, r3, #8
 800c834:	b2db      	uxtb	r3, r3
 800c836:	2b00      	cmp	r3, #0
 800c838:	d002      	beq.n	800c840 <calc_frame_interval+0xc0>
		clock = 30;
 800c83a:	f04f 031e 	mov.w	r3, #30
 800c83e:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c840:	7c7b      	ldrb	r3, [r7, #17]
 800c842:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c846:	b2db      	uxtb	r3, r3
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d114      	bne.n	800c876 <calc_frame_interval+0xf6>
 800c84c:	7c3b      	ldrb	r3, [r7, #16]
 800c84e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c852:	b2db      	uxtb	r3, r3
 800c854:	2b00      	cmp	r3, #0
 800c856:	d10e      	bne.n	800c876 <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800c858:	7c3b      	ldrb	r3, [r7, #16]
 800c85a:	f003 0310 	and.w	r3, r3, #16
 800c85e:	b2db      	uxtb	r3, r3
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c860:	2b00      	cmp	r3, #0
 800c862:	d108      	bne.n	800c876 <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800c864:	7c3b      	ldrb	r3, [r7, #16]
 800c866:	f003 0308 	and.w	r3, r3, #8
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d102      	bne.n	800c876 <calc_frame_interval+0xf6>
		clock = 60;
 800c870:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800c874:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c876:	7c7b      	ldrb	r3, [r7, #17]
 800c878:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c87c:	b2db      	uxtb	r3, r3
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d014      	beq.n	800c8ac <calc_frame_interval+0x12c>
 800c882:	7c3b      	ldrb	r3, [r7, #16]
 800c884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d10e      	bne.n	800c8ac <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c88e:	7c3b      	ldrb	r3, [r7, #16]
 800c890:	f003 0310 	and.w	r3, r3, #16
 800c894:	b2db      	uxtb	r3, r3
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c896:	2b00      	cmp	r3, #0
 800c898:	d108      	bne.n	800c8ac <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c89a:	7c3b      	ldrb	r3, [r7, #16]
 800c89c:	f003 0308 	and.w	r3, r3, #8
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d002      	beq.n	800c8ac <calc_frame_interval+0x12c>
		clock = 48;
 800c8a6:	f04f 0330 	mov.w	r3, #48	; 0x30
 800c8aa:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && !usbcfg.b.phyif && hwcfg2.b.fs_phy_type == 2)
 800c8ac:	7c3b      	ldrb	r3, [r7, #16]
 800c8ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d00e      	beq.n	800c8d6 <calc_frame_interval+0x156>
 800c8b8:	7c3b      	ldrb	r3, [r7, #16]
 800c8ba:	f003 0308 	and.w	r3, r3, #8
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d108      	bne.n	800c8d6 <calc_frame_interval+0x156>
 800c8c4:	7b7b      	ldrb	r3, [r7, #13]
 800c8c6:	f003 0303 	and.w	r3, r3, #3
 800c8ca:	b2db      	uxtb	r3, r3
 800c8cc:	2b02      	cmp	r3, #2
 800c8ce:	d102      	bne.n	800c8d6 <calc_frame_interval+0x156>
		clock = 48;
 800c8d0:	f04f 0330 	mov.w	r3, #48	; 0x30
 800c8d4:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 1)
 800c8d6:	7c3b      	ldrb	r3, [r7, #16]
 800c8d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d008      	beq.n	800c8f4 <calc_frame_interval+0x174>
 800c8e2:	7b7b      	ldrb	r3, [r7, #13]
 800c8e4:	f003 0303 	and.w	r3, r3, #3
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	d102      	bne.n	800c8f4 <calc_frame_interval+0x174>
		clock = 48;
 800c8ee:	f04f 0330 	mov.w	r3, #48	; 0x30
 800c8f2:	617b      	str	r3, [r7, #20]
	if (hprt0.b.prtspd == 0)
 800c8f4:	7abb      	ldrb	r3, [r7, #10]
 800c8f6:	f003 0306 	and.w	r3, r3, #6
 800c8fa:	b2db      	uxtb	r3, r3
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d108      	bne.n	800c912 <calc_frame_interval+0x192>
		/* High speed case */
		return 125 * clock;
 800c900:	697a      	ldr	r2, [r7, #20]
 800c902:	4613      	mov	r3, r2
 800c904:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800c908:	1a9b      	subs	r3, r3, r2
 800c90a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800c90e:	189b      	adds	r3, r3, r2
 800c910:	e004      	b.n	800c91c <calc_frame_interval+0x19c>
	else
		/* FS/LS case */
		return 1000 * clock;
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c918:	fb02 f303 	mul.w	r3, r2, r3
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	f107 0718 	add.w	r7, r7, #24
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop

0800c928 <dwc_otg_read_setup_packet>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param dest Destination buffer for packet data.
 */
void dwc_otg_read_setup_packet(dwc_otg_core_if_t * core_if, uint32_t * dest)
{
 800c928:	b590      	push	{r4, r7, lr}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
	/* Get the 8 bytes of a setup transaction data */

	/* Pop 2 DWORDS off the receive data FIFO into memory */
	dest[0] = DWC_READ_REG32(core_if->data_fifo[0]);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6a1b      	ldr	r3, [r3, #32]
 800c936:	4618      	mov	r0, r3
 800c938:	f7fb f8b2 	bl	8007aa0 <DWC_READ_REG32>
 800c93c:	4602      	mov	r2, r0
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	601a      	str	r2, [r3, #0]
	dest[1] = DWC_READ_REG32(core_if->data_fifo[0]);
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	f103 0404 	add.w	r4, r3, #4
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6a1b      	ldr	r3, [r3, #32]
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fb f8a7 	bl	8007aa0 <DWC_READ_REG32>
 800c952:	4603      	mov	r3, r0
 800c954:	6023      	str	r3, [r4, #0]
}
 800c956:	f107 070c 	add.w	r7, r7, #12
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd90      	pop	{r4, r7, pc}
 800c95e:	bf00      	nop

0800c960 <dwc_otg_ep0_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b088      	sub	sp, #32
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	689b      	ldr	r3, [r3, #8]
 800c96e:	61fb      	str	r3, [r7, #28]
	dsts_data_t dsts;
	depctl_data_t diepctl;
	depctl_data_t doepctl;

	dctl_data_t dctl = {.d32 = 0 };
 800c970:	f04f 0300 	mov.w	r3, #0
 800c974:	60fb      	str	r3, [r7, #12]

	/* Read the Device Status and Endpoint 0 Control registers */
	dsts.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dsts);
 800c976:	69fb      	ldr	r3, [r7, #28]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	f103 0308 	add.w	r3, r3, #8
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fb f88e 	bl	8007aa0 <DWC_READ_REG32>
 800c984:	4603      	mov	r3, r0
 800c986:	61bb      	str	r3, [r7, #24]
	diepctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl);
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	685b      	ldr	r3, [r3, #4]
 800c98c:	4618      	mov	r0, r3
 800c98e:	f7fb f887 	bl	8007aa0 <DWC_READ_REG32>
 800c992:	4603      	mov	r3, r0
 800c994:	617b      	str	r3, [r7, #20]
	doepctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl);
 800c996:	69fb      	ldr	r3, [r7, #28]
 800c998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c99a:	4618      	mov	r0, r3
 800c99c:	f7fb f880 	bl	8007aa0 <DWC_READ_REG32>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	613b      	str	r3, [r7, #16]

	/* Set the MPS of the IN EP based on the enumeration speed */
	switch (dsts.b.enumspd) {
 800c9a4:	69bb      	ldr	r3, [r7, #24]
 800c9a6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c9aa:	b2db      	uxtb	r3, r3
 800c9ac:	2b02      	cmp	r3, #2
 800c9ae:	d004      	beq.n	800c9ba <dwc_otg_ep0_activate+0x5a>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_64;
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	f36f 030a 	bfc	r3, #0, #11
 800c9b6:	617b      	str	r3, [r7, #20]
		break;
 800c9b8:	e006      	b.n	800c9c8 <dwc_otg_ep0_activate+0x68>
	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_8;
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	f04f 0203 	mov.w	r2, #3
 800c9c0:	f362 030a 	bfi	r3, r2, #0, #11
 800c9c4:	617b      	str	r3, [r7, #20]
		break;
 800c9c6:	bf00      	nop
	}

	DWC_WRITE_REG32(&dev_if->in_ep_regs[0]->diepctl, diepctl.d32);
 800c9c8:	69fb      	ldr	r3, [r7, #28]
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	4610      	mov	r0, r2
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	f7fb f870 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Enable OUT EP for receive */
	doepctl.b.epena = 1;
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c9de:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 800c9e0:	69fb      	ldr	r3, [r7, #28]
 800c9e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9e4:	461a      	mov	r2, r3
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	4610      	mov	r0, r2
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	f7fb f864 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
	dctl.b.cgnpinnak = 1;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9f6:	60fb      	str	r3, [r7, #12]

	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 800c9f8:	69fb      	ldr	r3, [r7, #28]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f103 0104 	add.w	r1, r3, #4
 800ca00:	68fa      	ldr	r2, [r7, #12]
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	4608      	mov	r0, r1
 800ca06:	4611      	mov	r1, r2
 800ca08:	461a      	mov	r2, r3
 800ca0a:	f7fb f863 	bl	8007ad4 <DWC_MODIFY_REG32>
	DWC_DEBUGPL(DBG_PCDV, "dctl=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->dctl));
}
 800ca0e:	f107 0720 	add.w	r7, r7, #32
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop

0800ca18 <dwc_otg_ep_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to activate.
 */
void dwc_otg_ep_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	689b      	ldr	r3, [r3, #8]
 800ca26:	61bb      	str	r3, [r7, #24]
	depctl_data_t depctl;
	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800ca28:	f04f 0300 	mov.w	r3, #0
 800ca2c:	613b      	str	r3, [r7, #16]
	ep->xiso_frame_num = 0xFFFFFFFF;
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif
	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	785b      	ldrb	r3, [r3, #1]
 800ca32:	f003 0301 	and.w	r3, r3, #1
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d010      	beq.n	800ca5e <dwc_otg_ep_activate+0x46>
		addr = &dev_if->in_ep_regs[ep->num]->diepctl;
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	69ba      	ldr	r2, [r7, #24]
 800ca42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ca46:	18d3      	adds	r3, r2, r3
 800ca48:	685b      	ldr	r3, [r3, #4]
 800ca4a:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.in = 1 << ep->num;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	f04f 0201 	mov.w	r2, #1
 800ca54:	fa02 f303 	lsl.w	r3, r2, r3
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	823b      	strh	r3, [r7, #16]
 800ca5c:	e014      	b.n	800ca88 <dwc_otg_ep_activate+0x70>
	} else {
		addr = &dev_if->out_ep_regs[ep->num]->doepctl;
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	69ba      	ldr	r2, [r7, #24]
 800ca64:	f103 0308 	add.w	r3, r3, #8
 800ca68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ca6c:	18d3      	adds	r3, r2, r3
 800ca6e:	685b      	ldr	r3, [r3, #4]
 800ca70:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.out = 1 << ep->num;
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	f04f 0201 	mov.w	r2, #1
 800ca7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ca7e:	b29a      	uxth	r2, r3
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	f362 431f 	bfi	r3, r2, #16, #16
 800ca86:	613b      	str	r3, [r7, #16]
	}

	/* If the EP is already active don't change the EP Control
	 * register. */
	depctl.d32 = DWC_READ_REG32(addr);
 800ca88:	69f8      	ldr	r0, [r7, #28]
 800ca8a:	f7fb f809 	bl	8007aa0 <DWC_READ_REG32>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	617b      	str	r3, [r7, #20]
	if (!depctl.b.usbactep) {
 800ca92:	7d7b      	ldrb	r3, [r7, #21]
 800ca94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d133      	bne.n	800cb06 <dwc_otg_ep_activate+0xee>
		depctl.b.mps = ep->maxpacket;
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	885b      	ldrh	r3, [r3, #2]
 800caa2:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800caa6:	b29a      	uxth	r2, r3
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f362 030a 	bfi	r3, r2, #0, #11
 800caae:	617b      	str	r3, [r7, #20]
		depctl.b.eptype = ep->type;
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	785b      	ldrb	r3, [r3, #1]
 800cab4:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cab8:	b2da      	uxtb	r2, r3
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	f362 4393 	bfi	r3, r2, #18, #2
 800cac0:	617b      	str	r3, [r7, #20]
		depctl.b.txfnum = ep->tx_fifo_num;
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	785b      	ldrb	r3, [r3, #1]
 800cac6:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800caca:	b2da      	uxtb	r2, r3
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	f362 5399 	bfi	r3, r2, #22, #4
 800cad2:	617b      	str	r3, [r7, #20]

		if (ep->type == DWC_OTG_EP_TYPE_ISOC) {
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	785b      	ldrb	r3, [r3, #1]
 800cad8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800cadc:	b2db      	uxtb	r3, r3
 800cade:	2b40      	cmp	r3, #64	; 0x40
 800cae0:	d104      	bne.n	800caec <dwc_otg_ep_activate+0xd4>
			depctl.b.setd0pid = 1;	// ???
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cae8:	617b      	str	r3, [r7, #20]
 800caea:	e003      	b.n	800caf4 <dwc_otg_ep_activate+0xdc>
		} else {
			depctl.b.setd0pid = 1;
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caf2:	617b      	str	r3, [r7, #20]
		}
		depctl.b.usbactep = 1;
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cafa:	617b      	str	r3, [r7, #20]

		DWC_WRITE_REG32(addr, depctl.d32);
 800cafc:	697b      	ldr	r3, [r7, #20]
 800cafe:	69f8      	ldr	r0, [r7, #28]
 800cb00:	4619      	mov	r1, r3
 800cb02:	f7fa ffd9 	bl	8007ab8 <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_PCDV, "DEPCTL=%08x\n", DWC_READ_REG32(addr));
	}

	/* Enable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d059      	beq.n	800cbc4 <dwc_otg_ep_activate+0x1ac>
		if (ep->is_in == 1) {
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	785b      	ldrb	r3, [r3, #1]
 800cb14:	f003 0301 	and.w	r3, r3, #1
 800cb18:	b2db      	uxtb	r3, r3
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d029      	beq.n	800cb72 <dwc_otg_ep_activate+0x15a>

			diepmsk_data_t diepmsk = {.d32 = 0 };
 800cb1e:	f04f 0300 	mov.w	r3, #0
 800cb22:	60fb      	str	r3, [r7, #12]

			diepmsk.b.xfercompl = 1;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	f043 0301 	orr.w	r3, r3, #1
 800cb2a:	60fb      	str	r3, [r7, #12]
			diepmsk.b.timeout = 1;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f043 0308 	orr.w	r3, r3, #8
 800cb32:	60fb      	str	r3, [r7, #12]
			diepmsk.b.epdisabled = 1;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f043 0302 	orr.w	r3, r3, #2
 800cb3a:	60fb      	str	r3, [r7, #12]
			diepmsk.b.ahberr = 1;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f043 0304 	orr.w	r3, r3, #4
 800cb42:	60fb      	str	r3, [r7, #12]
			diepmsk.b.intknepmis = 1;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f043 0320 	orr.w	r3, r3, #32
 800cb4a:	60fb      	str	r3, [r7, #12]
			diepmsk.b.txfifoundrn = 1;	//?????
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb52:	60fb      	str	r3, [r7, #12]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cb54:	69bb      	ldr	r3, [r7, #24]
 800cb56:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], diepmsk.d32);
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	781b      	ldrb	r3, [r3, #0]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cb5c:	f103 0310 	add.w	r3, r3, #16
 800cb60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cb64:	18d2      	adds	r2, r2, r3
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	4610      	mov	r0, r2
 800cb6a:	4619      	mov	r1, r3
 800cb6c:	f7fa ffa4 	bl	8007ab8 <DWC_WRITE_REG32>
 800cb70:	e01c      	b.n	800cbac <dwc_otg_ep_activate+0x194>
					diepeachintmsk[ep->num], diepmsk.d32);

		} else {

			doepmsk_data_t doepmsk = {.d32 = 0 };
 800cb72:	f04f 0300 	mov.w	r3, #0
 800cb76:	60bb      	str	r3, [r7, #8]

			doepmsk.b.xfercompl = 1;
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	f043 0301 	orr.w	r3, r3, #1
 800cb7e:	60bb      	str	r3, [r7, #8]
			doepmsk.b.ahberr = 1;
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	f043 0304 	orr.w	r3, r3, #4
 800cb86:	60bb      	str	r3, [r7, #8]
			doepmsk.b.epdisabled = 1;
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	f043 0302 	orr.w	r3, r3, #2
 800cb8e:	60bb      	str	r3, [r7, #8]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], doepmsk.d32);
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	781b      	ldrb	r3, [r3, #0]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cb98:	f103 0318 	add.w	r3, r3, #24
 800cb9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cba0:	18d2      	adds	r2, r2, r3
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	4610      	mov	r0, r2
 800cba6:	4619      	mov	r1, r3
 800cba8:	f7fa ff86 	bl	8007ab8 <DWC_WRITE_REG32>
					doepeachintmsk[ep->num], doepmsk.d32);
		}
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->deachintmsk,
 800cbac:	69bb      	ldr	r3, [r7, #24]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	4610      	mov	r0, r2
 800cbb8:	f04f 0100 	mov.w	r1, #0
 800cbbc:	461a      	mov	r2, r3
 800cbbe:	f7fa ff89 	bl	8007ad4 <DWC_MODIFY_REG32>
 800cbc2:	e00a      	b.n	800cbda <dwc_otg_ep_activate+0x1c2>
				 0, daintmsk.d32);
	} else {
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->daintmsk,
 800cbc4:	69bb      	ldr	r3, [r7, #24]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f103 021c 	add.w	r2, r3, #28
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	4610      	mov	r0, r2
 800cbd0:	f04f 0100 	mov.w	r1, #0
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	f7fa ff7d 	bl	8007ad4 <DWC_MODIFY_REG32>
	}

	DWC_DEBUGPL(DBG_PCDV, "DAINTMSK=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->daintmsk));

	ep->stall_clear_flag = 0;
 800cbda:	683a      	ldr	r2, [r7, #0]
 800cbdc:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800cbe0:	f36f 03c3 	bfc	r3, #3, #1
 800cbe4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	return;
}
 800cbe8:	f107 0720 	add.w	r7, r7, #32
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}

0800cbf0 <dwc_otg_ep_deactivate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to deactivate.
 */
void dwc_otg_ep_deactivate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b086      	sub	sp, #24
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
 800cbf8:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl = {.d32 = 0 };
 800cbfa:	f04f 0300 	mov.w	r3, #0
 800cbfe:	613b      	str	r3, [r7, #16]

	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800cc00:	f04f 0300 	mov.w	r3, #0
 800cc04:	60fb      	str	r3, [r7, #12]
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif

	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	785b      	ldrb	r3, [r3, #1]
 800cc0a:	f003 0301 	and.w	r3, r3, #1
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d011      	beq.n	800cc38 <dwc_otg_ep_deactivate+0x48>
		addr = &core_if->dev_if->in_ep_regs[ep->num]->diepctl;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	689a      	ldr	r2, [r3, #8]
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cc20:	18d3      	adds	r3, r2, r3
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	617b      	str	r3, [r7, #20]
		daintmsk.ep.in = 1 << ep->num;
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	f04f 0201 	mov.w	r2, #1
 800cc2e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	81bb      	strh	r3, [r7, #12]
 800cc36:	e015      	b.n	800cc64 <dwc_otg_ep_deactivate+0x74>
	} else {
		addr = &core_if->dev_if->out_ep_regs[ep->num]->doepctl;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	689a      	ldr	r2, [r3, #8]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	f103 0308 	add.w	r3, r3, #8
 800cc44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cc48:	18d3      	adds	r3, r2, r3
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	617b      	str	r3, [r7, #20]
		daintmsk.ep.out = 1 << ep->num;
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	781b      	ldrb	r3, [r3, #0]
 800cc52:	f04f 0201 	mov.w	r2, #1
 800cc56:	fa02 f303 	lsl.w	r3, r2, r3
 800cc5a:	b29a      	uxth	r2, r3
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f362 431f 	bfi	r3, r2, #16, #16
 800cc62:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(addr);
 800cc64:	6978      	ldr	r0, [r7, #20]
 800cc66:	f7fa ff1b 	bl	8007aa0 <DWC_READ_REG32>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	613b      	str	r3, [r7, #16]

	depctl.b.usbactep = 0;
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	f36f 33cf 	bfc	r3, #15, #1
 800cc74:	613b      	str	r3, [r7, #16]
	if (ep->is_in == 1)
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	785b      	ldrb	r3, [r3, #1]
 800cc7a:	f003 0301 	and.w	r3, r3, #1
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d003      	beq.n	800cc8c <dwc_otg_ep_deactivate+0x9c>
		depctl.b.txfnum = 0;
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	f36f 5399 	bfc	r3, #22, #4
 800cc8a:	613b      	str	r3, [r7, #16]

	if (core_if->dma_desc_enable)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d003      	beq.n	800cc9e <dwc_otg_ep_deactivate+0xae>
		depctl.b.epdis = 1;
 800cc96:	693b      	ldr	r3, [r7, #16]
 800cc98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc9c:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(addr, depctl.d32);
 800cc9e:	693b      	ldr	r3, [r7, #16]
 800cca0:	6978      	ldr	r0, [r7, #20]
 800cca2:	4619      	mov	r1, r3
 800cca4:	f7fa ff08 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Disable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d032      	beq.n	800cd18 <dwc_otg_ep_deactivate+0x128>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	689b      	ldr	r3, [r3, #8]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	4610      	mov	r0, r2
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	f04f 0200 	mov.w	r2, #0
 800ccc6:	f7fa ff05 	bl	8007ad4 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	785b      	ldrb	r3, [r3, #1]
 800ccce:	f003 0301 	and.w	r3, r3, #1
 800ccd2:	b2db      	uxtb	r3, r3
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d00f      	beq.n	800ccf8 <dwc_otg_ep_deactivate+0x108>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	689b      	ldr	r3, [r3, #8]
 800ccdc:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], 0);
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	781b      	ldrb	r3, [r3, #0]
	if (core_if->multiproc_int_enable) {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800cce2:	f103 0310 	add.w	r3, r3, #16
 800cce6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ccea:	18d3      	adds	r3, r2, r3
 800ccec:	4618      	mov	r0, r3
 800ccee:	f04f 0100 	mov.w	r1, #0
 800ccf2:	f7fa fee1 	bl	8007ab8 <DWC_WRITE_REG32>
 800ccf6:	e01b      	b.n	800cd30 <dwc_otg_ep_deactivate+0x140>
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	689b      	ldr	r3, [r3, #8]
 800ccfc:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], 0);
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	781b      	ldrb	r3, [r3, #0]

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800cd02:	f103 0318 	add.w	r3, r3, #24
 800cd06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cd0a:	18d3      	adds	r3, r2, r3
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f04f 0100 	mov.w	r1, #0
 800cd12:	f7fa fed1 	bl	8007ab8 <DWC_WRITE_REG32>
 800cd16:	e00b      	b.n	800cd30 <dwc_otg_ep_deactivate+0x140>
					doepeachintmsk[ep->num], 0);
		}
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->daintmsk,
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	689b      	ldr	r3, [r3, #8]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f103 021c 	add.w	r2, r3, #28
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	4610      	mov	r0, r2
 800cd26:	4619      	mov	r1, r3
 800cd28:	f04f 0200 	mov.w	r2, #0
 800cd2c:	f7fa fed2 	bl	8007ad4 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);
	}
}
 800cd30:	f107 0718 	add.w	r7, r7, #24
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <init_dma_desc_chain>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
static void init_dma_desc_chain(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b087      	sub	sp, #28
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	685b      	ldr	r3, [r3, #4]
 800cd50:	fbb2 f1f3 	udiv	r1, r2, r3
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd5c:	683a      	ldr	r2, [r7, #0]
 800cd5e:	6852      	ldr	r2, [r2, #4]
 800cd60:	fbb3 f0f2 	udiv	r0, r3, r2
 800cd64:	fb02 f200 	mul.w	r2, r2, r0
 800cd68:	1a9b      	subs	r3, r3, r2
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d002      	beq.n	800cd74 <init_dma_desc_chain+0x3c>
 800cd6e:	f04f 0301 	mov.w	r3, #1
 800cd72:	e001      	b.n	800cd78 <init_dma_desc_chain+0x40>
 800cd74:	f04f 0300 	mov.w	r3, #0
 800cd78:	18ca      	adds	r2, r1, r3
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	629a      	str	r2, [r3, #40]	; 0x28
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
	if (!ep->desc_cnt)
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d103      	bne.n	800cd8e <init_dma_desc_chain+0x56>
		ep->desc_cnt = 1;
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	f04f 0201 	mov.w	r2, #1
 800cd8c:	629a      	str	r2, [r3, #40]	; 0x28

	dma_desc = ep->desc_addr;
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	691b      	ldr	r3, [r3, #16]
 800cd92:	617b      	str	r3, [r7, #20]
	xfer_est = ep->total_len;
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd9c:	60fb      	str	r3, [r7, #12]
	offset = 0;
 800cd9e:	f04f 0300 	mov.w	r3, #0
 800cda2:	613b      	str	r3, [r7, #16]
	for (i = 0; i < ep->desc_cnt; ++i) {
 800cda4:	f04f 0300 	mov.w	r3, #0
 800cda8:	60bb      	str	r3, [r7, #8]
 800cdaa:	e093      	b.n	800ced4 <init_dma_desc_chain+0x19c>
		/** DMA Descriptor Setup */
		if (xfer_est > ep->maxxfer) {
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	685a      	ldr	r2, [r3, #4]
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d22e      	bcs.n	800ce14 <init_dma_desc_chain+0xdc>
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800cdb6:	697a      	ldr	r2, [r7, #20]
 800cdb8:	78d3      	ldrb	r3, [r2, #3]
 800cdba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cdbe:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 0;
 800cdc0:	697a      	ldr	r2, [r7, #20]
 800cdc2:	78d3      	ldrb	r3, [r2, #3]
 800cdc4:	f36f 03c3 	bfc	r3, #3, #1
 800cdc8:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 0;
 800cdca:	697a      	ldr	r2, [r7, #20]
 800cdcc:	78d3      	ldrb	r3, [r2, #3]
 800cdce:	f36f 0341 	bfc	r3, #1, #1
 800cdd2:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp = 0;
 800cdd4:	697a      	ldr	r2, [r7, #20]
 800cdd6:	78d3      	ldrb	r3, [r2, #3]
 800cdd8:	f36f 0382 	bfc	r3, #2, #1
 800cddc:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxxfer;
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	b29a      	uxth	r2, r3
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr + offset;
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	689a      	ldr	r2, [r3, #8]
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	18d2      	adds	r2, r2, r3
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800cdf4:	697a      	ldr	r2, [r7, #20]
 800cdf6:	78d3      	ldrb	r3, [r2, #3]
 800cdf8:	f36f 1387 	bfc	r3, #6, #2
 800cdfc:	70d3      	strb	r3, [r2, #3]

			xfer_est -= ep->maxxfer;
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	68fa      	ldr	r2, [r7, #12]
 800ce04:	1ad3      	subs	r3, r2, r3
 800ce06:	60fb      	str	r3, [r7, #12]
			offset += ep->maxxfer;
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	693a      	ldr	r2, [r7, #16]
 800ce0e:	18d3      	adds	r3, r2, r3
 800ce10:	613b      	str	r3, [r7, #16]
 800ce12:	e057      	b.n	800cec4 <init_dma_desc_chain+0x18c>
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800ce14:	697a      	ldr	r2, [r7, #20]
 800ce16:	78d3      	ldrb	r3, [r2, #3]
 800ce18:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ce1c:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	78d3      	ldrb	r3, [r2, #3]
 800ce22:	f043 0308 	orr.w	r3, r3, #8
 800ce26:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800ce28:	697a      	ldr	r2, [r7, #20]
 800ce2a:	78d3      	ldrb	r3, [r2, #3]
 800ce2c:	f043 0302 	orr.w	r3, r3, #2
 800ce30:	70d3      	strb	r3, [r2, #3]
			if (ep->is_in) {
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	785b      	ldrb	r3, [r3, #1]
 800ce36:	f003 0301 	and.w	r3, r3, #1
 800ce3a:	b2db      	uxtb	r3, r3
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d028      	beq.n	800ce92 <init_dma_desc_chain+0x15a>
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	885b      	ldrh	r3, [r3, #2]
 800ce44:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800ce48:	b29b      	uxth	r3, r3
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce52:	fb02 f201 	mul.w	r2, r2, r1
 800ce56:	1a9b      	subs	r3, r3, r2
				     ep->maxpacket) ? 1 : ((ep->
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d107      	bne.n	800ce6c <init_dma_desc_chain+0x134>
 800ce5c:	683b      	ldr	r3, [r7, #0]
							    sent_zlp) ? 1 : 0);
 800ce5e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800ce62:	f003 0308 	and.w	r3, r3, #8
 800ce66:	b2db      	uxtb	r3, r3
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d002      	beq.n	800ce72 <init_dma_desc_chain+0x13a>
 800ce6c:	f04f 0301 	mov.w	r3, #1
 800ce70:	e001      	b.n	800ce76 <init_dma_desc_chain+0x13e>
 800ce72:	f04f 0300 	mov.w	r3, #0
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	f003 0301 	and.w	r3, r3, #1
 800ce7c:	b2d9      	uxtb	r1, r3
 800ce7e:	697a      	ldr	r2, [r7, #20]
 800ce80:	78d3      	ldrb	r3, [r2, #3]
 800ce82:	f361 0382 	bfi	r3, r1, #2, #1
 800ce86:	70d3      	strb	r3, [r2, #3]
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
							    sent_zlp) ? 1 : 0);
				dma_desc->status.b.bytes = xfer_est;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	b29a      	uxth	r2, r3
 800ce8c:	697b      	ldr	r3, [r7, #20]
 800ce8e:	801a      	strh	r2, [r3, #0]
 800ce90:	e00d      	b.n	800ceae <init_dma_desc_chain+0x176>
			} else {
				dma_desc->status.b.bytes =
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	f1c3 0300 	rsb	r3, r3, #0
 800ce9a:	b29b      	uxth	r3, r3
 800ce9c:	f003 0303 	and.w	r3, r3, #3
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	b29b      	uxth	r3, r3
 800cea6:	18d3      	adds	r3, r2, r3
 800cea8:	b29a      	uxth	r2, r3
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	801a      	strh	r2, [r3, #0]
				    xfer_est + ((4 - (xfer_est & 0x3)) & 0x3);
			}

			dma_desc->buf = ep->dma_addr + offset;
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	689a      	ldr	r2, [r3, #8]
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	18d2      	adds	r2, r2, r3
 800ceb6:	697b      	ldr	r3, [r7, #20]
 800ceb8:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800ceba:	697a      	ldr	r2, [r7, #20]
 800cebc:	78d3      	ldrb	r3, [r2, #3]
 800cebe:	f36f 1387 	bfc	r3, #6, #2
 800cec2:	70d3      	strb	r3, [r2, #3]
		}
		dma_desc++;
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	f103 0308 	add.w	r3, r3, #8
 800ceca:	617b      	str	r3, [r7, #20]
		ep->desc_cnt = 1;

	dma_desc = ep->desc_addr;
	xfer_est = ep->total_len;
	offset = 0;
	for (i = 0; i < ep->desc_cnt; ++i) {
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	f103 0301 	add.w	r3, r3, #1
 800ced2:	60bb      	str	r3, [r7, #8]
 800ced4:	68ba      	ldr	r2, [r7, #8]
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceda:	429a      	cmp	r2, r3
 800cedc:	f4ff af66 	bcc.w	800cdac <init_dma_desc_chain+0x74>
			dma_desc->buf = ep->dma_addr + offset;
			dma_desc->status.b.bs = BS_HOST_READY;
		}
		dma_desc++;
	}
}
 800cee0:	f107 071c 	add.w	r7, r7, #28
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bc80      	pop	{r7}
 800cee8:	4770      	bx	lr
 800ceea:	bf00      	nop

0800ceec <dwc_otg_ep_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
void dwc_otg_ep_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b08a      	sub	sp, #40	; 0x28
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800cef6:	f04f 0300 	mov.w	r3, #0
 800cefa:	613b      	str	r3, [r7, #16]
		    "xfer_buff=%p start_xfer_buff=%p, total_len = %d\n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	785b      	ldrb	r3, [r3, #1]
 800cf00:	f003 0301 	and.w	r3, r3, #1
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	f000 8124 	beq.w	800d154 <dwc_otg_ep_start_transfer+0x268>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	689a      	ldr	r2, [r3, #8]
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	781b      	ldrb	r3, [r3, #0]
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800cf14:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cf18:	18d3      	adds	r3, r2, r3
 800cf1a:	685b      	ldr	r3, [r3, #4]
 800cf1c:	627b      	str	r3, [r7, #36]	; 0x24
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7fa fdba 	bl	8007aa0 <DWC_READ_REG32>
 800cf2c:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800cf2e:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d103      	bne.n	800cf42 <dwc_otg_ep_start_transfer+0x56>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800cf3a:	7bbb      	ldrb	r3, [r7, #14]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	f000 81ef 	beq.w	800d320 <dwc_otg_ep_start_transfer+0x434>
			DWC_PRINTF("TX Queue Full (0x%0x)\n", gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800cf42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf44:	4618      	mov	r0, r3
 800cf46:	f7fa fdab 	bl	8007aa0 <DWC_READ_REG32>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800cf4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf50:	f103 0310 	add.w	r3, r3, #16
 800cf54:	4618      	mov	r0, r3
 800cf56:	f7fa fda3 	bl	8007aa0 <DWC_READ_REG32>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	69db      	ldr	r3, [r3, #28]
 800cf62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf66:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf70:	4619      	mov	r1, r3
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	69db      	ldr	r3, [r3, #28]
 800cf76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf7a:	1acb      	subs	r3, r1, r3
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	4299      	cmp	r1, r3
 800cf84:	bf38      	it	cc
 800cf86:	460b      	movcc	r3, r1
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800cf88:	18d3      	adds	r3, r2, r3
 800cf8a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800cf8e:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800cf92:	6839      	ldr	r1, [r7, #0]
 800cf94:	69cb      	ldr	r3, [r1, #28]
 800cf96:	f362 0312 	bfi	r3, r2, #0, #19
 800cf9a:	61cb      	str	r3, [r1, #28]
		    ep->maxxfer : (ep->total_len - ep->xfer_len);

		/* Zero Length Packet? */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	69db      	ldr	r3, [r3, #28]
 800cfa0:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	6a1b      	ldr	r3, [r3, #32]
 800cfa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d10a      	bne.n	800cfc6 <dwc_otg_ep_start_transfer+0xda>
			deptsiz.b.xfersize = 0;
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	f36f 0312 	bfc	r3, #0, #19
 800cfb6:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800cfb8:	697b      	ldr	r3, [r7, #20]
 800cfba:	f04f 0201 	mov.w	r2, #1
 800cfbe:	f362 43dc 	bfi	r3, r2, #19, #10
 800cfc2:	617b      	str	r3, [r7, #20]
 800cfc4:	e034      	b.n	800d030 <dwc_otg_ep_start_transfer+0x144>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	69db      	ldr	r3, [r3, #28]
 800cfca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfce:	461a      	mov	r2, r3
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	6a1b      	ldr	r3, [r3, #32]
 800cfd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfd8:	1ad3      	subs	r3, r2, r3
 800cfda:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800cfde:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	f362 0312 	bfi	r3, r2, #0, #19
 800cfe8:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	69db      	ldr	r3, [r3, #28]
 800cfee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cff2:	461a      	mov	r2, r3
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	6a1b      	ldr	r3, [r3, #32]
 800cff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cffc:	1ad3      	subs	r3, r2, r3
 800cffe:	f103 32ff 	add.w	r2, r3, #4294967295
			     ep->maxpacket) / ep->maxpacket;
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	885b      	ldrh	r3, [r3, #2]
 800d006:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d00a:	b29b      	uxth	r3, r3
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800d00c:	18d2      	adds	r2, r2, r3
			     ep->maxpacket) / ep->maxpacket;
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	885b      	ldrh	r3, [r3, #2]
 800d012:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d016:	b29b      	uxth	r3, r3
 800d018:	fb92 f3f3 	sdiv	r3, r2, r3
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
 800d01c:	b29b      	uxth	r3, r3
 800d01e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800d022:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800d026:	b29a      	uxth	r2, r3
 800d028:	697b      	ldr	r3, [r7, #20]
 800d02a:	f362 43dc 	bfi	r3, r2, #19, #10
 800d02e:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count - 1 +
			     ep->maxpacket) / ep->maxpacket;
		}

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d036:	2b00      	cmp	r3, #0
 800d038:	d024      	beq.n	800d084 <dwc_otg_ep_start_transfer+0x198>
			if (core_if->dma_desc_enable == 0) {
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d040:	2b00      	cmp	r3, #0
 800d042:	d111      	bne.n	800d068 <dwc_otg_ep_start_transfer+0x17c>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d046:	f103 0210 	add.w	r2, r3, #16
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	4610      	mov	r0, r2
 800d04e:	4619      	mov	r1, r3
 800d050:	f7fa fd32 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d056:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d05a:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d05c:	689b      	ldr	r3, [r3, #8]
 800d05e:	4610      	mov	r0, r2
 800d060:	4619      	mov	r1, r3
 800d062:	f7fa fd29 	bl	8007ab8 <DWC_WRITE_REG32>
 800d066:	e04c      	b.n	800d102 <dwc_otg_ep_start_transfer+0x216>
				if (ep->buff_mode != BM_STANDARD) {
					DWC_WRITE_REG32(&in_regs->diepdma,
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	6839      	ldr	r1, [r7, #0]
 800d06c:	f7ff fe64 	bl	800cd38 <init_dma_desc_chain>
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d072:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800d076:	683b      	ldr	r3, [r7, #0]
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d078:	68db      	ldr	r3, [r3, #12]
 800d07a:	4610      	mov	r0, r2
 800d07c:	4619      	mov	r1, r3
 800d07e:	f7fa fd1b 	bl	8007ab8 <DWC_WRITE_REG32>
 800d082:	e03e      	b.n	800d102 <dwc_otg_ep_start_transfer+0x216>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d086:	f103 0210 	add.w	r2, r3, #16
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	4610      	mov	r0, r2
 800d08e:	4619      	mov	r1, r3
 800d090:	f7fa fd12 	bl	8007ab8 <DWC_WRITE_REG32>
			if (ep->type != DWC_OTG_EP_TYPE_ISOC) {
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	785b      	ldrb	r3, [r3, #1]
 800d098:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800d09c:	b2db      	uxtb	r3, r3
 800d09e:	2b40      	cmp	r3, #64	; 0x40
 800d0a0:	d02f      	beq.n	800d102 <dwc_otg_ep_start_transfer+0x216>
				/**
				 * Enable the Non-Periodic Tx FIFO empty interrupt,
				 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
				 * the data will be written into the fifo by the ISR.
				 */
				if (core_if->en_multiple_tx_fifo == 0) {
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d10f      	bne.n	800d0cc <dwc_otg_ep_start_transfer+0x1e0>
					intr_mask.b.nptxfempty = 1;
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	f043 0320 	orr.w	r3, r3, #32
 800d0b2:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	f103 0118 	add.w	r1, r3, #24
 800d0bc:	693a      	ldr	r2, [r7, #16]
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	4608      	mov	r0, r1
 800d0c2:	4611      	mov	r1, r2
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	f7fa fd05 	bl	8007ad4 <DWC_MODIFY_REG32>
 800d0ca:	e01a      	b.n	800d102 <dwc_otg_ep_start_transfer+0x216>
					     intr_mask.d32, intr_mask.d32);
				} else {
					/* Enable the Tx FIFO Empty Interrupt for this EP */
					if (ep->xfer_len > 0) {
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	69db      	ldr	r3, [r3, #28]
 800d0d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	dd14      	ble.n	800d102 <dwc_otg_ep_start_transfer+0x216>
						uint32_t fifoemptymsk = 0;
 800d0d8:	f04f 0300 	mov.w	r3, #0
 800d0dc:	623b      	str	r3, [r7, #32]
						fifoemptymsk = 1 << ep->num;
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	781b      	ldrb	r3, [r3, #0]
 800d0e2:	f04f 0201 	mov.w	r2, #1
 800d0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d0ea:	623b      	str	r3, [r7, #32]
						DWC_MODIFY_REG32
						    (&core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	689b      	ldr	r3, [r3, #8]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f04f 0100 	mov.w	r1, #0
 800d0fc:	6a3a      	ldr	r2, [r7, #32]
 800d0fe:	f7fa fce9 	bl	8007ad4 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d108:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800d10a:	69bb      	ldr	r3, [r7, #24]
 800d10c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d110:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	4610      	mov	r0, r2
 800d118:	4619      	mov	r1, r3
 800d11a:	f7fa fccd 	bl	8007ab8 <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	689b      	ldr	r3, [r3, #8]
 800d122:	685b      	ldr	r3, [r3, #4]
 800d124:	4618      	mov	r0, r3
 800d126:	f7fa fcbb 	bl	8007aa0 <DWC_READ_REG32>
 800d12a:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800d12c:	61bb      	str	r3, [r7, #24]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	f003 030f 	and.w	r3, r3, #15
 800d136:	b2da      	uxtb	r2, r3
 800d138:	69bb      	ldr	r3, [r7, #24]
 800d13a:	f362 23ce 	bfi	r3, r2, #11, #4
 800d13e:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	689b      	ldr	r3, [r3, #8]
 800d144:	685b      	ldr	r3, [r3, #4]
 800d146:	461a      	mov	r2, r3
 800d148:	69bb      	ldr	r3, [r7, #24]
 800d14a:	4610      	mov	r0, r2
 800d14c:	4619      	mov	r1, r3
 800d14e:	f7fa fcb3 	bl	8007ab8 <DWC_WRITE_REG32>
 800d152:	e0e5      	b.n	800d320 <dwc_otg_ep_start_transfer+0x434>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	689a      	ldr	r2, [r3, #8]
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d15c:	f103 0308 	add.w	r3, r3, #8
 800d160:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d164:	18d3      	adds	r3, r2, r3
 800d166:	685b      	ldr	r3, [r3, #4]
 800d168:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	4618      	mov	r0, r3
 800d16e:	f7fa fc97 	bl	8007aa0 <DWC_READ_REG32>
 800d172:	4603      	mov	r3, r0
 800d174:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800d176:	69fb      	ldr	r3, [r7, #28]
 800d178:	f103 0310 	add.w	r3, r3, #16
 800d17c:	4618      	mov	r0, r3
 800d17e:	f7fa fc8f 	bl	8007aa0 <DWC_READ_REG32>
 800d182:	4603      	mov	r3, r0
 800d184:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	69db      	ldr	r3, [r3, #28]
 800d18a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d18e:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d198:	4619      	mov	r1, r3
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	69db      	ldr	r3, [r3, #28]
 800d19e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1a2:	1acb      	subs	r3, r1, r3
 800d1a4:	4619      	mov	r1, r3
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	685b      	ldr	r3, [r3, #4]
 800d1aa:	4299      	cmp	r1, r3
 800d1ac:	bf38      	it	cc
 800d1ae:	460b      	movcc	r3, r1
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d1b0:	18d3      	adds	r3, r2, r3
 800d1b2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d1b6:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d1ba:	6839      	ldr	r1, [r7, #0]
 800d1bc:	69cb      	ldr	r3, [r1, #28]
 800d1be:	f362 0312 	bfi	r3, r2, #0, #19
 800d1c2:	61cb      	str	r3, [r1, #28]
		/* Program the transfer size and packet count as follows:
		 *
		 *      pktcnt = N                                                                                
		 *      xfersize = N * maxpacket
		 */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	69db      	ldr	r3, [r3, #28]
 800d1c8:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	6a1b      	ldr	r3, [r3, #32]
 800d1d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d115      	bne.n	800d204 <dwc_otg_ep_start_transfer+0x318>
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	885b      	ldrh	r3, [r3, #2]
 800d1dc:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d1e8:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d1ec:	461a      	mov	r2, r3
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	f362 0312 	bfi	r3, r2, #0, #19
 800d1f4:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800d1f6:	697b      	ldr	r3, [r7, #20]
 800d1f8:	f04f 0201 	mov.w	r2, #1
 800d1fc:	f362 43dc 	bfi	r3, r2, #19, #10
 800d200:	617b      	str	r3, [r7, #20]
 800d202:	e04d      	b.n	800d2a0 <dwc_otg_ep_start_transfer+0x3b4>
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	69db      	ldr	r3, [r3, #28]
 800d208:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d20c:	461a      	mov	r2, r3
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	6a1b      	ldr	r3, [r3, #32]
 800d212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d216:	1ad2      	subs	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	885b      	ldrh	r3, [r3, #2]
 800d21c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d220:	b29b      	uxth	r3, r3
 800d222:	f103 33ff 	add.w	r3, r3, #4294967295
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800d226:	18d2      	adds	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	885b      	ldrh	r3, [r3, #2]
 800d22c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d230:	b29b      	uxth	r3, r3
 800d232:	fb92 f3f3 	sdiv	r3, r2, r3
		if ((ep->xfer_len - ep->xfer_count) == 0) {
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
 800d236:	b29b      	uxth	r3, r3
 800d238:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800d23c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800d240:	b29a      	uxth	r2, r3
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	f362 43dc 	bfi	r3, r2, #19, #10
 800d248:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f3c3 43c9 	ubfx	r3, r3, #19, #10
 800d250:	b29b      	uxth	r3, r3
 800d252:	683a      	ldr	r2, [r7, #0]
 800d254:	8852      	ldrh	r2, [r2, #2]
 800d256:	f3c2 028a 	ubfx	r2, r2, #2, #11
 800d25a:	b292      	uxth	r2, r2
 800d25c:	fb02 f203 	mul.w	r2, r2, r3
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	6a1b      	ldr	r3, [r3, #32]
 800d264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d268:	18d3      	adds	r3, r2, r3
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
 800d26a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d26e:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d272:	6839      	ldr	r1, [r7, #0]
 800d274:	69cb      	ldr	r3, [r1, #28]
 800d276:	f362 0312 	bfi	r3, r2, #0, #19
 800d27a:	61cb      	str	r3, [r1, #28]
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	69db      	ldr	r3, [r3, #28]
 800d280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d284:	461a      	mov	r2, r3
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	6a1b      	ldr	r3, [r3, #32]
 800d28a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d28e:	1ad3      	subs	r3, r2, r3
 800d290:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d294:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	f362 0312 	bfi	r3, r2, #0, #19
 800d29e:	617b      	str	r3, [r7, #20]
		}

		DWC_DEBUGPL(DBG_PCDV, "ep%d xfersize=%d pktcnt=%d\n",
			    ep->num, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d024      	beq.n	800d2f4 <dwc_otg_ep_start_transfer+0x408>
			if (!core_if->dma_desc_enable) {
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d111      	bne.n	800d2d8 <dwc_otg_ep_start_transfer+0x3ec>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d2b4:	69fb      	ldr	r3, [r7, #28]
 800d2b6:	f103 0210 	add.w	r2, r3, #16
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	4610      	mov	r0, r2
 800d2be:	4619      	mov	r1, r3
 800d2c0:	f7fa fbfa 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d2ca:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d2cc:	689b      	ldr	r3, [r3, #8]
 800d2ce:	4610      	mov	r0, r2
 800d2d0:	4619      	mov	r1, r3
 800d2d2:	f7fa fbf1 	bl	8007ab8 <DWC_WRITE_REG32>
 800d2d6:	e015      	b.n	800d304 <dwc_otg_ep_start_transfer+0x418>
					DWC_WRITE_REG32(&out_regs->doepdma,
							ep->descs_dma_addr);
				} else {
#endif

					init_dma_desc_chain(core_if, ep);
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	6839      	ldr	r1, [r7, #0]
 800d2dc:	f7ff fd2c 	bl	800cd38 <init_dma_desc_chain>

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800d2e0:	69fb      	ldr	r3, [r7, #28]
 800d2e2:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800d2e6:	683b      	ldr	r3, [r7, #0]
#endif

					init_dma_desc_chain(core_if, ep);

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800d2e8:	68db      	ldr	r3, [r3, #12]
 800d2ea:	4610      	mov	r0, r2
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	f7fa fbe3 	bl	8007ab8 <DWC_WRITE_REG32>
 800d2f2:	e007      	b.n	800d304 <dwc_otg_ep_start_transfer+0x418>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800d2f4:	69fb      	ldr	r3, [r7, #28]
 800d2f6:	f103 0210 	add.w	r2, r3, #16
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	4610      	mov	r0, r2
 800d2fe:	4619      	mov	r1, r3
 800d300:	f7fa fbda 	bl	8007ab8 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800d304:	69bb      	ldr	r3, [r7, #24]
 800d306:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d30a:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d312:	61bb      	str	r3, [r7, #24]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800d314:	69fa      	ldr	r2, [r7, #28]
 800d316:	69bb      	ldr	r3, [r7, #24]
 800d318:	4610      	mov	r0, r2
 800d31a:	4619      	mov	r1, r3
 800d31c:	f7fa fbcc 	bl	8007ab8 <DWC_WRITE_REG32>
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->daintmsk),
			    DWC_READ_REG32(&core_if->
					   core_global_regs->gintmsk));
	}
}
 800d320:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800d324:	46bd      	mov	sp, r7
 800d326:	bd80      	pop	{r7, pc}

0800d328 <dwc_otg_ep_start_zl_transfer>:
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 *
 */
void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b088      	sub	sp, #32
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]

	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d332:	f04f 0300 	mov.w	r3, #0
 800d336:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	785b      	ldrb	r3, [r3, #1]
 800d33c:	f003 0301 	and.w	r3, r3, #1
 800d340:	b2db      	uxtb	r3, r3
 800d342:	2b00      	cmp	r3, #0
 800d344:	f000 809e 	beq.w	800d484 <dwc_otg_ep_start_zl_transfer+0x15c>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	689a      	ldr	r2, [r3, #8]
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	781b      	ldrb	r3, [r3, #0]
	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d350:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d354:	18d3      	adds	r3, r2, r3
 800d356:	685b      	ldr	r3, [r3, #4]
 800d358:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->in_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800d35a:	69fb      	ldr	r3, [r7, #28]
 800d35c:	4618      	mov	r0, r3
 800d35e:	f7fa fb9f 	bl	8007aa0 <DWC_READ_REG32>
 800d362:	4603      	mov	r3, r0
 800d364:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800d366:	69fb      	ldr	r3, [r7, #28]
 800d368:	f103 0310 	add.w	r3, r3, #16
 800d36c:	4618      	mov	r0, r3
 800d36e:	f7fa fb97 	bl	8007aa0 <DWC_READ_REG32>
 800d372:	4603      	mov	r3, r0
 800d374:	60fb      	str	r3, [r7, #12]

		deptsiz.b.xfersize = 0;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	f36f 0312 	bfc	r3, #0, #19
 800d37c:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	f04f 0201 	mov.w	r2, #1
 800d384:	f362 43dc 	bfi	r3, r2, #19, #10
 800d388:	60fb      	str	r3, [r7, #12]

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d390:	2b00      	cmp	r3, #0
 800d392:	d016      	beq.n	800d3c2 <dwc_otg_ep_start_zl_transfer+0x9a>
			if (core_if->dma_desc_enable == 0) {
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d149      	bne.n	800d432 <dwc_otg_ep_start_zl_transfer+0x10a>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d39e:	69fb      	ldr	r3, [r7, #28]
 800d3a0:	f103 0210 	add.w	r2, r3, #16
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	f7fa fb85 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d3ae:	69fb      	ldr	r3, [r7, #28]
 800d3b0:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d3b4:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	4610      	mov	r0, r2
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	f7fa fb7c 	bl	8007ab8 <DWC_WRITE_REG32>
 800d3c0:	e037      	b.n	800d432 <dwc_otg_ep_start_zl_transfer+0x10a>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d3c2:	69fb      	ldr	r3, [r7, #28]
 800d3c4:	f103 0210 	add.w	r2, r3, #16
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	4610      	mov	r0, r2
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	f7fa fb73 	bl	8007ab8 <DWC_WRITE_REG32>
			/**
			 * Enable the Non-Periodic Tx FIFO empty interrupt,
			 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
			 * the data will be written into the fifo by the ISR.
			 */
			if (core_if->en_multiple_tx_fifo == 0) {
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d10f      	bne.n	800d3fc <dwc_otg_ep_start_zl_transfer+0xd4>
				intr_mask.b.nptxfempty = 1;
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	f043 0320 	orr.w	r3, r3, #32
 800d3e2:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	685b      	ldr	r3, [r3, #4]
 800d3e8:	f103 0118 	add.w	r1, r3, #24
 800d3ec:	68ba      	ldr	r2, [r7, #8]
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	4608      	mov	r0, r1
 800d3f2:	4611      	mov	r1, r2
 800d3f4:	461a      	mov	r2, r3
 800d3f6:	f7fa fb6d 	bl	8007ad4 <DWC_MODIFY_REG32>
 800d3fa:	e01a      	b.n	800d432 <dwc_otg_ep_start_zl_transfer+0x10a>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	69db      	ldr	r3, [r3, #28]
 800d400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d404:	2b00      	cmp	r3, #0
 800d406:	dd14      	ble.n	800d432 <dwc_otg_ep_start_zl_transfer+0x10a>
					uint32_t fifoemptymsk = 0;
 800d408:	f04f 0300 	mov.w	r3, #0
 800d40c:	61bb      	str	r3, [r7, #24]
					fifoemptymsk = 1 << ep->num;
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	f04f 0201 	mov.w	r2, #1
 800d416:	fa02 f303 	lsl.w	r3, r2, r3
 800d41a:	61bb      	str	r3, [r7, #24]
					DWC_MODIFY_REG32(&core_if->
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d420:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk = 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800d422:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d426:	4618      	mov	r0, r3
 800d428:	f04f 0100 	mov.w	r1, #0
 800d42c:	69ba      	ldr	r2, [r7, #24]
 800d42e:	f7fa fb51 	bl	8007ad4 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d438:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d440:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d442:	69fa      	ldr	r2, [r7, #28]
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	4610      	mov	r0, r2
 800d448:	4619      	mov	r1, r3
 800d44a:	f7fa fb35 	bl	8007ab8 <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	689b      	ldr	r3, [r3, #8]
 800d452:	685b      	ldr	r3, [r3, #4]
 800d454:	4618      	mov	r0, r3
 800d456:	f7fa fb23 	bl	8007aa0 <DWC_READ_REG32>
 800d45a:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800d45c:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	781b      	ldrb	r3, [r3, #0]
 800d462:	f003 030f 	and.w	r3, r3, #15
 800d466:	b2da      	uxtb	r2, r3
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	f362 23ce 	bfi	r3, r2, #11, #4
 800d46e:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	461a      	mov	r2, r3
 800d478:	693b      	ldr	r3, [r7, #16]
 800d47a:	4610      	mov	r0, r2
 800d47c:	4619      	mov	r1, r3
 800d47e:	f7fa fb1b 	bl	8007ab8 <DWC_WRITE_REG32>
 800d482:	e05f      	b.n	800d544 <dwc_otg_ep_start_zl_transfer+0x21c>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	689a      	ldr	r2, [r3, #8]
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d48c:	f103 0308 	add.w	r3, r3, #8
 800d490:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d494:	18d3      	adds	r3, r2, r3
 800d496:	685b      	ldr	r3, [r3, #4]
 800d498:	617b      	str	r3, [r7, #20]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7fa faff 	bl	8007aa0 <DWC_READ_REG32>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	f103 0310 	add.w	r3, r3, #16
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7fa faf7 	bl	8007aa0 <DWC_READ_REG32>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	60fb      	str	r3, [r7, #12]

		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	885b      	ldrh	r3, [r3, #2]
 800d4ba:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d4c6:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d4ca:	461a      	mov	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f362 0312 	bfi	r3, r2, #0, #19
 800d4d2:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	f04f 0201 	mov.w	r2, #1
 800d4da:	f362 43dc 	bfi	r3, r2, #19, #10
 800d4de:	60fb      	str	r3, [r7, #12]

		if (core_if->dma_enable) {
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d016      	beq.n	800d518 <dwc_otg_ep_start_zl_transfer+0x1f0>
			if (!core_if->dma_desc_enable) {
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d119      	bne.n	800d528 <dwc_otg_ep_start_zl_transfer+0x200>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	f103 0210 	add.w	r2, r3, #16
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	4610      	mov	r0, r2
 800d4fe:	4619      	mov	r1, r3
 800d500:	f7fa fada 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d504:	697b      	ldr	r3, [r7, #20]
 800d506:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d50a:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	4610      	mov	r0, r2
 800d510:	4619      	mov	r1, r3
 800d512:	f7fa fad1 	bl	8007ab8 <DWC_WRITE_REG32>
 800d516:	e007      	b.n	800d528 <dwc_otg_ep_start_zl_transfer+0x200>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800d518:	697b      	ldr	r3, [r7, #20]
 800d51a:	f103 0210 	add.w	r2, r3, #16
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	4610      	mov	r0, r2
 800d522:	4619      	mov	r1, r3
 800d524:	f7fa fac8 	bl	8007ab8 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d52e:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d536:	613b      	str	r3, [r7, #16]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800d538:	697a      	ldr	r2, [r7, #20]
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	4610      	mov	r0, r2
 800d53e:	4619      	mov	r1, r3
 800d540:	f7fa faba 	bl	8007ab8 <DWC_WRITE_REG32>

	}
}
 800d544:	f107 0720 	add.w	r7, r7, #32
 800d548:	46bd      	mov	sp, r7
 800d54a:	bd80      	pop	{r7, pc}

0800d54c <dwc_otg_ep0_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b08c      	sub	sp, #48	; 0x30
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d556:	f04f 0300 	mov.w	r3, #0
 800d55a:	613b      	str	r3, [r7, #16]
	DWC_DEBUGPL(DBG_PCD, "ep%d-%s xfer_len=%d xfer_cnt=%d "
		    "xfer_buff=%p start_xfer_buff=%p \n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff);

	ep->total_len = ep->xfer_len;
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	69db      	ldr	r3, [r3, #28]
 800d560:	f3c3 0112 	ubfx	r1, r3, #0, #19
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	ea4f 4201 	mov.w	r2, r1, lsl #16
 800d56a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d56e:	f04f 0000 	mov.w	r0, #0
 800d572:	4302      	orrs	r2, r0
 800d574:	849a      	strh	r2, [r3, #36]	; 0x24
 800d576:	ea4f 4211 	mov.w	r2, r1, lsr #16
 800d57a:	f002 0207 	and.w	r2, r2, #7
 800d57e:	f002 0207 	and.w	r2, r2, #7
 800d582:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800d586:	f021 0107 	bic.w	r1, r1, #7
 800d58a:	430a      	orrs	r2, r1
 800d58c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	/* IN endpoint */
	if (ep->is_in == 1) {
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	785b      	ldrb	r3, [r3, #1]
 800d594:	f003 0301 	and.w	r3, r3, #1
 800d598:	b2db      	uxtb	r3, r3
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	f000 8126 	beq.w	800d7ec <dwc_otg_ep0_start_transfer+0x2a0>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	689b      	ldr	r3, [r3, #8]

	ep->total_len = ep->xfer_len;

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d5a4:	685b      	ldr	r3, [r3, #4]
 800d5a6:	62fb      	str	r3, [r7, #44]	; 0x2c
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	685b      	ldr	r3, [r3, #4]
 800d5ac:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7fa fa75 	bl	8007aa0 <DWC_READ_REG32>
 800d5b6:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800d5b8:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d103      	bne.n	800d5cc <dwc_otg_ep0_start_transfer+0x80>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800d5c4:	7bbb      	ldrb	r3, [r7, #14]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 8198 	beq.w	800d8fc <dwc_otg_ep0_start_transfer+0x3b0>
				   gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800d5cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7fa fa66 	bl	8007aa0 <DWC_READ_REG32>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800d5d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5da:	f103 0310 	add.w	r3, r3, #16
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fa fa5e 	bl	8007aa0 <DWC_READ_REG32>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	617b      	str	r3, [r7, #20]

		/* Zero Length Packet? */
		if (ep->xfer_len == 0) {
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	69db      	ldr	r3, [r3, #28]
 800d5ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d5f0:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d10a      	bne.n	800d60e <dwc_otg_ep0_start_transfer+0xc2>
			deptsiz.b.xfersize = 0;
 800d5f8:	7d3b      	ldrb	r3, [r7, #20]
 800d5fa:	f36f 0306 	bfc	r3, #0, #7
 800d5fe:	753b      	strb	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800d600:	7dbb      	ldrb	r3, [r7, #22]
 800d602:	f04f 0201 	mov.w	r2, #1
 800d606:	f362 03c4 	bfi	r3, r2, #3, #2
 800d60a:	75bb      	strb	r3, [r7, #22]
 800d60c:	e03b      	b.n	800d686 <dwc_otg_ep0_start_transfer+0x13a>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			if (ep->xfer_len > ep->maxpacket) {
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	69db      	ldr	r3, [r3, #28]
 800d612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d616:	461a      	mov	r2, r3
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	885b      	ldrh	r3, [r3, #2]
 800d61c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d620:	b29b      	uxth	r3, r3
 800d622:	429a      	cmp	r2, r3
 800d624:	dd1d      	ble.n	800d662 <dwc_otg_ep0_start_transfer+0x116>
				ep->xfer_len = ep->maxpacket;
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	885b      	ldrh	r3, [r3, #2]
 800d62a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d62e:	b29b      	uxth	r3, r3
 800d630:	461a      	mov	r2, r3
 800d632:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d636:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d63a:	461a      	mov	r2, r3
 800d63c:	6839      	ldr	r1, [r7, #0]
 800d63e:	69cb      	ldr	r3, [r1, #28]
 800d640:	f362 0312 	bfi	r3, r2, #0, #19
 800d644:	61cb      	str	r3, [r1, #28]
				deptsiz.b.xfersize = ep->maxpacket;
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	885b      	ldrh	r3, [r3, #2]
 800d64a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d64e:	b29b      	uxth	r3, r3
 800d650:	b2db      	uxtb	r3, r3
 800d652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d656:	b2da      	uxtb	r2, r3
 800d658:	7d3b      	ldrb	r3, [r7, #20]
 800d65a:	f362 0306 	bfi	r3, r2, #0, #7
 800d65e:	753b      	strb	r3, [r7, #20]
 800d660:	e00b      	b.n	800d67a <dwc_otg_ep0_start_transfer+0x12e>
			} else {
				deptsiz.b.xfersize = ep->xfer_len;
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	69db      	ldr	r3, [r3, #28]
 800d666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d670:	b2da      	uxtb	r2, r3
 800d672:	7d3b      	ldrb	r3, [r7, #20]
 800d674:	f362 0306 	bfi	r3, r2, #0, #7
 800d678:	753b      	strb	r3, [r7, #20]
			}
			deptsiz.b.pktcnt = 1;
 800d67a:	7dbb      	ldrb	r3, [r7, #22]
 800d67c:	f04f 0201 	mov.w	r2, #1
 800d680:	f362 03c4 	bfi	r3, r2, #3, #2
 800d684:	75bb      	strb	r3, [r7, #22]
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d05d      	beq.n	800d74c <dwc_otg_ep0_start_transfer+0x200>
			if (core_if->dma_desc_enable == 0) {
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d696:	2b00      	cmp	r3, #0
 800d698:	d111      	bne.n	800d6be <dwc_otg_ep0_start_transfer+0x172>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d69a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d69c:	f103 0210 	add.w	r2, r3, #16
 800d6a0:	697b      	ldr	r3, [r7, #20]
 800d6a2:	4610      	mov	r0, r2
 800d6a4:	4619      	mov	r1, r3
 800d6a6:	f7fa fa07 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ac:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d6b0:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d6b2:	689b      	ldr	r3, [r3, #8]
 800d6b4:	4610      	mov	r0, r2
 800d6b6:	4619      	mov	r1, r3
 800d6b8:	f7fa f9fe 	bl	8007ab8 <DWC_WRITE_REG32>
 800d6bc:	e04e      	b.n	800d75c <dwc_otg_ep0_start_transfer+0x210>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->in_desc_addr;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d6c6:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800d6c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6ca:	78d3      	ldrb	r3, [r2, #3]
 800d6cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d6d0:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800d6d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6d4:	78d3      	ldrb	r3, [r2, #3]
 800d6d6:	f043 0308 	orr.w	r3, r3, #8
 800d6da:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800d6dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6de:	78d3      	ldrb	r3, [r2, #3]
 800d6e0:	f043 0302 	orr.w	r3, r3, #2
 800d6e4:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.sp =
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	69db      	ldr	r3, [r3, #28]
 800d6ea:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	885b      	ldrh	r3, [r3, #2]
 800d6f2:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d6f6:	b29b      	uxth	r3, r3
 800d6f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d6fc:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d700:	429a      	cmp	r2, r3
 800d702:	bf0c      	ite	eq
 800d704:	2300      	moveq	r3, #0
 800d706:	2301      	movne	r3, #1
 800d708:	b2d9      	uxtb	r1, r3

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
				dma_desc->status.b.l = 1;
				dma_desc->status.b.ioc = 1;
				dma_desc->status.b.sp =
 800d70a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d70c:	78d3      	ldrb	r3, [r2, #3]
 800d70e:	f361 0382 	bfi	r3, r1, #2, #1
 800d712:	70d3      	strb	r3, [r2, #3]
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
				dma_desc->status.b.bytes = ep->xfer_len;
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	69db      	ldr	r3, [r3, #28]
 800d718:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d720:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	689a      	ldr	r2, [r3, #8]
 800d726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d728:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800d72a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d72c:	78d3      	ldrb	r3, [r2, #3]
 800d72e:	f36f 1387 	bfc	r3, #6, #2
 800d732:	70d3      	strb	r3, [r2, #3]

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d736:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->xfer_len;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d73e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d742:	4610      	mov	r0, r2
 800d744:	4619      	mov	r1, r3
 800d746:	f7fa f9b7 	bl	8007ab8 <DWC_WRITE_REG32>
 800d74a:	e007      	b.n	800d75c <dwc_otg_ep0_start_transfer+0x210>
						core_if->
						dev_if->dma_in_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d74e:	f103 0210 	add.w	r2, r3, #16
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	4610      	mov	r0, r2
 800d756:	4619      	mov	r1, r3
 800d758:	f7fa f9ae 	bl	8007ab8 <DWC_WRITE_REG32>
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d75c:	69fb      	ldr	r3, [r7, #28]
 800d75e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d762:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800d764:	69fb      	ldr	r3, [r7, #28]
 800d766:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d76a:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d76c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d76e:	69fb      	ldr	r3, [r7, #28]
 800d770:	4610      	mov	r0, r2
 800d772:	4619      	mov	r1, r3
 800d774:	f7fa f9a0 	bl	8007ab8 <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d77e:	2b00      	cmp	r3, #0
 800d780:	f040 80bc 	bne.w	800d8fc <dwc_otg_ep0_start_transfer+0x3b0>
			if (core_if->en_multiple_tx_fifo == 0) {
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d10f      	bne.n	800d7ae <dwc_otg_ep0_start_transfer+0x262>
				intr_mask.b.nptxfempty = 1;
 800d78e:	693b      	ldr	r3, [r7, #16]
 800d790:	f043 0320 	orr.w	r3, r3, #32
 800d794:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	685b      	ldr	r3, [r3, #4]
 800d79a:	f103 0118 	add.w	r1, r3, #24
 800d79e:	693a      	ldr	r2, [r7, #16]
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	4608      	mov	r0, r1
 800d7a4:	4611      	mov	r1, r2
 800d7a6:	461a      	mov	r2, r3
 800d7a8:	f7fa f994 	bl	8007ad4 <DWC_MODIFY_REG32>
 800d7ac:	e0a6      	b.n	800d8fc <dwc_otg_ep0_start_transfer+0x3b0>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	69db      	ldr	r3, [r3, #28]
 800d7b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f340 80a0 	ble.w	800d8fc <dwc_otg_ep0_start_transfer+0x3b0>
					uint32_t fifoemptymsk = 0;
 800d7bc:	f04f 0300 	mov.w	r3, #0
 800d7c0:	627b      	str	r3, [r7, #36]	; 0x24
					fifoemptymsk |= 1 << ep->num;
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	781b      	ldrb	r3, [r3, #0]
 800d7c6:	f04f 0201 	mov.w	r2, #1
 800d7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d7ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	627b      	str	r3, [r7, #36]	; 0x24
					DWC_MODIFY_REG32(&core_if->
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d7d8:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800d7da:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f04f 0100 	mov.w	r1, #0
 800d7e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7e6:	f7fa f975 	bl	8007ad4 <DWC_MODIFY_REG32>
 800d7ea:	e087      	b.n	800d8fc <dwc_otg_ep0_start_transfer+0x3b0>
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	689b      	ldr	r3, [r3, #8]
				}
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d7f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7f2:	623b      	str	r3, [r7, #32]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800d7f4:	6a3b      	ldr	r3, [r7, #32]
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f7fa f952 	bl	8007aa0 <DWC_READ_REG32>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800d800:	6a3b      	ldr	r3, [r7, #32]
 800d802:	f103 0310 	add.w	r3, r3, #16
 800d806:	4618      	mov	r0, r3
 800d808:	f7fa f94a 	bl	8007aa0 <DWC_READ_REG32>
 800d80c:	4603      	mov	r3, r0
 800d80e:	617b      	str	r3, [r7, #20]

		/* Program the transfer size and packet count as follows:
		 *      xfersize = N * (maxpacket + 4 - (maxpacket % 4))
		 *      pktcnt = N                                                                                      */
		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	885b      	ldrh	r3, [r3, #2]
 800d814:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d818:	b29b      	uxth	r3, r3
 800d81a:	b2db      	uxtb	r3, r3
 800d81c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d820:	b2da      	uxtb	r2, r3
 800d822:	7d3b      	ldrb	r3, [r7, #20]
 800d824:	f362 0306 	bfi	r3, r2, #0, #7
 800d828:	753b      	strb	r3, [r7, #20]
		deptsiz.b.pktcnt = 1;
 800d82a:	7dbb      	ldrb	r3, [r7, #22]
 800d82c:	f04f 0201 	mov.w	r2, #1
 800d830:	f362 03c4 	bfi	r3, r2, #3, #2
 800d834:	75bb      	strb	r3, [r7, #22]

		DWC_DEBUGPL(DBG_PCDV, "len=%d  xfersize=%d pktcnt=%d\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d047      	beq.n	800d8d0 <dwc_otg_ep0_start_transfer+0x384>
			if (!core_if->dma_desc_enable) {
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d846:	2b00      	cmp	r3, #0
 800d848:	d111      	bne.n	800d86e <dwc_otg_ep0_start_transfer+0x322>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d84a:	6a3b      	ldr	r3, [r7, #32]
 800d84c:	f103 0210 	add.w	r2, r3, #16
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	4610      	mov	r0, r2
 800d854:	4619      	mov	r1, r3
 800d856:	f7fa f92f 	bl	8007ab8 <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d85a:	6a3b      	ldr	r3, [r7, #32]
 800d85c:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d860:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d862:	689b      	ldr	r3, [r3, #8]
 800d864:	4610      	mov	r0, r2
 800d866:	4619      	mov	r1, r3
 800d868:	f7fa f926 	bl	8007ab8 <DWC_WRITE_REG32>
 800d86c:	e038      	b.n	800d8e0 <dwc_otg_ep0_start_transfer+0x394>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->out_desc_addr;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	689b      	ldr	r3, [r3, #8]
 800d872:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d876:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800d878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d87a:	78d3      	ldrb	r3, [r2, #3]
 800d87c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d880:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800d882:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d884:	78d3      	ldrb	r3, [r2, #3]
 800d886:	f043 0308 	orr.w	r3, r3, #8
 800d88a:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800d88c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d88e:	78d3      	ldrb	r3, [r2, #3]
 800d890:	f043 0302 	orr.w	r3, r3, #2
 800d894:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.bytes = ep->maxpacket;
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	885b      	ldrh	r3, [r3, #2]
 800d89a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d89e:	b29b      	uxth	r3, r3
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a4:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800d8a6:	683b      	ldr	r3, [r7, #0]
 800d8a8:	689a      	ldr	r2, [r3, #8]
 800d8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ac:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800d8ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8b0:	78d3      	ldrb	r3, [r2, #3]
 800d8b2:	f36f 1387 	bfc	r3, #6, #2
 800d8b6:	70d3      	strb	r3, [r2, #3]

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800d8b8:	6a3b      	ldr	r3, [r7, #32]
 800d8ba:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->maxpacket;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800d8c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d8c6:	4610      	mov	r0, r2
 800d8c8:	4619      	mov	r1, r3
 800d8ca:	f7fa f8f5 	bl	8007ab8 <DWC_WRITE_REG32>
 800d8ce:	e007      	b.n	800d8e0 <dwc_otg_ep0_start_transfer+0x394>
						core_if->
						dev_if->dma_out_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800d8d0:	6a3b      	ldr	r3, [r7, #32]
 800d8d2:	f103 0210 	add.w	r2, r3, #16
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	4610      	mov	r0, r2
 800d8da:	4619      	mov	r1, r3
 800d8dc:	f7fa f8ec 	bl	8007ab8 <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800d8e0:	69fb      	ldr	r3, [r7, #28]
 800d8e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d8e6:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800d8e8:	69fb      	ldr	r3, [r7, #28]
 800d8ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d8ee:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&(out_regs->doepctl), depctl.d32);
 800d8f0:	6a3a      	ldr	r2, [r7, #32]
 800d8f2:	69fb      	ldr	r3, [r7, #28]
 800d8f4:	4610      	mov	r0, r2
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	f7fa f8de 	bl	8007ab8 <DWC_WRITE_REG32>
	}
}
 800d8fc:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <dwc_otg_ep0_continue_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b08a      	sub	sp, #40	; 0x28
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d90e:	f04f 0300 	mov.w	r3, #0
 800d912:	60bb      	str	r3, [r7, #8]

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	785b      	ldrb	r3, [r3, #1]
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	b2db      	uxtb	r3, r3
 800d91e:	2b00      	cmp	r3, #0
 800d920:	f000 8127 	beq.w	800db72 <dwc_otg_ep0_continue_transfer+0x26e>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	689b      	ldr	r3, [r3, #8]
	gintmsk_data_t intr_mask = {.d32 = 0 };

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d928:	685b      	ldr	r3, [r3, #4]
 800d92a:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
#endif
		/** @todo Should there be check for room in the Tx
		 * Status Queue.  If not remove the code above this comment. */

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800d92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92e:	4618      	mov	r0, r3
 800d930:	f7fa f8b6 	bl	8007aa0 <DWC_READ_REG32>
 800d934:	4603      	mov	r3, r0
 800d936:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800d938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d93a:	f103 0310 	add.w	r3, r3, #16
 800d93e:	4618      	mov	r0, r3
 800d940:	f7fa f8ae 	bl	8007aa0 <DWC_READ_REG32>
 800d944:	4603      	mov	r3, r0
 800d946:	60fb      	str	r3, [r7, #12]
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d150      	bne.n	800d9f4 <dwc_otg_ep0_continue_transfer+0xf0>
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d95a:	461a      	mov	r2, r3
							     ep->xfer_count);
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	6a1b      	ldr	r3, [r3, #32]
 800d960:	f3c3 0312 	ubfx	r3, r3, #0, #19
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800d964:	1ad2      	subs	r2, r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	885b      	ldrh	r3, [r3, #2]
 800d96a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d96e:	b29b      	uxth	r3, r3
 800d970:	429a      	cmp	r2, r3
 800d972:	bfb8      	it	lt
 800d974:	4613      	movlt	r3, r2
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
 800d976:	b2db      	uxtb	r3, r3
 800d978:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d97c:	b2da      	uxtb	r2, r3
 800d97e:	7b3b      	ldrb	r3, [r7, #12]
 800d980:	f362 0306 	bfi	r3, r2, #0, #7
 800d984:	733b      	strb	r3, [r7, #12]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);
			deptsiz.b.pktcnt = 1;
 800d986:	7bbb      	ldrb	r3, [r7, #14]
 800d988:	f04f 0201 	mov.w	r2, #1
 800d98c:	f362 03c4 	bfi	r3, r2, #3, #2
 800d990:	73bb      	strb	r3, [r7, #14]
			if (core_if->dma_enable == 0) {
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d113      	bne.n	800d9c4 <dwc_otg_ep0_continue_transfer+0xc0>
				ep->xfer_len += deptsiz.b.xfersize;
 800d99c:	683b      	ldr	r3, [r7, #0]
 800d99e:	69db      	ldr	r3, [r3, #28]
 800d9a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9a4:	461a      	mov	r2, r3
 800d9a6:	7b3b      	ldrb	r3, [r7, #12]
 800d9a8:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800d9ac:	b2db      	uxtb	r3, r3
 800d9ae:	18d3      	adds	r3, r2, r3
 800d9b0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d9b4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d9b8:	6839      	ldr	r1, [r7, #0]
 800d9ba:	69cb      	ldr	r3, [r1, #28]
 800d9bc:	f362 0312 	bfi	r3, r2, #0, #19
 800d9c0:	61cb      	str	r3, [r1, #28]
 800d9c2:	e00e      	b.n	800d9e2 <dwc_otg_ep0_continue_transfer+0xde>
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
 800d9c4:	7b3b      	ldrb	r3, [r7, #12]
 800d9c6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800d9ca:	b2db      	uxtb	r3, r3
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d9d2:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	6839      	ldr	r1, [r7, #0]
 800d9da:	69cb      	ldr	r3, [r1, #28]
 800d9dc:	f362 0312 	bfi	r3, r2, #0, #19
 800d9e0:	61cb      	str	r3, [r1, #28]
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9e4:	f103 0210 	add.w	r2, r3, #16
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	4610      	mov	r0, r2
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	f7fa f863 	bl	8007ab8 <DWC_WRITE_REG32>
 800d9f2:	e060      	b.n	800dab6 <dwc_otg_ep0_continue_transfer+0x1b2>
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9fc:	461a      	mov	r2, r3
							     ep->xfer_count);
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	6a1b      	ldr	r3, [r3, #32]
 800da02:	f3c3 0312 	ubfx	r3, r3, #0, #19
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800da06:	1ad2      	subs	r2, r2, r3
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	885b      	ldrh	r3, [r3, #2]
 800da0c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800da10:	b29b      	uxth	r3, r3
 800da12:	429a      	cmp	r2, r3
 800da14:	bfb8      	it	lt
 800da16:	4613      	movlt	r3, r2
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
 800da18:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800da1c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800da20:	6839      	ldr	r1, [r7, #0]
 800da22:	69cb      	ldr	r3, [r1, #28]
 800da24:	f362 0312 	bfi	r3, r2, #0, #19
 800da28:	61cb      	str	r3, [r1, #28]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);

			dma_desc = core_if->dev_if->in_desc_addr;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	689b      	ldr	r3, [r3, #8]
 800da2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800da32:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800da34:	6a3a      	ldr	r2, [r7, #32]
 800da36:	78d3      	ldrb	r3, [r2, #3]
 800da38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da3c:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800da3e:	6a3a      	ldr	r2, [r7, #32]
 800da40:	78d3      	ldrb	r3, [r2, #3]
 800da42:	f043 0308 	orr.w	r3, r3, #8
 800da46:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800da48:	6a3a      	ldr	r2, [r7, #32]
 800da4a:	78d3      	ldrb	r3, [r2, #3]
 800da4c:	f043 0302 	orr.w	r3, r3, #2
 800da50:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp =
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	69db      	ldr	r3, [r3, #28]
 800da56:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	885b      	ldrh	r3, [r3, #2]
 800da5e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800da62:	b29b      	uxth	r3, r3
 800da64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800da68:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800da6c:	429a      	cmp	r2, r3
 800da6e:	bf0c      	ite	eq
 800da70:	2300      	moveq	r3, #0
 800da72:	2301      	movne	r3, #1
 800da74:	b2d9      	uxtb	r1, r3

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			dma_desc->status.b.sp =
 800da76:	6a3a      	ldr	r2, [r7, #32]
 800da78:	78d3      	ldrb	r3, [r2, #3]
 800da7a:	f361 0382 	bfi	r3, r1, #2, #1
 800da7e:	70d3      	strb	r3, [r2, #3]
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
			dma_desc->status.b.bytes = ep->xfer_len;
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	69db      	ldr	r3, [r3, #28]
 800da84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800da88:	b29a      	uxth	r2, r3
 800da8a:	6a3b      	ldr	r3, [r7, #32]
 800da8c:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	689a      	ldr	r2, [r3, #8]
 800da92:	6a3b      	ldr	r3, [r7, #32]
 800da94:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800da96:	6a3a      	ldr	r2, [r7, #32]
 800da98:	78d3      	ldrb	r3, [r2, #3]
 800da9a:	f36f 1387 	bfc	r3, #6, #2
 800da9e:	70d3      	strb	r3, [r2, #3]

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800daa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa2:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_in_desc_addr);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->xfer_len;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800daaa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800daae:	4610      	mov	r0, r2
 800dab0:	4619      	mov	r1, r3
 800dab2:	f7fa f801 	bl	8007ab8 <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dabc:	f003 0318 	and.w	r3, r3, #24
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	2b10      	cmp	r3, #16
 800dac4:	d10d      	bne.n	800dae2 <dwc_otg_ep0_continue_transfer+0x1de>
			if (core_if->dma_desc_enable == 0)
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d108      	bne.n	800dae2 <dwc_otg_ep0_continue_transfer+0x1de>
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800dad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad2:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800dad6:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800dad8:	689b      	ldr	r3, [r3, #8]
 800dada:	4610      	mov	r0, r2
 800dadc:	4619      	mov	r1, r3
 800dade:	f7f9 ffeb 	bl	8007ab8 <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dae8:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800daf0:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800daf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	4610      	mov	r0, r2
 800daf8:	4619      	mov	r1, r3
 800dafa:	f7f9 ffdd 	bl	8007ab8 <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800db04:	2b00      	cmp	r3, #0
 800db06:	f040 80bb 	bne.w	800dc80 <dwc_otg_ep0_continue_transfer+0x37c>
			if (core_if->en_multiple_tx_fifo == 0) {
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800db10:	2b00      	cmp	r3, #0
 800db12:	d10f      	bne.n	800db34 <dwc_otg_ep0_continue_transfer+0x230>
				/* First clear it from GINTSTS */
				intr_mask.b.nptxfempty = 1;
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	f043 0320 	orr.w	r3, r3, #32
 800db1a:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	f103 0118 	add.w	r1, r3, #24
 800db24:	68ba      	ldr	r2, [r7, #8]
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	4608      	mov	r0, r1
 800db2a:	4611      	mov	r1, r2
 800db2c:	461a      	mov	r2, r3
 800db2e:	f7f9 ffd1 	bl	8007ad4 <DWC_MODIFY_REG32>
 800db32:	e0a5      	b.n	800dc80 <dwc_otg_ep0_continue_transfer+0x37c>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);

			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	69db      	ldr	r3, [r3, #28]
 800db38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	f340 809f 	ble.w	800dc80 <dwc_otg_ep0_continue_transfer+0x37c>
					uint32_t fifoemptymsk = 0;
 800db42:	f04f 0300 	mov.w	r3, #0
 800db46:	61fb      	str	r3, [r7, #28]
					fifoemptymsk |= 1 << ep->num;
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	f04f 0201 	mov.w	r2, #1
 800db50:	fa02 f303 	lsl.w	r3, r2, r3
 800db54:	69fa      	ldr	r2, [r7, #28]
 800db56:	4313      	orrs	r3, r2
 800db58:	61fb      	str	r3, [r7, #28]
					DWC_MODIFY_REG32(&core_if->
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800db5e:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800db60:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800db64:	4618      	mov	r0, r3
 800db66:	f04f 0100 	mov.w	r1, #0
 800db6a:	69fa      	ldr	r2, [r7, #28]
 800db6c:	f7f9 ffb2 	bl	8007ad4 <DWC_MODIFY_REG32>
 800db70:	e086      	b.n	800dc80 <dwc_otg_ep0_continue_transfer+0x37c>
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	689b      	ldr	r3, [r3, #8]
							 0, fifoemptymsk);
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800db76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db78:	61bb      	str	r3, [r7, #24]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800db7a:	69bb      	ldr	r3, [r7, #24]
 800db7c:	4618      	mov	r0, r3
 800db7e:	f7f9 ff8f 	bl	8007aa0 <DWC_READ_REG32>
 800db82:	4603      	mov	r3, r0
 800db84:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800db86:	69bb      	ldr	r3, [r7, #24]
 800db88:	f103 0310 	add.w	r3, r3, #16
 800db8c:	4618      	mov	r0, r3
 800db8e:	f7f9 ff87 	bl	8007aa0 <DWC_READ_REG32>
 800db92:	4603      	mov	r3, r0
 800db94:	60fb      	str	r3, [r7, #12]
		/* Program the transfer size and packet count
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */
		deptsiz.b.xfersize = ep->maxpacket;
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	885b      	ldrh	r3, [r3, #2]
 800db9a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800db9e:	b29b      	uxth	r3, r3
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dba6:	b2da      	uxtb	r2, r3
 800dba8:	7b3b      	ldrb	r3, [r7, #12]
 800dbaa:	f362 0306 	bfi	r3, r2, #0, #7
 800dbae:	733b      	strb	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800dbb0:	7bbb      	ldrb	r3, [r7, #14]
 800dbb2:	f04f 0201 	mov.w	r2, #1
 800dbb6:	f362 03c4 	bfi	r3, r2, #3, #2
 800dbba:	73bb      	strb	r3, [r7, #14]

		if (core_if->dma_desc_enable == 0) {
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d108      	bne.n	800dbd8 <dwc_otg_ep0_continue_transfer+0x2d4>
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800dbc6:	69bb      	ldr	r3, [r7, #24]
 800dbc8:	f103 0210 	add.w	r2, r3, #16
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	4610      	mov	r0, r2
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	f7f9 ff71 	bl	8007ab8 <DWC_WRITE_REG32>
 800dbd6:	e02f      	b.n	800dc38 <dwc_otg_ep0_continue_transfer+0x334>
		} else {
			dma_desc = core_if->dev_if->out_desc_addr;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	689b      	ldr	r3, [r3, #8]
 800dbdc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800dbe0:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800dbe2:	6a3a      	ldr	r2, [r7, #32]
 800dbe4:	78d3      	ldrb	r3, [r2, #3]
 800dbe6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dbea:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800dbec:	6a3a      	ldr	r2, [r7, #32]
 800dbee:	78d3      	ldrb	r3, [r2, #3]
 800dbf0:	f043 0308 	orr.w	r3, r3, #8
 800dbf4:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800dbf6:	6a3a      	ldr	r2, [r7, #32]
 800dbf8:	78d3      	ldrb	r3, [r2, #3]
 800dbfa:	f043 0302 	orr.w	r3, r3, #2
 800dbfe:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxpacket;
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	885b      	ldrh	r3, [r3, #2]
 800dc04:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dc08:	b29b      	uxth	r3, r3
 800dc0a:	461a      	mov	r2, r3
 800dc0c:	6a3b      	ldr	r3, [r7, #32]
 800dc0e:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	689a      	ldr	r2, [r3, #8]
 800dc14:	6a3b      	ldr	r3, [r7, #32]
 800dc16:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800dc18:	6a3a      	ldr	r2, [r7, #32]
 800dc1a:	78d3      	ldrb	r3, [r2, #3]
 800dc1c:	f36f 1387 	bfc	r3, #6, #2
 800dc20:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_out_desc_addr);
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->maxpacket;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800dc2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800dc30:	4610      	mov	r0, r2
 800dc32:	4619      	mov	r1, r3
 800dc34:	f7f9 ff40 	bl	8007ab8 <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc3e:	f003 0318 	and.w	r3, r3, #24
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	2b10      	cmp	r3, #16
 800dc46:	d10d      	bne.n	800dc64 <dwc_otg_ep0_continue_transfer+0x360>
			if (core_if->dma_desc_enable == 0)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d108      	bne.n	800dc64 <dwc_otg_ep0_continue_transfer+0x360>
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800dc52:	69bb      	ldr	r3, [r7, #24]
 800dc54:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800dc58:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800dc5a:	689b      	ldr	r3, [r3, #8]
 800dc5c:	4610      	mov	r0, r2
 800dc5e:	4619      	mov	r1, r3
 800dc60:	f7f9 ff2a 	bl	8007ab8 <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dc6a:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dc72:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800dc74:	69ba      	ldr	r2, [r7, #24]
 800dc76:	697b      	ldr	r3, [r7, #20]
 800dc78:	4610      	mov	r0, r2
 800dc7a:	4619      	mov	r1, r3
 800dc7c:	f7f9 ff1c 	bl	8007ab8 <DWC_WRITE_REG32>

	}
}
 800dc80:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800dc84:	46bd      	mov	sp, r7
 800dc86:	bd80      	pop	{r7, pc}

0800dc88 <dwc_otg_ep_write_packet>:
 * @param ep The EP to write packet for.
 * @param dma Indicates if DMA is being used.
 */
void dwc_otg_ep_write_packet(dwc_otg_core_if_t * core_if, dwc_ep_t * ep,
			     int dma)
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b08a      	sub	sp, #40	; 0x28
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	60f8      	str	r0, [r7, #12]
 800dc90:	60b9      	str	r1, [r7, #8]
 800dc92:	607a      	str	r2, [r7, #4]

	uint32_t i;
	uint32_t byte_count;
	uint32_t dword_count;
	uint32_t *fifo;
	uint32_t *data_buff = (uint32_t *) ep->xfer_buff;
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	699b      	ldr	r3, [r3, #24]
 800dc98:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	6a1b      	ldr	r3, [r3, #32]
 800dc9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dca2:	461a      	mov	r2, r3
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	69db      	ldr	r3, [r3, #28]
 800dca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dcac:	429a      	cmp	r2, r3
 800dcae:	da67      	bge.n	800dd80 <dwc_otg_ep_write_packet+0xf8>
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
	}

	/* Find the byte length of the packet either short packet or MPS */
	if ((ep->xfer_len - ep->xfer_count) < ep->maxpacket) {
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	69db      	ldr	r3, [r3, #28]
 800dcb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dcb8:	461a      	mov	r2, r3
 800dcba:	68bb      	ldr	r3, [r7, #8]
 800dcbc:	6a1b      	ldr	r3, [r3, #32]
 800dcbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dcc2:	1ad2      	subs	r2, r2, r3
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	885b      	ldrh	r3, [r3, #2]
 800dcc8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	da0b      	bge.n	800dcea <dwc_otg_ep_write_packet+0x62>
		byte_count = ep->xfer_len - ep->xfer_count;
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	69db      	ldr	r3, [r3, #28]
 800dcd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dcda:	461a      	mov	r2, r3
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	6a1b      	ldr	r3, [r3, #32]
 800dce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	623b      	str	r3, [r7, #32]
 800dce8:	e005      	b.n	800dcf6 <dwc_otg_ep_write_packet+0x6e>
	} else {
		byte_count = ep->maxpacket;
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	885b      	ldrh	r3, [r3, #2]
 800dcee:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dcf2:	b29b      	uxth	r3, r3
 800dcf4:	623b      	str	r3, [r7, #32]
	}
	
	/* Find the DWORD length, padded by extra bytes as neccessary if MPS
	 * is not a multiple of DWORD */
	dword_count = (byte_count + 3) / 4;
 800dcf6:	6a3b      	ldr	r3, [r7, #32]
 800dcf8:	f103 0303 	add.w	r3, r3, #3
 800dcfc:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800dd00:	61bb      	str	r3, [r7, #24]
#endif

	/**@todo NGS Where are the Periodic Tx FIFO addresses
	 * intialized?	What should this be? */

	fifo = core_if->data_fifo[ep->num];
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	461a      	mov	r2, r3
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	f102 0208 	add.w	r2, r2, #8
 800dd0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd12:	617b      	str	r3, [r7, #20]


	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d115      	bne.n	800dd46 <dwc_otg_ep_write_packet+0xbe>
		for (i = 0; i < dword_count; i++, data_buff++) {
 800dd1a:	f04f 0300 	mov.w	r3, #0
 800dd1e:	627b      	str	r3, [r7, #36]	; 0x24
 800dd20:	e00d      	b.n	800dd3e <dwc_otg_ep_write_packet+0xb6>
			DWC_WRITE_REG32(fifo, *data_buff);
 800dd22:	69fb      	ldr	r3, [r7, #28]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	6978      	ldr	r0, [r7, #20]
 800dd28:	4619      	mov	r1, r3
 800dd2a:	f7f9 fec5 	bl	8007ab8 <DWC_WRITE_REG32>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
		for (i = 0; i < dword_count; i++, data_buff++) {
 800dd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd30:	f103 0301 	add.w	r3, r3, #1
 800dd34:	627b      	str	r3, [r7, #36]	; 0x24
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	f103 0304 	add.w	r3, r3, #4
 800dd3c:	61fb      	str	r3, [r7, #28]
 800dd3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd40:	69bb      	ldr	r3, [r7, #24]
 800dd42:	429a      	cmp	r2, r3
 800dd44:	d3ed      	bcc.n	800dd22 <dwc_otg_ep_write_packet+0x9a>
			DWC_WRITE_REG32(fifo, *data_buff);
		}
	}

	ep->xfer_count += byte_count;
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	6a1b      	ldr	r3, [r3, #32]
 800dd4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dd4e:	461a      	mov	r2, r3
 800dd50:	6a3b      	ldr	r3, [r7, #32]
 800dd52:	18d3      	adds	r3, r2, r3
 800dd54:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800dd58:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800dd5c:	68b9      	ldr	r1, [r7, #8]
 800dd5e:	6a0b      	ldr	r3, [r1, #32]
 800dd60:	f362 0312 	bfi	r3, r2, #0, #19
 800dd64:	620b      	str	r3, [r1, #32]
	ep->xfer_buff += byte_count;
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	699a      	ldr	r2, [r3, #24]
 800dd6a:	6a3b      	ldr	r3, [r7, #32]
 800dd6c:	18d2      	adds	r2, r2, r3
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	619a      	str	r2, [r3, #24]
	ep->dma_addr += byte_count;
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	689a      	ldr	r2, [r3, #8]
 800dd76:	6a3b      	ldr	r3, [r7, #32]
 800dd78:	18d2      	adds	r2, r2, r3
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	609a      	str	r2, [r3, #8]
 800dd7e:	e000      	b.n	800dd82 <dwc_otg_ep_write_packet+0xfa>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
 800dd80:	bf00      	nop

	ep->xfer_count += byte_count;
	ep->xfer_buff += byte_count;
	ep->dma_addr += byte_count;

}
 800dd82:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop

0800dd8c <dwc_otg_ep_set_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to set the stall on.
 */
void dwc_otg_ep_set_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b084      	sub	sp, #16
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
 800dd94:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	785b      	ldrb	r3, [r3, #1]
 800dd9a:	f003 0301 	and.w	r3, r3, #1
 800dd9e:	b2db      	uxtb	r3, r3
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d021      	beq.n	800dde8 <dwc_otg_ep_set_stall+0x5c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	689a      	ldr	r2, [r3, #8]
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ddb0:	18d3      	adds	r3, r2, r3
 800ddb2:	685b      	ldr	r3, [r3, #4]
 800ddb4:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f7f9 fe72 	bl	8007aa0 <DWC_READ_REG32>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	60bb      	str	r3, [r7, #8]

		/* set the disable and stall bits */
		if (depctl.b.epena) {
 800ddc0:	7afb      	ldrb	r3, [r7, #11]
 800ddc2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ddc6:	b2db      	uxtb	r3, r3
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d003      	beq.n	800ddd4 <dwc_otg_ep_set_stall+0x48>
			depctl.b.epdis = 1;
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ddd2:	60bb      	str	r3, [r7, #8]
		}
		depctl.b.stall = 1;
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ddda:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800dddc:	68bb      	ldr	r3, [r7, #8]
 800ddde:	68f8      	ldr	r0, [r7, #12]
 800dde0:	4619      	mov	r1, r3
 800dde2:	f7f9 fe69 	bl	8007ab8 <DWC_WRITE_REG32>
 800dde6:	e018      	b.n	800de1a <dwc_otg_ep_set_stall+0x8e>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	689a      	ldr	r2, [r3, #8]
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	f103 0308 	add.w	r3, r3, #8
 800ddf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ddf8:	18d3      	adds	r3, r2, r3
 800ddfa:	685b      	ldr	r3, [r3, #4]
 800ddfc:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800ddfe:	68f8      	ldr	r0, [r7, #12]
 800de00:	f7f9 fe4e 	bl	8007aa0 <DWC_READ_REG32>
 800de04:	4603      	mov	r3, r0
 800de06:	60bb      	str	r3, [r7, #8]

		/* set the stall bit */
		depctl.b.stall = 1;
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800de0e:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	68f8      	ldr	r0, [r7, #12]
 800de14:	4619      	mov	r1, r3
 800de16:	f7f9 fe4f 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));

	return;
}
 800de1a:	f107 0710 	add.w	r7, r7, #16
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}
 800de22:	bf00      	nop

0800de24 <dwc_otg_ep_clear_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to clear stall from.
 */
void dwc_otg_ep_clear_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	785b      	ldrb	r3, [r3, #1]
 800de32:	f003 0301 	and.w	r3, r3, #1
 800de36:	b2db      	uxtb	r3, r3
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d009      	beq.n	800de50 <dwc_otg_ep_clear_stall+0x2c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	689a      	ldr	r2, [r3, #8]
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800de48:	18d3      	adds	r3, r2, r3
 800de4a:	685b      	ldr	r3, [r3, #4]
 800de4c:	60fb      	str	r3, [r7, #12]
 800de4e:	e00a      	b.n	800de66 <dwc_otg_ep_clear_stall+0x42>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	689a      	ldr	r2, [r3, #8]
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	f103 0308 	add.w	r3, r3, #8
 800de5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800de60:	18d3      	adds	r3, r2, r3
 800de62:	685b      	ldr	r3, [r3, #4]
 800de64:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(depctl_addr);
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	f7f9 fe1a 	bl	8007aa0 <DWC_READ_REG32>
 800de6c:	4603      	mov	r3, r0
 800de6e:	60bb      	str	r3, [r7, #8]

	/* clear the stall bits */
	depctl.b.stall = 0;
 800de70:	68bb      	ldr	r3, [r7, #8]
 800de72:	f36f 5355 	bfc	r3, #21, #1
 800de76:	60bb      	str	r3, [r7, #8]
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	785b      	ldrb	r3, [r3, #1]
 800de7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800de80:	b2db      	uxtb	r3, r3
 800de82:	2bc0      	cmp	r3, #192	; 0xc0
 800de84:	d006      	beq.n	800de94 <dwc_otg_ep_clear_stall+0x70>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	785b      	ldrb	r3, [r3, #1]
 800de8a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800de8e:	b2db      	uxtb	r3, r3
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800de90:	2b80      	cmp	r3, #128	; 0x80
 800de92:	d103      	bne.n	800de9c <dwc_otg_ep_clear_stall+0x78>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
		depctl.b.setd0pid = 1;	/* DATA0 */
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800de9a:	60bb      	str	r3, [r7, #8]
	}

	DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800de9c:	68bb      	ldr	r3, [r7, #8]
 800de9e:	68f8      	ldr	r0, [r7, #12]
 800dea0:	4619      	mov	r1, r3
 800dea2:	f7f9 fe09 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));
	return;
}
 800dea6:	f107 0710 	add.w	r7, r7, #16
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop

0800deb0 <dwc_otg_read_packet>:
 * @param dest	  Destination buffer for the packet.
 * @param bytes  Number of bytes to copy to the destination.
 */
void dwc_otg_read_packet(dwc_otg_core_if_t * core_if,
			 uint8_t * dest, uint16_t bytes)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b088      	sub	sp, #32
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	60f8      	str	r0, [r7, #12]
 800deb8:	60b9      	str	r1, [r7, #8]
 800deba:	4613      	mov	r3, r2
 800debc:	80fb      	strh	r3, [r7, #6]
	int i;
	int word_count = (bytes + 3) / 4;
 800debe:	88fb      	ldrh	r3, [r7, #6]
 800dec0:	f103 0303 	add.w	r3, r3, #3
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	da01      	bge.n	800decc <dwc_otg_read_packet+0x1c>
 800dec8:	f103 0303 	add.w	r3, r3, #3
 800decc:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800ded0:	617b      	str	r3, [r7, #20]

	volatile uint32_t *fifo = core_if->data_fifo[0];
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	6a1b      	ldr	r3, [r3, #32]
 800ded6:	613b      	str	r3, [r7, #16]
	uint32_t *data_buff = (uint32_t *) dest;
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	61bb      	str	r3, [r7, #24]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800dedc:	f04f 0300 	mov.w	r3, #0
 800dee0:	61fb      	str	r3, [r7, #28]
 800dee2:	e00d      	b.n	800df00 <dwc_otg_read_packet+0x50>
		*data_buff = DWC_READ_REG32(fifo);
 800dee4:	6938      	ldr	r0, [r7, #16]
 800dee6:	f7f9 fddb 	bl	8007aa0 <DWC_READ_REG32>
 800deea:	4602      	mov	r2, r0
 800deec:	69bb      	ldr	r3, [r7, #24]
 800deee:	601a      	str	r2, [r3, #0]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	f103 0301 	add.w	r3, r3, #1
 800def6:	61fb      	str	r3, [r7, #28]
 800def8:	69bb      	ldr	r3, [r7, #24]
 800defa:	f103 0304 	add.w	r3, r3, #4
 800defe:	61bb      	str	r3, [r7, #24]
 800df00:	69fa      	ldr	r2, [r7, #28]
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	429a      	cmp	r2, r3
 800df06:	dbed      	blt.n	800dee4 <dwc_otg_read_packet+0x34>
		*data_buff = DWC_READ_REG32(fifo);
	}

	return;
 800df08:	bf00      	nop
}
 800df0a:	f107 0720 	add.w	r7, r7, #32
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}
 800df12:	bf00      	nop

0800df14 <dwc_otg_dump_dev_registers>:
 * This functions reads the device registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_dev_registers(dwc_otg_core_if_t * core_if)
{
 800df14:	b480      	push	{r7}
 800df16:	b083      	sub	sp, #12
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
}
 800df1c:	f107 070c 	add.w	r7, r7, #12
 800df20:	46bd      	mov	sp, r7
 800df22:	bc80      	pop	{r7}
 800df24:	4770      	bx	lr
 800df26:	bf00      	nop

0800df28 <dwc_otg_dump_spram>:
 * This functions reads the SPRAM and prints its content
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_spram(dwc_otg_core_if_t * core_if)
{
 800df28:	b480      	push	{r7}
 800df2a:	b087      	sub	sp, #28
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
	volatile uint8_t *addr, *start_addr, *end_addr;

	DWC_PRINTF("SPRAM Data:\n");
	start_addr = (void *)core_if->core_global_regs;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	613b      	str	r3, [r7, #16]
	DWC_PRINTF("Base Address: 0x%8lX\n", (unsigned long)start_addr);
	start_addr += 0x00028000;
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800df3c:	613b      	str	r3, [r7, #16]
	end_addr = (void *)core_if->core_global_regs;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	60fb      	str	r3, [r7, #12]
	end_addr += 0x000280e0;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800df4a:	f103 03e0 	add.w	r3, r3, #224	; 0xe0
 800df4e:	60fb      	str	r3, [r7, #12]

	for (addr = start_addr; addr < end_addr; addr += 16) {
 800df50:	693b      	ldr	r3, [r7, #16]
 800df52:	617b      	str	r3, [r7, #20]
 800df54:	e003      	b.n	800df5e <dwc_otg_dump_spram+0x36>
 800df56:	697b      	ldr	r3, [r7, #20]
 800df58:	f103 0310 	add.w	r3, r3, #16
 800df5c:	617b      	str	r3, [r7, #20]
 800df5e:	697a      	ldr	r2, [r7, #20]
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	429a      	cmp	r2, r3
 800df64:	d3f7      	bcc.n	800df56 <dwc_otg_dump_spram+0x2e>
		     addr[4], addr[5], addr[6], addr[7], addr[8], addr[9],
		     addr[10], addr[11], addr[12], addr[13], addr[14], addr[15]
		    );
	}

	return;
 800df66:	bf00      	nop
}
 800df68:	f107 071c 	add.w	r7, r7, #28
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bc80      	pop	{r7}
 800df70:	4770      	bx	lr
 800df72:	bf00      	nop

0800df74 <dwc_otg_dump_host_registers>:
 * This function reads the host registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_host_registers(dwc_otg_core_if_t * core_if)
{
 800df74:	b480      	push	{r7}
 800df76:	b083      	sub	sp, #12
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
	return;
 800df7c:	bf00      	nop
}
 800df7e:	f107 070c 	add.w	r7, r7, #12
 800df82:	46bd      	mov	sp, r7
 800df84:	bc80      	pop	{r7}
 800df86:	4770      	bx	lr

0800df88 <dwc_otg_dump_global_registers>:
 * This function reads the core global registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_global_registers(dwc_otg_core_if_t * core_if)
{
 800df88:	b480      	push	{r7}
 800df8a:	b083      	sub	sp, #12
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
	}
	addr = core_if->pcgcctl;
	DWC_PRINTF("PCGCCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
		   DWC_READ_REG32(addr));
#endif
}
 800df90:	f107 070c 	add.w	r7, r7, #12
 800df94:	46bd      	mov	sp, r7
 800df96:	bc80      	pop	{r7}
 800df98:	4770      	bx	lr
 800df9a:	bf00      	nop

0800df9c <dwc_otg_flush_tx_fifo>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param num Tx FIFO to flush.
 */
void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t * core_if, const int num)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b086      	sub	sp, #24
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	6039      	str	r1, [r7, #0]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	685b      	ldr	r3, [r3, #4]
 800dfaa:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800dfac:	f04f 0300 	mov.w	r3, #0
 800dfb0:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800dfb2:	f04f 0300 	mov.w	r3, #0
 800dfb6:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "Flush Tx FIFO %d\n", num);

	greset.b.txfflsh = 1;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	f043 0320 	orr.w	r3, r3, #32
 800dfbe:	60fb      	str	r3, [r7, #12]
	greset.b.txfnum = num;
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	f003 031f 	and.w	r3, r3, #31
 800dfc8:	b2da      	uxtb	r2, r3
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	f362 138a 	bfi	r3, r2, #6, #5
 800dfd0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	f103 0210 	add.w	r2, r3, #16
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	4610      	mov	r0, r2
 800dfdc:	4619      	mov	r1, r3
 800dfde:	f7f9 fd6b 	bl	8007ab8 <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800dfe2:	693b      	ldr	r3, [r7, #16]
 800dfe4:	f103 0310 	add.w	r3, r3, #16
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f7f9 fd59 	bl	8007aa0 <DWC_READ_REG32>
 800dfee:	4603      	mov	r3, r0
 800dff0:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	f103 0301 	add.w	r3, r3, #1
 800dff8:	617b      	str	r3, [r7, #20]
 800dffa:	697a      	ldr	r2, [r7, #20]
 800dffc:	f242 7310 	movw	r3, #10000	; 0x2710
 800e000:	429a      	cmp	r2, r3
 800e002:	dc09      	bgt.n	800e018 <dwc_otg_flush_tx_fifo+0x7c>
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
		}
		dwc_udelay(1);
 800e004:	f04f 0001 	mov.w	r0, #1
 800e008:	f7f9 fdf4 	bl	8007bf4 <DWC_UDELAY>
	} while (greset.b.txfflsh == 1);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f003 0320 	and.w	r3, r3, #32
 800e012:	2b00      	cmp	r3, #0
 800e014:	d1e5      	bne.n	800dfe2 <dwc_otg_flush_tx_fifo+0x46>
 800e016:	e000      	b.n	800e01a <dwc_otg_flush_tx_fifo+0x7e>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
 800e018:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.txfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800e01a:	f04f 0001 	mov.w	r0, #1
 800e01e:	f7f9 fde9 	bl	8007bf4 <DWC_UDELAY>
}
 800e022:	f107 0718 	add.w	r7, r7, #24
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	bf00      	nop

0800e02c <dwc_otg_flush_rx_fifo>:
 * Flush Rx FIFO.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t * core_if)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b086      	sub	sp, #24
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800e03a:	f04f 0300 	mov.w	r3, #0
 800e03e:	60fb      	str	r3, [r7, #12]
	int count = 0;
 800e040:	f04f 0300 	mov.w	r3, #0
 800e044:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "%s\n", __func__);
	/*
	 *
	 */
	greset.b.rxfflsh = 1;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f043 0310 	orr.w	r3, r3, #16
 800e04c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800e04e:	693b      	ldr	r3, [r7, #16]
 800e050:	f103 0210 	add.w	r2, r3, #16
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	4610      	mov	r0, r2
 800e058:	4619      	mov	r1, r3
 800e05a:	f7f9 fd2d 	bl	8007ab8 <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	f103 0310 	add.w	r3, r3, #16
 800e064:	4618      	mov	r0, r3
 800e066:	f7f9 fd1b 	bl	8007aa0 <DWC_READ_REG32>
 800e06a:	4603      	mov	r3, r0
 800e06c:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	f103 0301 	add.w	r3, r3, #1
 800e074:	617b      	str	r3, [r7, #20]
 800e076:	697a      	ldr	r2, [r7, #20]
 800e078:	f242 7310 	movw	r3, #10000	; 0x2710
 800e07c:	429a      	cmp	r2, r3
 800e07e:	dc09      	bgt.n	800e094 <dwc_otg_flush_rx_fifo+0x68>
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
		}
		dwc_udelay(1);
 800e080:	f04f 0001 	mov.w	r0, #1
 800e084:	f7f9 fdb6 	bl	8007bf4 <DWC_UDELAY>
	} while (greset.b.rxfflsh == 1);
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	f003 0310 	and.w	r3, r3, #16
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d1e5      	bne.n	800e05e <dwc_otg_flush_rx_fifo+0x32>
 800e092:	e000      	b.n	800e096 <dwc_otg_flush_rx_fifo+0x6a>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
 800e094:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.rxfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800e096:	f04f 0001 	mov.w	r0, #1
 800e09a:	f7f9 fdab 	bl	8007bf4 <DWC_UDELAY>
}
 800e09e:	f107 0718 	add.w	r7, r7, #24
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}
 800e0a6:	bf00      	nop

0800e0a8 <dwc_otg_core_reset>:
/**
 * Do core a soft reset of the core.  Be careful with this because it
 * resets all the internal state machines of the core.
 */
void dwc_otg_core_reset(dwc_otg_core_if_t * core_if)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b086      	sub	sp, #24
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800e0b6:	f04f 0300 	mov.w	r3, #0
 800e0ba:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800e0bc:	f04f 0300 	mov.w	r3, #0
 800e0c0:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_CILV, "%s\n", __func__);
	/* Wait for AHB master IDLE state. */
	do {
		dwc_udelay(10);
 800e0c2:	f04f 000a 	mov.w	r0, #10
 800e0c6:	f7f9 fd95 	bl	8007bf4 <DWC_UDELAY>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e0ca:	693b      	ldr	r3, [r7, #16]
 800e0cc:	f103 0310 	add.w	r3, r3, #16
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7f9 fce5 	bl	8007aa0 <DWC_READ_REG32>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	60fb      	str	r3, [r7, #12]
		if (++count > 100000) {
 800e0da:	697b      	ldr	r3, [r7, #20]
 800e0dc:	f103 0301 	add.w	r3, r3, #1
 800e0e0:	617b      	str	r3, [r7, #20]
 800e0e2:	697a      	ldr	r2, [r7, #20]
 800e0e4:	f248 63a0 	movw	r3, #34464	; 0x86a0
 800e0e8:	f2c0 0301 	movt	r3, #1
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	dc34      	bgt.n	800e15a <dwc_otg_core_reset+0xb2>
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
		}
	}
	while (greset.b.ahbidle == 0);
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d0e3      	beq.n	800e0c2 <dwc_otg_core_reset+0x1a>

	/* Core Soft Reset */
	count = 0;
 800e0fa:	f04f 0300 	mov.w	r3, #0
 800e0fe:	617b      	str	r3, [r7, #20]
	greset.b.csftrst = 1;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f043 0301 	orr.w	r3, r3, #1
 800e106:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800e108:	693b      	ldr	r3, [r7, #16]
 800e10a:	f103 0210 	add.w	r2, r3, #16
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	4610      	mov	r0, r2
 800e112:	4619      	mov	r1, r3
 800e114:	f7f9 fcd0 	bl	8007ab8 <DWC_WRITE_REG32>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e118:	693b      	ldr	r3, [r7, #16]
 800e11a:	f103 0310 	add.w	r3, r3, #16
 800e11e:	4618      	mov	r0, r3
 800e120:	f7f9 fcbe 	bl	8007aa0 <DWC_READ_REG32>
 800e124:	4603      	mov	r3, r0
 800e126:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800e128:	697b      	ldr	r3, [r7, #20]
 800e12a:	f103 0301 	add.w	r3, r3, #1
 800e12e:	617b      	str	r3, [r7, #20]
 800e130:	697a      	ldr	r2, [r7, #20]
 800e132:	f242 7310 	movw	r3, #10000	; 0x2710
 800e136:	429a      	cmp	r2, r3
 800e138:	dc09      	bgt.n	800e14e <dwc_otg_core_reset+0xa6>
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
		}
		dwc_udelay(1);
 800e13a:	f04f 0001 	mov.w	r0, #1
 800e13e:	f7f9 fd59 	bl	8007bf4 <DWC_UDELAY>
	}
	while (greset.b.csftrst == 1);
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f003 0301 	and.w	r3, r3, #1
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d1e5      	bne.n	800e118 <dwc_otg_core_reset+0x70>
 800e14c:	e000      	b.n	800e150 <dwc_otg_core_reset+0xa8>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
 800e14e:	bf00      	nop
		dwc_udelay(1);
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
 800e150:	f04f 0064 	mov.w	r0, #100	; 0x64
 800e154:	f7f9 fd70 	bl	8007c38 <DWC_MDELAY>
 800e158:	e000      	b.n	800e15c <dwc_otg_core_reset+0xb4>
		dwc_udelay(10);
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 100000) {
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
 800e15a:	bf00      	nop
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
}
 800e15c:	f107 0718 	add.w	r7, r7, #24
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <dwc_otg_is_device_mode>:

uint8_t dwc_otg_is_device_mode(dwc_otg_core_if_t * _core_if)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b082      	sub	sp, #8
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) != DWC_HOST_MODE);
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f7fa fe6f 	bl	8008e50 <dwc_otg_mode>
 800e172:	4603      	mov	r3, r0
 800e174:	2b01      	cmp	r3, #1
 800e176:	bf0c      	ite	eq
 800e178:	2300      	moveq	r3, #0
 800e17a:	2301      	movne	r3, #1
 800e17c:	b2db      	uxtb	r3, r3
}
 800e17e:	4618      	mov	r0, r3
 800e180:	f107 0708 	add.w	r7, r7, #8
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}

0800e188 <dwc_otg_is_host_mode>:

uint8_t dwc_otg_is_host_mode(dwc_otg_core_if_t * _core_if)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) == DWC_HOST_MODE);
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f7fa fe5d 	bl	8008e50 <dwc_otg_mode>
 800e196:	4603      	mov	r3, r0
 800e198:	2b01      	cmp	r3, #1
 800e19a:	bf14      	ite	ne
 800e19c:	2300      	movne	r3, #0
 800e19e:	2301      	moveq	r3, #1
 800e1a0:	b2db      	uxtb	r3, r3
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f107 0708 	add.w	r7, r7, #8
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <dwc_otg_cil_register_hcd_callbacks>:
 * @param cb the HCD callback structure.
 * @param p pointer to be passed to callback function (usb_hcd*).
 */
void dwc_otg_cil_register_hcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b085      	sub	sp, #20
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	60f8      	str	r0, [r7, #12]
 800e1b4:	60b9      	str	r1, [r7, #8]
 800e1b6:	607a      	str	r2, [r7, #4]
	core_if->hcd_cb = cb;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	68ba      	ldr	r2, [r7, #8]
 800e1bc:	669a      	str	r2, [r3, #104]	; 0x68
	cb->p = p;
 800e1be:	68bb      	ldr	r3, [r7, #8]
 800e1c0:	687a      	ldr	r2, [r7, #4]
 800e1c2:	619a      	str	r2, [r3, #24]
}
 800e1c4:	f107 0714 	add.w	r7, r7, #20
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	bc80      	pop	{r7}
 800e1cc:	4770      	bx	lr
 800e1ce:	bf00      	nop

0800e1d0 <dwc_otg_cil_register_pcd_callbacks>:
 * @param cb the PCD callback structure.
 * @param p pointer to be passed to callback function (pcd*).
 */
void dwc_otg_cil_register_pcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b085      	sub	sp, #20
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	60f8      	str	r0, [r7, #12]
 800e1d8:	60b9      	str	r1, [r7, #8]
 800e1da:	607a      	str	r2, [r7, #4]
	core_if->pcd_cb = cb;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	68ba      	ldr	r2, [r7, #8]
 800e1e0:	66da      	str	r2, [r3, #108]	; 0x6c
	cb->p = p;
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	619a      	str	r2, [r3, #24]
}
 800e1e8:	f107 0714 	add.w	r7, r7, #20
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	bc80      	pop	{r7}
 800e1f0:	4770      	bx	lr
 800e1f2:	bf00      	nop

0800e1f4 <dwc_otg_set_uninitialized>:

}
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
 800e1f4:	b480      	push	{r7}
 800e1f6:	b085      	sub	sp, #20
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
	int i;
	for (i = 0; i < size; i++) {
 800e1fe:	f04f 0300 	mov.w	r3, #0
 800e202:	60fb      	str	r3, [r7, #12]
 800e204:	e00b      	b.n	800e21e <dwc_otg_set_uninitialized+0x2a>
		p[i] = -1;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e20c:	687a      	ldr	r2, [r7, #4]
 800e20e:	18d3      	adds	r3, r2, r3
 800e210:	f04f 32ff 	mov.w	r2, #4294967295
 800e214:	601a      	str	r2, [r3, #0]
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
	int i;
	for (i = 0; i < size; i++) {
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	f103 0301 	add.w	r3, r3, #1
 800e21c:	60fb      	str	r3, [r7, #12]
 800e21e:	68fa      	ldr	r2, [r7, #12]
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	429a      	cmp	r2, r3
 800e224:	dbef      	blt.n	800e206 <dwc_otg_set_uninitialized+0x12>
		p[i] = -1;
	}
}
 800e226:	f107 0714 	add.w	r7, r7, #20
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bc80      	pop	{r7}
 800e22e:	4770      	bx	lr

0800e230 <dwc_otg_param_initialized>:

static int dwc_otg_param_initialized(int32_t val)
{
 800e230:	b480      	push	{r7}
 800e232:	b083      	sub	sp, #12
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
	return val != -1;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23e:	bf0c      	ite	eq
 800e240:	2300      	moveq	r3, #0
 800e242:	2301      	movne	r3, #1
 800e244:	b2db      	uxtb	r3, r3
}
 800e246:	4618      	mov	r0, r3
 800e248:	f107 070c 	add.w	r7, r7, #12
 800e24c:	46bd      	mov	sp, r7
 800e24e:	bc80      	pop	{r7}
 800e250:	4770      	bx	lr
 800e252:	bf00      	nop

0800e254 <dwc_otg_setup_params>:

static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b084      	sub	sp, #16
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
	int i;
	core_if->core_params = DWC_ALLOC(sizeof(*core_if->core_params));
 800e25c:	f04f 0000 	mov.w	r0, #0
 800e260:	f44f 718a 	mov.w	r1, #276	; 0x114
 800e264:	f7f9 faee 	bl	8007844 <__DWC_ALLOC>
 800e268:	4602      	mov	r2, r0
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	601a      	str	r2, [r3, #0]
	if (!core_if->core_params) {
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d104      	bne.n	800e280 <dwc_otg_setup_params+0x2c>
		return -DWC_E_NO_MEMORY;
 800e276:	f64f 4316 	movw	r3, #64534	; 0xfc16
 800e27a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800e27e:	e0ed      	b.n	800e45c <dwc_otg_setup_params+0x208>
	}
	dwc_otg_set_uninitialized((int32_t *) core_if->core_params,
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4618      	mov	r0, r3
 800e286:	f04f 0145 	mov.w	r1, #69	; 0x45
 800e28a:	f7ff ffb3 	bl	800e1f4 <dwc_otg_set_uninitialized>
				  sizeof(*core_if->core_params) /
				  sizeof(int32_t));
	DWC_PRINTF("Setting default values for core params\n");
	dwc_otg_set_param_otg_cap(core_if, dwc_param_otg_cap_default);
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f04f 0100 	mov.w	r1, #0
 800e294:	f000 f8f6 	bl	800e484 <dwc_otg_set_param_otg_cap>
	dwc_otg_set_param_dma_enable(core_if, dwc_param_dma_enable_default);
 800e298:	6878      	ldr	r0, [r7, #4]
 800e29a:	f04f 0101 	mov.w	r1, #1
 800e29e:	f000 f9b5 	bl	800e60c <dwc_otg_set_param_dma_enable>
	dwc_otg_set_param_dma_desc_enable(core_if,
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f04f 0101 	mov.w	r1, #1
 800e2a8:	f000 f9f8 	bl	800e69c <dwc_otg_set_param_dma_desc_enable>
					  dwc_param_dma_desc_enable_default);
	dwc_otg_set_param_opt(core_if, dwc_param_opt_default);
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f04f 0101 	mov.w	r1, #1
 800e2b2:	f000 f983 	bl	800e5bc <dwc_otg_set_param_opt>
	dwc_otg_set_param_dma_burst_size(core_if,
 800e2b6:	6878      	ldr	r0, [r7, #4]
 800e2b8:	f04f 0120 	mov.w	r1, #32
 800e2bc:	f001 f99c 	bl	800f5f8 <dwc_otg_set_param_dma_burst_size>
					 dwc_param_dma_burst_size_default);
	dwc_otg_set_param_host_support_fs_ls_low_power(core_if,
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f04f 0100 	mov.w	r1, #0
 800e2c6:	f000 fa2f 	bl	800e728 <dwc_otg_set_param_host_support_fs_ls_low_power>
						       dwc_param_host_support_fs_ls_low_power_default);
	dwc_otg_set_param_enable_dynamic_fifo(core_if,
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f04f 0101 	mov.w	r1, #1
 800e2d0:	f000 fa52 	bl	800e778 <dwc_otg_set_param_enable_dynamic_fifo>
					      dwc_param_enable_dynamic_fifo_default);
	dwc_otg_set_param_data_fifo_size(core_if,
 800e2d4:	6878      	ldr	r0, [r7, #4]
 800e2d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e2da:	f000 fa8d 	bl	800e7f8 <dwc_otg_set_param_data_fifo_size>
					 dwc_param_data_fifo_size_default);
	dwc_otg_set_param_dev_rx_fifo_size(core_if,
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f44f 6185 	mov.w	r1, #1064	; 0x428
 800e2e4:	f000 fac6 	bl	800e874 <dwc_otg_set_param_dev_rx_fifo_size>
					   dwc_param_dev_rx_fifo_size_default);
	dwc_otg_set_param_dev_nperio_tx_fifo_size(core_if,
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e2ee:	f000 fb09 	bl	800e904 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
						  dwc_param_dev_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_rx_fifo_size(core_if,
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e2f8:	f000 fb50 	bl	800e99c <dwc_otg_set_param_host_rx_fifo_size>
					    dwc_param_host_rx_fifo_size_default);
	dwc_otg_set_param_host_nperio_tx_fifo_size(core_if,
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e302:	f000 fb93 	bl	800ea2c <dwc_otg_set_param_host_nperio_tx_fifo_size>
						   dwc_param_host_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_perio_tx_fifo_size(core_if,
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e30c:	f000 fbda 	bl	800eac4 <dwc_otg_set_param_host_perio_tx_fifo_size>
						  dwc_param_host_perio_tx_fifo_size_default);
	dwc_otg_set_param_max_transfer_size(core_if,
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800e316:	f000 fc21 	bl	800eb5c <dwc_otg_set_param_max_transfer_size>
					    dwc_param_max_transfer_size_default);
	dwc_otg_set_param_max_packet_count(core_if,
 800e31a:	6878      	ldr	r0, [r7, #4]
 800e31c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e320:	f000 fc70 	bl	800ec04 <dwc_otg_set_param_max_packet_count>
					   dwc_param_max_packet_count_default);
	dwc_otg_set_param_host_channels(core_if,
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f04f 010c 	mov.w	r1, #12
 800e32a:	f000 fcbd 	bl	800eca8 <dwc_otg_set_param_host_channels>
					dwc_param_host_channels_default);
	dwc_otg_set_param_dev_endpoints(core_if,
 800e32e:	6878      	ldr	r0, [r7, #4]
 800e330:	f04f 0106 	mov.w	r1, #6
 800e334:	f000 fcfe 	bl	800ed34 <dwc_otg_set_param_dev_endpoints>
					dwc_param_dev_endpoints_default);
	dwc_otg_set_param_phy_type(core_if, dwc_param_phy_type_default);
 800e338:	6878      	ldr	r0, [r7, #4]
 800e33a:	f04f 0101 	mov.w	r1, #1
 800e33e:	f000 fd3f 	bl	800edc0 <dwc_otg_set_param_phy_type>
	dwc_otg_set_param_speed(core_if, dwc_param_speed_default);
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f04f 0100 	mov.w	r1, #0
 800e348:	f000 fdd0 	bl	800eeec <dwc_otg_set_param_speed>
	dwc_otg_set_param_host_ls_low_power_phy_clk(core_if,
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f04f 0100 	mov.w	r1, #0
 800e352:	f000 fe11 	bl	800ef78 <dwc_otg_set_param_host_ls_low_power_phy_clk>
						    dwc_param_host_ls_low_power_phy_clk_default);
	dwc_otg_set_param_phy_ulpi_ddr(core_if, dwc_param_phy_ulpi_ddr_default);
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	f04f 0100 	mov.w	r1, #0
 800e35c:	f000 fe52 	bl	800f004 <dwc_otg_set_param_phy_ulpi_ddr>
	dwc_otg_set_param_phy_ulpi_ext_vbus(core_if,
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f04f 0100 	mov.w	r1, #0
 800e366:	f000 fe77 	bl	800f058 <dwc_otg_set_param_phy_ulpi_ext_vbus>
					    dwc_param_phy_ulpi_ext_vbus_default);
	dwc_otg_set_param_phy_utmi_width(core_if,
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f04f 0110 	mov.w	r1, #16
 800e370:	f000 fe9c 	bl	800f0ac <dwc_otg_set_param_phy_utmi_width>
					 dwc_param_phy_utmi_width_default);
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f04f 0100 	mov.w	r1, #0
 800e37a:	f000 fef1 	bl	800f160 <dwc_otg_set_param_ts_dline>
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
 800e37e:	6878      	ldr	r0, [r7, #4]
 800e380:	f04f 0100 	mov.w	r1, #0
 800e384:	f000 ff16 	bl	800f1b4 <dwc_otg_set_param_i2c_enable>
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
 800e388:	6878      	ldr	r0, [r7, #4]
 800e38a:	f04f 0100 	mov.w	r1, #0
 800e38e:	f000 febd 	bl	800f10c <dwc_otg_set_param_ulpi_fs_ls>
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f04f 0101 	mov.w	r1, #1
 800e398:	f000 ffae 	bl	800f2f8 <dwc_otg_set_param_en_multiple_tx_fifo>
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800e39c:	f04f 0300 	mov.w	r3, #0
 800e3a0:	60fb      	str	r3, [r7, #12]
 800e3a2:	e009      	b.n	800e3b8 <dwc_otg_setup_params+0x164>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e3aa:	68fa      	ldr	r2, [r7, #12]
 800e3ac:	f000 ff44 	bl	800f238 <dwc_otg_set_param_dev_perio_tx_fifo_size>
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f103 0301 	add.w	r3, r3, #1
 800e3b6:	60fb      	str	r3, [r7, #12]
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	2b0e      	cmp	r3, #14
 800e3bc:	ddf2      	ble.n	800e3a4 <dwc_otg_setup_params+0x150>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800e3be:	f04f 0300 	mov.w	r3, #0
 800e3c2:	60fb      	str	r3, [r7, #12]
 800e3c4:	e009      	b.n	800e3da <dwc_otg_setup_params+0x186>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e3cc:	68fa      	ldr	r2, [r7, #12]
 800e3ce:	f000 ffd5 	bl	800f37c <dwc_otg_set_param_dev_tx_fifo_size>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	f103 0301 	add.w	r3, r3, #1
 800e3d8:	60fb      	str	r3, [r7, #12]
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	2b0e      	cmp	r3, #14
 800e3de:	ddf2      	ble.n	800e3c6 <dwc_otg_setup_params+0x172>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
						   dwc_param_dev_tx_fifo_size_default,
						   i);
	}
	dwc_otg_set_param_thr_ctl(core_if, dwc_param_thr_ctl_default);
 800e3e0:	6878      	ldr	r0, [r7, #4]
 800e3e2:	f04f 0100 	mov.w	r1, #0
 800e3e6:	f001 f829 	bl	800f43c <dwc_otg_set_param_thr_ctl>
	dwc_otg_set_param_mpi_enable(core_if, dwc_param_mpi_enable_default);
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f04f 0100 	mov.w	r1, #0
 800e3f0:	f001 f998 	bl	800f724 <dwc_otg_set_param_mpi_enable>
	dwc_otg_set_param_pti_enable(core_if, dwc_param_pti_enable_default);
 800e3f4:	6878      	ldr	r0, [r7, #4]
 800e3f6:	f04f 0100 	mov.w	r1, #0
 800e3fa:	f001 f951 	bl	800f6a0 <dwc_otg_set_param_pti_enable>
	dwc_otg_set_param_lpm_enable(core_if, dwc_param_lpm_enable_default);
 800e3fe:	6878      	ldr	r0, [r7, #4]
 800e400:	f04f 0101 	mov.w	r1, #1
 800e404:	f001 f862 	bl	800f4cc <dwc_otg_set_param_lpm_enable>
	dwc_otg_set_param_ic_usb_cap(core_if, dwc_param_ic_usb_cap_default);
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f04f 0100 	mov.w	r1, #0
 800e40e:	f001 fa0d 	bl	800f82c <dwc_otg_set_param_ic_usb_cap>
	dwc_otg_set_param_tx_thr_length(core_if,
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f04f 0140 	mov.w	r1, #64	; 0x40
 800e418:	f001 f89a 	bl	800f550 <dwc_otg_set_param_tx_thr_length>
					dwc_param_tx_thr_length_default);
	dwc_otg_set_param_rx_thr_length(core_if,
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f04f 0140 	mov.w	r1, #64	; 0x40
 800e422:	f001 f8bf 	bl	800f5a4 <dwc_otg_set_param_rx_thr_length>
					dwc_param_rx_thr_length_default);
	dwc_otg_set_param_ahb_thr_ratio(core_if,
 800e426:	6878      	ldr	r0, [r7, #4]
 800e428:	f04f 0100 	mov.w	r1, #0
 800e42c:	f001 fa40 	bl	800f8b0 <dwc_otg_set_param_ahb_thr_ratio>
					dwc_param_ahb_thr_ratio_default);
	dwc_otg_set_param_power_down(core_if, dwc_param_power_down_default);
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f04f 0100 	mov.w	r1, #0
 800e436:	f001 faa1 	bl	800f97c <dwc_otg_set_param_power_down>
	dwc_otg_set_param_reload_ctl(core_if, dwc_param_reload_ctl_default);
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f04f 0100 	mov.w	r1, #0
 800e440:	f001 fae8 	bl	800fa14 <dwc_otg_set_param_reload_ctl>
	dwc_otg_set_param_otg_ver(core_if, dwc_param_otg_ver_default);
 800e444:	6878      	ldr	r0, [r7, #4]
 800e446:	f04f 0101 	mov.w	r1, #1
 800e44a:	f001 fb2f 	bl	800faac <dwc_otg_set_param_otg_ver>
	dwc_otg_set_param_adp_enable(core_if, dwc_param_adp_enable_default);
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f04f 0100 	mov.w	r1, #0
 800e454:	f001 f9a8 	bl	800f7a8 <dwc_otg_set_param_adp_enable>
	return 0;
 800e458:	f04f 0300 	mov.w	r3, #0
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	f107 0710 	add.w	r7, r7, #16
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop

0800e468 <dwc_otg_is_dma_enable>:

uint8_t dwc_otg_is_dma_enable(dwc_otg_core_if_t * core_if)
{
 800e468:	b480      	push	{r7}
 800e46a:	b083      	sub	sp, #12
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
	return core_if->dma_enable;
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
}
 800e476:	4618      	mov	r0, r3
 800e478:	f107 070c 	add.w	r7, r7, #12
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bc80      	pop	{r7}
 800e480:	4770      	bx	lr
 800e482:	bf00      	nop

0800e484 <dwc_otg_set_param_otg_cap>:
		(((_param_) < (_low_)) || \
		((_param_) > (_high_)))

/* Parameter access functions */
int dwc_otg_set_param_otg_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b084      	sub	sp, #16
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
	int valid;
	int retval = 0;
 800e48e:	f04f 0300 	mov.w	r3, #0
 800e492:	60bb      	str	r3, [r7, #8]
	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	2b00      	cmp	r3, #0
 800e498:	db02      	blt.n	800e4a0 <dwc_otg_set_param_otg_cap+0x1c>
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	2b02      	cmp	r3, #2
 800e49e:	dd03      	ble.n	800e4a8 <dwc_otg_set_param_otg_cap+0x24>
		DWC_WARN("Wrong value for otg_cap parameter\n");
		DWC_WARN("otg_cap parameter must be 0,1 or 2\n");
		retval = -DWC_E_INVALID;
 800e4a0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e4a4:	60bb      	str	r3, [r7, #8]
		goto out;
 800e4a6:	e074      	b.n	800e592 <dwc_otg_set_param_otg_cap+0x10e>
	}

	valid = 1;
 800e4a8:	f04f 0301 	mov.w	r3, #1
 800e4ac:	60fb      	str	r3, [r7, #12]
	switch (val) {
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d00f      	beq.n	800e4d4 <dwc_otg_set_param_otg_cap+0x50>
 800e4b4:	2b02      	cmp	r3, #2
 800e4b6:	d031      	beq.n	800e51c <dwc_otg_set_param_otg_cap+0x98>
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d134      	bne.n	800e526 <dwc_otg_set_param_otg_cap+0xa2>
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e4c2:	f003 0307 	and.w	r3, r3, #7
 800e4c6:	b2db      	uxtb	r3, r3
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d029      	beq.n	800e520 <dwc_otg_set_param_otg_cap+0x9c>
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
 800e4cc:	f04f 0300 	mov.w	r3, #0
 800e4d0:	60fb      	str	r3, [r7, #12]
		break;
 800e4d2:	e025      	b.n	800e520 <dwc_otg_set_param_otg_cap+0x9c>
	case DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE:
		if ((core_if->hwcfg2.b.op_mode !=
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e4da:	f003 0307 	and.w	r3, r3, #7
 800e4de:	b2db      	uxtb	r3, r3
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d01f      	beq.n	800e524 <dwc_otg_set_param_otg_cap+0xa0>
		     DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e4ea:	f003 0307 	and.w	r3, r3, #7
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	2b01      	cmp	r3, #1
 800e4f2:	d017      	beq.n	800e524 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e4fa:	f003 0307 	and.w	r3, r3, #7
 800e4fe:	b2db      	uxtb	r3, r3
 800e500:	2b03      	cmp	r3, #3
 800e502:	d00f      	beq.n	800e524 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e50a:	f003 0307 	and.w	r3, r3, #7
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	2b05      	cmp	r3, #5
 800e512:	d007      	beq.n	800e524 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
 800e514:	f04f 0300 	mov.w	r3, #0
 800e518:	60fb      	str	r3, [r7, #12]
		}
		break;
 800e51a:	e003      	b.n	800e524 <dwc_otg_set_param_otg_cap+0xa0>
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
 800e51c:	bf00      	nop
 800e51e:	e002      	b.n	800e526 <dwc_otg_set_param_otg_cap+0xa2>
	switch (val) {
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
		break;
 800e520:	bf00      	nop
 800e522:	e000      	b.n	800e526 <dwc_otg_set_param_otg_cap+0xa2>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
		}
		break;
 800e524:	bf00      	nop
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
	}
	if (!valid) {
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d12e      	bne.n	800e58a <dwc_otg_set_param_otg_cap+0x106>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	685b      	ldr	r3, [r3, #4]
 800e532:	4618      	mov	r0, r3
 800e534:	f7ff fe7c 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (((core_if->hwcfg2.b.op_mode ==
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e53e:	f003 0307 	and.w	r3, r3, #7
 800e542:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800e544:	2b00      	cmp	r3, #0
 800e546:	d017      	beq.n	800e578 <dwc_otg_set_param_otg_cap+0xf4>
		    (((core_if->hwcfg2.b.op_mode ==
		       DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e54e:	f003 0307 	and.w	r3, r3, #7
 800e552:	b2db      	uxtb	r3, r3
 800e554:	2b01      	cmp	r3, #1
 800e556:	d00f      	beq.n	800e578 <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e55e:	f003 0307 	and.w	r3, r3, #7
 800e562:	b2db      	uxtb	r3, r3
 800e564:	2b03      	cmp	r3, #3
 800e566:	d007      	beq.n	800e578 <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e56e:	f003 0307 	and.w	r3, r3, #7
 800e572:	b2db      	uxtb	r3, r3
 800e574:	2b05      	cmp	r3, #5
 800e576:	d102      	bne.n	800e57e <dwc_otg_set_param_otg_cap+0xfa>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800e578:	f04f 0301 	mov.w	r3, #1
 800e57c:	e001      	b.n	800e582 <dwc_otg_set_param_otg_cap+0xfe>
 800e57e:	f04f 0302 	mov.w	r3, #2
 800e582:	603b      	str	r3, [r7, #0]
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) ?
		     DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE :
		     DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		retval = -DWC_E_INVALID;
 800e584:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e588:	60bb      	str	r3, [r7, #8]
	}

	core_if->core_params->otg_cap = val;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	683a      	ldr	r2, [r7, #0]
 800e590:	605a      	str	r2, [r3, #4]
out:
	return retval;
 800e592:	68bb      	ldr	r3, [r7, #8]
}
 800e594:	4618      	mov	r0, r3
 800e596:	f107 0710 	add.w	r7, r7, #16
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}
 800e59e:	bf00      	nop

0800e5a0 <dwc_otg_get_param_otg_cap>:

int32_t dwc_otg_get_param_otg_cap(dwc_otg_core_if_t * core_if)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_cap;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	685b      	ldr	r3, [r3, #4]
}
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f107 070c 	add.w	r7, r7, #12
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bc80      	pop	{r7}
 800e5b8:	4770      	bx	lr
 800e5ba:	bf00      	nop

0800e5bc <dwc_otg_set_param_opt>:

int dwc_otg_set_param_opt(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b083      	sub	sp, #12
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	db02      	blt.n	800e5d2 <dwc_otg_set_param_opt+0x16>
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	2b01      	cmp	r3, #1
 800e5d0:	dd02      	ble.n	800e5d8 <dwc_otg_set_param_opt+0x1c>
		DWC_WARN("Wrong value for opt parameter\n");
		return -DWC_E_INVALID;
 800e5d2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e5d6:	e005      	b.n	800e5e4 <dwc_otg_set_param_opt+0x28>
	}
	core_if->core_params->opt = val;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	683a      	ldr	r2, [r7, #0]
 800e5de:	601a      	str	r2, [r3, #0]
	return 0;
 800e5e0:	f04f 0300 	mov.w	r3, #0
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f107 070c 	add.w	r7, r7, #12
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bc80      	pop	{r7}
 800e5ee:	4770      	bx	lr

0800e5f0 <dwc_otg_get_param_opt>:

int32_t dwc_otg_get_param_opt(dwc_otg_core_if_t * core_if)
{
 800e5f0:	b480      	push	{r7}
 800e5f2:	b083      	sub	sp, #12
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->opt;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	681b      	ldr	r3, [r3, #0]
}
 800e5fe:	4618      	mov	r0, r3
 800e600:	f107 070c 	add.w	r7, r7, #12
 800e604:	46bd      	mov	sp, r7
 800e606:	bc80      	pop	{r7}
 800e608:	4770      	bx	lr
 800e60a:	bf00      	nop

0800e60c <dwc_otg_set_param_dma_enable>:

int dwc_otg_set_param_dma_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
 800e614:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e616:	f04f 0300 	mov.w	r3, #0
 800e61a:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e61c:	683b      	ldr	r3, [r7, #0]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	db02      	blt.n	800e628 <dwc_otg_set_param_dma_enable+0x1c>
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	2b01      	cmp	r3, #1
 800e626:	dd02      	ble.n	800e62e <dwc_otg_set_param_dma_enable+0x22>
		DWC_WARN("Wrong value for dma enable\n");
		return -DWC_E_INVALID;
 800e628:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e62c:	e023      	b.n	800e676 <dwc_otg_set_param_dma_enable+0x6a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.architecture == 0)) {
 800e62e:	683b      	ldr	r3, [r7, #0]
 800e630:	2b01      	cmp	r3, #1
 800e632:	d113      	bne.n	800e65c <dwc_otg_set_param_dma_enable+0x50>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e63a:	f003 0318 	and.w	r3, r3, #24
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	2b00      	cmp	r3, #0
 800e642:	d10b      	bne.n	800e65c <dwc_otg_set_param_dma_enable+0x50>
		if (dwc_otg_param_initialized(core_if->core_params->dma_enable)) {
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	689b      	ldr	r3, [r3, #8]
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7ff fdf0 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e650:	f04f 0300 	mov.w	r3, #0
 800e654:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e656:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e65a:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dma_enable = val;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	683a      	ldr	r2, [r7, #0]
 800e662:	609a      	str	r2, [r3, #8]
	if (val == 0) {
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d104      	bne.n	800e674 <dwc_otg_set_param_dma_enable+0x68>
		dwc_otg_set_param_dma_desc_enable(core_if, 0);
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f04f 0100 	mov.w	r1, #0
 800e670:	f000 f814 	bl	800e69c <dwc_otg_set_param_dma_desc_enable>
	}
	return retval;
 800e674:	68fb      	ldr	r3, [r7, #12]
}
 800e676:	4618      	mov	r0, r3
 800e678:	f107 0710 	add.w	r7, r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <dwc_otg_get_param_dma_enable>:

int32_t dwc_otg_get_param_dma_enable(dwc_otg_core_if_t * core_if)
{
 800e680:	b480      	push	{r7}
 800e682:	b083      	sub	sp, #12
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_enable;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	689b      	ldr	r3, [r3, #8]
}
 800e68e:	4618      	mov	r0, r3
 800e690:	f107 070c 	add.w	r7, r7, #12
 800e694:	46bd      	mov	sp, r7
 800e696:	bc80      	pop	{r7}
 800e698:	4770      	bx	lr
 800e69a:	bf00      	nop

0800e69c <dwc_otg_set_param_dma_desc_enable>:

int dwc_otg_set_param_dma_desc_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b084      	sub	sp, #16
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
 800e6a4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e6a6:	f04f 0300 	mov.w	r3, #0
 800e6aa:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e6ac:	683b      	ldr	r3, [r7, #0]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	db02      	blt.n	800e6b8 <dwc_otg_set_param_dma_desc_enable+0x1c>
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	2b01      	cmp	r3, #1
 800e6b6:	dd02      	ble.n	800e6be <dwc_otg_set_param_dma_desc_enable+0x22>
		DWC_WARN("Wrong value for dma_enable\n");
		DWC_WARN("dma_desc_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e6b8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e6bc:	e021      	b.n	800e702 <dwc_otg_set_param_dma_desc_enable+0x66>
	}

	if ((val == 1)
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	2b01      	cmp	r3, #1
 800e6c2:	d119      	bne.n	800e6f8 <dwc_otg_set_param_dma_desc_enable+0x5c>
	    && ((dwc_otg_get_param_dma_enable(core_if) == 0)
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f7ff ffdb 	bl	800e680 <dwc_otg_get_param_dma_enable>
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d007      	beq.n	800e6e0 <dwc_otg_set_param_dma_desc_enable+0x44>
		|| (core_if->hwcfg4.b.desc_dma == 0))) {
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800e6d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e6da:	b2db      	uxtb	r3, r3
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d10b      	bne.n	800e6f8 <dwc_otg_set_param_dma_desc_enable+0x5c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dma_desc_enable)) {
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	68db      	ldr	r3, [r3, #12]
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f7ff fda2 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_desc_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e6ec:	f04f 0300 	mov.w	r3, #0
 800e6f0:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e6f2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e6f6:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->dma_desc_enable = val;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	683a      	ldr	r2, [r7, #0]
 800e6fe:	60da      	str	r2, [r3, #12]
	return retval;
 800e700:	68fb      	ldr	r3, [r7, #12]
}
 800e702:	4618      	mov	r0, r3
 800e704:	f107 0710 	add.w	r7, r7, #16
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}

0800e70c <dwc_otg_get_param_dma_desc_enable>:

int32_t dwc_otg_get_param_dma_desc_enable(dwc_otg_core_if_t * core_if)
{
 800e70c:	b480      	push	{r7}
 800e70e:	b083      	sub	sp, #12
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_desc_enable;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	68db      	ldr	r3, [r3, #12]
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	f107 070c 	add.w	r7, r7, #12
 800e720:	46bd      	mov	sp, r7
 800e722:	bc80      	pop	{r7}
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop

0800e728 <dwc_otg_set_param_host_support_fs_ls_low_power>:

int dwc_otg_set_param_host_support_fs_ls_low_power(dwc_otg_core_if_t * core_if,
						   int32_t val)
{
 800e728:	b480      	push	{r7}
 800e72a:	b083      	sub	sp, #12
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	2b00      	cmp	r3, #0
 800e736:	db02      	blt.n	800e73e <dwc_otg_set_param_host_support_fs_ls_low_power+0x16>
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	dd02      	ble.n	800e744 <dwc_otg_set_param_host_support_fs_ls_low_power+0x1c>
		DWC_WARN("Wrong value for host_support_fs_low_power\n");
		DWC_WARN("host_support_fs_low_power must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e73e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e742:	e005      	b.n	800e750 <dwc_otg_set_param_host_support_fs_ls_low_power+0x28>
	}
	core_if->core_params->host_support_fs_ls_low_power = val;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	683a      	ldr	r2, [r7, #0]
 800e74a:	619a      	str	r2, [r3, #24]
	return 0;
 800e74c:	f04f 0300 	mov.w	r3, #0
}
 800e750:	4618      	mov	r0, r3
 800e752:	f107 070c 	add.w	r7, r7, #12
 800e756:	46bd      	mov	sp, r7
 800e758:	bc80      	pop	{r7}
 800e75a:	4770      	bx	lr

0800e75c <dwc_otg_get_param_host_support_fs_ls_low_power>:

int32_t dwc_otg_get_param_host_support_fs_ls_low_power(dwc_otg_core_if_t *
						       core_if)
{
 800e75c:	b480      	push	{r7}
 800e75e:	b083      	sub	sp, #12
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_support_fs_ls_low_power;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	699b      	ldr	r3, [r3, #24]
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	f107 070c 	add.w	r7, r7, #12
 800e770:	46bd      	mov	sp, r7
 800e772:	bc80      	pop	{r7}
 800e774:	4770      	bx	lr
 800e776:	bf00      	nop

0800e778 <dwc_otg_set_param_enable_dynamic_fifo>:

int dwc_otg_set_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e782:	f04f 0300 	mov.w	r3, #0
 800e786:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	db02      	blt.n	800e794 <dwc_otg_set_param_enable_dynamic_fifo+0x1c>
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	2b01      	cmp	r3, #1
 800e792:	dd02      	ble.n	800e79a <dwc_otg_set_param_enable_dynamic_fifo+0x22>
		DWC_WARN("Wrong value for enable_dynamic_fifo\n");
		DWC_WARN("enable_dynamic_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e794:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e798:	e01b      	b.n	800e7d2 <dwc_otg_set_param_enable_dynamic_fifo+0x5a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.dynamic_fifo == 0)) {
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d113      	bne.n	800e7c8 <dwc_otg_set_param_enable_dynamic_fifo+0x50>
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800e7a6:	f003 0308 	and.w	r3, r3, #8
 800e7aa:	b2db      	uxtb	r3, r3
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d10b      	bne.n	800e7c8 <dwc_otg_set_param_enable_dynamic_fifo+0x50>
		if (dwc_otg_param_initialized
		    (core_if->core_params->enable_dynamic_fifo)) {
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	6a1b      	ldr	r3, [r3, #32]
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f7ff fd3a 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for enable_dynamic_fifo paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e7bc:	f04f 0300 	mov.w	r3, #0
 800e7c0:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e7c2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e7c6:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->enable_dynamic_fifo = val;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	683a      	ldr	r2, [r7, #0]
 800e7ce:	621a      	str	r2, [r3, #32]
	return retval;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
}
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	f107 0710 	add.w	r7, r7, #16
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}

0800e7dc <dwc_otg_get_param_enable_dynamic_fifo>:

int32_t dwc_otg_get_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b083      	sub	sp, #12
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->enable_dynamic_fifo;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	6a1b      	ldr	r3, [r3, #32]
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f107 070c 	add.w	r7, r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bc80      	pop	{r7}
 800e7f4:	4770      	bx	lr
 800e7f6:	bf00      	nop

0800e7f8 <dwc_otg_set_param_data_fifo_size>:

int dwc_otg_set_param_data_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e802:	f04f 0300 	mov.w	r3, #0
 800e806:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 32, 32768)) {
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	2b1f      	cmp	r3, #31
 800e80c:	dd03      	ble.n	800e816 <dwc_otg_set_param_data_fifo_size+0x1e>
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e814:	dd02      	ble.n	800e81c <dwc_otg_set_param_data_fifo_size+0x24>
		DWC_WARN("Wrong value for data_fifo_size\n");
		DWC_WARN("data_fifo_size must be 32-32768\n");
		return -DWC_E_INVALID;
 800e816:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e81a:	e018      	b.n	800e84e <dwc_otg_set_param_data_fifo_size+0x56>
	}

	if (val > core_if->hwcfg3.b.dfifo_depth) {
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e822:	461a      	mov	r2, r3
 800e824:	683b      	ldr	r3, [r7, #0]
 800e826:	429a      	cmp	r2, r3
 800e828:	da0c      	bge.n	800e844 <dwc_otg_set_param_data_fifo_size+0x4c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->data_fifo_size)) {
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e830:	4618      	mov	r0, r3
 800e832:	f7ff fcfd 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for data_fifo_size parameter. Check HW configuration.\n",
			     val);
		}
		val = core_if->hwcfg3.b.dfifo_depth;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e83c:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e83e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e842:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->data_fifo_size = val;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	683a      	ldr	r2, [r7, #0]
 800e84a:	625a      	str	r2, [r3, #36]	; 0x24
	return retval;
 800e84c:	68fb      	ldr	r3, [r7, #12]
}
 800e84e:	4618      	mov	r0, r3
 800e850:	f107 0710 	add.w	r7, r7, #16
 800e854:	46bd      	mov	sp, r7
 800e856:	bd80      	pop	{r7, pc}

0800e858 <dwc_otg_get_param_data_fifo_size>:

int32_t dwc_otg_get_param_data_fifo_size(dwc_otg_core_if_t * core_if)
{
 800e858:	b480      	push	{r7}
 800e85a:	b083      	sub	sp, #12
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->data_fifo_size;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800e866:	4618      	mov	r0, r3
 800e868:	f107 070c 	add.w	r7, r7, #12
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bc80      	pop	{r7}
 800e870:	4770      	bx	lr
 800e872:	bf00      	nop

0800e874 <dwc_otg_set_param_dev_rx_fifo_size>:

int dwc_otg_set_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e874:	b590      	push	{r4, r7, lr}
 800e876:	b085      	sub	sp, #20
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
 800e87c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e87e:	f04f 0300 	mov.w	r3, #0
 800e882:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	2b0f      	cmp	r3, #15
 800e888:	dd03      	ble.n	800e892 <dwc_otg_set_param_dev_rx_fifo_size+0x1e>
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e890:	dd02      	ble.n	800e898 <dwc_otg_set_param_dev_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_rx_fifo_size\n");
		DWC_WARN("dev_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800e892:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e896:	e021      	b.n	800e8dc <dwc_otg_set_param_dev_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800e898:	683c      	ldr	r4, [r7, #0]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	685b      	ldr	r3, [r3, #4]
 800e89e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7f9 f8fc 	bl	8007aa0 <DWC_READ_REG32>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	429c      	cmp	r4, r3
 800e8ac:	d911      	bls.n	800e8d2 <dwc_otg_set_param_dev_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized(core_if->core_params->dev_rx_fifo_size)) {
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f7ff fcbb 	bl	800e230 <dwc_otg_param_initialized>
		DWC_WARN("%d invalid for dev_rx_fifo_size parameter\n", val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	f7f9 f8ec 	bl	8007aa0 <DWC_READ_REG32>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e8cc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e8d0:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_rx_fifo_size = val;
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	683a      	ldr	r2, [r7, #0]
 800e8d8:	629a      	str	r2, [r3, #40]	; 0x28
	return retval;
 800e8da:	68fb      	ldr	r3, [r7, #12]
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	f107 0714 	add.w	r7, r7, #20
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	bd90      	pop	{r4, r7, pc}
 800e8e6:	bf00      	nop

0800e8e8 <dwc_otg_get_param_dev_rx_fifo_size>:

int32_t dwc_otg_get_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b083      	sub	sp, #12
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_rx_fifo_size;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f107 070c 	add.w	r7, r7, #12
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bc80      	pop	{r7}
 800e900:	4770      	bx	lr
 800e902:	bf00      	nop

0800e904 <dwc_otg_set_param_dev_nperio_tx_fifo_size>:

int dwc_otg_set_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800e904:	b590      	push	{r4, r7, lr}
 800e906:	b085      	sub	sp, #20
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e90e:	f04f 0300 	mov.w	r3, #0
 800e912:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	2b0f      	cmp	r3, #15
 800e918:	dd03      	ble.n	800e922 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x1e>
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e920:	dd02      	ble.n	800e928 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_nperio_tx_fifo\n");
		DWC_WARN("dev_nperio_tx_fifo must be 16-32768\n");
		return -DWC_E_INVALID;
 800e922:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e926:	e025      	b.n	800e974 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800e928:	683c      	ldr	r4, [r7, #0]
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	685b      	ldr	r3, [r3, #4]
 800e92e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800e932:	4618      	mov	r0, r3
 800e934:	f7f9 f8b4 	bl	8007aa0 <DWC_READ_REG32>
 800e938:	4603      	mov	r3, r0
 800e93a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e93e:	429c      	cmp	r4, r3
 800e940:	d913      	bls.n	800e96a <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e948:	4618      	mov	r0, r3
 800e94a:	f7ff fc71 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	685b      	ldr	r3, [r3, #4]
 800e952:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800e956:	4618      	mov	r0, r3
 800e958:	f7f9 f8a2 	bl	8007aa0 <DWC_READ_REG32>
 800e95c:	4603      	mov	r3, r0
 800e95e:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800e962:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800e964:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e968:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_nperio_tx_fifo_size = val;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	683a      	ldr	r2, [r7, #0]
 800e970:	62da      	str	r2, [r3, #44]	; 0x2c
	return retval;
 800e972:	68fb      	ldr	r3, [r7, #12]
}
 800e974:	4618      	mov	r0, r3
 800e976:	f107 0714 	add.w	r7, r7, #20
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd90      	pop	{r4, r7, pc}
 800e97e:	bf00      	nop

0800e980 <dwc_otg_get_param_dev_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800e980:	b480      	push	{r7}
 800e982:	b083      	sub	sp, #12
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_nperio_tx_fifo_size;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800e98e:	4618      	mov	r0, r3
 800e990:	f107 070c 	add.w	r7, r7, #12
 800e994:	46bd      	mov	sp, r7
 800e996:	bc80      	pop	{r7}
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop

0800e99c <dwc_otg_set_param_host_rx_fifo_size>:

int dwc_otg_set_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800e99c:	b590      	push	{r4, r7, lr}
 800e99e:	b085      	sub	sp, #20
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
 800e9a4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e9a6:	f04f 0300 	mov.w	r3, #0
 800e9aa:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	2b0f      	cmp	r3, #15
 800e9b0:	dd03      	ble.n	800e9ba <dwc_otg_set_param_host_rx_fifo_size+0x1e>
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9b8:	dd02      	ble.n	800e9c0 <dwc_otg_set_param_host_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_rx_fifo_size\n");
		DWC_WARN("host_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800e9ba:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e9be:	e021      	b.n	800ea04 <dwc_otg_set_param_host_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800e9c0:	683c      	ldr	r4, [r7, #0]
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	685b      	ldr	r3, [r3, #4]
 800e9c6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7f9 f868 	bl	8007aa0 <DWC_READ_REG32>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	429c      	cmp	r4, r3
 800e9d4:	d911      	bls.n	800e9fa <dwc_otg_set_param_host_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_rx_fifo_size)) {
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7ff fc27 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_rx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	685b      	ldr	r3, [r3, #4]
 800e9e6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f7f9 f858 	bl	8007aa0 <DWC_READ_REG32>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e9f4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e9f8:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_rx_fifo_size = val;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	683a      	ldr	r2, [r7, #0]
 800ea00:	66da      	str	r2, [r3, #108]	; 0x6c
	return retval;
 800ea02:	68fb      	ldr	r3, [r7, #12]

}
 800ea04:	4618      	mov	r0, r3
 800ea06:	f107 0714 	add.w	r7, r7, #20
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	bd90      	pop	{r4, r7, pc}
 800ea0e:	bf00      	nop

0800ea10 <dwc_otg_get_param_host_rx_fifo_size>:

int32_t dwc_otg_get_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_rx_fifo_size;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	f107 070c 	add.w	r7, r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bc80      	pop	{r7}
 800ea28:	4770      	bx	lr
 800ea2a:	bf00      	nop

0800ea2c <dwc_otg_set_param_host_nperio_tx_fifo_size>:

int dwc_otg_set_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					       int32_t val)
{
 800ea2c:	b590      	push	{r4, r7, lr}
 800ea2e:	b085      	sub	sp, #20
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
 800ea34:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ea36:	f04f 0300 	mov.w	r3, #0
 800ea3a:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	2b0f      	cmp	r3, #15
 800ea40:	dd03      	ble.n	800ea4a <dwc_otg_set_param_host_nperio_tx_fifo_size+0x1e>
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea48:	dd02      	ble.n	800ea50 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_nperio_tx_fifo_size\n");
		DWC_WARN("host_nperio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800ea4a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ea4e:	e025      	b.n	800ea9c <dwc_otg_set_param_host_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800ea50:	683c      	ldr	r4, [r7, #0]
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	f7f9 f820 	bl	8007aa0 <DWC_READ_REG32>
 800ea60:	4603      	mov	r3, r0
 800ea62:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800ea66:	429c      	cmp	r4, r3
 800ea68:	d913      	bls.n	800ea92 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea70:	4618      	mov	r0, r3
 800ea72:	f7ff fbdd 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	685b      	ldr	r3, [r3, #4]
 800ea7a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f7f9 f80e 	bl	8007aa0 <DWC_READ_REG32>
 800ea84:	4603      	mov	r3, r0
 800ea86:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800ea8a:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800ea8c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ea90:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_nperio_tx_fifo_size = val;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	683a      	ldr	r2, [r7, #0]
 800ea98:	671a      	str	r2, [r3, #112]	; 0x70
	return retval;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	f107 0714 	add.w	r7, r7, #20
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd90      	pop	{r4, r7, pc}
 800eaa6:	bf00      	nop

0800eaa8 <dwc_otg_get_param_host_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_nperio_tx_fifo_size;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800eab6:	4618      	mov	r0, r3
 800eab8:	f107 070c 	add.w	r7, r7, #12
 800eabc:	46bd      	mov	sp, r7
 800eabe:	bc80      	pop	{r7}
 800eac0:	4770      	bx	lr
 800eac2:	bf00      	nop

0800eac4 <dwc_otg_set_param_host_perio_tx_fifo_size>:

int dwc_otg_set_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800eac4:	b590      	push	{r4, r7, lr}
 800eac6:	b085      	sub	sp, #20
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
 800eacc:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eace:	f04f 0300 	mov.w	r3, #0
 800ead2:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	2b0f      	cmp	r3, #15
 800ead8:	dd03      	ble.n	800eae2 <dwc_otg_set_param_host_perio_tx_fifo_size+0x1e>
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eae0:	dd02      	ble.n	800eae8 <dwc_otg_set_param_host_perio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800eae2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eae6:	e025      	b.n	800eb34 <dwc_otg_set_param_host_perio_tx_fifo_size+0x70>
	}

	if (val >
 800eae8:	683c      	ldr	r4, [r7, #0]
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	685b      	ldr	r3, [r3, #4]
 800eaee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f7f8 ffd4 	bl	8007aa0 <DWC_READ_REG32>
 800eaf8:	4603      	mov	r3, r0
 800eafa:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800eafe:	429c      	cmp	r4, r3
 800eb00:	d913      	bls.n	800eb2a <dwc_otg_set_param_host_perio_tx_fifo_size+0x66>
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_perio_tx_fifo_size)) {
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f7ff fb91 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	685b      	ldr	r3, [r3, #4]
 800eb12:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7f8 ffc2 	bl	8007aa0 <DWC_READ_REG32>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_perio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800eb22:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800eb24:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eb28:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_perio_tx_fifo_size = val;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	683a      	ldr	r2, [r7, #0]
 800eb30:	675a      	str	r2, [r3, #116]	; 0x74
	return retval;
 800eb32:	68fb      	ldr	r3, [r7, #12]
}
 800eb34:	4618      	mov	r0, r3
 800eb36:	f107 0714 	add.w	r7, r7, #20
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd90      	pop	{r4, r7, pc}
 800eb3e:	bf00      	nop

0800eb40 <dwc_otg_get_param_host_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800eb40:	b480      	push	{r7}
 800eb42:	b083      	sub	sp, #12
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_perio_tx_fifo_size;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f107 070c 	add.w	r7, r7, #12
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bc80      	pop	{r7}
 800eb58:	4770      	bx	lr
 800eb5a:	bf00      	nop

0800eb5c <dwc_otg_set_param_max_transfer_size>:

int dwc_otg_set_param_max_transfer_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b084      	sub	sp, #16
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
 800eb64:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eb66:	f04f 0300 	mov.w	r3, #0
 800eb6a:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 2047, 524288)) {
 800eb6c:	683a      	ldr	r2, [r7, #0]
 800eb6e:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800eb72:	429a      	cmp	r2, r3
 800eb74:	dd03      	ble.n	800eb7e <dwc_otg_set_param_max_transfer_size+0x22>
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800eb7c:	dd02      	ble.n	800eb84 <dwc_otg_set_param_max_transfer_size+0x28>
		DWC_WARN("Wrong value for max_transfer_size\n");
		DWC_WARN("max_transfer_size must be 2047-524288\n");
		return -DWC_E_INVALID;
 800eb7e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eb82:	e02b      	b.n	800ebdc <dwc_otg_set_param_max_transfer_size+0x80>
	}

	if (val >= (1 << (core_if->hwcfg3.b.xfer_size_cntr_width + 11))) {
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800eb8a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	f103 030b 	add.w	r3, r3, #11
 800eb94:	f04f 0201 	mov.w	r2, #1
 800eb98:	fa02 f203 	lsl.w	r2, r2, r3
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	dc17      	bgt.n	800ebd2 <dwc_otg_set_param_max_transfer_size+0x76>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_transfer_size)) {
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f7ff fb41 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ebb4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	f103 030b 	add.w	r3, r3, #11
 800ebbe:	f04f 0201 	mov.w	r2, #1
 800ebc2:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_transfer_size)) {
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
 800ebc6:	f103 33ff 	add.w	r3, r3, #4294967295
 800ebca:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
		     1);
		retval = -DWC_E_INVALID;
 800ebcc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ebd0:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_transfer_size = val;
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	683a      	ldr	r2, [r7, #0]
 800ebd8:	679a      	str	r2, [r3, #120]	; 0x78
	return retval;
 800ebda:	68fb      	ldr	r3, [r7, #12]
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f107 0710 	add.w	r7, r7, #16
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop

0800ebe8 <dwc_otg_get_param_max_transfer_size>:

int32_t dwc_otg_get_param_max_transfer_size(dwc_otg_core_if_t * core_if)
{
 800ebe8:	b480      	push	{r7}
 800ebea:	b083      	sub	sp, #12
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_transfer_size;
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f107 070c 	add.w	r7, r7, #12
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bc80      	pop	{r7}
 800ec00:	4770      	bx	lr
 800ec02:	bf00      	nop

0800ec04 <dwc_otg_set_param_max_packet_count>:

int dwc_otg_set_param_max_packet_count(dwc_otg_core_if_t * core_if, int32_t val)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b084      	sub	sp, #16
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
 800ec0c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ec0e:	f04f 0300 	mov.w	r3, #0
 800ec12:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 15, 511)) {
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	2b0e      	cmp	r3, #14
 800ec18:	dd04      	ble.n	800ec24 <dwc_otg_set_param_max_packet_count+0x20>
 800ec1a:	683a      	ldr	r2, [r7, #0]
 800ec1c:	f240 13ff 	movw	r3, #511	; 0x1ff
 800ec20:	429a      	cmp	r2, r3
 800ec22:	dd02      	ble.n	800ec2a <dwc_otg_set_param_max_packet_count+0x26>
		DWC_WARN("Wrong value for max_packet_count\n");
		DWC_WARN("max_packet_count must be 15-511\n");
		return -DWC_E_INVALID;
 800ec24:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ec28:	e02b      	b.n	800ec82 <dwc_otg_set_param_max_packet_count+0x7e>
	}

	if (val > (1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4))) {
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ec30:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	f103 0304 	add.w	r3, r3, #4
 800ec3a:	f04f 0201 	mov.w	r2, #1
 800ec3e:	fa02 f203 	lsl.w	r2, r2, r3
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	da17      	bge.n	800ec78 <dwc_otg_set_param_max_packet_count+0x74>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_packet_count)) {
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f7ff faee 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ec5a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ec5e:	b2db      	uxtb	r3, r3
 800ec60:	f103 0304 	add.w	r3, r3, #4
 800ec64:	f04f 0201 	mov.w	r2, #1
 800ec68:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_packet_count)) {
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
 800ec6c:	f103 33ff 	add.w	r3, r3, #4294967295
 800ec70:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
		retval = -DWC_E_INVALID;
 800ec72:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ec76:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_packet_count = val;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	683a      	ldr	r2, [r7, #0]
 800ec7e:	67da      	str	r2, [r3, #124]	; 0x7c
	return retval;
 800ec80:	68fb      	ldr	r3, [r7, #12]
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	f107 0710 	add.w	r7, r7, #16
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}

0800ec8c <dwc_otg_get_param_max_packet_count>:

int32_t dwc_otg_get_param_max_packet_count(dwc_otg_core_if_t * core_if)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b083      	sub	sp, #12
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_packet_count;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f107 070c 	add.w	r7, r7, #12
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bc80      	pop	{r7}
 800eca4:	4770      	bx	lr
 800eca6:	bf00      	nop

0800eca8 <dwc_otg_set_param_host_channels>:

int dwc_otg_set_param_host_channels(dwc_otg_core_if_t * core_if, int32_t val)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b084      	sub	sp, #16
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ecb2:	f04f 0300 	mov.w	r3, #0
 800ecb6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 16)) {
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	dd02      	ble.n	800ecc4 <dwc_otg_set_param_host_channels+0x1c>
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	2b10      	cmp	r3, #16
 800ecc2:	dd02      	ble.n	800ecca <dwc_otg_set_param_host_channels+0x22>
		DWC_WARN("Wrong value for host_channels\n");
		DWC_WARN("host_channels must be 1-16\n");
		return -DWC_E_INVALID;
 800ecc4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ecc8:	e021      	b.n	800ed0e <dwc_otg_set_param_host_channels+0x66>
	}

	if (val > (core_if->hwcfg2.b.num_host_chan + 1)) {
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ecce:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800ecd2:	b2db      	uxtb	r3, r3
 800ecd4:	f103 0201 	add.w	r2, r3, #1
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	429a      	cmp	r2, r3
 800ecdc:	da11      	bge.n	800ed02 <dwc_otg_set_param_host_channels+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_channels)) {
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7ff faa2 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_channels. Check HW configurations.\n",
			     val);
		}
		val = (core_if->hwcfg2.b.num_host_chan + 1);
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ecf0:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	f103 0301 	add.w	r3, r3, #1
 800ecfa:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800ecfc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ed00:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_channels = val;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	683a      	ldr	r2, [r7, #0]
 800ed08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return retval;
 800ed0c:	68fb      	ldr	r3, [r7, #12]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f107 0710 	add.w	r7, r7, #16
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <dwc_otg_get_param_host_channels>:

int32_t dwc_otg_get_param_host_channels(dwc_otg_core_if_t * core_if)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b083      	sub	sp, #12
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_channels;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f107 070c 	add.w	r7, r7, #12
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bc80      	pop	{r7}
 800ed32:	4770      	bx	lr

0800ed34 <dwc_otg_set_param_dev_endpoints>:

int dwc_otg_set_param_dev_endpoints(dwc_otg_core_if_t * core_if, int32_t val)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b084      	sub	sp, #16
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ed3e:	f04f 0300 	mov.w	r3, #0
 800ed42:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 15)) {
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	dd02      	ble.n	800ed50 <dwc_otg_set_param_dev_endpoints+0x1c>
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	2b0f      	cmp	r3, #15
 800ed4e:	dd02      	ble.n	800ed56 <dwc_otg_set_param_dev_endpoints+0x22>
		DWC_WARN("Wrong value for dev_endpoints\n");
		DWC_WARN("dev_endpoints must be 1-15\n");
		return -DWC_E_INVALID;
 800ed50:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ed54:	e020      	b.n	800ed98 <dwc_otg_set_param_dev_endpoints+0x64>
	}

	if (val > (core_if->hwcfg2.b.num_dev_ep)) {
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ed5c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ed60:	b2db      	uxtb	r3, r3
 800ed62:	461a      	mov	r2, r3
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	429a      	cmp	r2, r3
 800ed68:	da10      	bge.n	800ed8c <dwc_otg_set_param_dev_endpoints+0x58>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_endpoints)) {
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7ff fa5c 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_endpoints. Check HW configurations.\n",
			     val);
		}
		val = core_if->hwcfg2.b.num_dev_ep;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ed7e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ed82:	b2db      	uxtb	r3, r3
 800ed84:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800ed86:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ed8a:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_endpoints = val;
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	683a      	ldr	r2, [r7, #0]
 800ed92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	return retval;
 800ed96:	68fb      	ldr	r3, [r7, #12]
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f107 0710 	add.w	r7, r7, #16
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}
 800eda2:	bf00      	nop

0800eda4 <dwc_otg_get_param_dev_endpoints>:

int32_t dwc_otg_get_param_dev_endpoints(dwc_otg_core_if_t * core_if)
{
 800eda4:	b480      	push	{r7}
 800eda6:	b083      	sub	sp, #12
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_endpoints;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	f107 070c 	add.w	r7, r7, #12
 800edba:	46bd      	mov	sp, r7
 800edbc:	bc80      	pop	{r7}
 800edbe:	4770      	bx	lr

0800edc0 <dwc_otg_set_param_phy_type>:

int dwc_otg_set_param_phy_type(dwc_otg_core_if_t * core_if, int32_t val)
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800edca:	f04f 0300 	mov.w	r3, #0
 800edce:	60fb      	str	r3, [r7, #12]
	int valid = 0;
 800edd0:	f04f 0300 	mov.w	r3, #0
 800edd4:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	db02      	blt.n	800ede2 <dwc_otg_set_param_phy_type+0x22>
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	2b02      	cmp	r3, #2
 800ede0:	dd02      	ble.n	800ede8 <dwc_otg_set_param_phy_type+0x28>
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
 800ede2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ede6:	e06d      	b.n	800eec4 <dwc_otg_set_param_phy_type+0x104>
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	2b01      	cmp	r3, #1
 800edec:	d113      	bne.n	800ee16 <dwc_otg_set_param_phy_type+0x56>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800edf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800edf8:	b2db      	uxtb	r3, r3
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800edfa:	2b40      	cmp	r3, #64	; 0x40
 800edfc:	d007      	beq.n	800ee0e <dwc_otg_set_param_phy_type+0x4e>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee08:	b2db      	uxtb	r3, r3
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800ee0a:	2bc0      	cmp	r3, #192	; 0xc0
 800ee0c:	d103      	bne.n	800ee16 <dwc_otg_set_param_phy_type+0x56>
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800ee0e:	f04f 0301 	mov.w	r3, #1
 800ee12:	60bb      	str	r3, [r7, #8]
 800ee14:	e024      	b.n	800ee60 <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	2b02      	cmp	r3, #2
 800ee1a:	d113      	bne.n	800ee44 <dwc_otg_set_param_phy_type+0x84>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee22:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee26:	b2db      	uxtb	r3, r3
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800ee28:	2b80      	cmp	r3, #128	; 0x80
 800ee2a:	d007      	beq.n	800ee3c <dwc_otg_set_param_phy_type+0x7c>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee36:	b2db      	uxtb	r3, r3
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800ee38:	2bc0      	cmp	r3, #192	; 0xc0
 800ee3a:	d103      	bne.n	800ee44 <dwc_otg_set_param_phy_type+0x84>
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800ee3c:	f04f 0301 	mov.w	r3, #1
 800ee40:	60bb      	str	r3, [r7, #8]
 800ee42:	e00d      	b.n	800ee60 <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d10a      	bne.n	800ee60 <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ee50:	f003 0303 	and.w	r3, r3, #3
 800ee54:	b2db      	uxtb	r3, r3
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800ee56:	2b01      	cmp	r3, #1
 800ee58:	d102      	bne.n	800ee60 <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
		valid = 1;
 800ee5a:	f04f 0301 	mov.w	r3, #1
 800ee5e:	60bb      	str	r3, [r7, #8]
	}
	if (!valid) {
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d128      	bne.n	800eeb8 <dwc_otg_set_param_phy_type+0xf8>
		if (dwc_otg_param_initialized(core_if->core_params->phy_type)) {
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee6e:	4618      	mov	r0, r3
 800ee70:	f7ff f9de 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee7e:	b2db      	uxtb	r3, r3
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d016      	beq.n	800eeb2 <dwc_otg_set_param_phy_type+0xf2>
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee8a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	2bc0      	cmp	r3, #192	; 0xc0
 800ee92:	d007      	beq.n	800eea4 <dwc_otg_set_param_phy_type+0xe4>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ee9a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee9e:	b2db      	uxtb	r3, r3
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800eea0:	2b40      	cmp	r3, #64	; 0x40
 800eea2:	d103      	bne.n	800eeac <dwc_otg_set_param_phy_type+0xec>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
				val = DWC_PHY_TYPE_PARAM_UTMI;
 800eea4:	f04f 0301 	mov.w	r3, #1
 800eea8:	603b      	str	r3, [r7, #0]
 800eeaa:	e002      	b.n	800eeb2 <dwc_otg_set_param_phy_type+0xf2>
			} else {
				val = DWC_PHY_TYPE_PARAM_ULPI;
 800eeac:	f04f 0302 	mov.w	r3, #2
 800eeb0:	603b      	str	r3, [r7, #0]
			}
		}
		retval = -DWC_E_INVALID;
 800eeb2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eeb6:	60fb      	str	r3, [r7, #12]
	}
#endif
	core_if->core_params->phy_type = val;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	683a      	ldr	r2, [r7, #0]
 800eebe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	return retval;
 800eec2:	68fb      	ldr	r3, [r7, #12]
}
 800eec4:	4618      	mov	r0, r3
 800eec6:	f107 0710 	add.w	r7, r7, #16
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
 800eece:	bf00      	nop

0800eed0 <dwc_otg_get_param_phy_type>:

int32_t dwc_otg_get_param_phy_type(dwc_otg_core_if_t * core_if)
{
 800eed0:	b480      	push	{r7}
 800eed2:	b083      	sub	sp, #12
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_type;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	f107 070c 	add.w	r7, r7, #12
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bc80      	pop	{r7}
 800eeea:	4770      	bx	lr

0800eeec <dwc_otg_set_param_speed>:

int dwc_otg_set_param_speed(dwc_otg_core_if_t * core_if, int32_t val)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b084      	sub	sp, #16
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
 800eef4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eef6:	f04f 0300 	mov.w	r3, #0
 800eefa:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	db02      	blt.n	800ef08 <dwc_otg_set_param_speed+0x1c>
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	2b01      	cmp	r3, #1
 800ef06:	dd02      	ble.n	800ef0e <dwc_otg_set_param_speed+0x22>
		DWC_WARN("Wrong value for speed parameter\n");
		DWC_WARN("max_speed parameter must be 0 or 1\n");
		return -DWC_E_INVALID;
 800ef08:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ef0c:	e020      	b.n	800ef50 <dwc_otg_set_param_speed+0x64>
	}
	if ((val == 0)
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d118      	bne.n	800ef46 <dwc_otg_set_param_speed+0x5a>
	    && dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS) {
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f7ff ffdb 	bl	800eed0 <dwc_otg_get_param_phy_type>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d112      	bne.n	800ef46 <dwc_otg_set_param_speed+0x5a>
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	695b      	ldr	r3, [r3, #20]
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff f982 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f7ff ffcf 	bl	800eed0 <dwc_otg_get_param_phy_type>
 800ef32:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	bf14      	ite	ne
 800ef38:	2300      	movne	r3, #0
 800ef3a:	2301      	moveq	r3, #1
 800ef3c:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800ef3e:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
		retval = -DWC_E_INVALID;
 800ef40:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ef44:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->speed = val;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	683a      	ldr	r2, [r7, #0]
 800ef4c:	615a      	str	r2, [r3, #20]
	return retval;
 800ef4e:	68fb      	ldr	r3, [r7, #12]
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	f107 0710 	add.w	r7, r7, #16
 800ef56:	46bd      	mov	sp, r7
 800ef58:	bd80      	pop	{r7, pc}
 800ef5a:	bf00      	nop

0800ef5c <dwc_otg_get_param_speed>:

int32_t dwc_otg_get_param_speed(dwc_otg_core_if_t * core_if)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b083      	sub	sp, #12
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
	return core_if->core_params->speed;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	695b      	ldr	r3, [r3, #20]
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f107 070c 	add.w	r7, r7, #12
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bc80      	pop	{r7}
 800ef74:	4770      	bx	lr
 800ef76:	bf00      	nop

0800ef78 <dwc_otg_set_param_host_ls_low_power_phy_clk>:

int dwc_otg_set_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if,
						int32_t val)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b084      	sub	sp, #16
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
 800ef80:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ef82:	f04f 0300 	mov.w	r3, #0
 800ef86:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	db02      	blt.n	800ef94 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x1c>
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	2b01      	cmp	r3, #1
 800ef92:	dd02      	ble.n	800ef9a <dwc_otg_set_param_host_ls_low_power_phy_clk+0x22>
		DWC_WARN
		    ("Wrong value for host_ls_low_power_phy_clk parameter\n");
		DWC_WARN("host_ls_low_power_phy_clk must be 0 or 1\n");
		return -DWC_E_INVALID;
 800ef94:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ef98:	e020      	b.n	800efdc <dwc_otg_set_param_host_ls_low_power_phy_clk+0x64>
	}

	if ((val == DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ)
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d118      	bne.n	800efd2 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
	    && (dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS)) {
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f7ff ff95 	bl	800eed0 <dwc_otg_get_param_phy_type>
 800efa6:	4603      	mov	r3, r0
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d112      	bne.n	800efd2 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	69db      	ldr	r3, [r3, #28]
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7ff f93c 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800efb8:	6878      	ldr	r0, [r7, #4]
 800efba:	f7ff ff89 	bl	800eed0 <dwc_otg_get_param_phy_type>
 800efbe:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	bf14      	ite	ne
 800efc4:	2300      	movne	r3, #0
 800efc6:	2301      	moveq	r3, #1
 800efc8:	b2db      	uxtb	r3, r3
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
 800efca:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ;
		retval = -DWC_E_INVALID;
 800efcc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800efd0:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_ls_low_power_phy_clk = val;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	683a      	ldr	r2, [r7, #0]
 800efd8:	61da      	str	r2, [r3, #28]
	return retval;
 800efda:	68fb      	ldr	r3, [r7, #12]
}
 800efdc:	4618      	mov	r0, r3
 800efde:	f107 0710 	add.w	r7, r7, #16
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop

0800efe8 <dwc_otg_get_param_host_ls_low_power_phy_clk>:

int32_t dwc_otg_get_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if)
{
 800efe8:	b480      	push	{r7}
 800efea:	b083      	sub	sp, #12
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_ls_low_power_phy_clk;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	69db      	ldr	r3, [r3, #28]
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	f107 070c 	add.w	r7, r7, #12
 800effc:	46bd      	mov	sp, r7
 800effe:	bc80      	pop	{r7}
 800f000:	4770      	bx	lr
 800f002:	bf00      	nop

0800f004 <dwc_otg_set_param_phy_ulpi_ddr>:

int dwc_otg_set_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f004:	b480      	push	{r7}
 800f006:	b083      	sub	sp, #12
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
 800f00c:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	2b00      	cmp	r3, #0
 800f012:	db02      	blt.n	800f01a <dwc_otg_set_param_phy_ulpi_ddr+0x16>
 800f014:	683b      	ldr	r3, [r7, #0]
 800f016:	2b01      	cmp	r3, #1
 800f018:	dd02      	ble.n	800f020 <dwc_otg_set_param_phy_ulpi_ddr+0x1c>
		DWC_WARN("Wrong value for phy_ulpi_ddr\n");
		DWC_WARN("phy_upli_ddr must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f01a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f01e:	e006      	b.n	800f02e <dwc_otg_set_param_phy_ulpi_ddr+0x2a>
	}

	core_if->core_params->phy_ulpi_ddr = val;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	683a      	ldr	r2, [r7, #0]
 800f026:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	return 0;
 800f02a:	f04f 0300 	mov.w	r3, #0
}
 800f02e:	4618      	mov	r0, r3
 800f030:	f107 070c 	add.w	r7, r7, #12
 800f034:	46bd      	mov	sp, r7
 800f036:	bc80      	pop	{r7}
 800f038:	4770      	bx	lr
 800f03a:	bf00      	nop

0800f03c <dwc_otg_get_param_phy_ulpi_ddr>:

int32_t dwc_otg_get_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if)
{
 800f03c:	b480      	push	{r7}
 800f03e:	b083      	sub	sp, #12
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ddr;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	f107 070c 	add.w	r7, r7, #12
 800f052:	46bd      	mov	sp, r7
 800f054:	bc80      	pop	{r7}
 800f056:	4770      	bx	lr

0800f058 <dwc_otg_set_param_phy_ulpi_ext_vbus>:

int dwc_otg_set_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800f058:	b480      	push	{r7}
 800f05a:	b083      	sub	sp, #12
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
 800f060:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f062:	683b      	ldr	r3, [r7, #0]
 800f064:	2b00      	cmp	r3, #0
 800f066:	db02      	blt.n	800f06e <dwc_otg_set_param_phy_ulpi_ext_vbus+0x16>
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	dd02      	ble.n	800f074 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x1c>
		DWC_WARN("Wrong valaue for phy_ulpi_ext_vbus\n");
		DWC_WARN("phy_ulpi_ext_vbus must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f06e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f072:	e006      	b.n	800f082 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x2a>
	}

	core_if->core_params->phy_ulpi_ext_vbus = val;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	683a      	ldr	r2, [r7, #0]
 800f07a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	return 0;
 800f07e:	f04f 0300 	mov.w	r3, #0
}
 800f082:	4618      	mov	r0, r3
 800f084:	f107 070c 	add.w	r7, r7, #12
 800f088:	46bd      	mov	sp, r7
 800f08a:	bc80      	pop	{r7}
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop

0800f090 <dwc_otg_get_param_phy_ulpi_ext_vbus>:

int32_t dwc_otg_get_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if)
{
 800f090:	b480      	push	{r7}
 800f092:	b083      	sub	sp, #12
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ext_vbus;
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	f107 070c 	add.w	r7, r7, #12
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bc80      	pop	{r7}
 800f0aa:	4770      	bx	lr

0800f0ac <dwc_otg_set_param_phy_utmi_width>:

int dwc_otg_set_param_phy_utmi_width(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b083      	sub	sp, #12
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 8) && DWC_OTG_PARAM_TEST(val, 16, 16)) {
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	2b07      	cmp	r3, #7
 800f0ba:	dd02      	ble.n	800f0c2 <dwc_otg_set_param_phy_utmi_width+0x16>
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	2b08      	cmp	r3, #8
 800f0c0:	dd08      	ble.n	800f0d4 <dwc_otg_set_param_phy_utmi_width+0x28>
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	2b0f      	cmp	r3, #15
 800f0c6:	dd02      	ble.n	800f0ce <dwc_otg_set_param_phy_utmi_width+0x22>
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	2b10      	cmp	r3, #16
 800f0cc:	dd02      	ble.n	800f0d4 <dwc_otg_set_param_phy_utmi_width+0x28>
		DWC_WARN("Wrong valaue for phy_utmi_width\n");
		DWC_WARN("phy_utmi_width must be 8 or 16\n");
		return -DWC_E_INVALID;
 800f0ce:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f0d2:	e006      	b.n	800f0e2 <dwc_otg_set_param_phy_utmi_width+0x36>
	}

	core_if->core_params->phy_utmi_width = val;
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	683a      	ldr	r2, [r7, #0]
 800f0da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	return 0;
 800f0de:	f04f 0300 	mov.w	r3, #0
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f107 070c 	add.w	r7, r7, #12
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bc80      	pop	{r7}
 800f0ec:	4770      	bx	lr
 800f0ee:	bf00      	nop

0800f0f0 <dwc_otg_get_param_phy_utmi_width>:

int32_t dwc_otg_get_param_phy_utmi_width(dwc_otg_core_if_t * core_if)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_utmi_width;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 800f100:	4618      	mov	r0, r3
 800f102:	f107 070c 	add.w	r7, r7, #12
 800f106:	46bd      	mov	sp, r7
 800f108:	bc80      	pop	{r7}
 800f10a:	4770      	bx	lr

0800f10c <dwc_otg_set_param_ulpi_fs_ls>:

int dwc_otg_set_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f10c:	b480      	push	{r7}
 800f10e:	b083      	sub	sp, #12
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
 800f114:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	db02      	blt.n	800f122 <dwc_otg_set_param_ulpi_fs_ls+0x16>
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	2b01      	cmp	r3, #1
 800f120:	dd02      	ble.n	800f128 <dwc_otg_set_param_ulpi_fs_ls+0x1c>
		DWC_WARN("Wrong valaue for ulpi_fs_ls\n");
		DWC_WARN("ulpi_fs_ls must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f122:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f126:	e006      	b.n	800f136 <dwc_otg_set_param_ulpi_fs_ls+0x2a>
	}

	core_if->core_params->ulpi_fs_ls = val;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	683a      	ldr	r2, [r7, #0]
 800f12e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	return 0;
 800f132:	f04f 0300 	mov.w	r3, #0
}
 800f136:	4618      	mov	r0, r3
 800f138:	f107 070c 	add.w	r7, r7, #12
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bc80      	pop	{r7}
 800f140:	4770      	bx	lr
 800f142:	bf00      	nop

0800f144 <dwc_otg_get_param_ulpi_fs_ls>:

int32_t dwc_otg_get_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if)
{
 800f144:	b480      	push	{r7}
 800f146:	b083      	sub	sp, #12
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ulpi_fs_ls;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800f154:	4618      	mov	r0, r3
 800f156:	f107 070c 	add.w	r7, r7, #12
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bc80      	pop	{r7}
 800f15e:	4770      	bx	lr

0800f160 <dwc_otg_set_param_ts_dline>:

int dwc_otg_set_param_ts_dline(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
 800f168:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f16a:	683b      	ldr	r3, [r7, #0]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	db02      	blt.n	800f176 <dwc_otg_set_param_ts_dline+0x16>
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	2b01      	cmp	r3, #1
 800f174:	dd02      	ble.n	800f17c <dwc_otg_set_param_ts_dline+0x1c>
		DWC_WARN("Wrong valaue for ts_dline\n");
		DWC_WARN("ts_dline must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f176:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f17a:	e006      	b.n	800f18a <dwc_otg_set_param_ts_dline+0x2a>
	}

	core_if->core_params->ts_dline = val;
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	683a      	ldr	r2, [r7, #0]
 800f182:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	return 0;
 800f186:	f04f 0300 	mov.w	r3, #0
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	f107 070c 	add.w	r7, r7, #12
 800f190:	46bd      	mov	sp, r7
 800f192:	bc80      	pop	{r7}
 800f194:	4770      	bx	lr
 800f196:	bf00      	nop

0800f198 <dwc_otg_get_param_ts_dline>:

int32_t dwc_otg_get_param_ts_dline(dwc_otg_core_if_t * core_if)
{
 800f198:	b480      	push	{r7}
 800f19a:	b083      	sub	sp, #12
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ts_dline;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
}
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f107 070c 	add.w	r7, r7, #12
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bc80      	pop	{r7}
 800f1b2:	4770      	bx	lr

0800f1b4 <dwc_otg_set_param_i2c_enable>:

int dwc_otg_set_param_i2c_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
 800f1bc:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f1be:	f04f 0300 	mov.w	r3, #0
 800f1c2:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	db02      	blt.n	800f1d0 <dwc_otg_set_param_i2c_enable+0x1c>
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	2b01      	cmp	r3, #1
 800f1ce:	dd02      	ble.n	800f1d6 <dwc_otg_set_param_i2c_enable+0x22>
		DWC_WARN("Wrong valaue for i2c_enable\n");
		DWC_WARN("i2c_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f1d0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f1d4:	e01d      	b.n	800f212 <dwc_otg_set_param_i2c_enable+0x5e>
	}
#ifndef NO_FS_PHY_HW_CHECK
	if (val == 1 && core_if->hwcfg3.b.i2c == 0) {
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d114      	bne.n	800f206 <dwc_otg_set_param_i2c_enable+0x52>
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f1e2:	f003 0301 	and.w	r3, r3, #1
 800f1e6:	b2db      	uxtb	r3, r3
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d10c      	bne.n	800f206 <dwc_otg_set_param_i2c_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->i2c_enable)) {
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7ff f81b 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for i2c_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f1fa:	f04f 0300 	mov.w	r3, #0
 800f1fe:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f200:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f204:	60fb      	str	r3, [r7, #12]
	}
#endif

	core_if->core_params->i2c_enable = val;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	683a      	ldr	r2, [r7, #0]
 800f20c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	return retval;
 800f210:	68fb      	ldr	r3, [r7, #12]
}
 800f212:	4618      	mov	r0, r3
 800f214:	f107 0710 	add.w	r7, r7, #16
 800f218:	46bd      	mov	sp, r7
 800f21a:	bd80      	pop	{r7, pc}

0800f21c <dwc_otg_get_param_i2c_enable>:

int32_t dwc_otg_get_param_i2c_enable(dwc_otg_core_if_t * core_if)
{
 800f21c:	b480      	push	{r7}
 800f21e:	b083      	sub	sp, #12
 800f220:	af00      	add	r7, sp, #0
 800f222:	6078      	str	r0, [r7, #4]
	return core_if->core_params->i2c_enable;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800f22c:	4618      	mov	r0, r3
 800f22e:	f107 070c 	add.w	r7, r7, #12
 800f232:	46bd      	mov	sp, r7
 800f234:	bc80      	pop	{r7}
 800f236:	4770      	bx	lr

0800f238 <dwc_otg_set_param_dev_perio_tx_fifo_size>:

int dwc_otg_set_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					     int32_t val, int fifo_num)
{
 800f238:	b590      	push	{r4, r7, lr}
 800f23a:	b087      	sub	sp, #28
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	60f8      	str	r0, [r7, #12]
 800f240:	60b9      	str	r1, [r7, #8]
 800f242:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800f244:	f04f 0300 	mov.w	r3, #0
 800f248:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	2b03      	cmp	r3, #3
 800f24e:	dd03      	ble.n	800f258 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x20>
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f256:	dd02      	ble.n	800f25e <dwc_otg_set_param_dev_perio_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800f258:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f25c:	e035      	b.n	800f2ca <dwc_otg_set_param_dev_perio_tx_fifo_size+0x92>
	}

	if (val >
 800f25e:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	685a      	ldr	r2, [r3, #4]
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f26a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f26e:	18d3      	adds	r3, r2, r3
 800f270:	f103 0304 	add.w	r3, r3, #4
 800f274:	4618      	mov	r0, r3
 800f276:	f7f8 fc13 	bl	8007aa0 <DWC_READ_REG32>
 800f27a:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800f27c:	429c      	cmp	r4, r3
 800f27e:	d91b      	bls.n	800f2b8 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_perio_tx_fifo_size[fifo_num])) {
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	687a      	ldr	r2, [r7, #4]
 800f286:	f102 020c 	add.w	r2, r2, #12
 800f28a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f28e:	4618      	mov	r0, r3
 800f290:	f7fe ffce 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_perio_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	685a      	ldr	r2, [r3, #4]
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f29e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f2a2:	18d3      	adds	r3, r2, r3
 800f2a4:	f103 0304 	add.w	r3, r3, #4
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	f7f8 fbf9 	bl	8007aa0 <DWC_READ_REG32>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800f2b2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f2b6:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_perio_tx_fifo_size[fifo_num] = val;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	68b9      	ldr	r1, [r7, #8]
 800f2be:	687a      	ldr	r2, [r7, #4]
 800f2c0:	f102 020c 	add.w	r2, r2, #12
 800f2c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800f2c8:	697b      	ldr	r3, [r7, #20]
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	f107 071c 	add.w	r7, r7, #28
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	bd90      	pop	{r4, r7, pc}

0800f2d4 <dwc_otg_get_param_dev_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
						 int fifo_num)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b083      	sub	sp, #12
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
 800f2dc:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_perio_tx_fifo_size[fifo_num];
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	683a      	ldr	r2, [r7, #0]
 800f2e4:	f102 020c 	add.w	r2, r2, #12
 800f2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f107 070c 	add.w	r7, r7, #12
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bc80      	pop	{r7}
 800f2f6:	4770      	bx	lr

0800f2f8 <dwc_otg_set_param_en_multiple_tx_fifo>:

int dwc_otg_set_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
 800f300:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f302:	f04f 0300 	mov.w	r3, #0
 800f306:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	db02      	blt.n	800f314 <dwc_otg_set_param_en_multiple_tx_fifo+0x1c>
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	2b01      	cmp	r3, #1
 800f312:	dd02      	ble.n	800f31a <dwc_otg_set_param_en_multiple_tx_fifo+0x22>
		DWC_WARN("Wrong valaue for en_multiple_tx_fifo,\n");
		DWC_WARN("en_multiple_tx_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f314:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f318:	e01d      	b.n	800f356 <dwc_otg_set_param_en_multiple_tx_fifo+0x5e>
	}

	if (val == 1 && core_if->hwcfg4.b.ded_fifo_en == 0) {
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	2b01      	cmp	r3, #1
 800f31e:	d114      	bne.n	800f34a <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800f326:	f003 0302 	and.w	r3, r3, #2
 800f32a:	b2db      	uxtb	r3, r3
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d10c      	bne.n	800f34a <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->en_multiple_tx_fifo)) {
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800f338:	4618      	mov	r0, r3
 800f33a:	f7fe ff79 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter en_multiple_tx_fifo. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f33e:	f04f 0300 	mov.w	r3, #0
 800f342:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f344:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f348:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->en_multiple_tx_fifo = val;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	683a      	ldr	r2, [r7, #0]
 800f350:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	return retval;
 800f354:	68fb      	ldr	r3, [r7, #12]
}
 800f356:	4618      	mov	r0, r3
 800f358:	f107 0710 	add.w	r7, r7, #16
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <dwc_otg_get_param_en_multiple_tx_fifo>:

int32_t dwc_otg_get_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if)
{
 800f360:	b480      	push	{r7}
 800f362:	b083      	sub	sp, #12
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
	return core_if->core_params->en_multiple_tx_fifo;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
}
 800f370:	4618      	mov	r0, r3
 800f372:	f107 070c 	add.w	r7, r7, #12
 800f376:	46bd      	mov	sp, r7
 800f378:	bc80      	pop	{r7}
 800f37a:	4770      	bx	lr

0800f37c <dwc_otg_set_param_dev_tx_fifo_size>:

int dwc_otg_set_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val,
				       int fifo_num)
{
 800f37c:	b590      	push	{r4, r7, lr}
 800f37e:	b087      	sub	sp, #28
 800f380:	af00      	add	r7, sp, #0
 800f382:	60f8      	str	r0, [r7, #12]
 800f384:	60b9      	str	r1, [r7, #8]
 800f386:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800f388:	f04f 0300 	mov.w	r3, #0
 800f38c:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	2b03      	cmp	r3, #3
 800f392:	dd03      	ble.n	800f39c <dwc_otg_set_param_dev_tx_fifo_size+0x20>
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f39a:	dd02      	ble.n	800f3a2 <dwc_otg_set_param_dev_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800f39c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f3a0:	e035      	b.n	800f40e <dwc_otg_set_param_dev_tx_fifo_size+0x92>
	}

	if (val >
 800f3a2:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	685a      	ldr	r2, [r3, #4]
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f3ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f3b2:	18d3      	adds	r3, r2, r3
 800f3b4:	f103 0304 	add.w	r3, r3, #4
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7f8 fb71 	bl	8007aa0 <DWC_READ_REG32>
 800f3be:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800f3c0:	429c      	cmp	r4, r3
 800f3c2:	d91b      	bls.n	800f3fc <dwc_otg_set_param_dev_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_tx_fifo_size[fifo_num])) {
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	687a      	ldr	r2, [r7, #4]
 800f3ca:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7fe ff2c 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_tx_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	685a      	ldr	r2, [r3, #4]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f3e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f3e6:	18d3      	adds	r3, r2, r3
 800f3e8:	f103 0304 	add.w	r3, r3, #4
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f7f8 fb57 	bl	8007aa0 <DWC_READ_REG32>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800f3f6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f3fa:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_tx_fifo_size[fifo_num] = val;
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	68b9      	ldr	r1, [r7, #8]
 800f402:	687a      	ldr	r2, [r7, #4]
 800f404:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800f40c:	697b      	ldr	r3, [r7, #20]
}
 800f40e:	4618      	mov	r0, r3
 800f410:	f107 071c 	add.w	r7, r7, #28
 800f414:	46bd      	mov	sp, r7
 800f416:	bd90      	pop	{r4, r7, pc}

0800f418 <dwc_otg_get_param_dev_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if,
					   int fifo_num)
{
 800f418:	b480      	push	{r7}
 800f41a:	b083      	sub	sp, #12
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
 800f420:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_tx_fifo_size[fifo_num];
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	683a      	ldr	r2, [r7, #0]
 800f428:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f42c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800f430:	4618      	mov	r0, r3
 800f432:	f107 070c 	add.w	r7, r7, #12
 800f436:	46bd      	mov	sp, r7
 800f438:	bc80      	pop	{r7}
 800f43a:	4770      	bx	lr

0800f43c <dwc_otg_set_param_thr_ctl>:

int dwc_otg_set_param_thr_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b084      	sub	sp, #16
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f446:	f04f 0300 	mov.w	r3, #0
 800f44a:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 7)) {
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	db02      	blt.n	800f458 <dwc_otg_set_param_thr_ctl+0x1c>
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	2b07      	cmp	r3, #7
 800f456:	dd02      	ble.n	800f45e <dwc_otg_set_param_thr_ctl+0x22>
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
 800f458:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f45c:	e023      	b.n	800f4a6 <dwc_otg_set_param_thr_ctl+0x6a>
	}

	if ((val != 0) &&
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d01a      	beq.n	800f49a <dwc_otg_set_param_thr_ctl+0x5e>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f7ff f90b 	bl	800e680 <dwc_otg_get_param_dma_enable>
 800f46a:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d007      	beq.n	800f480 <dwc_otg_set_param_thr_ctl+0x44>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
	     !core_if->hwcfg4.b.ded_fifo_en)) {
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800f476:	f003 0302 	and.w	r3, r3, #2
 800f47a:	b2db      	uxtb	r3, r3
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d10c      	bne.n	800f49a <dwc_otg_set_param_thr_ctl+0x5e>
	     !core_if->hwcfg4.b.ded_fifo_en)) {
		if (dwc_otg_param_initialized(core_if->core_params->thr_ctl)) {
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800f488:	4618      	mov	r0, r3
 800f48a:	f7fe fed1 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter thr_ctl. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f48e:	f04f 0300 	mov.w	r3, #0
 800f492:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f494:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f498:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->thr_ctl = val;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	683a      	ldr	r2, [r7, #0]
 800f4a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	return retval;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	f107 0710 	add.w	r7, r7, #16
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	bd80      	pop	{r7, pc}

0800f4b0 <dwc_otg_get_param_thr_ctl>:

int32_t dwc_otg_get_param_thr_ctl(dwc_otg_core_if_t * core_if)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b083      	sub	sp, #12
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->thr_ctl;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f107 070c 	add.w	r7, r7, #12
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bc80      	pop	{r7}
 800f4ca:	4770      	bx	lr

0800f4cc <dwc_otg_set_param_lpm_enable>:

int dwc_otg_set_param_lpm_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b084      	sub	sp, #16
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
 800f4d4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f4d6:	f04f 0300 	mov.w	r3, #0
 800f4da:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	db02      	blt.n	800f4e8 <dwc_otg_set_param_lpm_enable+0x1c>
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	2b01      	cmp	r3, #1
 800f4e6:	dd02      	ble.n	800f4ee <dwc_otg_set_param_lpm_enable+0x22>
		DWC_WARN("Wrong value for lpm_enable\n");
		DWC_WARN("lpm_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f4e8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f4ec:	e01d      	b.n	800f52a <dwc_otg_set_param_lpm_enable+0x5e>
	}

	if (val && !core_if->hwcfg3.b.otg_lpm_en) {
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d014      	beq.n	800f51e <dwc_otg_set_param_lpm_enable+0x52>
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f4fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f4fe:	b2db      	uxtb	r3, r3
 800f500:	2b00      	cmp	r3, #0
 800f502:	d10c      	bne.n	800f51e <dwc_otg_set_param_lpm_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->lpm_enable)) {
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800f50c:	4618      	mov	r0, r3
 800f50e:	f7fe fe8f 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter lpm_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f512:	f04f 0300 	mov.w	r3, #0
 800f516:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f518:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f51c:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->lpm_enable = val;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	683a      	ldr	r2, [r7, #0]
 800f524:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	return retval;
 800f528:	68fb      	ldr	r3, [r7, #12]
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	f107 0710 	add.w	r7, r7, #16
 800f530:	46bd      	mov	sp, r7
 800f532:	bd80      	pop	{r7, pc}

0800f534 <dwc_otg_get_param_lpm_enable>:

int32_t dwc_otg_get_param_lpm_enable(dwc_otg_core_if_t * core_if)
{
 800f534:	b480      	push	{r7}
 800f536:	b083      	sub	sp, #12
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->lpm_enable;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 800f544:	4618      	mov	r0, r3
 800f546:	f107 070c 	add.w	r7, r7, #12
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bc80      	pop	{r7}
 800f54e:	4770      	bx	lr

0800f550 <dwc_otg_set_param_tx_thr_length>:

int dwc_otg_set_param_tx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f550:	b480      	push	{r7}
 800f552:	b083      	sub	sp, #12
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
 800f558:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	2b07      	cmp	r3, #7
 800f55e:	dd02      	ble.n	800f566 <dwc_otg_set_param_tx_thr_length+0x16>
 800f560:	683b      	ldr	r3, [r7, #0]
 800f562:	2b80      	cmp	r3, #128	; 0x80
 800f564:	dd02      	ble.n	800f56c <dwc_otg_set_param_tx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for tx_thr_length\n");
		DWC_WARN("tx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800f566:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f56a:	e006      	b.n	800f57a <dwc_otg_set_param_tx_thr_length+0x2a>
	}

	core_if->core_params->tx_thr_length = val;
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	683a      	ldr	r2, [r7, #0]
 800f572:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	return 0;
 800f576:	f04f 0300 	mov.w	r3, #0
}
 800f57a:	4618      	mov	r0, r3
 800f57c:	f107 070c 	add.w	r7, r7, #12
 800f580:	46bd      	mov	sp, r7
 800f582:	bc80      	pop	{r7}
 800f584:	4770      	bx	lr
 800f586:	bf00      	nop

0800f588 <dwc_otg_get_param_tx_thr_length>:

int32_t dwc_otg_get_param_tx_thr_length(dwc_otg_core_if_t * core_if)
{
 800f588:	b480      	push	{r7}
 800f58a:	b083      	sub	sp, #12
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->tx_thr_length;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
}
 800f598:	4618      	mov	r0, r3
 800f59a:	f107 070c 	add.w	r7, r7, #12
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	bc80      	pop	{r7}
 800f5a2:	4770      	bx	lr

0800f5a4 <dwc_otg_set_param_rx_thr_length>:

int dwc_otg_set_param_rx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	b083      	sub	sp, #12
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	6078      	str	r0, [r7, #4]
 800f5ac:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	2b07      	cmp	r3, #7
 800f5b2:	dd02      	ble.n	800f5ba <dwc_otg_set_param_rx_thr_length+0x16>
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	2b80      	cmp	r3, #128	; 0x80
 800f5b8:	dd02      	ble.n	800f5c0 <dwc_otg_set_param_rx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for rx_thr_length\n");
		DWC_WARN("rx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800f5ba:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f5be:	e006      	b.n	800f5ce <dwc_otg_set_param_rx_thr_length+0x2a>
	}

	core_if->core_params->rx_thr_length = val;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	683a      	ldr	r2, [r7, #0]
 800f5c6:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	return 0;
 800f5ca:	f04f 0300 	mov.w	r3, #0
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f107 070c 	add.w	r7, r7, #12
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bc80      	pop	{r7}
 800f5d8:	4770      	bx	lr
 800f5da:	bf00      	nop

0800f5dc <dwc_otg_get_param_rx_thr_length>:

int32_t dwc_otg_get_param_rx_thr_length(dwc_otg_core_if_t * core_if)
{
 800f5dc:	b480      	push	{r7}
 800f5de:	b083      	sub	sp, #12
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->rx_thr_length;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	f107 070c 	add.w	r7, r7, #12
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	bc80      	pop	{r7}
 800f5f6:	4770      	bx	lr

0800f5f8 <dwc_otg_set_param_dma_burst_size>:

int dwc_otg_set_param_dma_burst_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b083      	sub	sp, #12
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
 800f600:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 1, 1) &&
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	2b00      	cmp	r3, #0
 800f606:	dd02      	ble.n	800f60e <dwc_otg_set_param_dma_burst_size+0x16>
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	2b01      	cmp	r3, #1
 800f60c:	dd2d      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	2b03      	cmp	r3, #3
 800f612:	dd02      	ble.n	800f61a <dwc_otg_set_param_dma_burst_size+0x22>
	    DWC_OTG_PARAM_TEST(val, 4, 4) &&
 800f614:	683b      	ldr	r3, [r7, #0]
 800f616:	2b04      	cmp	r3, #4
 800f618:	dd27      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f61a:	683b      	ldr	r3, [r7, #0]
 800f61c:	2b07      	cmp	r3, #7
 800f61e:	dd02      	ble.n	800f626 <dwc_otg_set_param_dma_burst_size+0x2e>
	    DWC_OTG_PARAM_TEST(val, 8, 8) &&
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	2b08      	cmp	r3, #8
 800f624:	dd21      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f626:	683b      	ldr	r3, [r7, #0]
 800f628:	2b0f      	cmp	r3, #15
 800f62a:	dd02      	ble.n	800f632 <dwc_otg_set_param_dma_burst_size+0x3a>
	    DWC_OTG_PARAM_TEST(val, 16, 16) &&
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	2b10      	cmp	r3, #16
 800f630:	dd1b      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	2b1f      	cmp	r3, #31
 800f636:	dd02      	ble.n	800f63e <dwc_otg_set_param_dma_burst_size+0x46>
	    DWC_OTG_PARAM_TEST(val, 32, 32) &&
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	2b20      	cmp	r3, #32
 800f63c:	dd15      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	2b3f      	cmp	r3, #63	; 0x3f
 800f642:	dd02      	ble.n	800f64a <dwc_otg_set_param_dma_burst_size+0x52>
	    DWC_OTG_PARAM_TEST(val, 64, 64) &&
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	2b40      	cmp	r3, #64	; 0x40
 800f648:	dd0f      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	2b7f      	cmp	r3, #127	; 0x7f
 800f64e:	dd02      	ble.n	800f656 <dwc_otg_set_param_dma_burst_size+0x5e>
	    DWC_OTG_PARAM_TEST(val, 128, 128) &&
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	2b80      	cmp	r3, #128	; 0x80
 800f654:	dd09      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	2bff      	cmp	r3, #255	; 0xff
 800f65a:	dd03      	ble.n	800f664 <dwc_otg_set_param_dma_burst_size+0x6c>
	    DWC_OTG_PARAM_TEST(val, 256, 256)) {
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f662:	dd02      	ble.n	800f66a <dwc_otg_set_param_dma_burst_size+0x72>
		DWC_WARN("`%d' invalid for parameter `dma_burst_size'\n", val);
		return -DWC_E_INVALID;
 800f664:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f668:	e005      	b.n	800f676 <dwc_otg_set_param_dma_burst_size+0x7e>
	}
	core_if->core_params->dma_burst_size = val;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	683a      	ldr	r2, [r7, #0]
 800f670:	611a      	str	r2, [r3, #16]
	return 0;
 800f672:	f04f 0300 	mov.w	r3, #0
}
 800f676:	4618      	mov	r0, r3
 800f678:	f107 070c 	add.w	r7, r7, #12
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bc80      	pop	{r7}
 800f680:	4770      	bx	lr
 800f682:	bf00      	nop

0800f684 <dwc_otg_get_param_dma_burst_size>:

int32_t dwc_otg_get_param_dma_burst_size(dwc_otg_core_if_t * core_if)
{
 800f684:	b480      	push	{r7}
 800f686:	b083      	sub	sp, #12
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_burst_size;
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	691b      	ldr	r3, [r3, #16]
}
 800f692:	4618      	mov	r0, r3
 800f694:	f107 070c 	add.w	r7, r7, #12
 800f698:	46bd      	mov	sp, r7
 800f69a:	bc80      	pop	{r7}
 800f69c:	4770      	bx	lr
 800f69e:	bf00      	nop

0800f6a0 <dwc_otg_set_param_pti_enable>:

int dwc_otg_set_param_pti_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b084      	sub	sp, #16
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
 800f6a8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f6aa:	f04f 0300 	mov.w	r3, #0
 800f6ae:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	db02      	blt.n	800f6bc <dwc_otg_set_param_pti_enable+0x1c>
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	2b01      	cmp	r3, #1
 800f6ba:	dd02      	ble.n	800f6c2 <dwc_otg_set_param_pti_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `pti_enable'\n", val);
		return -DWC_E_INVALID;
 800f6bc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f6c0:	e01d      	b.n	800f6fe <dwc_otg_set_param_pti_enable+0x5e>
	}
	if (val && (core_if->snpsid < OTG_CORE_REV_2_72a)) {
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d014      	beq.n	800f6f2 <dwc_otg_set_param_pti_enable+0x52>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	691a      	ldr	r2, [r3, #16]
 800f6cc:	f242 7329 	movw	r3, #10025	; 0x2729
 800f6d0:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800f6d4:	429a      	cmp	r2, r3
 800f6d6:	d80c      	bhi.n	800f6f2 <dwc_otg_set_param_pti_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->pti_enable)) {
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f7fe fda5 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter pti_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f6e6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f6ea:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f6ec:	f04f 0300 	mov.w	r3, #0
 800f6f0:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->pti_enable = val;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	683a      	ldr	r2, [r7, #0]
 800f6f8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	return retval;
 800f6fc:	68fb      	ldr	r3, [r7, #12]
}
 800f6fe:	4618      	mov	r0, r3
 800f700:	f107 0710 	add.w	r7, r7, #16
 800f704:	46bd      	mov	sp, r7
 800f706:	bd80      	pop	{r7, pc}

0800f708 <dwc_otg_get_param_pti_enable>:

int32_t dwc_otg_get_param_pti_enable(dwc_otg_core_if_t * core_if)
{
 800f708:	b480      	push	{r7}
 800f70a:	b083      	sub	sp, #12
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->pti_enable;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
}
 800f718:	4618      	mov	r0, r3
 800f71a:	f107 070c 	add.w	r7, r7, #12
 800f71e:	46bd      	mov	sp, r7
 800f720:	bc80      	pop	{r7}
 800f722:	4770      	bx	lr

0800f724 <dwc_otg_set_param_mpi_enable>:

int dwc_otg_set_param_mpi_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f72e:	f04f 0300 	mov.w	r3, #0
 800f732:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f734:	683b      	ldr	r3, [r7, #0]
 800f736:	2b00      	cmp	r3, #0
 800f738:	db02      	blt.n	800f740 <dwc_otg_set_param_mpi_enable+0x1c>
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	dd02      	ble.n	800f746 <dwc_otg_set_param_mpi_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `mpi_enable'\n", val);
		return -DWC_E_INVALID;
 800f740:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f744:	e01d      	b.n	800f782 <dwc_otg_set_param_mpi_enable+0x5e>
	}
	if (val && (core_if->hwcfg2.b.multi_proc_int == 0)) {
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d014      	beq.n	800f776 <dwc_otg_set_param_mpi_enable+0x52>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800f752:	f003 0310 	and.w	r3, r3, #16
 800f756:	b2db      	uxtb	r3, r3
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10c      	bne.n	800f776 <dwc_otg_set_param_mpi_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->mpi_enable)) {
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800f764:	4618      	mov	r0, r3
 800f766:	f7fe fd63 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter mpi_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f76a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f76e:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f770:	f04f 0300 	mov.w	r3, #0
 800f774:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->mpi_enable = val;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	683a      	ldr	r2, [r7, #0]
 800f77c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	return retval;
 800f780:	68fb      	ldr	r3, [r7, #12]
}
 800f782:	4618      	mov	r0, r3
 800f784:	f107 0710 	add.w	r7, r7, #16
 800f788:	46bd      	mov	sp, r7
 800f78a:	bd80      	pop	{r7, pc}

0800f78c <dwc_otg_get_param_mpi_enable>:

int32_t dwc_otg_get_param_mpi_enable(dwc_otg_core_if_t * core_if)
{
 800f78c:	b480      	push	{r7}
 800f78e:	b083      	sub	sp, #12
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
	return core_if->core_params->mpi_enable;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
}
 800f79c:	4618      	mov	r0, r3
 800f79e:	f107 070c 	add.w	r7, r7, #12
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	bc80      	pop	{r7}
 800f7a6:	4770      	bx	lr

0800f7a8 <dwc_otg_set_param_adp_enable>:

int dwc_otg_set_param_adp_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
 800f7b0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f7b2:	f04f 0300 	mov.w	r3, #0
 800f7b6:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	db02      	blt.n	800f7c4 <dwc_otg_set_param_adp_enable+0x1c>
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	2b01      	cmp	r3, #1
 800f7c2:	dd02      	ble.n	800f7ca <dwc_otg_set_param_adp_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `adp_enable'\n", val);
		return -DWC_E_INVALID;
 800f7c4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f7c8:	e01d      	b.n	800f806 <dwc_otg_set_param_adp_enable+0x5e>
	}
	if (val && (core_if->hwcfg3.b.adp_supp == 0)) {
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d014      	beq.n	800f7fa <dwc_otg_set_param_adp_enable+0x52>
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f7d6:	f003 0310 	and.w	r3, r3, #16
 800f7da:	b2db      	uxtb	r3, r3
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d10c      	bne.n	800f7fa <dwc_otg_set_param_adp_enable+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->adp_supp_enable)) {
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f7fe fd21 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter adp_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f7ee:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f7f2:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f7f4:	f04f 0300 	mov.w	r3, #0
 800f7f8:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->adp_supp_enable = val;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	683a      	ldr	r2, [r7, #0]
 800f800:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return retval;
 800f804:	68fb      	ldr	r3, [r7, #12]
}
 800f806:	4618      	mov	r0, r3
 800f808:	f107 0710 	add.w	r7, r7, #16
 800f80c:	46bd      	mov	sp, r7
 800f80e:	bd80      	pop	{r7, pc}

0800f810 <dwc_otg_get_param_adp_enable>:

int32_t dwc_otg_get_param_adp_enable(dwc_otg_core_if_t * core_if)
{
 800f810:	b480      	push	{r7}
 800f812:	b083      	sub	sp, #12
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
	return core_if->core_params->adp_supp_enable;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
}
 800f820:	4618      	mov	r0, r3
 800f822:	f107 070c 	add.w	r7, r7, #12
 800f826:	46bd      	mov	sp, r7
 800f828:	bc80      	pop	{r7}
 800f82a:	4770      	bx	lr

0800f82c <dwc_otg_set_param_ic_usb_cap>:

int dwc_otg_set_param_ic_usb_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b084      	sub	sp, #16
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
 800f834:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f836:	f04f 0300 	mov.w	r3, #0
 800f83a:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	db02      	blt.n	800f848 <dwc_otg_set_param_ic_usb_cap+0x1c>
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	2b01      	cmp	r3, #1
 800f846:	dd02      	ble.n	800f84e <dwc_otg_set_param_ic_usb_cap+0x22>
		DWC_WARN("`%d' invalid for parameter `ic_usb_cap'\n", val);
		DWC_WARN("ic_usb_cap must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f848:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f84c:	e01d      	b.n	800f88a <dwc_otg_set_param_ic_usb_cap+0x5e>
	}

	if (val && (core_if->hwcfg2.b.otg_enable_ic_usb == 0)) {
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d014      	beq.n	800f87e <dwc_otg_set_param_ic_usb_cap+0x52>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f85a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f85e:	b2db      	uxtb	r3, r3
 800f860:	2b00      	cmp	r3, #0
 800f862:	d10c      	bne.n	800f87e <dwc_otg_set_param_ic_usb_cap+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->ic_usb_cap)) {
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800f86c:	4618      	mov	r0, r3
 800f86e:	f7fe fcdf 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ic_usb_cap. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f872:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f876:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f878:	f04f 0300 	mov.w	r3, #0
 800f87c:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->ic_usb_cap = val;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	683a      	ldr	r2, [r7, #0]
 800f884:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	return retval;
 800f888:	68fb      	ldr	r3, [r7, #12]
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	f107 0710 	add.w	r7, r7, #16
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}

0800f894 <dwc_otg_get_param_ic_usb_cap>:

int32_t dwc_otg_get_param_ic_usb_cap(dwc_otg_core_if_t * core_if)
{
 800f894:	b480      	push	{r7}
 800f896:	b083      	sub	sp, #12
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ic_usb_cap;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f107 070c 	add.w	r7, r7, #12
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	bc80      	pop	{r7}
 800f8ae:	4770      	bx	lr

0800f8b0 <dwc_otg_set_param_ahb_thr_ratio>:

int dwc_otg_set_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f8ba:	f04f 0300 	mov.w	r3, #0
 800f8be:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800f8c0:	f04f 0301 	mov.w	r3, #1
 800f8c4:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 3)) {
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	db02      	blt.n	800f8d2 <dwc_otg_set_param_ahb_thr_ratio+0x22>
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	2b03      	cmp	r3, #3
 800f8d0:	dd02      	ble.n	800f8d8 <dwc_otg_set_param_ahb_thr_ratio+0x28>
		DWC_WARN("`%d' invalid for parameter `ahb_thr_ratio'\n", val);
		DWC_WARN("ahb_thr_ratio must be 0 - 3\n");
		return -DWC_E_INVALID;
 800f8d2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f8d6:	e03d      	b.n	800f954 <dwc_otg_set_param_ahb_thr_ratio+0xa4>
	}

	if (val
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d011      	beq.n	800f902 <dwc_otg_set_param_ahb_thr_ratio+0x52>
	    && (core_if->snpsid < OTG_CORE_REV_2_81a
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	691a      	ldr	r2, [r3, #16]
 800f8e2:	f642 0319 	movw	r3, #10265	; 0x2819
 800f8e6:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d905      	bls.n	800f8fa <dwc_otg_set_param_ahb_thr_ratio+0x4a>
		|| !dwc_otg_get_param_thr_ctl(core_if))) {
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f7ff fdde 	bl	800f4b0 <dwc_otg_get_param_thr_ctl>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d103      	bne.n	800f902 <dwc_otg_set_param_ahb_thr_ratio+0x52>
		valid = 0;
 800f8fa:	f04f 0300 	mov.w	r3, #0
 800f8fe:	60bb      	str	r3, [r7, #8]
 800f900:	e012      	b.n	800f928 <dwc_otg_set_param_ahb_thr_ratio+0x78>
	} else if (val
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d00f      	beq.n	800f928 <dwc_otg_set_param_ahb_thr_ratio+0x78>
		   && ((dwc_otg_get_param_tx_thr_length(core_if) / (1 << val)) <
 800f908:	6878      	ldr	r0, [r7, #4]
 800f90a:	f7ff fe3d 	bl	800f588 <dwc_otg_get_param_tx_thr_length>
 800f90e:	4602      	mov	r2, r0
 800f910:	f04f 0101 	mov.w	r1, #1
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	fa01 f303 	lsl.w	r3, r1, r3
 800f91a:	fb92 f3f3 	sdiv	r3, r2, r3
 800f91e:	2b03      	cmp	r3, #3
 800f920:	dc02      	bgt.n	800f928 <dwc_otg_set_param_ahb_thr_ratio+0x78>
		       4)) {
		valid = 0;
 800f922:	f04f 0300 	mov.w	r3, #0
 800f926:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d10c      	bne.n	800f948 <dwc_otg_set_param_ahb_thr_ratio+0x98>
		if (dwc_otg_param_initialized
		    (core_if->core_params->ahb_thr_ratio)) {
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800f936:	4618      	mov	r0, r3
 800f938:	f7fe fc7a 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ahb_thr_ratio. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f93c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f940:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f942:	f04f 0300 	mov.w	r3, #0
 800f946:	603b      	str	r3, [r7, #0]
	}

	core_if->core_params->ahb_thr_ratio = val;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	683a      	ldr	r2, [r7, #0]
 800f94e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	return retval;
 800f952:	68fb      	ldr	r3, [r7, #12]
}
 800f954:	4618      	mov	r0, r3
 800f956:	f107 0710 	add.w	r7, r7, #16
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}
 800f95e:	bf00      	nop

0800f960 <dwc_otg_get_param_ahb_thr_ratio>:

int32_t dwc_otg_get_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if)
{
 800f960:	b480      	push	{r7}
 800f962:	b083      	sub	sp, #12
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ahb_thr_ratio;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800f970:	4618      	mov	r0, r3
 800f972:	f107 070c 	add.w	r7, r7, #12
 800f976:	46bd      	mov	sp, r7
 800f978:	bc80      	pop	{r7}
 800f97a:	4770      	bx	lr

0800f97c <dwc_otg_set_param_power_down>:

int dwc_otg_set_param_power_down(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b084      	sub	sp, #16
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
 800f984:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f986:	f04f 0300 	mov.w	r3, #0
 800f98a:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800f98c:	f04f 0301 	mov.w	r3, #1
 800f990:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	2b00      	cmp	r3, #0
 800f996:	db02      	blt.n	800f99e <dwc_otg_set_param_power_down+0x22>
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	2b02      	cmp	r3, #2
 800f99c:	dd02      	ble.n	800f9a4 <dwc_otg_set_param_power_down+0x28>
		DWC_WARN("`%d' invalid for parameter `power_down'\n", val);
		DWC_WARN("power_down must be 0 - 2\n");
		return -DWC_E_INVALID;
 800f99e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f9a2:	e023      	b.n	800f9ec <dwc_otg_set_param_power_down+0x70>
	}

	if ((val == 2) && (core_if->snpsid < OTG_CORE_REV_2_91a)) {
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	2b02      	cmp	r3, #2
 800f9a8:	d10a      	bne.n	800f9c0 <dwc_otg_set_param_power_down+0x44>
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	691a      	ldr	r2, [r3, #16]
 800f9ae:	f642 1319 	movw	r3, #10521	; 0x2919
 800f9b2:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800f9b6:	429a      	cmp	r2, r3
 800f9b8:	d802      	bhi.n	800f9c0 <dwc_otg_set_param_power_down+0x44>
		valid = 0;
 800f9ba:	f04f 0300 	mov.w	r3, #0
 800f9be:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d10c      	bne.n	800f9e0 <dwc_otg_set_param_power_down+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->power_down)) {
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fe fc2e 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter power_down. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f9d4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f9d8:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f9da:	f04f 0300 	mov.w	r3, #0
 800f9de:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->power_down = val;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	683a      	ldr	r2, [r7, #0]
 800f9e6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	return retval;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	f107 0710 	add.w	r7, r7, #16
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop

0800f9f8 <dwc_otg_get_param_power_down>:

int32_t dwc_otg_get_param_power_down(dwc_otg_core_if_t * core_if)
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	b083      	sub	sp, #12
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
	return core_if->core_params->power_down;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
}
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f107 070c 	add.w	r7, r7, #12
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bc80      	pop	{r7}
 800fa12:	4770      	bx	lr

0800fa14 <dwc_otg_set_param_reload_ctl>:

int dwc_otg_set_param_reload_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
 800fa1c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fa1e:	f04f 0300 	mov.w	r3, #0
 800fa22:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800fa24:	f04f 0301 	mov.w	r3, #1
 800fa28:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	db02      	blt.n	800fa36 <dwc_otg_set_param_reload_ctl+0x22>
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	2b01      	cmp	r3, #1
 800fa34:	dd02      	ble.n	800fa3c <dwc_otg_set_param_reload_ctl+0x28>
		DWC_WARN("`%d' invalid for parameter `reload_ctl'\n", val);
		DWC_WARN("reload_ctl must be 0 or 1\n");
		return -DWC_E_INVALID;
 800fa36:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fa3a:	e023      	b.n	800fa84 <dwc_otg_set_param_reload_ctl+0x70>
	}

	if ((val == 1) && (core_if->snpsid < OTG_CORE_REV_2_92a)) {
 800fa3c:	683b      	ldr	r3, [r7, #0]
 800fa3e:	2b01      	cmp	r3, #1
 800fa40:	d10a      	bne.n	800fa58 <dwc_otg_set_param_reload_ctl+0x44>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	691a      	ldr	r2, [r3, #16]
 800fa46:	f642 1329 	movw	r3, #10537	; 0x2929
 800fa4a:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d802      	bhi.n	800fa58 <dwc_otg_set_param_reload_ctl+0x44>
		valid = 0;
 800fa52:	f04f 0300 	mov.w	r3, #0
 800fa56:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d10c      	bne.n	800fa78 <dwc_otg_set_param_reload_ctl+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->reload_ctl)) {
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800fa66:	4618      	mov	r0, r3
 800fa68:	f7fe fbe2 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR("%d invalid for parameter reload_ctl."
				  "Check HW configuration.\n", val);
		}
		retval = -DWC_E_INVALID;
 800fa6c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fa70:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fa72:	f04f 0300 	mov.w	r3, #0
 800fa76:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->reload_ctl = val;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	683a      	ldr	r2, [r7, #0]
 800fa7e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	return retval;
 800fa82:	68fb      	ldr	r3, [r7, #12]
}
 800fa84:	4618      	mov	r0, r3
 800fa86:	f107 0710 	add.w	r7, r7, #16
 800fa8a:	46bd      	mov	sp, r7
 800fa8c:	bd80      	pop	{r7, pc}
 800fa8e:	bf00      	nop

0800fa90 <dwc_otg_get_param_reload_ctl>:

int32_t dwc_otg_get_param_reload_ctl(dwc_otg_core_if_t * core_if)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b083      	sub	sp, #12
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
	return core_if->core_params->reload_ctl;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	f107 070c 	add.w	r7, r7, #12
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bc80      	pop	{r7}
 800faaa:	4770      	bx	lr

0800faac <dwc_otg_set_param_otg_ver>:

int dwc_otg_set_param_otg_ver(dwc_otg_core_if_t * core_if, int32_t val)
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b084      	sub	sp, #16
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
 800fab4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fab6:	f04f 0300 	mov.w	r3, #0
 800faba:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	db02      	blt.n	800fac8 <dwc_otg_set_param_otg_ver+0x1c>
 800fac2:	683b      	ldr	r3, [r7, #0]
 800fac4:	2b01      	cmp	r3, #1
 800fac6:	dd02      	ble.n	800face <dwc_otg_set_param_otg_ver+0x22>
		DWC_WARN("`%d' invalid for parameter `otg_ver'\n", val);
		DWC_WARN
		    ("otg_ver must be 0(for OTG 1.3 support) or 1(for OTG 2.0 support)\n");
		return -DWC_E_INVALID;
 800fac8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800facc:	e01d      	b.n	800fb0a <dwc_otg_set_param_otg_ver+0x5e>
	}

	if (val && (core_if->hwcfg3.b.otg_ver_support == 0)) {
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d014      	beq.n	800fafe <dwc_otg_set_param_otg_ver+0x52>
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800fada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fade:	b2db      	uxtb	r3, r3
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d10c      	bne.n	800fafe <dwc_otg_set_param_otg_ver+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->otg_ver)) {
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800faec:	4618      	mov	r0, r3
 800faee:	f7fe fb9f 	bl	800e230 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter otg_ver. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800faf2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800faf6:	60fb      	str	r3, [r7, #12]
		val = 0;
 800faf8:	f04f 0300 	mov.w	r3, #0
 800fafc:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->otg_ver = val;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	683a      	ldr	r2, [r7, #0]
 800fb04:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	return retval;
 800fb08:	68fb      	ldr	r3, [r7, #12]
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f107 0710 	add.w	r7, r7, #16
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}

0800fb14 <dwc_otg_get_param_otg_ver>:

int32_t dwc_otg_get_param_otg_ver(dwc_otg_core_if_t * core_if)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b083      	sub	sp, #12
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_ver;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800fb24:	4618      	mov	r0, r3
 800fb26:	f107 070c 	add.w	r7, r7, #12
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bc80      	pop	{r7}
 800fb2e:	4770      	bx	lr

0800fb30 <dwc_otg_get_hnpstatus>:

uint32_t dwc_otg_get_hnpstatus(dwc_otg_core_if_t * core_if)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b084      	sub	sp, #16
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	685b      	ldr	r3, [r3, #4]
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f7f7 ffaf 	bl	8007aa0 <DWC_READ_REG32>
 800fb42:	4603      	mov	r3, r0
 800fb44:	60fb      	str	r3, [r7, #12]
	return otgctl.b.hstnegscs;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800fb4c:	b2db      	uxtb	r3, r3
}
 800fb4e:	4618      	mov	r0, r3
 800fb50:	f107 0710 	add.w	r7, r7, #16
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <dwc_otg_get_srpstatus>:

uint32_t dwc_otg_get_srpstatus(dwc_otg_core_if_t * core_if)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	685b      	ldr	r3, [r3, #4]
 800fb64:	4618      	mov	r0, r3
 800fb66:	f7f7 ff9b 	bl	8007aa0 <DWC_READ_REG32>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	60fb      	str	r3, [r7, #12]
	return otgctl.b.sesreqscs;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fb74:	b2db      	uxtb	r3, r3
}
 800fb76:	4618      	mov	r0, r3
 800fb78:	f107 0710 	add.w	r7, r7, #16
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	bd80      	pop	{r7, pc}

0800fb80 <dwc_otg_set_hnpreq>:

void dwc_otg_set_hnpreq(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b084      	sub	sp, #16
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
 800fb88:	6039      	str	r1, [r7, #0]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	685b      	ldr	r3, [r3, #4]
 800fb8e:	4618      	mov	r0, r3
 800fb90:	f7f7 ff86 	bl	8007aa0 <DWC_READ_REG32>
 800fb94:	4603      	mov	r3, r0
 800fb96:	60fb      	str	r3, [r7, #12]
	otgctl.b.hnpreq = val;
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	b2db      	uxtb	r3, r3
 800fb9c:	f003 0301 	and.w	r3, r3, #1
 800fba0:	b2da      	uxtb	r2, r3
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	f362 2349 	bfi	r3, r2, #9, #1
 800fba8:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, otgctl.d32);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	685b      	ldr	r3, [r3, #4]
 800fbae:	461a      	mov	r2, r3
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	4610      	mov	r0, r2
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	f7f7 ff7f 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800fbba:	f107 0710 	add.w	r7, r7, #16
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}
 800fbc2:	bf00      	nop

0800fbc4 <dwc_otg_get_gsnpsid>:

uint32_t dwc_otg_get_gsnpsid(dwc_otg_core_if_t * core_if)
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b083      	sub	sp, #12
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	6078      	str	r0, [r7, #4]
	return core_if->snpsid;
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	691b      	ldr	r3, [r3, #16]
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f107 070c 	add.w	r7, r7, #12
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bc80      	pop	{r7}
 800fbda:	4770      	bx	lr

0800fbdc <dwc_otg_get_mode>:

uint32_t dwc_otg_get_mode(dwc_otg_core_if_t * core_if)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b084      	sub	sp, #16
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	685b      	ldr	r3, [r3, #4]
 800fbe8:	f103 0314 	add.w	r3, r3, #20
 800fbec:	4618      	mov	r0, r3
 800fbee:	f7f7 ff57 	bl	8007aa0 <DWC_READ_REG32>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	60fb      	str	r3, [r7, #12]
	return gintsts.b.curmode;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fbfc:	b2db      	uxtb	r3, r3
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	f107 0710 	add.w	r7, r7, #16
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd80      	pop	{r7, pc}

0800fc08 <dwc_otg_get_hnpcapable>:

uint32_t dwc_otg_get_hnpcapable(dwc_otg_core_if_t * core_if)
{
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	b084      	sub	sp, #16
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	685b      	ldr	r3, [r3, #4]
 800fc14:	f103 030c 	add.w	r3, r3, #12
 800fc18:	4618      	mov	r0, r3
 800fc1a:	f7f7 ff41 	bl	8007aa0 <DWC_READ_REG32>
 800fc1e:	4603      	mov	r3, r0
 800fc20:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.hnpcap;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800fc28:	b2db      	uxtb	r3, r3
}
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	f107 0710 	add.w	r7, r7, #16
 800fc30:	46bd      	mov	sp, r7
 800fc32:	bd80      	pop	{r7, pc}

0800fc34 <dwc_otg_set_hnpcapable>:

void dwc_otg_set_hnpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b084      	sub	sp, #16
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
 800fc3c:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	685b      	ldr	r3, [r3, #4]
 800fc42:	f103 030c 	add.w	r3, r3, #12
 800fc46:	4618      	mov	r0, r3
 800fc48:	f7f7 ff2a 	bl	8007aa0 <DWC_READ_REG32>
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	60fb      	str	r3, [r7, #12]
	usbcfg.b.hnpcap = val;
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	b2db      	uxtb	r3, r3
 800fc54:	f003 0301 	and.w	r3, r3, #1
 800fc58:	b2da      	uxtb	r2, r3
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	f362 2349 	bfi	r3, r2, #9, #1
 800fc60:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	f103 020c 	add.w	r2, r3, #12
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	4610      	mov	r0, r2
 800fc6e:	4619      	mov	r1, r3
 800fc70:	f7f7 ff22 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800fc74:	f107 0710 	add.w	r7, r7, #16
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	bd80      	pop	{r7, pc}

0800fc7c <dwc_otg_get_srpcapable>:

uint32_t dwc_otg_get_srpcapable(dwc_otg_core_if_t * core_if)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b084      	sub	sp, #16
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	685b      	ldr	r3, [r3, #4]
 800fc88:	f103 030c 	add.w	r3, r3, #12
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	f7f7 ff07 	bl	8007aa0 <DWC_READ_REG32>
 800fc92:	4603      	mov	r3, r0
 800fc94:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.srpcap;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800fc9c:	b2db      	uxtb	r3, r3
}
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f107 0710 	add.w	r7, r7, #16
 800fca4:	46bd      	mov	sp, r7
 800fca6:	bd80      	pop	{r7, pc}

0800fca8 <dwc_otg_set_srpcapable>:

void dwc_otg_set_srpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b084      	sub	sp, #16
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
 800fcb0:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	f103 030c 	add.w	r3, r3, #12
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7f7 fef0 	bl	8007aa0 <DWC_READ_REG32>
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	60fb      	str	r3, [r7, #12]
	usbcfg.b.srpcap = val;
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	b2db      	uxtb	r3, r3
 800fcc8:	f003 0301 	and.w	r3, r3, #1
 800fccc:	b2da      	uxtb	r2, r3
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	f362 2308 	bfi	r3, r2, #8, #1
 800fcd4:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	685b      	ldr	r3, [r3, #4]
 800fcda:	f103 020c 	add.w	r2, r3, #12
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	4610      	mov	r0, r2
 800fce2:	4619      	mov	r1, r3
 800fce4:	f7f7 fee8 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800fce8:	f107 0710 	add.w	r7, r7, #16
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}

0800fcf0 <dwc_otg_get_devspeed>:

uint32_t dwc_otg_get_devspeed(dwc_otg_core_if_t * core_if)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b084      	sub	sp, #16
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	6078      	str	r0, [r7, #4]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	689b      	ldr	r3, [r3, #8]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7f7 fece 	bl	8007aa0 <DWC_READ_REG32>
 800fd04:	4603      	mov	r3, r0
 800fd06:	60fb      	str	r3, [r7, #12]
	return dcfg.b.devspd;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fd0e:	b2db      	uxtb	r3, r3
}
 800fd10:	4618      	mov	r0, r3
 800fd12:	f107 0710 	add.w	r7, r7, #16
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop

0800fd1c <dwc_otg_set_devspeed>:

void dwc_otg_set_devspeed(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b084      	sub	sp, #16
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
 800fd24:	6039      	str	r1, [r7, #0]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	689b      	ldr	r3, [r3, #8]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	f7f7 feb7 	bl	8007aa0 <DWC_READ_REG32>
 800fd32:	4603      	mov	r3, r0
 800fd34:	60fb      	str	r3, [r7, #12]
	dcfg.b.devspd = val;
 800fd36:	683b      	ldr	r3, [r7, #0]
 800fd38:	b2db      	uxtb	r3, r3
 800fd3a:	f003 0303 	and.w	r3, r3, #3
 800fd3e:	b2da      	uxtb	r2, r3
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f362 0301 	bfi	r3, r2, #0, #2
 800fd46:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	689b      	ldr	r3, [r3, #8]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	461a      	mov	r2, r3
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	4610      	mov	r0, r2
 800fd54:	4619      	mov	r1, r3
 800fd56:	f7f7 feaf 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800fd5a:	f107 0710 	add.w	r7, r7, #16
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}
 800fd62:	bf00      	nop

0800fd64 <dwc_otg_get_busconnected>:

uint32_t dwc_otg_get_busconnected(dwc_otg_core_if_t * core_if)
{
 800fd64:	b580      	push	{r7, lr}
 800fd66:	b084      	sub	sp, #16
 800fd68:	af00      	add	r7, sp, #0
 800fd6a:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	68db      	ldr	r3, [r3, #12]
 800fd70:	685b      	ldr	r3, [r3, #4]
 800fd72:	4618      	mov	r0, r3
 800fd74:	f7f7 fe94 	bl	8007aa0 <DWC_READ_REG32>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtconnsts;
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fd82:	b2db      	uxtb	r3, r3
}
 800fd84:	4618      	mov	r0, r3
 800fd86:	f107 0710 	add.w	r7, r7, #16
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}
 800fd8e:	bf00      	nop

0800fd90 <dwc_otg_get_enumspeed>:

uint32_t dwc_otg_get_enumspeed(dwc_otg_core_if_t * core_if)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b084      	sub	sp, #16
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	689b      	ldr	r3, [r3, #8]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	f103 0308 	add.w	r3, r3, #8
 800fda2:	4618      	mov	r0, r3
 800fda4:	f7f7 fe7c 	bl	8007aa0 <DWC_READ_REG32>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	60fb      	str	r3, [r7, #12]
	return dsts.b.enumspd;
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800fdb2:	b2db      	uxtb	r3, r3
}
 800fdb4:	4618      	mov	r0, r3
 800fdb6:	f107 0710 	add.w	r7, r7, #16
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}
 800fdbe:	bf00      	nop

0800fdc0 <dwc_otg_get_prtpower>:

uint32_t dwc_otg_get_prtpower(dwc_otg_core_if_t * core_if)
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b084      	sub	sp, #16
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	68db      	ldr	r3, [r3, #12]
 800fdcc:	685b      	ldr	r3, [r3, #4]
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7f7 fe66 	bl	8007aa0 <DWC_READ_REG32>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtpwr;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800fdde:	b2db      	uxtb	r3, r3

}
 800fde0:	4618      	mov	r0, r3
 800fde2:	f107 0710 	add.w	r7, r7, #16
 800fde6:	46bd      	mov	sp, r7
 800fde8:	bd80      	pop	{r7, pc}
 800fdea:	bf00      	nop

0800fdec <dwc_otg_get_core_state>:

uint32_t dwc_otg_get_core_state(dwc_otg_core_if_t * core_if)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b083      	sub	sp, #12
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
	return core_if->hibernation_suspend;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
}
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	f107 070c 	add.w	r7, r7, #12
 800fe00:	46bd      	mov	sp, r7
 800fe02:	bc80      	pop	{r7}
 800fe04:	4770      	bx	lr
 800fe06:	bf00      	nop

0800fe08 <dwc_otg_set_prtpower>:

void dwc_otg_set_prtpower(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b084      	sub	sp, #16
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	6078      	str	r0, [r7, #4]
 800fe10:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800fe12:	6878      	ldr	r0, [r7, #4]
 800fe14:	f7f8 fffa 	bl	8008e0c <dwc_otg_read_hprt0>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtpwr = val;
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	b2db      	uxtb	r3, r3
 800fe20:	f003 0301 	and.w	r3, r3, #1
 800fe24:	b2da      	uxtb	r2, r3
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	f362 330c 	bfi	r3, r2, #12, #1
 800fe2c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	68db      	ldr	r3, [r3, #12]
 800fe32:	685a      	ldr	r2, [r3, #4]
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	4610      	mov	r0, r2
 800fe38:	4619      	mov	r1, r3
 800fe3a:	f7f7 fe3d 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800fe3e:	f107 0710 	add.w	r7, r7, #16
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
 800fe46:	bf00      	nop

0800fe48 <dwc_otg_get_prtsuspend>:

uint32_t dwc_otg_get_prtsuspend(dwc_otg_core_if_t * core_if)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b084      	sub	sp, #16
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	685b      	ldr	r3, [r3, #4]
 800fe56:	4618      	mov	r0, r3
 800fe58:	f7f7 fe22 	bl	8007aa0 <DWC_READ_REG32>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtsusp;
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800fe66:	b2db      	uxtb	r3, r3

}
 800fe68:	4618      	mov	r0, r3
 800fe6a:	f107 0710 	add.w	r7, r7, #16
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	bd80      	pop	{r7, pc}
 800fe72:	bf00      	nop

0800fe74 <dwc_otg_set_prtsuspend>:

void dwc_otg_set_prtsuspend(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	b084      	sub	sp, #16
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	6078      	str	r0, [r7, #4]
 800fe7c:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800fe7e:	6878      	ldr	r0, [r7, #4]
 800fe80:	f7f8 ffc4 	bl	8008e0c <dwc_otg_read_hprt0>
 800fe84:	4603      	mov	r3, r0
 800fe86:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtsusp = val;
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	b2db      	uxtb	r3, r3
 800fe8c:	f003 0301 	and.w	r3, r3, #1
 800fe90:	b2da      	uxtb	r2, r3
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	f362 13c7 	bfi	r3, r2, #7, #1
 800fe98:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	68db      	ldr	r3, [r3, #12]
 800fe9e:	685a      	ldr	r2, [r3, #4]
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	4610      	mov	r0, r2
 800fea4:	4619      	mov	r1, r3
 800fea6:	f7f7 fe07 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800feaa:	f107 0710 	add.w	r7, r7, #16
 800feae:	46bd      	mov	sp, r7
 800feb0:	bd80      	pop	{r7, pc}
 800feb2:	bf00      	nop

0800feb4 <dwc_otg_get_fr_interval>:

uint32_t dwc_otg_get_fr_interval(dwc_otg_core_if_t * core_if)
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b084      	sub	sp, #16
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
	hfir_data_t hfir;
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	68db      	ldr	r3, [r3, #12]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f103 0304 	add.w	r3, r3, #4
 800fec6:	4618      	mov	r0, r3
 800fec8:	f7f7 fdea 	bl	8007aa0 <DWC_READ_REG32>
 800fecc:	4603      	mov	r3, r0
 800fece:	60fb      	str	r3, [r7, #12]
	return hfir.b.frint;
 800fed0:	89bb      	ldrh	r3, [r7, #12]

}
 800fed2:	4618      	mov	r0, r3
 800fed4:	f107 0710 	add.w	r7, r7, #16
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}

0800fedc <dwc_otg_set_fr_interval>:

void dwc_otg_set_fr_interval(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b084      	sub	sp, #16
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
 800fee4:	6039      	str	r1, [r7, #0]
	hfir_data_t hfir;
	uint32_t fram_int;
	fram_int = calc_frame_interval(core_if);
 800fee6:	6878      	ldr	r0, [r7, #4]
 800fee8:	f7fc fc4a 	bl	800c780 <calc_frame_interval>
 800feec:	60f8      	str	r0, [r7, #12]
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	68db      	ldr	r3, [r3, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	f103 0304 	add.w	r3, r3, #4
 800fef8:	4618      	mov	r0, r3
 800fefa:	f7f7 fdd1 	bl	8007aa0 <DWC_READ_REG32>
 800fefe:	4603      	mov	r3, r0
 800ff00:	60bb      	str	r3, [r7, #8]
	if (!core_if->core_params->reload_ctl) {
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d06c      	beq.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
		DWC_WARN("\nCannot reload HFIR register.HFIR.HFIRRldCtrl bit is"
			 "not set to 1.\nShould load driver with reload_ctl=1"
			 " module parameter\n");
		return;
	}
	switch (fram_int) {
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	f641 524c 	movw	r2, #7500	; 0x1d4c
 800ff14:	4293      	cmp	r3, r2
 800ff16:	d045      	beq.n	800ffa4 <dwc_otg_set_fr_interval+0xc8>
 800ff18:	f641 524c 	movw	r2, #7500	; 0x1d4c
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d808      	bhi.n	800ff32 <dwc_otg_set_fr_interval+0x56>
 800ff20:	f640 62a6 	movw	r2, #3750	; 0xea6
 800ff24:	4293      	cmp	r3, r2
 800ff26:	d011      	beq.n	800ff4c <dwc_otg_set_fr_interval+0x70>
 800ff28:	f241 7270 	movw	r2, #6000	; 0x1770
 800ff2c:	4293      	cmp	r3, r2
 800ff2e:	d023      	beq.n	800ff78 <dwc_otg_set_fr_interval+0x9c>
 800ff30:	e05a      	b.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ff32:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800ff36:	4293      	cmp	r3, r2
 800ff38:	d029      	beq.n	800ff8e <dwc_otg_set_fr_interval+0xb2>
 800ff3a:	f64e 2260 	movw	r2, #60000	; 0xea60
 800ff3e:	4293      	cmp	r3, r2
 800ff40:	d03b      	beq.n	800ffba <dwc_otg_set_fr_interval+0xde>
 800ff42:	f247 5230 	movw	r2, #30000	; 0x7530
 800ff46:	4293      	cmp	r3, r2
 800ff48:	d00b      	beq.n	800ff62 <dwc_otg_set_fr_interval+0x86>
 800ff4a:	e04d      	b.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
	case 3750:
		if ((val < 3350) || (val > 4150)) {
 800ff4c:	683a      	ldr	r2, [r7, #0]
 800ff4e:	f640 5315 	movw	r3, #3349	; 0xd15
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d948      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ff56:	683a      	ldr	r2, [r7, #0]
 800ff58:	f241 0336 	movw	r3, #4150	; 0x1036
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d843      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 30 MHz"
				 "clock freq should be from 3350 to 4150\n");
			return;
		}
		break;
 800ff60:	e035      	b.n	800ffce <dwc_otg_set_fr_interval+0xf2>
	case 30000:
		if ((val < 26820) || (val > 33180)) {
 800ff62:	683a      	ldr	r2, [r7, #0]
 800ff64:	f646 03c3 	movw	r3, #26819	; 0x68c3
 800ff68:	429a      	cmp	r2, r3
 800ff6a:	d93d      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ff6c:	683a      	ldr	r2, [r7, #0]
 800ff6e:	f248 139c 	movw	r3, #33180	; 0x819c
 800ff72:	429a      	cmp	r2, r3
 800ff74:	d838      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 30 MHz"
				 "clock freq should be from 26820 to 33180\n");
			return;
		}
		break;
 800ff76:	e02a      	b.n	800ffce <dwc_otg_set_fr_interval+0xf2>
	case 6000:
		if ((val < 5360) || (val > 6640)) {
 800ff78:	683a      	ldr	r2, [r7, #0]
 800ff7a:	f241 43ef 	movw	r3, #5359	; 0x14ef
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d932      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ff82:	683a      	ldr	r2, [r7, #0]
 800ff84:	f641 13f0 	movw	r3, #6640	; 0x19f0
 800ff88:	429a      	cmp	r2, r3
 800ff8a:	d82d      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 48 MHz"
				 "clock freq should be from 5360 to 6640\n");
			return;
		}
		break;
 800ff8c:	e01f      	b.n	800ffce <dwc_otg_set_fr_interval+0xf2>
	case 48000:
		if ((val < 42912) || (val > 53088)) {
 800ff8e:	683a      	ldr	r2, [r7, #0]
 800ff90:	f24a 739f 	movw	r3, #42911	; 0xa79f
 800ff94:	429a      	cmp	r2, r3
 800ff96:	d927      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ff98:	683a      	ldr	r2, [r7, #0]
 800ff9a:	f64c 7360 	movw	r3, #53088	; 0xcf60
 800ff9e:	429a      	cmp	r2, r3
 800ffa0:	d822      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 48 MHz"
				 "clock freq should be from 42912 to 53088\n");
			return;
		}
		break;
 800ffa2:	e014      	b.n	800ffce <dwc_otg_set_fr_interval+0xf2>
	case 7500:
		if ((val < 6700) || (val > 8300)) {
 800ffa4:	683a      	ldr	r2, [r7, #0]
 800ffa6:	f641 232b 	movw	r3, #6699	; 0x1a2b
 800ffaa:	429a      	cmp	r2, r3
 800ffac:	d91c      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ffae:	683a      	ldr	r2, [r7, #0]
 800ffb0:	f242 036c 	movw	r3, #8300	; 0x206c
 800ffb4:	429a      	cmp	r2, r3
 800ffb6:	d817      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 60 MHz"
				 "clock freq should be from 6700 to 8300\n");
			return;
		}
		break;
 800ffb8:	e009      	b.n	800ffce <dwc_otg_set_fr_interval+0xf2>
	case 60000:
		if ((val < 53640) || (val > 65536)) {
 800ffba:	683a      	ldr	r2, [r7, #0]
 800ffbc:	f24d 1387 	movw	r3, #53639	; 0xd187
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d911      	bls.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ffca:	d80d      	bhi.n	800ffe8 <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 60 MHz"
				 "clock freq should be from 53640 to 65536\n");
			return;
		}
		break;
 800ffcc:	bf00      	nop
		DWC_WARN("Unknown frame interval\n");
		return;
		break;

	}
	hfir.b.frint = val;
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	b29b      	uxth	r3, r3
 800ffd2:	813b      	strh	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hfir.d32);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	68db      	ldr	r3, [r3, #12]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	f103 0204 	add.w	r2, r3, #4
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	4610      	mov	r0, r2
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	f7f7 fd68 	bl	8007ab8 <DWC_WRITE_REG32>
}
 800ffe8:	f107 0710 	add.w	r7, r7, #16
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bd80      	pop	{r7, pc}

0800fff0 <dwc_otg_get_mode_ch_tim>:

uint32_t dwc_otg_get_mode_ch_tim(dwc_otg_core_if_t * core_if)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b084      	sub	sp, #16
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	68db      	ldr	r3, [r3, #12]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	4618      	mov	r0, r3
 8010000:	f7f7 fd4e 	bl	8007aa0 <DWC_READ_REG32>
 8010004:	4603      	mov	r3, r0
 8010006:	60fb      	str	r3, [r7, #12]
	return hcfg.b.modechtimen;
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 801000e:	b2db      	uxtb	r3, r3

}
 8010010:	4618      	mov	r0, r3
 8010012:	f107 0710 	add.w	r7, r7, #16
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}
 801001a:	bf00      	nop

0801001c <dwc_otg_set_mode_ch_tim>:

void dwc_otg_set_mode_ch_tim(dwc_otg_core_if_t * core_if, uint32_t val)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b084      	sub	sp, #16
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
 8010024:	6039      	str	r1, [r7, #0]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	68db      	ldr	r3, [r3, #12]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4618      	mov	r0, r3
 801002e:	f7f7 fd37 	bl	8007aa0 <DWC_READ_REG32>
 8010032:	4603      	mov	r3, r0
 8010034:	60fb      	str	r3, [r7, #12]
	hcfg.b.modechtimen = val;
 8010036:	683b      	ldr	r3, [r7, #0]
 8010038:	b2db      	uxtb	r3, r3
 801003a:	f003 0301 	and.w	r3, r3, #1
 801003e:	b2da      	uxtb	r2, r3
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	f362 73df 	bfi	r3, r2, #31, #1
 8010046:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	68db      	ldr	r3, [r3, #12]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	461a      	mov	r2, r3
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	4610      	mov	r0, r2
 8010054:	4619      	mov	r1, r3
 8010056:	f7f7 fd2f 	bl	8007ab8 <DWC_WRITE_REG32>
}
 801005a:	f107 0710 	add.w	r7, r7, #16
 801005e:	46bd      	mov	sp, r7
 8010060:	bd80      	pop	{r7, pc}
 8010062:	bf00      	nop

08010064 <dwc_otg_set_prtresume>:

void dwc_otg_set_prtresume(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b084      	sub	sp, #16
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
 801006c:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 801006e:	6878      	ldr	r0, [r7, #4]
 8010070:	f7f8 fecc 	bl	8008e0c <dwc_otg_read_hprt0>
 8010074:	4603      	mov	r3, r0
 8010076:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtres = val;
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	b2db      	uxtb	r3, r3
 801007c:	f003 0301 	and.w	r3, r3, #1
 8010080:	b2da      	uxtb	r2, r3
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	f362 1386 	bfi	r3, r2, #6, #1
 8010088:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	68db      	ldr	r3, [r3, #12]
 801008e:	685a      	ldr	r2, [r3, #4]
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	4610      	mov	r0, r2
 8010094:	4619      	mov	r1, r3
 8010096:	f7f7 fd0f 	bl	8007ab8 <DWC_WRITE_REG32>
}
 801009a:	f107 0710 	add.w	r7, r7, #16
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop

080100a4 <dwc_otg_get_remotewakesig>:

uint32_t dwc_otg_get_remotewakesig(dwc_otg_core_if_t * core_if)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b084      	sub	sp, #16
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	689b      	ldr	r3, [r3, #8]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	f103 0304 	add.w	r3, r3, #4
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7f7 fcf2 	bl	8007aa0 <DWC_READ_REG32>
 80100bc:	4603      	mov	r3, r0
 80100be:	60fb      	str	r3, [r7, #12]
	return dctl.b.rmtwkupsig;
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80100c6:	b2db      	uxtb	r3, r3
}
 80100c8:	4618      	mov	r0, r3
 80100ca:	f107 0710 	add.w	r7, r7, #16
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}
 80100d2:	bf00      	nop

080100d4 <dwc_otg_get_lpm_portsleepstatus>:

uint32_t dwc_otg_get_lpm_portsleepstatus(dwc_otg_core_if_t * core_if)
{
 80100d4:	b580      	push	{r7, lr}
 80100d6:	b084      	sub	sp, #16
 80100d8:	af00      	add	r7, sp, #0
 80100da:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	685b      	ldr	r3, [r3, #4]
 80100e0:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80100e4:	4618      	mov	r0, r3
 80100e6:	f7f7 fcdb 	bl	8007aa0 <DWC_READ_REG32>
 80100ea:	4603      	mov	r3, r0
 80100ec:	60fb      	str	r3, [r7, #12]
	DWC_ASSERT(!
		   ((core_if->lx_state == DWC_OTG_L1) ^ lpmcfg.b.prt_sleep_sts),
		   "lx_state = %d, lmpcfg.prt_sleep_sts = %d\n",
		   core_if->lx_state, lpmcfg.b.prt_sleep_sts);

	return lpmcfg.b.prt_sleep_sts;
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80100f4:	b2db      	uxtb	r3, r3
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	f107 0710 	add.w	r7, r7, #16
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}

08010100 <dwc_otg_get_lpm_remotewakeenabled>:

uint32_t dwc_otg_get_lpm_remotewakeenabled(dwc_otg_core_if_t * core_if)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b084      	sub	sp, #16
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010110:	4618      	mov	r0, r3
 8010112:	f7f7 fcc5 	bl	8007aa0 <DWC_READ_REG32>
 8010116:	4603      	mov	r3, r0
 8010118:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.rem_wkup_en;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8010120:	b2db      	uxtb	r3, r3
}
 8010122:	4618      	mov	r0, r3
 8010124:	f107 0710 	add.w	r7, r7, #16
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}

0801012c <dwc_otg_get_lpmresponse>:

uint32_t dwc_otg_get_lpmresponse(dwc_otg_core_if_t * core_if)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b084      	sub	sp, #16
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	685b      	ldr	r3, [r3, #4]
 8010138:	f103 0354 	add.w	r3, r3, #84	; 0x54
 801013c:	4618      	mov	r0, r3
 801013e:	f7f7 fcaf 	bl	8007aa0 <DWC_READ_REG32>
 8010142:	4603      	mov	r3, r0
 8010144:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.appl_resp;
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801014c:	b2db      	uxtb	r3, r3
}
 801014e:	4618      	mov	r0, r3
 8010150:	f107 0710 	add.w	r7, r7, #16
 8010154:	46bd      	mov	sp, r7
 8010156:	bd80      	pop	{r7, pc}

08010158 <dwc_otg_set_lpmresponse>:

void dwc_otg_set_lpmresponse(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b084      	sub	sp, #16
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
 8010160:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	f103 0354 	add.w	r3, r3, #84	; 0x54
 801016a:	4618      	mov	r0, r3
 801016c:	f7f7 fc98 	bl	8007aa0 <DWC_READ_REG32>
 8010170:	4603      	mov	r3, r0
 8010172:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.appl_resp = val;
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	b2db      	uxtb	r3, r3
 8010178:	f003 0301 	and.w	r3, r3, #1
 801017c:	b2da      	uxtb	r2, r3
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	f362 0341 	bfi	r3, r2, #1, #1
 8010184:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	685b      	ldr	r3, [r3, #4]
 801018a:	f103 0254 	add.w	r2, r3, #84	; 0x54
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	4610      	mov	r0, r2
 8010192:	4619      	mov	r1, r3
 8010194:	f7f7 fc90 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010198:	f107 0710 	add.w	r7, r7, #16
 801019c:	46bd      	mov	sp, r7
 801019e:	bd80      	pop	{r7, pc}

080101a0 <dwc_otg_get_hsic_connect>:

uint32_t dwc_otg_get_hsic_connect(dwc_otg_core_if_t * core_if)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b084      	sub	sp, #16
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	685b      	ldr	r3, [r3, #4]
 80101ac:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80101b0:	4618      	mov	r0, r3
 80101b2:	f7f7 fc75 	bl	8007aa0 <DWC_READ_REG32>
 80101b6:	4603      	mov	r3, r0
 80101b8:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.hsic_connect;
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	f3c3 7380 	ubfx	r3, r3, #30, #1
 80101c0:	b2db      	uxtb	r3, r3
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	f107 0710 	add.w	r7, r7, #16
 80101c8:	46bd      	mov	sp, r7
 80101ca:	bd80      	pop	{r7, pc}

080101cc <dwc_otg_set_hsic_connect>:

void dwc_otg_set_hsic_connect(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80101cc:	b580      	push	{r7, lr}
 80101ce:	b084      	sub	sp, #16
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
 80101d4:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	685b      	ldr	r3, [r3, #4]
 80101da:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80101de:	4618      	mov	r0, r3
 80101e0:	f7f7 fc5e 	bl	8007aa0 <DWC_READ_REG32>
 80101e4:	4603      	mov	r3, r0
 80101e6:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.hsic_connect = val;
 80101e8:	683b      	ldr	r3, [r7, #0]
 80101ea:	b2db      	uxtb	r3, r3
 80101ec:	f003 0301 	and.w	r3, r3, #1
 80101f0:	b2da      	uxtb	r2, r3
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f362 739e 	bfi	r3, r2, #30, #1
 80101f8:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	685b      	ldr	r3, [r3, #4]
 80101fe:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	4610      	mov	r0, r2
 8010206:	4619      	mov	r1, r3
 8010208:	f7f7 fc56 	bl	8007ab8 <DWC_WRITE_REG32>
}
 801020c:	f107 0710 	add.w	r7, r7, #16
 8010210:	46bd      	mov	sp, r7
 8010212:	bd80      	pop	{r7, pc}

08010214 <dwc_otg_get_inv_sel_hsic>:

uint32_t dwc_otg_get_inv_sel_hsic(dwc_otg_core_if_t * core_if)
{
 8010214:	b580      	push	{r7, lr}
 8010216:	b084      	sub	sp, #16
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	685b      	ldr	r3, [r3, #4]
 8010220:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010224:	4618      	mov	r0, r3
 8010226:	f7f7 fc3b 	bl	8007aa0 <DWC_READ_REG32>
 801022a:	4603      	mov	r3, r0
 801022c:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.inv_sel_hsic;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 8010234:	b2db      	uxtb	r3, r3

}
 8010236:	4618      	mov	r0, r3
 8010238:	f107 0710 	add.w	r7, r7, #16
 801023c:	46bd      	mov	sp, r7
 801023e:	bd80      	pop	{r7, pc}

08010240 <dwc_otg_set_inv_sel_hsic>:

void dwc_otg_set_inv_sel_hsic(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010240:	b580      	push	{r7, lr}
 8010242:	b084      	sub	sp, #16
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
 8010248:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	685b      	ldr	r3, [r3, #4]
 801024e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010252:	4618      	mov	r0, r3
 8010254:	f7f7 fc24 	bl	8007aa0 <DWC_READ_REG32>
 8010258:	4603      	mov	r3, r0
 801025a:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.inv_sel_hsic = val;
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	b2db      	uxtb	r3, r3
 8010260:	f003 0301 	and.w	r3, r3, #1
 8010264:	b2da      	uxtb	r2, r3
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	f362 73df 	bfi	r3, r2, #31, #1
 801026c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	685b      	ldr	r3, [r3, #4]
 8010272:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	4610      	mov	r0, r2
 801027a:	4619      	mov	r1, r3
 801027c:	f7f7 fc1c 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010280:	f107 0710 	add.w	r7, r7, #16
 8010284:	46bd      	mov	sp, r7
 8010286:	bd80      	pop	{r7, pc}

08010288 <dwc_otg_get_gotgctl>:

uint32_t dwc_otg_get_gotgctl(dwc_otg_core_if_t * core_if)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b082      	sub	sp, #8
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	685b      	ldr	r3, [r3, #4]
 8010294:	4618      	mov	r0, r3
 8010296:	f7f7 fc03 	bl	8007aa0 <DWC_READ_REG32>
 801029a:	4603      	mov	r3, r0
}
 801029c:	4618      	mov	r0, r3
 801029e:	f107 0708 	add.w	r7, r7, #8
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop

080102a8 <dwc_otg_set_gotgctl>:

void dwc_otg_set_gotgctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b082      	sub	sp, #8
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
 80102b0:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, val);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	685b      	ldr	r3, [r3, #4]
 80102b6:	4618      	mov	r0, r3
 80102b8:	6839      	ldr	r1, [r7, #0]
 80102ba:	f7f7 fbfd 	bl	8007ab8 <DWC_WRITE_REG32>
}
 80102be:	f107 0708 	add.w	r7, r7, #8
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}
 80102c6:	bf00      	nop

080102c8 <dwc_otg_get_gusbcfg>:

uint32_t dwc_otg_get_gusbcfg(dwc_otg_core_if_t * core_if)
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b082      	sub	sp, #8
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	f103 030c 	add.w	r3, r3, #12
 80102d8:	4618      	mov	r0, r3
 80102da:	f7f7 fbe1 	bl	8007aa0 <DWC_READ_REG32>
 80102de:	4603      	mov	r3, r0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	f107 0708 	add.w	r7, r7, #8
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd80      	pop	{r7, pc}
 80102ea:	bf00      	nop

080102ec <dwc_otg_set_gusbcfg>:

void dwc_otg_set_gusbcfg(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b082      	sub	sp, #8
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
 80102f4:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, val);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	f103 030c 	add.w	r3, r3, #12
 80102fe:	4618      	mov	r0, r3
 8010300:	6839      	ldr	r1, [r7, #0]
 8010302:	f7f7 fbd9 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010306:	f107 0708 	add.w	r7, r7, #8
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}
 801030e:	bf00      	nop

08010310 <dwc_otg_get_grxfsiz>:

uint32_t dwc_otg_get_grxfsiz(dwc_otg_core_if_t * core_if)
{
 8010310:	b580      	push	{r7, lr}
 8010312:	b082      	sub	sp, #8
 8010314:	af00      	add	r7, sp, #0
 8010316:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8010320:	4618      	mov	r0, r3
 8010322:	f7f7 fbbd 	bl	8007aa0 <DWC_READ_REG32>
 8010326:	4603      	mov	r3, r0
}
 8010328:	4618      	mov	r0, r3
 801032a:	f107 0708 	add.w	r7, r7, #8
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}
 8010332:	bf00      	nop

08010334 <dwc_otg_set_grxfsiz>:

void dwc_otg_set_grxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b082      	sub	sp, #8
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
 801033c:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, val);
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	685b      	ldr	r3, [r3, #4]
 8010342:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8010346:	4618      	mov	r0, r3
 8010348:	6839      	ldr	r1, [r7, #0]
 801034a:	f7f7 fbb5 	bl	8007ab8 <DWC_WRITE_REG32>
}
 801034e:	f107 0708 	add.w	r7, r7, #8
 8010352:	46bd      	mov	sp, r7
 8010354:	bd80      	pop	{r7, pc}
 8010356:	bf00      	nop

08010358 <dwc_otg_get_gnptxfsiz>:

uint32_t dwc_otg_get_gnptxfsiz(dwc_otg_core_if_t * core_if)
{
 8010358:	b580      	push	{r7, lr}
 801035a:	b082      	sub	sp, #8
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	685b      	ldr	r3, [r3, #4]
 8010364:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8010368:	4618      	mov	r0, r3
 801036a:	f7f7 fb99 	bl	8007aa0 <DWC_READ_REG32>
 801036e:	4603      	mov	r3, r0
}
 8010370:	4618      	mov	r0, r3
 8010372:	f107 0708 	add.w	r7, r7, #8
 8010376:	46bd      	mov	sp, r7
 8010378:	bd80      	pop	{r7, pc}
 801037a:	bf00      	nop

0801037c <dwc_otg_set_gnptxfsiz>:

void dwc_otg_set_gnptxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b082      	sub	sp, #8
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
 8010384:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz, val);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	685b      	ldr	r3, [r3, #4]
 801038a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 801038e:	4618      	mov	r0, r3
 8010390:	6839      	ldr	r1, [r7, #0]
 8010392:	f7f7 fb91 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010396:	f107 0708 	add.w	r7, r7, #8
 801039a:	46bd      	mov	sp, r7
 801039c:	bd80      	pop	{r7, pc}
 801039e:	bf00      	nop

080103a0 <dwc_otg_get_gpvndctl>:

uint32_t dwc_otg_get_gpvndctl(dwc_otg_core_if_t * core_if)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gpvndctl);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	685b      	ldr	r3, [r3, #4]
 80103ac:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80103b0:	4618      	mov	r0, r3
 80103b2:	f7f7 fb75 	bl	8007aa0 <DWC_READ_REG32>
 80103b6:	4603      	mov	r3, r0
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	f107 0708 	add.w	r7, r7, #8
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd80      	pop	{r7, pc}
 80103c2:	bf00      	nop

080103c4 <dwc_otg_set_gpvndctl>:

void dwc_otg_set_gpvndctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b082      	sub	sp, #8
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gpvndctl, val);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80103d6:	4618      	mov	r0, r3
 80103d8:	6839      	ldr	r1, [r7, #0]
 80103da:	f7f7 fb6d 	bl	8007ab8 <DWC_WRITE_REG32>
}
 80103de:	f107 0708 	add.w	r7, r7, #8
 80103e2:	46bd      	mov	sp, r7
 80103e4:	bd80      	pop	{r7, pc}
 80103e6:	bf00      	nop

080103e8 <dwc_otg_get_ggpio>:

uint32_t dwc_otg_get_ggpio(dwc_otg_core_if_t * core_if)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b082      	sub	sp, #8
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->ggpio);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	685b      	ldr	r3, [r3, #4]
 80103f4:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80103f8:	4618      	mov	r0, r3
 80103fa:	f7f7 fb51 	bl	8007aa0 <DWC_READ_REG32>
 80103fe:	4603      	mov	r3, r0
}
 8010400:	4618      	mov	r0, r3
 8010402:	f107 0708 	add.w	r7, r7, #8
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
 801040a:	bf00      	nop

0801040c <dwc_otg_set_ggpio>:

void dwc_otg_set_ggpio(dwc_otg_core_if_t * core_if, uint32_t val)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b082      	sub	sp, #8
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
 8010414:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->ggpio, val);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	685b      	ldr	r3, [r3, #4]
 801041a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 801041e:	4618      	mov	r0, r3
 8010420:	6839      	ldr	r1, [r7, #0]
 8010422:	f7f7 fb49 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010426:	f107 0708 	add.w	r7, r7, #8
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}
 801042e:	bf00      	nop

08010430 <dwc_otg_get_hprt0>:

uint32_t dwc_otg_get_hprt0(dwc_otg_core_if_t * core_if)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(core_if->host_if->hprt0);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	68db      	ldr	r3, [r3, #12]
 801043c:	685b      	ldr	r3, [r3, #4]
 801043e:	4618      	mov	r0, r3
 8010440:	f7f7 fb2e 	bl	8007aa0 <DWC_READ_REG32>
 8010444:	4603      	mov	r3, r0

}
 8010446:	4618      	mov	r0, r3
 8010448:	f107 0708 	add.w	r7, r7, #8
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}

08010450 <dwc_otg_set_hprt0>:

void dwc_otg_set_hprt0(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b082      	sub	sp, #8
 8010454:	af00      	add	r7, sp, #0
 8010456:	6078      	str	r0, [r7, #4]
 8010458:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(core_if->host_if->hprt0, val);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	68db      	ldr	r3, [r3, #12]
 801045e:	685b      	ldr	r3, [r3, #4]
 8010460:	4618      	mov	r0, r3
 8010462:	6839      	ldr	r1, [r7, #0]
 8010464:	f7f7 fb28 	bl	8007ab8 <DWC_WRITE_REG32>
}
 8010468:	f107 0708 	add.w	r7, r7, #8
 801046c:	46bd      	mov	sp, r7
 801046e:	bd80      	pop	{r7, pc}

08010470 <dwc_otg_get_guid>:

uint32_t dwc_otg_get_guid(dwc_otg_core_if_t * core_if)
{
 8010470:	b580      	push	{r7, lr}
 8010472:	b082      	sub	sp, #8
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->guid);
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	685b      	ldr	r3, [r3, #4]
 801047c:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8010480:	4618      	mov	r0, r3
 8010482:	f7f7 fb0d 	bl	8007aa0 <DWC_READ_REG32>
 8010486:	4603      	mov	r3, r0
}
 8010488:	4618      	mov	r0, r3
 801048a:	f107 0708 	add.w	r7, r7, #8
 801048e:	46bd      	mov	sp, r7
 8010490:	bd80      	pop	{r7, pc}
 8010492:	bf00      	nop

08010494 <dwc_otg_set_guid>:

void dwc_otg_set_guid(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b082      	sub	sp, #8
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->guid, val);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	685b      	ldr	r3, [r3, #4]
 80104a2:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80104a6:	4618      	mov	r0, r3
 80104a8:	6839      	ldr	r1, [r7, #0]
 80104aa:	f7f7 fb05 	bl	8007ab8 <DWC_WRITE_REG32>
}
 80104ae:	f107 0708 	add.w	r7, r7, #8
 80104b2:	46bd      	mov	sp, r7
 80104b4:	bd80      	pop	{r7, pc}
 80104b6:	bf00      	nop

080104b8 <dwc_otg_get_hptxfsiz>:

uint32_t dwc_otg_get_hptxfsiz(dwc_otg_core_if_t * core_if)
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b082      	sub	sp, #8
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	685b      	ldr	r3, [r3, #4]
 80104c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80104c8:	4618      	mov	r0, r3
 80104ca:	f7f7 fae9 	bl	8007aa0 <DWC_READ_REG32>
 80104ce:	4603      	mov	r3, r0
}
 80104d0:	4618      	mov	r0, r3
 80104d2:	f107 0708 	add.w	r7, r7, #8
 80104d6:	46bd      	mov	sp, r7
 80104d8:	bd80      	pop	{r7, pc}
 80104da:	bf00      	nop

080104dc <dwc_otg_get_otg_version>:

uint16_t dwc_otg_get_otg_version(dwc_otg_core_if_t * core_if)
{
 80104dc:	b480      	push	{r7}
 80104de:	b083      	sub	sp, #12
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
	return ((core_if->otg_ver == 1) ? (uint16_t)0x0200 : (uint16_t)0x0103);
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80104ea:	2b01      	cmp	r3, #1
 80104ec:	d102      	bne.n	80104f4 <dwc_otg_get_otg_version+0x18>
 80104ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80104f2:	e001      	b.n	80104f8 <dwc_otg_get_otg_version+0x1c>
 80104f4:	f240 1303 	movw	r3, #259	; 0x103
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	f107 070c 	add.w	r7, r7, #12
 80104fe:	46bd      	mov	sp, r7
 8010500:	bc80      	pop	{r7}
 8010502:	4770      	bx	lr

08010504 <dwc_otg_pcd_start_srp_timer>:
 * 6 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_pcd_start_srp_timer(dwc_otg_core_if_t * core_if)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b082      	sub	sp, #8
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
	core_if->srp_timer_started = 1;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f04f 0201 	mov.w	r2, #1
 8010512:	759a      	strb	r2, [r3, #22]
	DWC_TIMER_SCHEDULE(core_if->srp_timer, 6000 /* 6 secs */ );
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	699b      	ldr	r3, [r3, #24]
 8010518:	4618      	mov	r0, r3
 801051a:	f241 7170 	movw	r1, #6000	; 0x1770
 801051e:	f7f7 fbdd 	bl	8007cdc <DWC_TIMER_SCHEDULE>
}
 8010522:	f107 0708 	add.w	r7, r7, #8
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}
 801052a:	bf00      	nop

0801052c <dwc_otg_initiate_srp>:

void dwc_otg_initiate_srp(dwc_otg_core_if_t * core_if)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b086      	sub	sp, #24
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
	uint32_t *addr = (uint32_t *) & (core_if->core_global_regs->gotgctl);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	685b      	ldr	r3, [r3, #4]
 8010538:	617b      	str	r3, [r7, #20]
	gotgctl_data_t mem;
	gotgctl_data_t val;

	val.d32 = DWC_READ_REG32(addr);
 801053a:	6978      	ldr	r0, [r7, #20]
 801053c:	f7f7 fab0 	bl	8007aa0 <DWC_READ_REG32>
 8010540:	4603      	mov	r3, r0
 8010542:	60fb      	str	r3, [r7, #12]
	if (val.b.sesreq) {
 8010544:	7b3b      	ldrb	r3, [r7, #12]
 8010546:	f003 0302 	and.w	r3, r3, #2
 801054a:	b2db      	uxtb	r3, r3
 801054c:	2b00      	cmp	r3, #0
 801054e:	d110      	bne.n	8010572 <dwc_otg_initiate_srp+0x46>
		DWC_ERROR("Session Request Already active!\n");
		return;
	}

	DWC_INFO("Session Request Initated\n");	//NOTICE
	mem.d32 = DWC_READ_REG32(addr);
 8010550:	6978      	ldr	r0, [r7, #20]
 8010552:	f7f7 faa5 	bl	8007aa0 <DWC_READ_REG32>
 8010556:	4603      	mov	r3, r0
 8010558:	613b      	str	r3, [r7, #16]
	mem.b.sesreq = 1;
 801055a:	693b      	ldr	r3, [r7, #16]
 801055c:	f043 0302 	orr.w	r3, r3, #2
 8010560:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(addr, mem.d32);
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	6978      	ldr	r0, [r7, #20]
 8010566:	4619      	mov	r1, r3
 8010568:	f7f7 faa6 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Start the SRP timer */
	dwc_otg_pcd_start_srp_timer(core_if);
 801056c:	6878      	ldr	r0, [r7, #4]
 801056e:	f7ff ffc9 	bl	8010504 <dwc_otg_pcd_start_srp_timer>
	return;
}
 8010572:	f107 0718 	add.w	r7, r7, #24
 8010576:	46bd      	mov	sp, r7
 8010578:	bd80      	pop	{r7, pc}
 801057a:	bf00      	nop

0801057c <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b084      	sub	sp, #16
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	68db      	ldr	r3, [r3, #12]
 8010588:	685b      	ldr	r3, [r3, #4]
 801058a:	4618      	mov	r0, r3
 801058c:	f7f7 fa88 	bl	8007aa0 <DWC_READ_REG32>
 8010590:	4603      	mov	r3, r0
 8010592:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	f36f 0382 	bfc	r3, #2, #1
 801059a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	f36f 0341 	bfc	r3, #1, #1
 80105a2:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	f36f 03c3 	bfc	r3, #3, #1
 80105aa:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	f36f 1345 	bfc	r3, #5, #1
 80105b2:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 80105b4:	68fb      	ldr	r3, [r7, #12]
}
 80105b6:	4618      	mov	r0, r3
 80105b8:	f107 0710 	add.w	r7, r7, #16
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}

080105c0 <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b082      	sub	sp, #8
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d00c      	beq.n	80105ea <cil_hcd_start+0x2a>
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d007      	beq.n	80105ea <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	687a      	ldr	r2, [r7, #4]
 80105e2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80105e4:	6992      	ldr	r2, [r2, #24]
 80105e6:	4610      	mov	r0, r2
 80105e8:	4798      	blx	r3
	}
}
 80105ea:	f107 0708 	add.w	r7, r7, #8
 80105ee:	46bd      	mov	sp, r7
 80105f0:	bd80      	pop	{r7, pc}
 80105f2:	bf00      	nop

080105f4 <cil_hcd_disconnect>:
/** Disconnect the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_disconnect(dwc_otg_core_if_t * core_if)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b082      	sub	sp, #8
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->disconnect) {
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010600:	2b00      	cmp	r3, #0
 8010602:	d00c      	beq.n	801061e <cil_hcd_disconnect+0x2a>
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010608:	689b      	ldr	r3, [r3, #8]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d007      	beq.n	801061e <cil_hcd_disconnect+0x2a>
		core_if->hcd_cb->disconnect(core_if->hcd_cb->p);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010612:	689b      	ldr	r3, [r3, #8]
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8010618:	6992      	ldr	r2, [r2, #24]
 801061a:	4610      	mov	r0, r2
 801061c:	4798      	blx	r3
	}
}
 801061e:	f107 0708 	add.w	r7, r7, #8
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}
 8010626:	bf00      	nop

08010628 <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b082      	sub	sp, #8
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010634:	2b00      	cmp	r3, #0
 8010636:	d00c      	beq.n	8010652 <cil_hcd_session_start+0x2a>
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801063c:	695b      	ldr	r3, [r3, #20]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d007      	beq.n	8010652 <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010646:	695b      	ldr	r3, [r3, #20]
 8010648:	687a      	ldr	r2, [r7, #4]
 801064a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 801064c:	6992      	ldr	r2, [r2, #24]
 801064e:	4610      	mov	r0, r2
 8010650:	4798      	blx	r3
	}
}
 8010652:	f107 0708 	add.w	r7, r7, #8
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}
 801065a:	bf00      	nop

0801065c <cil_hcd_resume>:
/** Resume the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_resume(dwc_otg_core_if_t * core_if)
{
 801065c:	b580      	push	{r7, lr}
 801065e:	b082      	sub	sp, #8
 8010660:	af00      	add	r7, sp, #0
 8010662:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->resume_wakeup) {
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010668:	2b00      	cmp	r3, #0
 801066a:	d00c      	beq.n	8010686 <cil_hcd_resume+0x2a>
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010670:	68db      	ldr	r3, [r3, #12]
 8010672:	2b00      	cmp	r3, #0
 8010674:	d007      	beq.n	8010686 <cil_hcd_resume+0x2a>
		core_if->hcd_cb->resume_wakeup(core_if->hcd_cb->p);
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801067a:	68db      	ldr	r3, [r3, #12]
 801067c:	687a      	ldr	r2, [r7, #4]
 801067e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8010680:	6992      	ldr	r2, [r2, #24]
 8010682:	4610      	mov	r0, r2
 8010684:	4798      	blx	r3
	}
}
 8010686:	f107 0708 	add.w	r7, r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}
 801068e:	bf00      	nop

08010690 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b082      	sub	sp, #8
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801069c:	2b00      	cmp	r3, #0
 801069e:	d00c      	beq.n	80106ba <cil_pcd_start+0x2a>
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d007      	beq.n	80106ba <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	687a      	ldr	r2, [r7, #4]
 80106b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80106b4:	6992      	ldr	r2, [r2, #24]
 80106b6:	4610      	mov	r0, r2
 80106b8:	4798      	blx	r3
	}
}
 80106ba:	f107 0708 	add.w	r7, r7, #8
 80106be:	46bd      	mov	sp, r7
 80106c0:	bd80      	pop	{r7, pc}
 80106c2:	bf00      	nop

080106c4 <cil_pcd_stop>:
/** Stop the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_stop(dwc_otg_core_if_t * core_if)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b082      	sub	sp, #8
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->stop) {
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d00c      	beq.n	80106ee <cil_pcd_stop+0x2a>
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106d8:	685b      	ldr	r3, [r3, #4]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d007      	beq.n	80106ee <cil_pcd_stop+0x2a>
		core_if->pcd_cb->stop(core_if->pcd_cb->p);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106e2:	685b      	ldr	r3, [r3, #4]
 80106e4:	687a      	ldr	r2, [r7, #4]
 80106e6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80106e8:	6992      	ldr	r2, [r2, #24]
 80106ea:	4610      	mov	r0, r2
 80106ec:	4798      	blx	r3
	}
}
 80106ee:	f107 0708 	add.w	r7, r7, #8
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop

080106f8 <cil_pcd_suspend>:
/** Suspend the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_suspend(dwc_otg_core_if_t * core_if)
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b082      	sub	sp, #8
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->suspend) {
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010704:	2b00      	cmp	r3, #0
 8010706:	d00c      	beq.n	8010722 <cil_pcd_suspend+0x2a>
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801070c:	691b      	ldr	r3, [r3, #16]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d007      	beq.n	8010722 <cil_pcd_suspend+0x2a>
		core_if->pcd_cb->suspend(core_if->pcd_cb->p);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010716:	691b      	ldr	r3, [r3, #16]
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 801071c:	6992      	ldr	r2, [r2, #24]
 801071e:	4610      	mov	r0, r2
 8010720:	4798      	blx	r3
	}
}
 8010722:	f107 0708 	add.w	r7, r7, #8
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}
 801072a:	bf00      	nop

0801072c <cil_pcd_resume>:
/** Resume the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_resume(dwc_otg_core_if_t * core_if)
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b082      	sub	sp, #8
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010738:	2b00      	cmp	r3, #0
 801073a:	d00c      	beq.n	8010756 <cil_pcd_resume+0x2a>
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010740:	68db      	ldr	r3, [r3, #12]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d007      	beq.n	8010756 <cil_pcd_resume+0x2a>
		core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801074a:	68db      	ldr	r3, [r3, #12]
 801074c:	687a      	ldr	r2, [r7, #4]
 801074e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8010750:	6992      	ldr	r2, [r2, #24]
 8010752:	4610      	mov	r0, r2
 8010754:	4798      	blx	r3
	}
}
 8010756:	f107 0708 	add.w	r7, r7, #8
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}
 801075e:	bf00      	nop

08010760 <dwc_otg_handle_mode_mismatch_intr>:
/** This function will log a debug message
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_mode_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b084      	sub	sp, #16
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_WARN("Mode Mismatch Interrupt: currently in %s mode\n",
		 dwc_otg_mode(core_if) ? "Host" : "Device");

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010768:	f04f 0300 	mov.w	r3, #0
 801076c:	60fb      	str	r3, [r7, #12]
	gintsts.b.modemismatch = 1;
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	f043 0302 	orr.w	r3, r3, #2
 8010774:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	685b      	ldr	r3, [r3, #4]
 801077a:	f103 0214 	add.w	r2, r3, #20
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	4610      	mov	r0, r2
 8010782:	4619      	mov	r1, r3
 8010784:	f7f7 f998 	bl	8007ab8 <DWC_WRITE_REG32>
	return 1;
 8010788:	f04f 0301 	mov.w	r3, #1
}
 801078c:	4618      	mov	r0, r3
 801078e:	f107 0710 	add.w	r7, r7, #16
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}
 8010796:	bf00      	nop

08010798 <dwc_otg_handle_otg_intr>:
 * occurred.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_otg_intr(dwc_otg_core_if_t * core_if)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b088      	sub	sp, #32
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	685b      	ldr	r3, [r3, #4]
 80107a4:	61fb      	str	r3, [r7, #28]
	gotgint_data_t gotgint;
	gotgctl_data_t gotgctl;
	gintmsk_data_t gintmsk;
	gpwrdn_data_t gpwrdn;

	gotgint.d32 = DWC_READ_REG32(&global_regs->gotgint);
 80107a6:	69fb      	ldr	r3, [r7, #28]
 80107a8:	f103 0304 	add.w	r3, r3, #4
 80107ac:	4618      	mov	r0, r3
 80107ae:	f7f7 f977 	bl	8007aa0 <DWC_READ_REG32>
 80107b2:	4603      	mov	r3, r0
 80107b4:	61bb      	str	r3, [r7, #24]
	gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 80107b6:	69fb      	ldr	r3, [r7, #28]
 80107b8:	4618      	mov	r0, r3
 80107ba:	f7f7 f971 	bl	8007aa0 <DWC_READ_REG32>
 80107be:	4603      	mov	r3, r0
 80107c0:	617b      	str	r3, [r7, #20]
	DWC_DEBUGPL(DBG_CIL, "++OTG Interrupt gotgint=%0x [%s]\n", gotgint.d32,
		    op_state_str(core_if));

	if (gotgint.b.sesenddet) {
 80107c2:	7e3b      	ldrb	r3, [r7, #24]
 80107c4:	f003 0304 	and.w	r3, r3, #4
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d067      	beq.n	801089e <dwc_otg_handle_otg_intr+0x106>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session End Detected++ (%s)\n",
			    op_state_str(core_if));
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 80107ce:	69fb      	ldr	r3, [r7, #28]
 80107d0:	4618      	mov	r0, r3
 80107d2:	f7f7 f965 	bl	8007aa0 <DWC_READ_REG32>
 80107d6:	4603      	mov	r3, r0
 80107d8:	617b      	str	r3, [r7, #20]

		if (core_if->op_state == B_HOST) {
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80107e0:	2b05      	cmp	r3, #5
 80107e2:	d108      	bne.n	80107f6 <dwc_otg_handle_otg_intr+0x5e>
			cil_pcd_start(core_if);
 80107e4:	6878      	ldr	r0, [r7, #4]
 80107e6:	f7ff ff53 	bl	8010690 <cil_pcd_start>
			core_if->op_state = B_PERIPHERAL;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f04f 0204 	mov.w	r2, #4
 80107f0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 80107f4:	e044      	b.n	8010880 <dwc_otg_handle_otg_intr+0xe8>

			/* If Session End Detected the B-Cable has
			 * been disconnected. */
			/* Reset PCD and Gadget driver to a
			 * clean state. */
			core_if->lx_state = DWC_OTG_L0;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f04f 0200 	mov.w	r2, #0
 80107fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			DWC_SPINUNLOCK(core_if->lock);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010806:	4618      	mov	r0, r3
 8010808:	f7f7 f998 	bl	8007b3c <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 801080c:	6878      	ldr	r0, [r7, #4]
 801080e:	f7ff ff59 	bl	80106c4 <cil_pcd_stop>
			DWC_SPINLOCK(core_if->lock);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010818:	4618      	mov	r0, r3
 801081a:	f7f7 f985 	bl	8007b28 <DWC_SPINLOCK>

			if (core_if->adp_enable) {
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8010824:	2b00      	cmp	r3, #0
 8010826:	d02b      	beq.n	8010880 <dwc_otg_handle_otg_intr+0xe8>
				if (core_if->power_down == 2) {
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801082e:	2b02      	cmp	r3, #2
 8010830:	d111      	bne.n	8010856 <dwc_otg_handle_otg_intr+0xbe>
					gpwrdn.d32 = 0;
 8010832:	f04f 0300 	mov.w	r3, #0
 8010836:	60fb      	str	r3, [r7, #12]
					gpwrdn.b.pwrdnswtch = 1;
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	f043 0320 	orr.w	r3, r3, #32
 801083e:	60fb      	str	r3, [r7, #12]
					DWC_MODIFY_REG32(&core_if->
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	685b      	ldr	r3, [r3, #4]
 8010844:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	4610      	mov	r0, r2
 801084c:	4619      	mov	r1, r3
 801084e:	f04f 0200 	mov.w	r2, #0
 8010852:	f7f7 f93f 	bl	8007ad4 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, gpwrdn.d32, 0);
				}

				gpwrdn.d32 = 0;
 8010856:	f04f 0300 	mov.w	r3, #0
 801085a:	60fb      	str	r3, [r7, #12]
				gpwrdn.b.pmuactv = 1;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	f043 0302 	orr.w	r3, r3, #2
 8010862:	60fb      	str	r3, [r7, #12]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	685b      	ldr	r3, [r3, #4]
 8010868:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	4610      	mov	r0, r2
 8010870:	f04f 0100 	mov.w	r1, #0
 8010874:	461a      	mov	r2, r3
 8010876:	f7f7 f92d 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				dwc_otg_adp_sense_start(core_if);
 801087a:	6878      	ldr	r0, [r7, #4]
 801087c:	f7f7 fecc 	bl	8008618 <dwc_otg_adp_sense_start>
			}
		}

		gotgctl.d32 = 0;
 8010880:	f04f 0300 	mov.w	r3, #0
 8010884:	617b      	str	r3, [r7, #20]
		gotgctl.b.devhnpen = 1;
 8010886:	697b      	ldr	r3, [r7, #20]
 8010888:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801088c:	617b      	str	r3, [r7, #20]
		DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 801088e:	69fa      	ldr	r2, [r7, #28]
 8010890:	697b      	ldr	r3, [r7, #20]
 8010892:	4610      	mov	r0, r2
 8010894:	4619      	mov	r1, r3
 8010896:	f04f 0200 	mov.w	r2, #0
 801089a:	f7f7 f91b 	bl	8007ad4 <DWC_MODIFY_REG32>
	}
	if (gotgint.b.sesreqsucstschng) {
 801089e:	7e7b      	ldrb	r3, [r7, #25]
 80108a0:	f003 0301 	and.w	r3, r3, #1
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d03a      	beq.n	8010920 <dwc_otg_handle_otg_intr+0x188>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session Reqeust Success Status Change++\n");
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 80108aa:	69fb      	ldr	r3, [r7, #28]
 80108ac:	4618      	mov	r0, r3
 80108ae:	f7f7 f8f7 	bl	8007aa0 <DWC_READ_REG32>
 80108b2:	4603      	mov	r3, r0
 80108b4:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.sesreqscs) {
 80108b6:	7d3b      	ldrb	r3, [r7, #20]
 80108b8:	f003 0301 	and.w	r3, r3, #1
 80108bc:	b2db      	uxtb	r3, r3
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d02e      	beq.n	8010920 <dwc_otg_handle_otg_intr+0x188>

			if ((core_if->core_params->phy_type ==
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d10a      	bne.n	80108e4 <dwc_otg_handle_otg_intr+0x14c>
			     DWC_PHY_TYPE_PARAM_FS) && (core_if->core_params->i2c_enable)) {
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d004      	beq.n	80108e4 <dwc_otg_handle_otg_intr+0x14c>
				core_if->srp_success = 1;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f04f 0201 	mov.w	r2, #1
 80108e0:	755a      	strb	r2, [r3, #21]
 80108e2:	e01d      	b.n	8010920 <dwc_otg_handle_otg_intr+0x188>
			} else {
				DWC_SPINUNLOCK(core_if->lock);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80108ea:	4618      	mov	r0, r3
 80108ec:	f7f7 f926 	bl	8007b3c <DWC_SPINUNLOCK>
				cil_pcd_resume(core_if);
 80108f0:	6878      	ldr	r0, [r7, #4]
 80108f2:	f7ff ff1b 	bl	801072c <cil_pcd_resume>
				DWC_SPINLOCK(core_if->lock);
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80108fc:	4618      	mov	r0, r3
 80108fe:	f7f7 f913 	bl	8007b28 <DWC_SPINLOCK>
				/* Clear Session Request */
				gotgctl.d32 = 0;
 8010902:	f04f 0300 	mov.w	r3, #0
 8010906:	617b      	str	r3, [r7, #20]
				gotgctl.b.sesreq = 1;
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	f043 0302 	orr.w	r3, r3, #2
 801090e:	617b      	str	r3, [r7, #20]
				DWC_MODIFY_REG32(&global_regs->gotgctl,
 8010910:	69fa      	ldr	r2, [r7, #28]
 8010912:	697b      	ldr	r3, [r7, #20]
 8010914:	4610      	mov	r0, r2
 8010916:	4619      	mov	r1, r3
 8010918:	f04f 0200 	mov.w	r2, #0
 801091c:	f7f7 f8da 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gotgctl.d32, 0);
			}
		}
	}
	if (gotgint.b.hstnegsucstschng) {
 8010920:	7e7b      	ldrb	r3, [r7, #25]
 8010922:	f003 0302 	and.w	r3, r3, #2
 8010926:	b2db      	uxtb	r3, r3
 8010928:	2b00      	cmp	r3, #0
 801092a:	d052      	beq.n	80109d2 <dwc_otg_handle_otg_intr+0x23a>
		/* Print statements during the HNP interrupt handling
		 * can cause it to fail.*/
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 801092c:	69fb      	ldr	r3, [r7, #28]
 801092e:	4618      	mov	r0, r3
 8010930:	f7f7 f8b6 	bl	8007aa0 <DWC_READ_REG32>
 8010934:	4603      	mov	r3, r0
 8010936:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.hstnegscs) {
 8010938:	7d7b      	ldrb	r3, [r7, #21]
 801093a:	f003 0301 	and.w	r3, r3, #1
 801093e:	b2db      	uxtb	r3, r3
 8010940:	2b00      	cmp	r3, #0
 8010942:	d033      	beq.n	80109ac <dwc_otg_handle_otg_intr+0x214>
			if (dwc_otg_is_host_mode(core_if)) {
 8010944:	6878      	ldr	r0, [r7, #4]
 8010946:	f7fd fc1f 	bl	800e188 <dwc_otg_is_host_mode>
 801094a:	4603      	mov	r3, r0
 801094c:	2b00      	cmp	r3, #0
 801094e:	d040      	beq.n	80109d2 <dwc_otg_handle_otg_intr+0x23a>
				core_if->op_state = B_HOST;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f04f 0205 	mov.w	r2, #5
 8010956:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				 * HCD interrupt handler won't get called if
				 * the HCD state is HALT. This means that the
				 * interrupt does not get handled and Linux
				 * complains loudly.
				 */
				gintmsk.d32 = 0;
 801095a:	f04f 0300 	mov.w	r3, #0
 801095e:	613b      	str	r3, [r7, #16]
				gintmsk.b.sofintr = 1;
 8010960:	693b      	ldr	r3, [r7, #16]
 8010962:	f043 0308 	orr.w	r3, r3, #8
 8010966:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&global_regs->gintmsk,
 8010968:	69fb      	ldr	r3, [r7, #28]
 801096a:	f103 0218 	add.w	r2, r3, #24
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	4610      	mov	r0, r2
 8010972:	4619      	mov	r1, r3
 8010974:	f04f 0200 	mov.w	r2, #0
 8010978:	f7f7 f8ac 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gintmsk.d32, 0);
				/* Call callback function with spin lock released */
				DWC_SPINUNLOCK(core_if->lock);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010982:	4618      	mov	r0, r3
 8010984:	f7f7 f8da 	bl	8007b3c <DWC_SPINUNLOCK>
				cil_pcd_stop(core_if);
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f7ff fe9b 	bl	80106c4 <cil_pcd_stop>
				/*
				 * Initialize the Core for Host mode.
				 */
				cil_hcd_start(core_if);
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f7ff fe16 	bl	80105c0 <cil_hcd_start>
				DWC_SPINLOCK(core_if->lock);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801099a:	4618      	mov	r0, r3
 801099c:	f7f7 f8c4 	bl	8007b28 <DWC_SPINLOCK>
				core_if->op_state = B_HOST;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f04f 0205 	mov.w	r2, #5
 80109a6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 80109aa:	e012      	b.n	80109d2 <dwc_otg_handle_otg_intr+0x23a>
			}
		} else {
			gotgctl.d32 = 0;
 80109ac:	f04f 0300 	mov.w	r3, #0
 80109b0:	617b      	str	r3, [r7, #20]
			gotgctl.b.hnpreq = 1;
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80109b8:	617b      	str	r3, [r7, #20]
			gotgctl.b.devhnpen = 1;
 80109ba:	697b      	ldr	r3, [r7, #20]
 80109bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80109c0:	617b      	str	r3, [r7, #20]
			DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 80109c2:	69fa      	ldr	r2, [r7, #28]
 80109c4:	697b      	ldr	r3, [r7, #20]
 80109c6:	4610      	mov	r0, r2
 80109c8:	4619      	mov	r1, r3
 80109ca:	f04f 0200 	mov.w	r2, #0
 80109ce:	f7f7 f881 	bl	8007ad4 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_ANY, "HNP Failed\n");
			__DWC_ERROR("Device Not Connected/Responding\n");
		}
	}
	if (gotgint.b.hstnegdet) {
 80109d2:	7ebb      	ldrb	r3, [r7, #26]
 80109d4:	f003 0302 	and.w	r3, r3, #2
 80109d8:	b2db      	uxtb	r3, r3
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d045      	beq.n	8010a6a <dwc_otg_handle_otg_intr+0x2d2>
		 */
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Host Negotiation Detected++ (%s)\n",
			    (dwc_otg_is_host_mode(core_if) ? "Host" :
			     "Device"));
		if (dwc_otg_is_device_mode(core_if)) {
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f7fd fbc0 	bl	800e164 <dwc_otg_is_device_mode>
 80109e4:	4603      	mov	r3, r0
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d017      	beq.n	8010a1a <dwc_otg_handle_otg_intr+0x282>
			DWC_DEBUGPL(DBG_ANY, "a_suspend->a_peripheral (%d)\n",
				    core_if->op_state);
			DWC_SPINUNLOCK(core_if->lock);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80109f0:	4618      	mov	r0, r3
 80109f2:	f7f7 f8a3 	bl	8007b3c <DWC_SPINUNLOCK>
			cil_hcd_disconnect(core_if);
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	f7ff fdfc 	bl	80105f4 <cil_hcd_disconnect>
			cil_pcd_start(core_if);
 80109fc:	6878      	ldr	r0, [r7, #4]
 80109fe:	f7ff fe47 	bl	8010690 <cil_pcd_start>
			DWC_SPINLOCK(core_if->lock);
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010a08:	4618      	mov	r0, r3
 8010a0a:	f7f7 f88d 	bl	8007b28 <DWC_SPINLOCK>
			core_if->op_state = A_PERIPHERAL;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	f04f 0203 	mov.w	r2, #3
 8010a14:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8010a18:	e027      	b.n	8010a6a <dwc_otg_handle_otg_intr+0x2d2>
			 * already set. The HCD interrupt handler won't get
			 * called if the HCD state is HALT. This means that
			 * the interrupt does not get handled and Linux
			 * complains loudly.
			 */
			gintmsk.d32 = 0;
 8010a1a:	f04f 0300 	mov.w	r3, #0
 8010a1e:	613b      	str	r3, [r7, #16]
			gintmsk.b.sofintr = 1;
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	f043 0308 	orr.w	r3, r3, #8
 8010a26:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&global_regs->gintmsk, gintmsk.d32, 0);
 8010a28:	69fb      	ldr	r3, [r7, #28]
 8010a2a:	f103 0218 	add.w	r2, r3, #24
 8010a2e:	693b      	ldr	r3, [r7, #16]
 8010a30:	4610      	mov	r0, r2
 8010a32:	4619      	mov	r1, r3
 8010a34:	f04f 0200 	mov.w	r2, #0
 8010a38:	f7f7 f84c 	bl	8007ad4 <DWC_MODIFY_REG32>
			DWC_SPINUNLOCK(core_if->lock);
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010a42:	4618      	mov	r0, r3
 8010a44:	f7f7 f87a 	bl	8007b3c <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 8010a48:	6878      	ldr	r0, [r7, #4]
 8010a4a:	f7ff fe3b 	bl	80106c4 <cil_pcd_stop>
			cil_hcd_start(core_if);
 8010a4e:	6878      	ldr	r0, [r7, #4]
 8010a50:	f7ff fdb6 	bl	80105c0 <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7f7 f864 	bl	8007b28 <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f04f 0201 	mov.w	r2, #1
 8010a66:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	if (gotgint.b.debdone) {
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: " "Debounce Done++\n");
	}

	/* Clear GOTGINT */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, gotgint.d32);
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	685b      	ldr	r3, [r3, #4]
 8010a6e:	f103 0204 	add.w	r2, r3, #4
 8010a72:	69bb      	ldr	r3, [r7, #24]
 8010a74:	4610      	mov	r0, r2
 8010a76:	4619      	mov	r1, r3
 8010a78:	f7f7 f81e 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8010a7c:	f04f 0301 	mov.w	r3, #1
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	f107 0720 	add.w	r7, r7, #32
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bd80      	pop	{r7, pc}
 8010a8a:	bf00      	nop

08010a8c <w_conn_id_status_change>:

void w_conn_id_status_change(void *p)
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b086      	sub	sp, #24
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = p;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	613b      	str	r3, [r7, #16]
	uint32_t count = 0;
 8010a98:	f04f 0300 	mov.w	r3, #0
 8010a9c:	617b      	str	r3, [r7, #20]
	
	gotgctl_data_t gotgctl = {.d32 = 0 };
 8010a9e:	f04f 0300 	mov.w	r3, #0
 8010aa2:	60fb      	str	r3, [r7, #12]

	gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8010aa4:	693b      	ldr	r3, [r7, #16]
 8010aa6:	685b      	ldr	r3, [r3, #4]
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	f7f6 fff9 	bl	8007aa0 <DWC_READ_REG32>
 8010aae:	4603      	mov	r3, r0
 8010ab0:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_CIL, "gotgctl=%0x\n", gotgctl.d32);
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
 8010ab2:	7bbb      	ldrb	r3, [r7, #14]
 8010ab4:	f003 0301 	and.w	r3, r3, #1
 8010ab8:	b2db      	uxtb	r3, r3
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d032      	beq.n	8010b24 <w_conn_id_status_change+0x98>
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 8010abe:	e00c      	b.n	8010ada <w_conn_id_status_change+0x4e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 8010ac0:	f04f 0064 	mov.w	r0, #100	; 0x64
 8010ac4:	f7f7 f8b8 	bl	8007c38 <DWC_MDELAY>
			if (++count > 10000)
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	f103 0301 	add.w	r3, r3, #1
 8010ace:	617b      	str	r3, [r7, #20]
 8010ad0:	697a      	ldr	r2, [r7, #20]
 8010ad2:	f242 7310 	movw	r3, #10000	; 0x2710
 8010ad6:	429a      	cmp	r2, r3
 8010ad8:	d806      	bhi.n	8010ae8 <w_conn_id_status_change+0x5c>
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 8010ada:	6938      	ldr	r0, [r7, #16]
 8010adc:	f7fd fb42 	bl	800e164 <dwc_otg_is_device_mode>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d0ec      	beq.n	8010ac0 <w_conn_id_status_change+0x34>
 8010ae6:	e000      	b.n	8010aea <w_conn_id_status_change+0x5e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 8010ae8:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = B_PERIPHERAL;
 8010aea:	693b      	ldr	r3, [r7, #16]
 8010aec:	f04f 0204 	mov.w	r2, #4
 8010af0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8010af4:	6938      	ldr	r0, [r7, #16]
 8010af6:	f7f9 fddb 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010afa:	6938      	ldr	r0, [r7, #16]
 8010afc:	f7f8 fb9e 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 8010b00:	6938      	ldr	r0, [r7, #16]
 8010b02:	f7ff fdc5 	bl	8010690 <cil_pcd_start>
 8010b06:	e024      	b.n	8010b52 <w_conn_id_status_change+0xc6>
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 8010b08:	f04f 0064 	mov.w	r0, #100	; 0x64
 8010b0c:	f7f7 f894 	bl	8007c38 <DWC_MDELAY>
			if (++count > 10000)
 8010b10:	697b      	ldr	r3, [r7, #20]
 8010b12:	f103 0301 	add.w	r3, r3, #1
 8010b16:	617b      	str	r3, [r7, #20]
 8010b18:	697a      	ldr	r2, [r7, #20]
 8010b1a:	f242 7310 	movw	r3, #10000	; 0x2710
 8010b1e:	429a      	cmp	r2, r3
 8010b20:	d808      	bhi.n	8010b34 <w_conn_id_status_change+0xa8>
 8010b22:	e000      	b.n	8010b26 <w_conn_id_status_change+0x9a>
		dwc_otg_core_init(core_if);
		dwc_otg_enable_global_interrupts(core_if);
		cil_pcd_start(core_if);
	} else {
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
 8010b24:	bf00      	nop
 8010b26:	6938      	ldr	r0, [r7, #16]
 8010b28:	f7fd fb2e 	bl	800e188 <dwc_otg_is_host_mode>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d0ea      	beq.n	8010b08 <w_conn_id_status_change+0x7c>
 8010b32:	e000      	b.n	8010b36 <w_conn_id_status_change+0xaa>
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 8010b34:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = A_HOST;
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	f04f 0201 	mov.w	r2, #1
 8010b3c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		/*
		 * Initialize the Core for Host mode.
		 */
		dwc_otg_core_init(core_if);
 8010b40:	6938      	ldr	r0, [r7, #16]
 8010b42:	f7f9 fdb5 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010b46:	6938      	ldr	r0, [r7, #16]
 8010b48:	f7f8 fb78 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 8010b4c:	6938      	ldr	r0, [r7, #16]
 8010b4e:	f7ff fd37 	bl	80105c0 <cil_hcd_start>
	}
}
 8010b52:	f107 0718 	add.w	r7, r7, #24
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}
 8010b5a:	bf00      	nop

08010b5c <dwc_otg_handle_conn_id_status_change_intr>:
 * connector.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_conn_id_status_change_intr(dwc_otg_core_if_t * core_if)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b084      	sub	sp, #16
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	6078      	str	r0, [r7, #4]
	 * to host, the PCD interrupt handler won't handle the interrupt if
	 * host mode is already set. The HCD interrupt handler won't get
	 * called if the HCD state is HALT. This means that the interrupt does
	 * not get handled and Linux complains loudly.
	 */
	gintmsk_data_t gintmsk = {.d32 = 0 };
 8010b64:	f04f 0300 	mov.w	r3, #0
 8010b68:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts = {.d32 = 0 };
 8010b6a:	f04f 0300 	mov.w	r3, #0
 8010b6e:	60bb      	str	r3, [r7, #8]

	gintmsk.b.sofintr = 1;
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	f043 0308 	orr.w	r3, r3, #8
 8010b76:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32, 0);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	685b      	ldr	r3, [r3, #4]
 8010b7c:	f103 0218 	add.w	r2, r3, #24
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	4610      	mov	r0, r2
 8010b84:	4619      	mov	r1, r3
 8010b86:	f04f 0200 	mov.w	r2, #0
 8010b8a:	f7f6 ffa3 	bl	8007ad4 <DWC_MODIFY_REG32>
	/*
	 * Need to schedule a work, as there are possible DELAY function calls
	 * Release lock before scheduling workq as it holds spinlock during scheduling
	 */

	DWC_SPINUNLOCK(core_if->lock);
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010b94:	4618      	mov	r0, r3
 8010b96:	f7f6 ffd1 	bl	8007b3c <DWC_SPINUNLOCK>
	DWC_WORKQ_SCHEDULE(core_if->wq_otg, w_conn_id_status_change,
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	f640 218d 	movw	r1, #2701	; 0xa8d
 8010ba4:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010ba8:	687a      	ldr	r2, [r7, #4]
 8010baa:	f24c 035c 	movw	r3, #49244	; 0xc05c
 8010bae:	f6c0 0302 	movt	r3, #2050	; 0x802
 8010bb2:	f7f7 f979 	bl	8007ea8 <DWC_WORKQ_SCHEDULE>
			   core_if, "connection id status change");
	DWC_SPINLOCK(core_if->lock);
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	f7f6 ffb3 	bl	8007b28 <DWC_SPINLOCK>

	/* Set flag and clear interrupt */
	gintsts.b.conidstschng = 1;
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010bc8:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	685b      	ldr	r3, [r3, #4]
 8010bce:	f103 0214 	add.w	r2, r3, #20
 8010bd2:	68bb      	ldr	r3, [r7, #8]
 8010bd4:	4610      	mov	r0, r2
 8010bd6:	4619      	mov	r1, r3
 8010bd8:	f7f6 ff6e 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8010bdc:	f04f 0301 	mov.w	r3, #1
}
 8010be0:	4618      	mov	r0, r3
 8010be2:	f107 0710 	add.w	r7, r7, #16
 8010be6:	46bd      	mov	sp, r7
 8010be8:	bd80      	pop	{r7, pc}
 8010bea:	bf00      	nop

08010bec <dwc_otg_handle_session_req_intr>:
 * controller out of low power mode before turning on bus power.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_session_req_intr(dwc_otg_core_if_t * core_if)
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b084      	sub	sp, #16
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]

#ifndef DWC_HOST_ONLY
	hprt0_data_t hprt0;
	DWC_DEBUGPL(DBG_ANY, "++Session Request Interrupt++\n");

	if (dwc_otg_is_device_mode(core_if)) {
 8010bf4:	6878      	ldr	r0, [r7, #4]
 8010bf6:	f7fd fab5 	bl	800e164 <dwc_otg_is_device_mode>
 8010bfa:	4603      	mov	r3, r0
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d113      	bne.n	8010c28 <dwc_otg_handle_session_req_intr+0x3c>
		DWC_PRINTF("SRP: Device mode\n");
	} else {
		DWC_PRINTF("SRP: Host mode\n");

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f7ff fcbb 	bl	801057c <dwc_otg_read_hprt0>
 8010c06:	4603      	mov	r3, r0
 8010c08:	60bb      	str	r3, [r7, #8]
		hprt0.b.prtpwr = 1;
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010c10:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	68db      	ldr	r3, [r3, #12]
 8010c16:	685a      	ldr	r2, [r3, #4]
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	4610      	mov	r0, r2
 8010c1c:	4619      	mov	r1, r3
 8010c1e:	f7f6 ff4b 	bl	8007ab8 <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f7ff fd00 	bl	8010628 <cil_hcd_session_start>
	}
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010c28:	f04f 0300 	mov.w	r3, #0
 8010c2c:	60fb      	str	r3, [r7, #12]
	gintsts.b.sessreqintr = 1;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010c34:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	685b      	ldr	r3, [r3, #4]
 8010c3a:	f103 0214 	add.w	r2, r3, #20
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	4610      	mov	r0, r2
 8010c42:	4619      	mov	r1, r3
 8010c44:	f7f6 ff38 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8010c48:	f04f 0301 	mov.w	r3, #1
}
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	f107 0710 	add.w	r7, r7, #16
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}
 8010c56:	bf00      	nop

08010c58 <w_wakeup_detected>:

void w_wakeup_detected(void *p)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b084      	sub	sp, #16
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) p;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	60fb      	str	r3, [r7, #12]
	/*
	 * Clear the Resume after 70ms. (Need 20 ms minimum. Use 70 ms
	 * so that OPT tests pass with all PHYs).
	 */

	hprt0_data_t hprt0 = {.d32 = 0 };
 8010c64:	f04f 0300 	mov.w	r3, #0
 8010c68:	60bb      	str	r3, [r7, #8]
	/* Restart the Phy Clock */
	pcgcctl.b.stoppclk = 1;
	DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	dwc_udelay(10);
#endif //0
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010c6a:	68f8      	ldr	r0, [r7, #12]
 8010c6c:	f7ff fc86 	bl	801057c <dwc_otg_read_hprt0>
 8010c70:	4603      	mov	r3, r0
 8010c72:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_ANY, "Resume: HPRT0=%0x\n", hprt0.d32);
//      dwc_mdelay(70);
	hprt0.b.prtres = 0;	/* Resume */
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	f36f 1386 	bfc	r3, #6, #1
 8010c7a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	68db      	ldr	r3, [r3, #12]
 8010c80:	685a      	ldr	r2, [r3, #4]
 8010c82:	68bb      	ldr	r3, [r7, #8]
 8010c84:	4610      	mov	r0, r2
 8010c86:	4619      	mov	r1, r3
 8010c88:	f7f6 ff16 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_ANY, "Clear Resume: HPRT0=%0x\n",
		    DWC_READ_REG32(core_if->host_if->hprt0));

	cil_hcd_resume(core_if);
 8010c8c:	68f8      	ldr	r0, [r7, #12]
 8010c8e:	f7ff fce5 	bl	801065c <cil_hcd_resume>

	/** Change to L0 state*/
	core_if->lx_state = DWC_OTG_L0;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	f04f 0200 	mov.w	r2, #0
 8010c98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8010c9c:	f107 0710 	add.w	r7, r7, #16
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}

08010ca4 <dwc_otg_handle_wakeup_detected_intr>:
 * low power mode, the handler must brings the controller out of low
 * power mode. The controller automatically begins resume
 * signaling. The handler schedules a time to stop resume signaling.
 */
int32_t dwc_otg_handle_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b086      	sub	sp, #24
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	6078      	str	r0, [r7, #4]
	DWC_DEBUGPL(DBG_ANY,
		    "++Resume and Remote Wakeup Detected Interrupt++\n");

	DWC_PRINTF("%s lxstate = %d\n", __func__, core_if->lx_state);

	if (dwc_otg_is_device_mode(core_if)) {
 8010cac:	6878      	ldr	r0, [r7, #4]
 8010cae:	f7fd fa59 	bl	800e164 <dwc_otg_is_device_mode>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d058      	beq.n	8010d6a <dwc_otg_handle_wakeup_detected_intr+0xc6>

		dctl_data_t dctl = {.d32 = 0 };
 8010cb8:	f04f 0300 	mov.w	r3, #0
 8010cbc:	613b      	str	r3, [r7, #16]

		DWC_DEBUGPL(DBG_PCD, "DSTS=0x%0x\n",
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->dsts));
		if (core_if->lx_state == DWC_OTG_L2) {
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010cc4:	2b02      	cmp	r3, #2
 8010cc6:	d12d      	bne.n	8010d24 <dwc_otg_handle_wakeup_detected_intr+0x80>
				power.b.rstpdwnmodule = 0;
				DWC_WRITE_REG32(core_if->pcgcctl, power.d32);
			}
#endif
			/* Clear the Remote Wakeup Signaling */
			dctl.b.rmtwkupsig = 1;
 8010cc8:	693b      	ldr	r3, [r7, #16]
 8010cca:	f043 0301 	orr.w	r3, r3, #1
 8010cce:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	689b      	ldr	r3, [r3, #8]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	f103 0204 	add.w	r2, r3, #4
 8010cda:	693b      	ldr	r3, [r7, #16]
 8010cdc:	4610      	mov	r0, r2
 8010cde:	4619      	mov	r1, r3
 8010ce0:	f04f 0200 	mov.w	r2, #0
 8010ce4:	f7f6 fef6 	bl	8007ad4 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, dctl.d32, 0);

			DWC_SPINUNLOCK(core_if->lock);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7f6 ff24 	bl	8007b3c <DWC_SPINUNLOCK>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d00c      	beq.n	8010d16 <dwc_otg_handle_wakeup_detected_intr+0x72>
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d00:	68db      	ldr	r3, [r3, #12]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d007      	beq.n	8010d16 <dwc_otg_handle_wakeup_detected_intr+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d0a:	68db      	ldr	r3, [r3, #12]
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8010d10:	6992      	ldr	r2, [r2, #24]
 8010d12:	4610      	mov	r0, r2
 8010d14:	4798      	blx	r3
			}
			DWC_SPINLOCK(core_if->lock);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f7f6 ff03 	bl	8007b28 <DWC_SPINLOCK>
 8010d22:	e01c      	b.n	8010d5e <dwc_otg_handle_wakeup_detected_intr+0xba>
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	685b      	ldr	r3, [r3, #4]
 8010d28:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f7f6 feb7 	bl	8007aa0 <DWC_READ_REG32>
 8010d32:	4603      	mov	r3, r0
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
			}
			DWC_SPINLOCK(core_if->lock);
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
 8010d34:	60fb      	str	r3, [r7, #12]
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
			lpmcfg.b.hird_thres &= (~(1 << 4));
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	f3c3 2304 	ubfx	r3, r3, #8, #5
 8010d3c:	b2db      	uxtb	r3, r3
 8010d3e:	f003 030f 	and.w	r3, r3, #15
 8010d42:	b2da      	uxtb	r2, r3
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	f362 230c 	bfi	r3, r2, #8, #5
 8010d4a:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg,
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	685b      	ldr	r3, [r3, #4]
 8010d50:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	4610      	mov	r0, r2
 8010d58:	4619      	mov	r1, r3
 8010d5a:	f7f6 fead 	bl	8007ab8 <DWC_WRITE_REG32>
					lpmcfg.d32);
		}
		/** Change to L0 state*/
		core_if->lx_state = DWC_OTG_L0;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	f04f 0200 	mov.w	r2, #0
 8010d64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8010d68:	e021      	b.n	8010dae <dwc_otg_handle_wakeup_detected_intr+0x10a>
	} else {
		if (core_if->lx_state != DWC_OTG_L1) {
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010d70:	2b01      	cmp	r3, #1
 8010d72:	d017      	beq.n	8010da4 <dwc_otg_handle_wakeup_detected_intr+0x100>

			pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8010d74:	f04f 0300 	mov.w	r3, #0
 8010d78:	60bb      	str	r3, [r7, #8]

			/* Restart the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 8010d7a:	68bb      	ldr	r3, [r7, #8]
 8010d7c:	f043 0301 	orr.w	r3, r3, #1
 8010d80:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	69da      	ldr	r2, [r3, #28]
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	4610      	mov	r0, r2
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	f04f 0200 	mov.w	r2, #0
 8010d90:	f7f6 fea0 	bl	8007ad4 <DWC_MODIFY_REG32>
			DWC_TIMER_SCHEDULE(core_if->wkp_timer, 71);
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f04f 0147 	mov.w	r1, #71	; 0x47
 8010d9e:	f7f6 ff9d 	bl	8007cdc <DWC_TIMER_SCHEDULE>
 8010da2:	e004      	b.n	8010dae <dwc_otg_handle_wakeup_detected_intr+0x10a>
		} else {
			/** Change to L0 state*/
			core_if->lx_state = DWC_OTG_L0;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	f04f 0200 	mov.w	r2, #0
 8010daa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010dae:	f04f 0300 	mov.w	r3, #0
 8010db2:	617b      	str	r3, [r7, #20]
	gintsts.b.wkupintr = 1;
 8010db4:	697b      	ldr	r3, [r7, #20]
 8010db6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010dba:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	685b      	ldr	r3, [r3, #4]
 8010dc0:	f103 0214 	add.w	r2, r3, #20
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	4610      	mov	r0, r2
 8010dc8:	4619      	mov	r1, r3
 8010dca:	f7f6 fe75 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8010dce:	f04f 0301 	mov.w	r3, #1
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f107 0718 	add.w	r7, r7, #24
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}

08010ddc <dwc_otg_handle_pwrdn_disconnect_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * Device disconnect.
 */
static int32_t dwc_otg_handle_pwrdn_disconnect_intr(dwc_otg_core_if_t *core_if)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = { .d32 = 0 };
 8010de4:	f04f 0300 	mov.w	r3, #0
 8010de8:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = { .d32 = 0 };
 8010dea:	f04f 0300 	mov.w	r3, #0
 8010dee:	60bb      	str	r3, [r7, #8]

	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	685b      	ldr	r3, [r3, #4]
 8010df4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7f6 fe51 	bl	8007aa0 <DWC_READ_REG32>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d102      	bne.n	8010e12 <dwc_otg_handle_pwrdn_disconnect_intr+0x36>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8010e0c:	f04f 0301 	mov.w	r3, #1
 8010e10:	e0a2      	b.n	8010f58 <dwc_otg_handle_pwrdn_disconnect_intr+0x17c>
	}

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	f043 0320 	orr.w	r3, r3, #32
 8010e18:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	685b      	ldr	r3, [r3, #4]
 8010e1e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	4610      	mov	r0, r2
 8010e26:	4619      	mov	r1, r3
 8010e28:	f04f 0200 	mov.w	r2, #0
 8010e2c:	f7f6 fe52 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010e30:	f04f 000a 	mov.w	r0, #10
 8010e34:	f7f6 fede 	bl	8007bf4 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 8010e38:	f04f 0300 	mov.w	r3, #0
 8010e3c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	f043 0310 	orr.w	r3, r3, #16
 8010e44:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	685b      	ldr	r3, [r3, #4]
 8010e4a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	4610      	mov	r0, r2
 8010e52:	4619      	mov	r1, r3
 8010e54:	f04f 0200 	mov.w	r2, #0
 8010e58:	f7f6 fe3c 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010e5c:	f04f 000a 	mov.w	r0, #10
 8010e60:	f7f6 fec8 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps*/
	gpwrdn.d32 = 0;
 8010e64:	f04f 0300 	mov.w	r3, #0
 8010e68:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	f043 0308 	orr.w	r3, r3, #8
 8010e70:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	685b      	ldr	r3, [r3, #4]
 8010e76:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	4610      	mov	r0, r2
 8010e7e:	4619      	mov	r1, r3
 8010e80:	f04f 0200 	mov.w	r2, #0
 8010e84:	f7f6 fe26 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8010e88:	f04f 0300 	mov.w	r3, #0
 8010e8c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	f043 0310 	orr.w	r3, r3, #16
 8010e94:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	4610      	mov	r0, r2
 8010ea2:	f04f 0100 	mov.w	r1, #0
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	f7f6 fe14 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010eac:	f04f 000a 	mov.w	r0, #10
 8010eb0:	f7f6 fea0 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8010eb4:	f04f 0300 	mov.w	r3, #0
 8010eb8:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	f043 0301 	orr.w	r3, r3, #1
 8010ec0:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	685b      	ldr	r3, [r3, #4]
 8010ec6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	4610      	mov	r0, r2
 8010ece:	4619      	mov	r1, r3
 8010ed0:	f04f 0200 	mov.w	r2, #0
 8010ed4:	f7f6 fdfe 	bl	8007ad4 <DWC_MODIFY_REG32>

	core_if->hibernation_suspend = 0;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f04f 0200 	mov.w	r2, #0
 8010ede:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 8010ee2:	f04f 0300 	mov.w	r3, #0
 8010ee6:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	f043 0302 	orr.w	r3, r3, #2
 8010eee:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	685b      	ldr	r3, [r3, #4]
 8010ef4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	4610      	mov	r0, r2
 8010efc:	4619      	mov	r1, r3
 8010efe:	f04f 0200 	mov.w	r2, #0
 8010f02:	f7f6 fde7 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010f06:	f04f 000a 	mov.w	r0, #10
 8010f0a:	f7f6 fe73 	bl	8007bf4 <DWC_UDELAY>

	if (gpwrdn_temp.b.idsts) {
 8010f0e:	7abb      	ldrb	r3, [r7, #10]
 8010f10:	f003 0320 	and.w	r3, r3, #32
 8010f14:	b2db      	uxtb	r3, r3
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d00e      	beq.n	8010f38 <dwc_otg_handle_pwrdn_disconnect_intr+0x15c>
		core_if->op_state = B_PERIPHERAL;
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	f04f 0204 	mov.w	r2, #4
 8010f20:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8010f24:	6878      	ldr	r0, [r7, #4]
 8010f26:	f7f9 fbc3 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010f2a:	6878      	ldr	r0, [r7, #4]
 8010f2c:	f7f8 f986 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 8010f30:	6878      	ldr	r0, [r7, #4]
 8010f32:	f7ff fbad 	bl	8010690 <cil_pcd_start>
 8010f36:	e00d      	b.n	8010f54 <dwc_otg_handle_pwrdn_disconnect_intr+0x178>
	} else {
		core_if->op_state = A_HOST;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	f04f 0201 	mov.w	r2, #1
 8010f3e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8010f42:	6878      	ldr	r0, [r7, #4]
 8010f44:	f7f9 fbb4 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010f48:	6878      	ldr	r0, [r7, #4]
 8010f4a:	f7f8 f977 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f7ff fb36 	bl	80105c0 <cil_hcd_start>
	}

	return 1;
 8010f54:	f04f 0301 	mov.w	r3, #1
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	f107 0710 	add.w	r7, r7, #16
 8010f5e:	46bd      	mov	sp, r7
 8010f60:	bd80      	pop	{r7, pc}
 8010f62:	bf00      	nop

08010f64 <dwc_otg_handle_pwrdn_wakeup_detected_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * remote wakeup sequence.
 */
static int32_t dwc_otg_handle_pwrdn_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b084      	sub	sp, #16
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8010f6c:	f04f 0300 	mov.w	r3, #0
 8010f70:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY,
		    "++Powerdown Remote Wakeup Detected Interrupt++\n");

	if (!core_if->hibernation_suspend) {
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d102      	bne.n	8010f82 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8010f7c:	f04f 0301 	mov.w	r3, #1
 8010f80:	e033      	b.n	8010fea <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x86>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	685b      	ldr	r3, [r3, #4]
 8010f86:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f7f6 fd88 	bl	8007aa0 <DWC_READ_REG32>
 8010f90:	4603      	mov	r3, r0
 8010f92:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.idsts) {	// Device Mode
 8010f94:	7bbb      	ldrb	r3, [r7, #14]
 8010f96:	f003 0320 	and.w	r3, r3, #32
 8010f9a:	b2db      	uxtb	r3, r3
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d011      	beq.n	8010fc4 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x60>
		if ((core_if->power_down == 2)
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010fa6:	2b02      	cmp	r3, #2
 8010fa8:	d11d      	bne.n	8010fe6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	d118      	bne.n	8010fe6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_device_hibernation_restore(core_if, 0, 0);
 8010fb4:	6878      	ldr	r0, [r7, #4]
 8010fb6:	f04f 0100 	mov.w	r1, #0
 8010fba:	f04f 0200 	mov.w	r2, #0
 8010fbe:	f7f8 f9b9 	bl	8009334 <dwc_otg_device_hibernation_restore>
 8010fc2:	e010      	b.n	8010fe6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		}
	} else {
		if ((core_if->power_down == 2)
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010fca:	2b02      	cmp	r3, #2
 8010fcc:	d10b      	bne.n	8010fe6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010fd4:	2b01      	cmp	r3, #1
 8010fd6:	d106      	bne.n	8010fe6 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_host_hibernation_restore(core_if, 1, 0);
 8010fd8:	6878      	ldr	r0, [r7, #4]
 8010fda:	f04f 0101 	mov.w	r1, #1
 8010fde:	f04f 0200 	mov.w	r2, #0
 8010fe2:	f7f8 fb69 	bl	80096b8 <dwc_otg_host_hibernation_restore>
		}
	}
	return 1;
 8010fe6:	f04f 0301 	mov.w	r3, #1
}
 8010fea:	4618      	mov	r0, r3
 8010fec:	f107 0710 	add.w	r7, r7, #16
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}

08010ff4 <dwc_otg_handle_pwrdn_idsts_change>:

static int32_t dwc_otg_handle_pwrdn_idsts_change(dwc_otg_core_if_t * core_if)
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b084      	sub	sp, #16
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8010ffc:	f04f 0300 	mov.w	r3, #0
 8011000:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 8011002:	f04f 0300 	mov.w	r3, #0
 8011006:	60bb      	str	r3, [r7, #8]

	if (!core_if->hibernation_suspend) {
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 801100e:	2b00      	cmp	r3, #0
 8011010:	d102      	bne.n	8011018 <dwc_otg_handle_pwrdn_idsts_change+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8011012:	f04f 0301 	mov.w	r3, #1
 8011016:	e0c8      	b.n	80111aa <dwc_otg_handle_pwrdn_idsts_change+0x1b6>
	}

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);
	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011020:	4618      	mov	r0, r3
 8011022:	f7f6 fd3d 	bl	8007aa0 <DWC_READ_REG32>
 8011026:	4603      	mov	r3, r0
 8011028:	60bb      	str	r3, [r7, #8]

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	f043 0320 	orr.w	r3, r3, #32
 8011030:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	685b      	ldr	r3, [r3, #4]
 8011036:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	4610      	mov	r0, r2
 801103e:	4619      	mov	r1, r3
 8011040:	f04f 0200 	mov.w	r2, #0
 8011044:	f7f6 fd46 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011048:	f04f 000a 	mov.w	r0, #10
 801104c:	f7f6 fdd2 	bl	8007bf4 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 8011050:	f04f 0300 	mov.w	r3, #0
 8011054:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	f043 0310 	orr.w	r3, r3, #16
 801105c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	4610      	mov	r0, r2
 801106a:	4619      	mov	r1, r3
 801106c:	f04f 0200 	mov.w	r2, #0
 8011070:	f7f6 fd30 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011074:	f04f 000a 	mov.w	r0, #10
 8011078:	f7f6 fdbc 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 801107c:	f04f 0300 	mov.w	r3, #0
 8011080:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	f043 0308 	orr.w	r3, r3, #8
 8011088:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	685b      	ldr	r3, [r3, #4]
 801108e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	4610      	mov	r0, r2
 8011096:	4619      	mov	r1, r3
 8011098:	f04f 0200 	mov.w	r2, #0
 801109c:	f7f6 fd1a 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 80110a0:	f04f 0300 	mov.w	r3, #0
 80110a4:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	f043 0310 	orr.w	r3, r3, #16
 80110ac:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	685b      	ldr	r3, [r3, #4]
 80110b2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	4610      	mov	r0, r2
 80110ba:	f04f 0100 	mov.w	r1, #0
 80110be:	461a      	mov	r2, r3
 80110c0:	f7f6 fd08 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80110c4:	f04f 000a 	mov.w	r0, #10
 80110c8:	f7f6 fd94 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80110cc:	f04f 0300 	mov.w	r3, #0
 80110d0:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	f043 0301 	orr.w	r3, r3, #1
 80110d8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	685b      	ldr	r3, [r3, #4]
 80110de:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	4610      	mov	r0, r2
 80110e6:	4619      	mov	r1, r3
 80110e8:	f04f 0200 	mov.w	r2, #0
 80110ec:	f7f6 fcf2 	bl	8007ad4 <DWC_MODIFY_REG32>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	f04f 0200 	mov.w	r2, #0
 80110f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 80110fa:	f04f 0300 	mov.w	r3, #0
 80110fe:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	f043 0302 	orr.w	r3, r3, #2
 8011106:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	685b      	ldr	r3, [r3, #4]
 801110c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	4610      	mov	r0, r2
 8011114:	4619      	mov	r1, r3
 8011116:	f04f 0200 	mov.w	r2, #0
 801111a:	f7f6 fcdb 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 801111e:	f04f 000a 	mov.w	r0, #10
 8011122:	f7f6 fd67 	bl	8007bf4 <DWC_UDELAY>

	gpwrdn.d32 = core_if->gr_backup->gpwrdn_local;
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801112c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801112e:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.dis_vbus == 1) {
 8011130:	7b3b      	ldrb	r3, [r7, #12]
 8011132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011136:	b2db      	uxtb	r3, r3
 8011138:	2b00      	cmp	r3, #0
 801113a:	d011      	beq.n	8011160 <dwc_otg_handle_pwrdn_idsts_change+0x16c>
		gpwrdn.d32 = 0;
 801113c:	f04f 0300 	mov.w	r3, #0
 8011140:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.dis_vbus = 1;
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011148:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	685b      	ldr	r3, [r3, #4]
 801114e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	4610      	mov	r0, r2
 8011156:	4619      	mov	r1, r3
 8011158:	f04f 0200 	mov.w	r2, #0
 801115c:	f7f6 fcba 	bl	8007ad4 <DWC_MODIFY_REG32>
	}

	if (gpwrdn_temp.b.idsts) {
 8011160:	7abb      	ldrb	r3, [r7, #10]
 8011162:	f003 0320 	and.w	r3, r3, #32
 8011166:	b2db      	uxtb	r3, r3
 8011168:	2b00      	cmp	r3, #0
 801116a:	d00e      	beq.n	801118a <dwc_otg_handle_pwrdn_idsts_change+0x196>
		core_if->op_state = B_PERIPHERAL;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f04f 0204 	mov.w	r2, #4
 8011172:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f7f9 fa9a 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f7f8 f85d 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 8011182:	6878      	ldr	r0, [r7, #4]
 8011184:	f7ff fa84 	bl	8010690 <cil_pcd_start>
 8011188:	e00d      	b.n	80111a6 <dwc_otg_handle_pwrdn_idsts_change+0x1b2>
	} else {
		core_if->op_state = A_HOST;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	f04f 0201 	mov.w	r2, #1
 8011190:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f7f9 fa8b 	bl	800a6b0 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	f7f8 f84e 	bl	800923c <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 80111a0:	6878      	ldr	r0, [r7, #4]
 80111a2:	f7ff fa0d 	bl	80105c0 <cil_hcd_start>
	}

	return 1;
 80111a6:	f04f 0301 	mov.w	r3, #1
}
 80111aa:	4618      	mov	r0, r3
 80111ac:	f107 0710 	add.w	r7, r7, #16
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <dwc_otg_handle_pwrdn_session_change>:

static int32_t dwc_otg_handle_pwrdn_session_change(dwc_otg_core_if_t * core_if)
{
 80111b4:	b590      	push	{r4, r7, lr}
 80111b6:	b085      	sub	sp, #20
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80111bc:	f04f 0300 	mov.w	r3, #0
 80111c0:	60bb      	str	r3, [r7, #8]
	
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	685b      	ldr	r3, [r3, #4]
 80111c8:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80111d2:	4618      	mov	r0, r3
 80111d4:	f7f6 fc64 	bl	8007aa0 <DWC_READ_REG32>
 80111d8:	4603      	mov	r3, r0
 80111da:	60bb      	str	r3, [r7, #8]
	if (!core_if->hibernation_suspend) {
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d102      	bne.n	80111ec <dwc_otg_handle_pwrdn_session_change+0x38>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 80111e6:	f04f 0301 	mov.w	r3, #1
 80111ea:	e0b8      	b.n	801135e <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d102      	bne.n	80111f8 <dwc_otg_handle_pwrdn_session_change+0x44>
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	2b01      	cmp	r3, #1
 80111f6:	d014      	beq.n	8011222 <dwc_otg_handle_pwrdn_session_change+0x6e>
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
 80111f8:	7abb      	ldrb	r3, [r7, #10]
 80111fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111fe:	b2db      	uxtb	r3, r3
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
 8011200:	2b00      	cmp	r3, #0
 8011202:	d10e      	bne.n	8011222 <dwc_otg_handle_pwrdn_session_change+0x6e>
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	685b      	ldr	r3, [r3, #4]
 801120e:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011212:	4618      	mov	r0, r3
 8011214:	f7f6 fc44 	bl	8007aa0 <DWC_READ_REG32>
 8011218:	4603      	mov	r3, r0

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 801121a:	64a3      	str	r3, [r4, #72]	; 0x48
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/*Exit from ISR and wait for stschng interrupt with bsessvld = 1 */
		return 1;
 801121c:	f04f 0301 	mov.w	r3, #1
 8011220:	e09d      	b.n	801135e <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	/* Switch on the voltage to the core */
	gpwrdn.d32 = 0;
 8011222:	f04f 0300 	mov.w	r3, #0
 8011226:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnswtch = 1;
 8011228:	68bb      	ldr	r3, [r7, #8]
 801122a:	f043 0320 	orr.w	r3, r3, #32
 801122e:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	685b      	ldr	r3, [r3, #4]
 8011234:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	4610      	mov	r0, r2
 801123c:	4619      	mov	r1, r3
 801123e:	f04f 0200 	mov.w	r2, #0
 8011242:	f7f6 fc47 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011246:	f04f 000a 	mov.w	r0, #10
 801124a:	f7f6 fcd3 	bl	8007bf4 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 801124e:	f04f 0300 	mov.w	r3, #0
 8011252:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 8011254:	68bb      	ldr	r3, [r7, #8]
 8011256:	f043 0310 	orr.w	r3, r3, #16
 801125a:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	685b      	ldr	r3, [r3, #4]
 8011260:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011264:	68bb      	ldr	r3, [r7, #8]
 8011266:	4610      	mov	r0, r2
 8011268:	4619      	mov	r1, r3
 801126a:	f04f 0200 	mov.w	r2, #0
 801126e:	f7f6 fc31 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011272:	f04f 000a 	mov.w	r0, #10
 8011276:	f7f6 fcbd 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 801127a:	f04f 0300 	mov.w	r3, #0
 801127e:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnclmp = 1;
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	f043 0308 	orr.w	r3, r3, #8
 8011286:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	685b      	ldr	r3, [r3, #4]
 801128c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011290:	68bb      	ldr	r3, [r7, #8]
 8011292:	4610      	mov	r0, r2
 8011294:	4619      	mov	r1, r3
 8011296:	f04f 0200 	mov.w	r2, #0
 801129a:	f7f6 fc1b 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 801129e:	f04f 0300 	mov.w	r3, #0
 80112a2:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 80112a4:	68bb      	ldr	r3, [r7, #8]
 80112a6:	f043 0310 	orr.w	r3, r3, #16
 80112aa:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	685b      	ldr	r3, [r3, #4]
 80112b0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80112b4:	68bb      	ldr	r3, [r7, #8]
 80112b6:	4610      	mov	r0, r2
 80112b8:	f04f 0100 	mov.w	r1, #0
 80112bc:	461a      	mov	r2, r3
 80112be:	f7f6 fc09 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80112c2:	f04f 000a 	mov.w	r0, #10
 80112c6:	f7f6 fc95 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80112ca:	f04f 0300 	mov.w	r3, #0
 80112ce:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuintsel = 1;
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	f043 0301 	orr.w	r3, r3, #1
 80112d6:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	685b      	ldr	r3, [r3, #4]
 80112dc:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80112e0:	68bb      	ldr	r3, [r7, #8]
 80112e2:	4610      	mov	r0, r2
 80112e4:	4619      	mov	r1, r3
 80112e6:	f04f 0200 	mov.w	r2, #0
 80112ea:	f7f6 fbf3 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80112ee:	f04f 000a 	mov.w	r0, #10
 80112f2:	f7f6 fc7f 	bl	8007bf4 <DWC_UDELAY>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	f04f 0200 	mov.w	r2, #0
 80112fc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 8011300:	f04f 0300 	mov.w	r3, #0
 8011304:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuactv = 1;
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	f043 0302 	orr.w	r3, r3, #2
 801130c:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	685b      	ldr	r3, [r3, #4]
 8011312:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	4610      	mov	r0, r2
 801131a:	4619      	mov	r1, r3
 801131c:	f04f 0200 	mov.w	r2, #0
 8011320:	f7f6 fbd8 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011324:	f04f 000a 	mov.w	r0, #10
 8011328:	f7f6 fc64 	bl	8007bf4 <DWC_UDELAY>

	core_if->op_state = B_PERIPHERAL;
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	f04f 0204 	mov.w	r2, #4
 8011332:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f7f9 f9ba 	bl	800a6b0 <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f7f7 ff7d 	bl	800923c <dwc_otg_enable_global_interrupts>
	cil_pcd_start(core_if);
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	f7ff f9a4 	bl	8010690 <cil_pcd_start>

	if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d002      	beq.n	8011354 <dwc_otg_handle_pwrdn_session_change+0x1a0>
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	2b01      	cmp	r3, #1
 8011352:	d102      	bne.n	801135a <dwc_otg_handle_pwrdn_session_change+0x1a6>
	    otg_cap_param == DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) {
		/*
		 * Initiate SRP after initial ADP probe.
		 */
		dwc_otg_initiate_srp(core_if);	
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f7ff f8e9 	bl	801052c <dwc_otg_initiate_srp>
	}

	return 1;
 801135a:	f04f 0301 	mov.w	r3, #1
}
 801135e:	4618      	mov	r0, r3
 8011360:	f107 0714 	add.w	r7, r7, #20
 8011364:	46bd      	mov	sp, r7
 8011366:	bd90      	pop	{r4, r7, pc}

08011368 <dwc_otg_handle_pwrdn_stschng_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * status change either on IDDIG or BSessVld.
 */
static uint32_t dwc_otg_handle_pwrdn_stschng_intr(dwc_otg_core_if_t * core_if)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b086      	sub	sp, #24
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
	int retval;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011370:	f04f 0300 	mov.w	r3, #0
 8011374:	613b      	str	r3, [r7, #16]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 8011376:	f04f 0300 	mov.w	r3, #0
 801137a:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011382:	2b00      	cmp	r3, #0
 8011384:	d102      	bne.n	801138c <dwc_otg_handle_pwrdn_stschng_intr+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8011386:	f04f 0301 	mov.w	r3, #1
 801138a:	e02b      	b.n	80113e4 <dwc_otg_handle_pwrdn_stschng_intr+0x7c>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	685b      	ldr	r3, [r3, #4]
 8011390:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011394:	4618      	mov	r0, r3
 8011396:	f7f6 fb83 	bl	8007aa0 <DWC_READ_REG32>
 801139a:	4603      	mov	r3, r0
 801139c:	613b      	str	r3, [r7, #16]
	gpwrdn_temp.d32 = core_if->gr_backup->gpwrdn_local;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80113a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80113a6:	60fb      	str	r3, [r7, #12]

	if (gpwrdn.b.idsts ^ gpwrdn_temp.b.idsts) {
 80113a8:	693b      	ldr	r3, [r7, #16]
 80113aa:	f3c3 5340 	ubfx	r3, r3, #21, #1
 80113ae:	b2da      	uxtb	r2, r3
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	f3c3 5340 	ubfx	r3, r3, #21, #1
 80113b6:	b2db      	uxtb	r3, r3
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d004      	beq.n	80113c6 <dwc_otg_handle_pwrdn_stschng_intr+0x5e>
		retval = dwc_otg_handle_pwrdn_idsts_change(core_if);
 80113bc:	6878      	ldr	r0, [r7, #4]
 80113be:	f7ff fe19 	bl	8010ff4 <dwc_otg_handle_pwrdn_idsts_change>
 80113c2:	6178      	str	r0, [r7, #20]
 80113c4:	e00d      	b.n	80113e2 <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
	} else if (gpwrdn.b.bsessvld ^ gpwrdn_temp.b.bsessvld) {
 80113c6:	693b      	ldr	r3, [r7, #16]
 80113c8:	f3c3 5380 	ubfx	r3, r3, #22, #1
 80113cc:	b2da      	uxtb	r2, r3
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	f3c3 5380 	ubfx	r3, r3, #22, #1
 80113d4:	b2db      	uxtb	r3, r3
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d003      	beq.n	80113e2 <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
		retval = dwc_otg_handle_pwrdn_session_change(core_if);
 80113da:	6878      	ldr	r0, [r7, #4]
 80113dc:	f7ff feea 	bl	80111b4 <dwc_otg_handle_pwrdn_session_change>
 80113e0:	6178      	str	r0, [r7, #20]
	}

	return retval;
 80113e2:	697b      	ldr	r3, [r7, #20]
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	f107 0718 	add.w	r7, r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop

080113f0 <dwc_otg_handle_pwrdn_srp_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * SRP.
 */
static int32_t dwc_otg_handle_pwrdn_srp_intr(dwc_otg_core_if_t * core_if)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b084      	sub	sp, #16
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80113f8:	f04f 0300 	mov.w	r3, #0
 80113fc:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011404:	2b00      	cmp	r3, #0
 8011406:	d102      	bne.n	801140e <dwc_otg_handle_pwrdn_srp_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8011408:	f04f 0301 	mov.w	r3, #1
 801140c:	e09f      	b.n	801154e <dwc_otg_handle_pwrdn_srp_intr+0x15e>
		DWC_TIMER_CANCEL(core_if->pwron_timer);
	}
#endif

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	f043 0320 	orr.w	r3, r3, #32
 8011414:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	685b      	ldr	r3, [r3, #4]
 801141a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	4610      	mov	r0, r2
 8011422:	4619      	mov	r1, r3
 8011424:	f04f 0200 	mov.w	r2, #0
 8011428:	f7f6 fb54 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 801142c:	f04f 000a 	mov.w	r0, #10
 8011430:	f7f6 fbe0 	bl	8007bf4 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 8011434:	f04f 0300 	mov.w	r3, #0
 8011438:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	f043 0310 	orr.w	r3, r3, #16
 8011440:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	685b      	ldr	r3, [r3, #4]
 8011446:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	4610      	mov	r0, r2
 801144e:	4619      	mov	r1, r3
 8011450:	f04f 0200 	mov.w	r2, #0
 8011454:	f7f6 fb3e 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011458:	f04f 000a 	mov.w	r0, #10
 801145c:	f7f6 fbca 	bl	8007bf4 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8011460:	f04f 0300 	mov.w	r3, #0
 8011464:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	f043 0308 	orr.w	r3, r3, #8
 801146c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	685b      	ldr	r3, [r3, #4]
 8011472:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	4610      	mov	r0, r2
 801147a:	4619      	mov	r1, r3
 801147c:	f04f 0200 	mov.w	r2, #0
 8011480:	f7f6 fb28 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8011484:	f04f 0300 	mov.w	r3, #0
 8011488:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	f043 0310 	orr.w	r3, r3, #16
 8011490:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	4610      	mov	r0, r2
 801149e:	f04f 0100 	mov.w	r1, #0
 80114a2:	461a      	mov	r2, r3
 80114a4:	f7f6 fb16 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80114a8:	f04f 000a 	mov.w	r0, #10
 80114ac:	f7f6 fba2 	bl	8007bf4 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80114b0:	f04f 0300 	mov.w	r3, #0
 80114b4:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	f043 0301 	orr.w	r3, r3, #1
 80114bc:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	4610      	mov	r0, r2
 80114ca:	4619      	mov	r1, r3
 80114cc:	f04f 0200 	mov.w	r2, #0
 80114d0:	f7f6 fb00 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	f04f 0200 	mov.w	r2, #0
 80114da:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 80114de:	f04f 0300 	mov.w	r3, #0
 80114e2:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	f043 0302 	orr.w	r3, r3, #2
 80114ea:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	685b      	ldr	r3, [r3, #4]
 80114f0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	4610      	mov	r0, r2
 80114f8:	4619      	mov	r1, r3
 80114fa:	f04f 0200 	mov.w	r2, #0
 80114fe:	f7f6 fae9 	bl	8007ad4 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011502:	f04f 000a 	mov.w	r0, #10
 8011506:	f7f6 fb75 	bl	8007bf4 <DWC_UDELAY>

	/* Programm Disable VBUS to 0 */
	gpwrdn.d32 = 0;
 801150a:	f04f 0300 	mov.w	r3, #0
 801150e:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.dis_vbus = 1;
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011516:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	685b      	ldr	r3, [r3, #4]
 801151c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	4610      	mov	r0, r2
 8011524:	4619      	mov	r1, r3
 8011526:	f04f 0200 	mov.w	r2, #0
 801152a:	f7f6 fad3 	bl	8007ad4 <DWC_MODIFY_REG32>

	/*Initialize the core as Host */
	core_if->op_state = A_HOST;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	f04f 0201 	mov.w	r2, #1
 8011534:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 8011538:	6878      	ldr	r0, [r7, #4]
 801153a:	f7f9 f8b9 	bl	800a6b0 <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 801153e:	6878      	ldr	r0, [r7, #4]
 8011540:	f7f7 fe7c 	bl	800923c <dwc_otg_enable_global_interrupts>
	cil_hcd_start(core_if);
 8011544:	6878      	ldr	r0, [r7, #4]
 8011546:	f7ff f83b 	bl	80105c0 <cil_hcd_start>

	return 1;
 801154a:	f04f 0301 	mov.w	r3, #1
}
 801154e:	4618      	mov	r0, r3
 8011550:	f107 0710 	add.w	r7, r7, #16
 8011554:	46bd      	mov	sp, r7
 8011556:	bd80      	pop	{r7, pc}

08011558 <dwc_otg_handle_restore_done_intr>:

/** This interrupt indicates that restore command after Hibernation
 * was completed by the core. */
int32_t dwc_otg_handle_restore_done_intr(dwc_otg_core_if_t * core_if)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b084      	sub	sp, #16
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
	pcgcctl_data_t pcgcctl;
	DWC_DEBUGPL(DBG_ANY, "++Restore Done Interrupt++\n");

	//TODO De-assert restore signal. 8.a
	pcgcctl.d32 = DWC_READ_REG32(core_if->pcgcctl);
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	69db      	ldr	r3, [r3, #28]
 8011564:	4618      	mov	r0, r3
 8011566:	f7f6 fa9b 	bl	8007aa0 <DWC_READ_REG32>
 801156a:	4603      	mov	r3, r0
 801156c:	60fb      	str	r3, [r7, #12]
	if (pcgcctl.b.restoremode == 1) {
 801156e:	7b7b      	ldrb	r3, [r7, #13]
 8011570:	f003 0302 	and.w	r3, r3, #2
 8011574:	b2db      	uxtb	r3, r3
 8011576:	2b00      	cmp	r3, #0
 8011578:	d011      	beq.n	801159e <dwc_otg_handle_restore_done_intr+0x46>
		gintmsk_data_t gintmsk = {.d32 = 0 };
 801157a:	f04f 0300 	mov.w	r3, #0
 801157e:	60bb      	str	r3, [r7, #8]

		/*
		 * If restore mode is Remote Wakeup,
		 * unmask Remote Wakeup interrupt.
		 */
		gintmsk.b.wkupintr = 1;
 8011580:	68bb      	ldr	r3, [r7, #8]
 8011582:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011586:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	685b      	ldr	r3, [r3, #4]
 801158c:	f103 0218 	add.w	r2, r3, #24
 8011590:	68bb      	ldr	r3, [r7, #8]
 8011592:	4610      	mov	r0, r2
 8011594:	f04f 0100 	mov.w	r1, #0
 8011598:	461a      	mov	r2, r3
 801159a:	f7f6 fa9b 	bl	8007ad4 <DWC_MODIFY_REG32>
				 0, gintmsk.d32);
	}

	return 1;
 801159e:	f04f 0301 	mov.w	r3, #1
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	f107 0710 	add.w	r7, r7, #16
 80115a8:	46bd      	mov	sp, r7
 80115aa:	bd80      	pop	{r7, pc}

080115ac <dwc_otg_handle_disconnect_intr>:
/**
 * This interrupt indicates that a device has been disconnected from
 * the root port.
 */
int32_t dwc_otg_handle_disconnect_intr(dwc_otg_core_if_t * core_if)
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b084      	sub	sp, #16
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
			}
		}
	}
#endif
	/* Change to L3(OFF) state */
	core_if->lx_state = DWC_OTG_L3;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	f04f 0203 	mov.w	r2, #3
 80115ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	gintsts.d32 = 0;
 80115be:	f04f 0300 	mov.w	r3, #0
 80115c2:	60fb      	str	r3, [r7, #12]
	gintsts.b.disconnect = 1;
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80115ca:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	685b      	ldr	r3, [r3, #4]
 80115d0:	f103 0214 	add.w	r2, r3, #20
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	4610      	mov	r0, r2
 80115d8:	4619      	mov	r1, r3
 80115da:	f7f6 fa6d 	bl	8007ab8 <DWC_WRITE_REG32>
	return 1;
 80115de:	f04f 0301 	mov.w	r3, #1
}
 80115e2:	4618      	mov	r0, r3
 80115e4:	f107 0710 	add.w	r7, r7, #16
 80115e8:	46bd      	mov	sp, r7
 80115ea:	bd80      	pop	{r7, pc}

080115ec <dwc_otg_handle_usb_suspend_intr>:
 *
 * When power management is enabled the core will be put in low power
 * mode.
 */
int32_t dwc_otg_handle_usb_suspend_intr(dwc_otg_core_if_t * core_if)
{
 80115ec:	b590      	push	{r4, r7, lr}
 80115ee:	b089      	sub	sp, #36	; 0x24
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	dcfg_data_t dcfg;

	DWC_DEBUGPL(DBG_ANY, "USB SUSPEND\n");

	if (dwc_otg_is_device_mode(core_if)) {
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f7fc fdb5 	bl	800e164 <dwc_otg_is_device_mode>
 80115fa:	4603      	mov	r3, r0
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	f000 8109 	beq.w	8011814 <dwc_otg_handle_usb_suspend_intr+0x228>
		} else {
			DWC_DEBUGPL(DBG_ANY, "disconnect?\n");
		}
#endif
		/* PCD callback for suspend. Release the lock inside of callback function */
		cil_pcd_suspend(core_if);
 8011602:	6878      	ldr	r0, [r7, #4]
 8011604:	f7ff f878 	bl	80106f8 <cil_pcd_suspend>
		if (core_if->power_down == 2)
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801160e:	2b02      	cmp	r3, #2
 8011610:	f040 811c 	bne.w	801184c <dwc_otg_handle_usb_suspend_intr+0x260>
		{
			dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	689b      	ldr	r3, [r3, #8]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	4618      	mov	r0, r3
 801161c:	f7f6 fa40 	bl	8007aa0 <DWC_READ_REG32>
 8011620:	4603      	mov	r3, r0
 8011622:	61bb      	str	r3, [r7, #24]
			DWC_DEBUGPL(DBG_ANY,"lx_state = %08x\n",core_if->lx_state);
			DWC_DEBUGPL(DBG_ANY," device address = %08d\n",dcfg.b.devaddr);

			if (core_if->lx_state != DWC_OTG_L3 && dcfg.b.devaddr) {
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801162a:	2b03      	cmp	r3, #3
 801162c:	f000 810e 	beq.w	801184c <dwc_otg_handle_usb_suspend_intr+0x260>
 8011630:	8b3b      	ldrh	r3, [r7, #24]
 8011632:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8011636:	b29b      	uxth	r3, r3
 8011638:	2b00      	cmp	r3, #0
 801163a:	f000 8107 	beq.w	801184c <dwc_otg_handle_usb_suspend_intr+0x260>

				pcgcctl_data_t pcgcctl = {.d32 = 0 };
 801163e:	f04f 0300 	mov.w	r3, #0
 8011642:	617b      	str	r3, [r7, #20]
				gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011644:	f04f 0300 	mov.w	r3, #0
 8011648:	613b      	str	r3, [r7, #16]
				gusbcfg_data_t gusbcfg = {.d32 = 0 };
 801164a:	f04f 0300 	mov.w	r3, #0
 801164e:	60fb      	str	r3, [r7, #12]

				/* Change to L2(suspend) state */
				core_if->lx_state = DWC_OTG_L2;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	f04f 0202 	mov.w	r2, #2
 8011656:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

				/* Clear interrupt in gintsts */
				gintsts.d32 = 0;
 801165a:	f04f 0300 	mov.w	r3, #0
 801165e:	61fb      	str	r3, [r7, #28]
				gintsts.b.usbsuspend = 1;
 8011660:	69fb      	ldr	r3, [r7, #28]
 8011662:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011666:	61fb      	str	r3, [r7, #28]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	685b      	ldr	r3, [r3, #4]
 801166c:	f103 0214 	add.w	r2, r3, #20
 8011670:	69fb      	ldr	r3, [r7, #28]
 8011672:	4610      	mov	r0, r2
 8011674:	4619      	mov	r1, r3
 8011676:	f7f6 fa1f 	bl	8007ab8 <DWC_WRITE_REG32>
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f7f8 fa0e 	bl	8009a9c <dwc_otg_save_global_regs>
				dwc_otg_save_dev_regs(core_if);
 8011680:	6878      	ldr	r0, [r7, #4]
 8011682:	f7f8 fadf 	bl	8009c44 <dwc_otg_save_dev_regs>

				gusbcfg.d32 =
				    DWC_READ_REG32(&core_if->core_global_regs->
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	685b      	ldr	r3, [r3, #4]
 801168a:	f103 030c 	add.w	r3, r3, #12
 801168e:	4618      	mov	r0, r3
 8011690:	f7f6 fa06 	bl	8007aa0 <DWC_READ_REG32>
 8011694:	4603      	mov	r3, r0
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
				dwc_otg_save_dev_regs(core_if);

				gusbcfg.d32 =
 8011696:	60fb      	str	r3, [r7, #12]
				    DWC_READ_REG32(&core_if->core_global_regs->
						   gusbcfg);
				if (gusbcfg.b.ulpi_utmi_sel == 1) {
 8011698:	7b3b      	ldrb	r3, [r7, #12]
 801169a:	f003 0310 	and.w	r3, r3, #16
 801169e:	b2db      	uxtb	r3, r3
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d023      	beq.n	80116ec <dwc_otg_handle_usb_suspend_intr+0x100>
					/* ULPI interface */
					/* Suspend the Phy Clock */
					pcgcctl.d32 = 0;
 80116a4:	f04f 0300 	mov.w	r3, #0
 80116a8:	617b      	str	r3, [r7, #20]
					pcgcctl.b.stoppclk = 1;
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	f043 0301 	orr.w	r3, r3, #1
 80116b0:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	69da      	ldr	r2, [r3, #28]
 80116b6:	697b      	ldr	r3, [r7, #20]
 80116b8:	4610      	mov	r0, r2
 80116ba:	f04f 0100 	mov.w	r1, #0
 80116be:	461a      	mov	r2, r3
 80116c0:	f7f6 fa08 	bl	8007ad4 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 80116c4:	f04f 000a 	mov.w	r0, #10
 80116c8:	f7f6 fa94 	bl	8007bf4 <DWC_UDELAY>
					gpwrdn.b.pmuactv = 1;
 80116cc:	693b      	ldr	r3, [r7, #16]
 80116ce:	f043 0302 	orr.w	r3, r3, #2
 80116d2:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	685b      	ldr	r3, [r3, #4]
 80116d8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80116dc:	693b      	ldr	r3, [r7, #16]
 80116de:	4610      	mov	r0, r2
 80116e0:	f04f 0100 	mov.w	r1, #0
 80116e4:	461a      	mov	r2, r3
 80116e6:	f7f6 f9f5 	bl	8007ad4 <DWC_MODIFY_REG32>
 80116ea:	e023      	b.n	8011734 <dwc_otg_handle_usb_suspend_intr+0x148>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
				} else {
					/* UTMI+ Interface */
					gpwrdn.b.pmuactv = 1;
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	f043 0302 	orr.w	r3, r3, #2
 80116f2:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	4610      	mov	r0, r2
 8011700:	f04f 0100 	mov.w	r1, #0
 8011704:	461a      	mov	r2, r3
 8011706:	f7f6 f9e5 	bl	8007ad4 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
					dwc_udelay(10);
 801170a:	f04f 000a 	mov.w	r0, #10
 801170e:	f7f6 fa71 	bl	8007bf4 <DWC_UDELAY>
					pcgcctl.b.stoppclk = 1;
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	f043 0301 	orr.w	r3, r3, #1
 8011718:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	69da      	ldr	r2, [r3, #28]
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	4610      	mov	r0, r2
 8011722:	f04f 0100 	mov.w	r1, #0
 8011726:	461a      	mov	r2, r3
 8011728:	f7f6 f9d4 	bl	8007ad4 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 801172c:	f04f 000a 	mov.w	r0, #10
 8011730:	f7f6 fa60 	bl	8007bf4 <DWC_UDELAY>
				}

				/* Set flag to indicate that we are in hibernation */
				core_if->hibernation_suspend = 1;
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	f04f 0201 	mov.w	r2, #1
 801173a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
				/* Enable interrupts from wake up logic */
				gpwrdn.d32 = 0;
 801173e:	f04f 0300 	mov.w	r3, #0
 8011742:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pmuintsel = 1;
 8011744:	693b      	ldr	r3, [r7, #16]
 8011746:	f043 0301 	orr.w	r3, r3, #1
 801174a:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	685b      	ldr	r3, [r3, #4]
 8011750:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011754:	693b      	ldr	r3, [r7, #16]
 8011756:	4610      	mov	r0, r2
 8011758:	f04f 0100 	mov.w	r1, #0
 801175c:	461a      	mov	r2, r3
 801175e:	f7f6 f9b9 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 8011762:	f04f 000a 	mov.w	r0, #10
 8011766:	f7f6 fa45 	bl	8007bf4 <DWC_UDELAY>

				/* Unmask device mode interrupts in GPWRDN */
				gpwrdn.d32 = 0;
 801176a:	f04f 0300 	mov.w	r3, #0
 801176e:	613b      	str	r3, [r7, #16]
				gpwrdn.b.rst_det_msk = 1;
 8011770:	693b      	ldr	r3, [r7, #16]
 8011772:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011776:	613b      	str	r3, [r7, #16]
				gpwrdn.b.lnstchng_msk = 1;
 8011778:	693b      	ldr	r3, [r7, #16]
 801177a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801177e:	613b      	str	r3, [r7, #16]
				gpwrdn.b.sts_chngint_msk = 1;
 8011780:	693b      	ldr	r3, [r7, #16]
 8011782:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011786:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	685b      	ldr	r3, [r3, #4]
 801178c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	4610      	mov	r0, r2
 8011794:	f04f 0100 	mov.w	r1, #0
 8011798:	461a      	mov	r2, r3
 801179a:	f7f6 f99b 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 801179e:	f04f 000a 	mov.w	r0, #10
 80117a2:	f7f6 fa27 	bl	8007bf4 <DWC_UDELAY>

				/* Enable Power Down Clamp */
				gpwrdn.d32 = 0;
 80117a6:	f04f 0300 	mov.w	r3, #0
 80117aa:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnclmp = 1;
 80117ac:	693b      	ldr	r3, [r7, #16]
 80117ae:	f043 0308 	orr.w	r3, r3, #8
 80117b2:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	685b      	ldr	r3, [r3, #4]
 80117b8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80117bc:	693b      	ldr	r3, [r7, #16]
 80117be:	4610      	mov	r0, r2
 80117c0:	f04f 0100 	mov.w	r1, #0
 80117c4:	461a      	mov	r2, r3
 80117c6:	f7f6 f985 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 80117ca:	f04f 000a 	mov.w	r0, #10
 80117ce:	f7f6 fa11 	bl	8007bf4 <DWC_UDELAY>

				/* Switch off VDD */
				gpwrdn.d32 = 0;
 80117d2:	f04f 0300 	mov.w	r3, #0
 80117d6:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnswtch = 1;
 80117d8:	693b      	ldr	r3, [r7, #16]
 80117da:	f043 0320 	orr.w	r3, r3, #32
 80117de:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	685b      	ldr	r3, [r3, #4]
 80117e4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80117e8:	693b      	ldr	r3, [r7, #16]
 80117ea:	4610      	mov	r0, r2
 80117ec:	f04f 0100 	mov.w	r1, #0
 80117f0:	461a      	mov	r2, r3
 80117f2:	f7f6 f96f 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	685b      	ldr	r3, [r3, #4]
 8011800:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011804:	4618      	mov	r0, r3
 8011806:	f7f6 f94b 	bl	8007aa0 <DWC_READ_REG32>
 801180a:	4603      	mov	r3, r0
				gpwrdn.b.pwrdnswtch = 1;
				DWC_MODIFY_REG32(&core_if->core_global_regs->
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 801180c:	64a3      	str	r3, [r4, #72]	; 0x48
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
				DWC_PRINTF("Hibernation completed\n");

				return 1;
 801180e:	f04f 0301 	mov.w	r3, #1
 8011812:	e032      	b.n	801187a <dwc_otg_handle_usb_suspend_intr+0x28e>
			}
		}
	} else {
		if (core_if->op_state == A_PERIPHERAL) {
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 801181a:	2b03      	cmp	r3, #3
 801181c:	d116      	bne.n	801184c <dwc_otg_handle_usb_suspend_intr+0x260>
			DWC_DEBUGPL(DBG_ANY, "a_peripheral->a_host\n");
			/* Clear the a_peripheral flag, back to a_host. */
			DWC_SPINUNLOCK(core_if->lock);
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011824:	4618      	mov	r0, r3
 8011826:	f7f6 f989 	bl	8007b3c <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 801182a:	6878      	ldr	r0, [r7, #4]
 801182c:	f7fe ff4a 	bl	80106c4 <cil_pcd_stop>
			cil_hcd_start(core_if);
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f7fe fec5 	bl	80105c0 <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801183c:	4618      	mov	r0, r3
 801183e:	f7f6 f973 	bl	8007b28 <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	f04f 0201 	mov.w	r2, #1
 8011848:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		}
	}

	/* Change to L2(suspend) state */
	core_if->lx_state = DWC_OTG_L2;
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	f04f 0202 	mov.w	r2, #2
 8011852:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Clear interrupt */
	gintsts.d32 = 0;
 8011856:	f04f 0300 	mov.w	r3, #0
 801185a:	61fb      	str	r3, [r7, #28]
	gintsts.b.usbsuspend = 1;
 801185c:	69fb      	ldr	r3, [r7, #28]
 801185e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011862:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	685b      	ldr	r3, [r3, #4]
 8011868:	f103 0214 	add.w	r2, r3, #20
 801186c:	69fb      	ldr	r3, [r7, #28]
 801186e:	4610      	mov	r0, r2
 8011870:	4619      	mov	r1, r3
 8011872:	f7f6 f921 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8011876:	f04f 0301 	mov.w	r3, #1
}
 801187a:	4618      	mov	r0, r3
 801187c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8011880:	46bd      	mov	sp, r7
 8011882:	bd90      	pop	{r4, r7, pc}

08011884 <dwc_otg_read_common_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_common_intr(dwc_otg_core_if_t * core_if)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b086      	sub	sp, #24
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintmsk_data_t gintmsk;
	
	gintmsk_data_t gintmsk_common = {.d32 = 0 };
 801188c:	f04f 0300 	mov.w	r3, #0
 8011890:	60fb      	str	r3, [r7, #12]

	gintmsk_common.b.wkupintr = 1;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011898:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.sessreqintr = 1;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80118a0:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.conidstschng = 1;
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80118a8:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.otgintr = 1;
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	f043 0304 	orr.w	r3, r3, #4
 80118b0:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.modemismatch = 1;
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	f043 0302 	orr.w	r3, r3, #2
 80118b8:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.disconnect = 1;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80118c0:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.usbsuspend = 1;
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80118c8:	60fb      	str	r3, [r7, #12]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gintmsk_common.b.lpmtranrcvd = 1;
#endif
	gintmsk_common.b.restoredone = 1;
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80118d0:	60fb      	str	r3, [r7, #12]
	/** @todo: The port interrupt occurs while in device
         * mode. Added code to CIL to clear the interrupt for now!
         */
	gintmsk_common.b.portintr = 1;
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80118d8:	60fb      	str	r3, [r7, #12]

	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	685b      	ldr	r3, [r3, #4]
 80118de:	f103 0314 	add.w	r3, r3, #20
 80118e2:	4618      	mov	r0, r3
 80118e4:	f7f6 f8dc 	bl	8007aa0 <DWC_READ_REG32>
 80118e8:	4603      	mov	r3, r0
 80118ea:	617b      	str	r3, [r7, #20]
	gintmsk.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	685b      	ldr	r3, [r3, #4]
 80118f0:	f103 0318 	add.w	r3, r3, #24
 80118f4:	4618      	mov	r0, r3
 80118f6:	f7f6 f8d3 	bl	8007aa0 <DWC_READ_REG32>
 80118fa:	4603      	mov	r3, r0
 80118fc:	613b      	str	r3, [r7, #16]
		DWC_DEBUGPL(DBG_ANY, "gintsts=%08x  gintmsk=%08x\n",
			    gintsts.d32, gintmsk.d32);
	}
#endif

	return ((gintsts.d32 & gintmsk.d32) & gintmsk_common.d32);
 80118fe:	697a      	ldr	r2, [r7, #20]
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	401a      	ands	r2, r3
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	4013      	ands	r3, r2

}
 8011908:	4618      	mov	r0, r3
 801190a:	f107 0718 	add.w	r7, r7, #24
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop

08011914 <dwc_otg_handle_common_intr>:
 * - LPM Transaction Received Interrupt
 * - ADP Transaction Received Interrupt
 *
 */
int32_t dwc_otg_handle_common_intr(dwc_otg_core_if_t * core_if)
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b08c      	sub	sp, #48	; 0x30
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
	int retval = 0;
 801191c:	f04f 0300 	mov.w	r3, #0
 8011920:	62fb      	str	r3, [r7, #44]	; 0x2c
	gintsts_data_t gintsts;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011922:	f04f 0300 	mov.w	r3, #0
 8011926:	627b      	str	r3, [r7, #36]	; 0x24

	if (core_if->lock)
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801192e:	2b00      	cmp	r3, #0
 8011930:	d005      	beq.n	801193e <dwc_otg_handle_common_intr+0x2a>
		DWC_SPINLOCK(core_if->lock);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011938:	4618      	mov	r0, r3
 801193a:	f7f6 f8f5 	bl	8007b28 <DWC_SPINLOCK>

	if (core_if->hibernation_suspend <= 0) {
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011944:	2b00      	cmp	r3, #0
 8011946:	f300 80b0 	bgt.w	8011aaa <dwc_otg_handle_common_intr+0x196>
		gintsts.d32 = dwc_otg_read_common_intr(core_if);
 801194a:	6878      	ldr	r0, [r7, #4]
 801194c:	f7ff ff9a 	bl	8011884 <dwc_otg_read_common_intr>
 8011950:	4603      	mov	r3, r0
 8011952:	62bb      	str	r3, [r7, #40]	; 0x28

		if (gintsts.b.modemismatch) {
 8011954:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011958:	f003 0302 	and.w	r3, r3, #2
 801195c:	b2db      	uxtb	r3, r3
 801195e:	2b00      	cmp	r3, #0
 8011960:	d006      	beq.n	8011970 <dwc_otg_handle_common_intr+0x5c>
			retval |= dwc_otg_handle_mode_mismatch_intr(core_if);
 8011962:	6878      	ldr	r0, [r7, #4]
 8011964:	f7fe fefc 	bl	8010760 <dwc_otg_handle_mode_mismatch_intr>
 8011968:	4603      	mov	r3, r0
 801196a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801196c:	4313      	orrs	r3, r2
 801196e:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.otgintr) {
 8011970:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011974:	f003 0304 	and.w	r3, r3, #4
 8011978:	b2db      	uxtb	r3, r3
 801197a:	2b00      	cmp	r3, #0
 801197c:	d006      	beq.n	801198c <dwc_otg_handle_common_intr+0x78>
			retval |= dwc_otg_handle_otg_intr(core_if);
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f7fe ff0a 	bl	8010798 <dwc_otg_handle_otg_intr>
 8011984:	4603      	mov	r3, r0
 8011986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011988:	4313      	orrs	r3, r2
 801198a:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.conidstschng) {
 801198c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011990:	f003 0310 	and.w	r3, r3, #16
 8011994:	b2db      	uxtb	r3, r3
 8011996:	2b00      	cmp	r3, #0
 8011998:	d006      	beq.n	80119a8 <dwc_otg_handle_common_intr+0x94>
			retval |= dwc_otg_handle_conn_id_status_change_intr(core_if);
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f7ff f8de 	bl	8010b5c <dwc_otg_handle_conn_id_status_change_intr>
 80119a0:	4603      	mov	r3, r0
 80119a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119a4:	4313      	orrs	r3, r2
 80119a6:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.disconnect) {
 80119a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80119ac:	f003 0320 	and.w	r3, r3, #32
 80119b0:	b2db      	uxtb	r3, r3
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d006      	beq.n	80119c4 <dwc_otg_handle_common_intr+0xb0>
			retval |= dwc_otg_handle_disconnect_intr(core_if);
 80119b6:	6878      	ldr	r0, [r7, #4]
 80119b8:	f7ff fdf8 	bl	80115ac <dwc_otg_handle_disconnect_intr>
 80119bc:	4603      	mov	r3, r0
 80119be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119c0:	4313      	orrs	r3, r2
 80119c2:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.sessreqintr) {
 80119c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80119c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119cc:	b2db      	uxtb	r3, r3
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d006      	beq.n	80119e0 <dwc_otg_handle_common_intr+0xcc>
			retval |= dwc_otg_handle_session_req_intr(core_if);
 80119d2:	6878      	ldr	r0, [r7, #4]
 80119d4:	f7ff f90a 	bl	8010bec <dwc_otg_handle_session_req_intr>
 80119d8:	4603      	mov	r3, r0
 80119da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119dc:	4313      	orrs	r3, r2
 80119de:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.wkupintr) {
 80119e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80119e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80119e8:	b2db      	uxtb	r3, r3
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d006      	beq.n	80119fc <dwc_otg_handle_common_intr+0xe8>
			retval |= dwc_otg_handle_wakeup_detected_intr(core_if);
 80119ee:	6878      	ldr	r0, [r7, #4]
 80119f0:	f7ff f958 	bl	8010ca4 <dwc_otg_handle_wakeup_detected_intr>
 80119f4:	4603      	mov	r3, r0
 80119f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119f8:	4313      	orrs	r3, r2
 80119fa:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.usbsuspend) {
 80119fc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8011a00:	f003 0308 	and.w	r3, r3, #8
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d006      	beq.n	8011a18 <dwc_otg_handle_common_intr+0x104>
			retval |= dwc_otg_handle_usb_suspend_intr(core_if);
 8011a0a:	6878      	ldr	r0, [r7, #4]
 8011a0c:	f7ff fdee 	bl	80115ec <dwc_otg_handle_usb_suspend_intr>
 8011a10:	4603      	mov	r3, r0
 8011a12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011a14:	4313      	orrs	r3, r2
 8011a16:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (gintsts.b.lpmtranrcvd) {
			retval |= dwc_otg_handle_lpm_intr(core_if);
		}
#endif
		if (gintsts.b.restoredone) {
 8011a18:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8011a1c:	f003 0301 	and.w	r3, r3, #1
 8011a20:	b2db      	uxtb	r3, r3
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d01d      	beq.n	8011a62 <dwc_otg_handle_common_intr+0x14e>
			gintsts.d32 = 0;
 8011a26:	f04f 0300 	mov.w	r3, #0
 8011a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	                if (core_if->power_down == 2)
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011a32:	2b02      	cmp	r3, #2
 8011a34:	d104      	bne.n	8011a40 <dwc_otg_handle_common_intr+0x12c>
				core_if->hibernation_suspend = -1;
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	f04f 32ff 	mov.w	r2, #4294967295
 8011a3c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			gintsts.b.restoredone = 1;
 8011a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011a46:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	685b      	ldr	r3, [r3, #4]
 8011a4c:	f103 0214 	add.w	r2, r3, #20
 8011a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a52:	4610      	mov	r0, r2
 8011a54:	4619      	mov	r1, r3
 8011a56:	f7f6 f82f 	bl	8007ab8 <DWC_WRITE_REG32>
			DWC_PRINTF(" --Restore done interrupt received-- \n");
			retval |= 1;
 8011a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a5c:	f043 0301 	orr.w	r3, r3, #1
 8011a60:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.portintr && dwc_otg_is_device_mode(core_if)) {
 8011a62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011a66:	f003 0301 	and.w	r3, r3, #1
 8011a6a:	b2db      	uxtb	r3, r3
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	f000 8128 	beq.w	8011cc2 <dwc_otg_handle_common_intr+0x3ae>
 8011a72:	6878      	ldr	r0, [r7, #4]
 8011a74:	f7fc fb76 	bl	800e164 <dwc_otg_is_device_mode>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	f000 8121 	beq.w	8011cc2 <dwc_otg_handle_common_intr+0x3ae>
			/* The port interrupt occurs while in device mode with HPRT0
			 * Port Enable/Disable.
			 */
			gintsts.d32 = 0;
 8011a80:	f04f 0300 	mov.w	r3, #0
 8011a84:	62bb      	str	r3, [r7, #40]	; 0x28
			gintsts.b.portintr = 1;
 8011a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011a8c:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	685b      	ldr	r3, [r3, #4]
 8011a92:	f103 0214 	add.w	r2, r3, #20
 8011a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a98:	4610      	mov	r0, r2
 8011a9a:	4619      	mov	r1, r3
 8011a9c:	f7f6 f80c 	bl	8007ab8 <DWC_WRITE_REG32>
			retval |= 1;
 8011aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aa2:	f043 0301 	orr.w	r3, r3, #1
 8011aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011aa8:	e10b      	b.n	8011cc2 <dwc_otg_handle_common_intr+0x3ae>

		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	685b      	ldr	r3, [r3, #4]
 8011aae:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	f7f5 fff4 	bl	8007aa0 <DWC_READ_REG32>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_DEBUGPL(DBG_ANY, "gpwrdn=%08x\n", gpwrdn.d32);

		if (gpwrdn.b.disconn_det && gpwrdn.b.disconn_det_msk) {
 8011abc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011ac0:	f003 0308 	and.w	r3, r3, #8
 8011ac4:	b2db      	uxtb	r3, r3
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d026      	beq.n	8011b18 <dwc_otg_handle_common_intr+0x204>
 8011aca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011ace:	f003 0310 	and.w	r3, r3, #16
 8011ad2:	b2db      	uxtb	r3, r3
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d01f      	beq.n	8011b18 <dwc_otg_handle_common_intr+0x204>
			CLEAR_GPWRDN_INTR(core_if, disconn_det);
 8011ad8:	f04f 0300 	mov.w	r3, #0
 8011adc:	623b      	str	r3, [r7, #32]
 8011ade:	6a3b      	ldr	r3, [r7, #32]
 8011ae0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011ae4:	623b      	str	r3, [r7, #32]
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	685b      	ldr	r3, [r3, #4]
 8011aea:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011aee:	6a3b      	ldr	r3, [r7, #32]
 8011af0:	4610      	mov	r0, r2
 8011af2:	f04f 0100 	mov.w	r1, #0
 8011af6:	461a      	mov	r2, r3
 8011af8:	f7f5 ffec 	bl	8007ad4 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 8011afc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b00:	f003 0318 	and.w	r3, r3, #24
 8011b04:	b2db      	uxtb	r3, r3
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d102      	bne.n	8011b10 <dwc_otg_handle_common_intr+0x1fc>
				dwc_otg_handle_pwrdn_disconnect_intr(core_if);
 8011b0a:	6878      	ldr	r0, [r7, #4]
 8011b0c:	f7ff f966 	bl	8010ddc <dwc_otg_handle_pwrdn_disconnect_intr>
			} else {
				DWC_PRINTF("Disconnect detected while linestate is not 0\n");
			}

			retval |= 1;
 8011b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b12:	f043 0301 	orr.w	r3, r3, #1
 8011b16:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if (gpwrdn.b.lnstschng && gpwrdn.b.lnstchng_msk) {
 8011b18:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011b1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011b20:	b2db      	uxtb	r3, r3
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d02d      	beq.n	8011b82 <dwc_otg_handle_common_intr+0x26e>
 8011b26:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011b2a:	f003 0301 	and.w	r3, r3, #1
 8011b2e:	b2db      	uxtb	r3, r3
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d026      	beq.n	8011b82 <dwc_otg_handle_common_intr+0x26e>
			CLEAR_GPWRDN_INTR(core_if, lnstschng);
 8011b34:	f04f 0300 	mov.w	r3, #0
 8011b38:	61fb      	str	r3, [r7, #28]
 8011b3a:	69fb      	ldr	r3, [r7, #28]
 8011b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b40:	61fb      	str	r3, [r7, #28]
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	685b      	ldr	r3, [r3, #4]
 8011b46:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011b4a:	69fb      	ldr	r3, [r7, #28]
 8011b4c:	4610      	mov	r0, r2
 8011b4e:	f04f 0100 	mov.w	r1, #0
 8011b52:	461a      	mov	r2, r3
 8011b54:	f7f5 ffbe 	bl	8007ad4 <DWC_MODIFY_REG32>
			/* remote wakeup from hibernation */
			if (gpwrdn.b.linestate == 2 || gpwrdn.b.linestate == 1) {
 8011b58:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b5c:	f003 0318 	and.w	r3, r3, #24
 8011b60:	b2db      	uxtb	r3, r3
 8011b62:	2b10      	cmp	r3, #16
 8011b64:	d006      	beq.n	8011b74 <dwc_otg_handle_common_intr+0x260>
 8011b66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b6a:	f003 0318 	and.w	r3, r3, #24
 8011b6e:	b2db      	uxtb	r3, r3
 8011b70:	2b08      	cmp	r3, #8
 8011b72:	d102      	bne.n	8011b7a <dwc_otg_handle_common_intr+0x266>
				dwc_otg_handle_pwrdn_wakeup_detected_intr(core_if);
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f7ff f9f5 	bl	8010f64 <dwc_otg_handle_pwrdn_wakeup_detected_intr>
			} else {
				DWC_PRINTF("gpwrdn.linestate = %d\n", gpwrdn.b.linestate);
			}
			retval |= 1;
 8011b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b7c:	f043 0301 	orr.w	r3, r3, #1
 8011b80:	62fb      	str	r3, [r7, #44]	; 0x2c

		}
		if (gpwrdn.b.rst_det && gpwrdn.b.rst_det_msk) {
 8011b82:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011b86:	f003 0302 	and.w	r3, r3, #2
 8011b8a:	b2db      	uxtb	r3, r3
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d02a      	beq.n	8011be6 <dwc_otg_handle_common_intr+0x2d2>
 8011b90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011b94:	f003 0304 	and.w	r3, r3, #4
 8011b98:	b2db      	uxtb	r3, r3
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d023      	beq.n	8011be6 <dwc_otg_handle_common_intr+0x2d2>
			CLEAR_GPWRDN_INTR(core_if, rst_det);
 8011b9e:	f04f 0300 	mov.w	r3, #0
 8011ba2:	61bb      	str	r3, [r7, #24]
 8011ba4:	69bb      	ldr	r3, [r7, #24]
 8011ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011baa:	61bb      	str	r3, [r7, #24]
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	685b      	ldr	r3, [r3, #4]
 8011bb0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011bb4:	69bb      	ldr	r3, [r7, #24]
 8011bb6:	4610      	mov	r0, r2
 8011bb8:	f04f 0100 	mov.w	r1, #0
 8011bbc:	461a      	mov	r2, r3
 8011bbe:	f7f5 ff89 	bl	8007ad4 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 8011bc2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011bc6:	f003 0318 	and.w	r3, r3, #24
 8011bca:	b2db      	uxtb	r3, r3
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d10a      	bne.n	8011be6 <dwc_otg_handle_common_intr+0x2d2>
				DWC_PRINTF("Reset detected\n");
				retval |= dwc_otg_device_hibernation_restore(core_if, 0, 1);
 8011bd0:	6878      	ldr	r0, [r7, #4]
 8011bd2:	f04f 0100 	mov.w	r1, #0
 8011bd6:	f04f 0201 	mov.w	r2, #1
 8011bda:	f7f7 fbab 	bl	8009334 <dwc_otg_device_hibernation_restore>
 8011bde:	4603      	mov	r3, r0
 8011be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011be2:	4313      	orrs	r3, r2
 8011be4:	62fb      	str	r3, [r7, #44]	; 0x2c
			}
		}
		if (gpwrdn.b.adp_int) {
 8011be6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011bea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d018      	beq.n	8011c26 <dwc_otg_handle_common_intr+0x312>
			CLEAR_GPWRDN_INTR(core_if, adp_int);
 8011bf4:	f04f 0300 	mov.w	r3, #0
 8011bf8:	617b      	str	r3, [r7, #20]
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011c00:	617b      	str	r3, [r7, #20]
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	685b      	ldr	r3, [r3, #4]
 8011c06:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011c0a:	697b      	ldr	r3, [r7, #20]
 8011c0c:	4610      	mov	r0, r2
 8011c0e:	f04f 0100 	mov.w	r1, #0
 8011c12:	461a      	mov	r2, r3
 8011c14:	f7f5 ff5e 	bl	8007ad4 <DWC_MODIFY_REG32>
			dwc_otg_adp_handle_intr(core_if);
 8011c18:	6878      	ldr	r0, [r7, #4]
 8011c1a:	f7f7 f805 	bl	8008c28 <dwc_otg_adp_handle_intr>
			retval |= 1;
 8011c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c20:	f043 0301 	orr.w	r3, r3, #1
 8011c24:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.srp_det && gpwrdn.b.srp_det_msk) {
 8011c26:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011c2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011c2e:	b2db      	uxtb	r3, r3
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d01f      	beq.n	8011c74 <dwc_otg_handle_common_intr+0x360>
 8011c34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c38:	f003 0301 	and.w	r3, r3, #1
 8011c3c:	b2db      	uxtb	r3, r3
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d018      	beq.n	8011c74 <dwc_otg_handle_common_intr+0x360>
			CLEAR_GPWRDN_INTR(core_if, srp_det);
 8011c42:	f04f 0300 	mov.w	r3, #0
 8011c46:	613b      	str	r3, [r7, #16]
 8011c48:	693b      	ldr	r3, [r7, #16]
 8011c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011c4e:	613b      	str	r3, [r7, #16]
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	685b      	ldr	r3, [r3, #4]
 8011c54:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011c58:	693b      	ldr	r3, [r7, #16]
 8011c5a:	4610      	mov	r0, r2
 8011c5c:	f04f 0100 	mov.w	r1, #0
 8011c60:	461a      	mov	r2, r3
 8011c62:	f7f5 ff37 	bl	8007ad4 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_srp_intr(core_if);
 8011c66:	6878      	ldr	r0, [r7, #4]
 8011c68:	f7ff fbc2 	bl	80113f0 <dwc_otg_handle_pwrdn_srp_intr>
			retval |= 1;
 8011c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c6e:	f043 0301 	orr.w	r3, r3, #1
 8011c72:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.sts_chngint && gpwrdn.b.sts_chngint_msk) {
 8011c74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c78:	f003 0302 	and.w	r3, r3, #2
 8011c7c:	b2db      	uxtb	r3, r3
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d01f      	beq.n	8011cc2 <dwc_otg_handle_common_intr+0x3ae>
 8011c82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c86:	f003 0304 	and.w	r3, r3, #4
 8011c8a:	b2db      	uxtb	r3, r3
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d018      	beq.n	8011cc2 <dwc_otg_handle_common_intr+0x3ae>
			CLEAR_GPWRDN_INTR(core_if, sts_chngint);
 8011c90:	f04f 0300 	mov.w	r3, #0
 8011c94:	60fb      	str	r3, [r7, #12]
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011c9c:	60fb      	str	r3, [r7, #12]
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	685b      	ldr	r3, [r3, #4]
 8011ca2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	4610      	mov	r0, r2
 8011caa:	f04f 0100 	mov.w	r1, #0
 8011cae:	461a      	mov	r2, r3
 8011cb0:	f7f5 ff10 	bl	8007ad4 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_stschng_intr(core_if);
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f7ff fb57 	bl	8011368 <dwc_otg_handle_pwrdn_stschng_intr>

			retval |= 1;
 8011cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cbc:	f043 0301 	orr.w	r3, r3, #1
 8011cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
	}
	if (core_if->lock)
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d005      	beq.n	8011cd8 <dwc_otg_handle_common_intr+0x3c4>
		DWC_SPINUNLOCK(core_if->lock);
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	f7f5 ff32 	bl	8007b3c <DWC_SPINUNLOCK>

	return retval;
 8011cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8011ce0:	46bd      	mov	sp, r7
 8011ce2:	bd80      	pop	{r7, pc}

08011ce4 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8011ce4:	b580      	push	{r7, lr}
 8011ce6:	b082      	sub	sp, #8
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d00c      	beq.n	8011d0e <cil_pcd_start+0x2a>
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d007      	beq.n	8011d0e <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	687a      	ldr	r2, [r7, #4]
 8011d06:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8011d08:	6992      	ldr	r2, [r2, #24]
 8011d0a:	4610      	mov	r0, r2
 8011d0c:	4798      	blx	r3
	}
}
 8011d0e:	f107 0708 	add.w	r7, r7, #8
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}
 8011d16:	bf00      	nop

08011d18 <get_ep_from_handle>:

/**
 * Choose endpoint from ep arrays using usb_ep structure.
 */
static dwc_otg_pcd_ep_t *get_ep_from_handle(dwc_otg_pcd_t * pcd, void *handle)
{
 8011d18:	b480      	push	{r7}
 8011d1a:	b085      	sub	sp, #20
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
 8011d20:	6039      	str	r1, [r7, #0]
	int i;
	if (pcd->ep0.priv == handle) {
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	429a      	cmp	r2, r3
 8011d2a:	d103      	bne.n	8011d34 <get_ep_from_handle+0x1c>
		return &pcd->ep0;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8011d32:	e044      	b.n	8011dbe <get_ep_from_handle+0xa6>
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8011d34:	f04f 0300 	mov.w	r3, #0
 8011d38:	60fb      	str	r3, [r7, #12]
 8011d3a:	e03b      	b.n	8011db4 <get_ep_from_handle+0x9c>
		if (pcd->in_ep[i].priv == handle)
 8011d3c:	6879      	ldr	r1, [r7, #4]
 8011d3e:	68fa      	ldr	r2, [r7, #12]
 8011d40:	4613      	mov	r3, r2
 8011d42:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011d46:	189b      	adds	r3, r3, r2
 8011d48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011d4c:	18cb      	adds	r3, r1, r3
 8011d4e:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8011d52:	681a      	ldr	r2, [r3, #0]
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	429a      	cmp	r2, r3
 8011d58:	d10b      	bne.n	8011d72 <get_ep_from_handle+0x5a>
			return &pcd->in_ep[i];
 8011d5a:	68fa      	ldr	r2, [r7, #12]
 8011d5c:	4613      	mov	r3, r2
 8011d5e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011d62:	189b      	adds	r3, r3, r2
 8011d64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011d68:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8011d6c:	687a      	ldr	r2, [r7, #4]
 8011d6e:	18d3      	adds	r3, r2, r3
 8011d70:	e025      	b.n	8011dbe <get_ep_from_handle+0xa6>
		if (pcd->out_ep[i].priv == handle)
 8011d72:	6879      	ldr	r1, [r7, #4]
 8011d74:	68fa      	ldr	r2, [r7, #12]
 8011d76:	4613      	mov	r3, r2
 8011d78:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011d7c:	189b      	adds	r3, r3, r2
 8011d7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011d82:	18cb      	adds	r3, r1, r3
 8011d84:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8011d88:	681a      	ldr	r2, [r3, #0]
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	429a      	cmp	r2, r3
 8011d8e:	d10d      	bne.n	8011dac <get_ep_from_handle+0x94>
			return &pcd->out_ep[i];
 8011d90:	68fa      	ldr	r2, [r7, #12]
 8011d92:	4613      	mov	r3, r2
 8011d94:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011d98:	189b      	adds	r3, r3, r2
 8011d9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011d9e:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8011da2:	687a      	ldr	r2, [r7, #4]
 8011da4:	18d3      	adds	r3, r2, r3
 8011da6:	f103 0304 	add.w	r3, r3, #4
 8011daa:	e008      	b.n	8011dbe <get_ep_from_handle+0xa6>
{
	int i;
	if (pcd->ep0.priv == handle) {
		return &pcd->ep0;
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	f103 0301 	add.w	r3, r3, #1
 8011db2:	60fb      	str	r3, [r7, #12]
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	2b06      	cmp	r3, #6
 8011db8:	ddc0      	ble.n	8011d3c <get_ep_from_handle+0x24>
			return &pcd->in_ep[i];
		if (pcd->out_ep[i].priv == handle)
			return &pcd->out_ep[i];
	}

	return NULL;
 8011dba:	f04f 0300 	mov.w	r3, #0
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	f107 0714 	add.w	r7, r7, #20
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	bc80      	pop	{r7}
 8011dc8:	4770      	bx	lr
 8011dca:	bf00      	nop

08011dcc <dwc_otg_request_done>:
/**
 * This function completes a request.  It call's the request call back.
 */
void dwc_otg_request_done(dwc_otg_pcd_ep_t * ep, dwc_otg_pcd_request_t * req,
			  int32_t status)
{
 8011dcc:	b590      	push	{r4, r7, lr}
 8011dce:	b089      	sub	sp, #36	; 0x24
 8011dd0:	af02      	add	r7, sp, #8
 8011dd2:	60f8      	str	r0, [r7, #12]
 8011dd4:	60b9      	str	r1, [r7, #8]
 8011dd6:	607a      	str	r2, [r7, #4]
	unsigned stopped = ep->stopped;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	7b1b      	ldrb	r3, [r3, #12]
 8011ddc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011de0:	b2db      	uxtb	r3, r3
 8011de2:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, ep);
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);
 8011de4:	68bb      	ldr	r3, [r7, #8]
 8011de6:	699a      	ldr	r2, [r3, #24]
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	f103 0304 	add.w	r3, r3, #4
 8011dee:	429a      	cmp	r2, r3
 8011df0:	d104      	bne.n	8011dfc <dwc_otg_request_done+0x30>
 8011df2:	68bb      	ldr	r3, [r7, #8]
 8011df4:	69da      	ldr	r2, [r3, #28]
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	609a      	str	r2, [r3, #8]
 8011dfa:	e004      	b.n	8011e06 <dwc_otg_request_done+0x3a>
 8011dfc:	68bb      	ldr	r3, [r7, #8]
 8011dfe:	699b      	ldr	r3, [r3, #24]
 8011e00:	68ba      	ldr	r2, [r7, #8]
 8011e02:	69d2      	ldr	r2, [r2, #28]
 8011e04:	61da      	str	r2, [r3, #28]
 8011e06:	68bb      	ldr	r3, [r7, #8]
 8011e08:	69da      	ldr	r2, [r3, #28]
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	f103 0304 	add.w	r3, r3, #4
 8011e10:	429a      	cmp	r2, r3
 8011e12:	d104      	bne.n	8011e1e <dwc_otg_request_done+0x52>
 8011e14:	68bb      	ldr	r3, [r7, #8]
 8011e16:	699a      	ldr	r2, [r3, #24]
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	605a      	str	r2, [r3, #4]
 8011e1c:	e004      	b.n	8011e28 <dwc_otg_request_done+0x5c>
 8011e1e:	68bb      	ldr	r3, [r7, #8]
 8011e20:	69db      	ldr	r3, [r3, #28]
 8011e22:	68ba      	ldr	r2, [r7, #8]
 8011e24:	6992      	ldr	r2, [r2, #24]
 8011e26:	619a      	str	r2, [r3, #24]
 8011e28:	68bb      	ldr	r3, [r7, #8]
 8011e2a:	f04f 0200 	mov.w	r2, #0
 8011e2e:	619a      	str	r2, [r3, #24]
 8011e30:	68bb      	ldr	r3, [r7, #8]
 8011e32:	f04f 0200 	mov.w	r2, #0
 8011e36:	61da      	str	r2, [r3, #28]

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	7b13      	ldrb	r3, [r2, #12]
 8011e3c:	f043 0301 	orr.w	r3, r3, #1
 8011e40:	7313      	strb	r3, [r2, #12]
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	68dc      	ldr	r4, [r3, #12]
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011e52:	68bb      	ldr	r3, [r7, #8]
 8011e54:	681b      	ldr	r3, [r3, #0]
				req->actual);
 8011e56:	68b8      	ldr	r0, [r7, #8]
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8011e58:	6900      	ldr	r0, [r0, #16]
 8011e5a:	9000      	str	r0, [sp, #0]
 8011e5c:	4608      	mov	r0, r1
 8011e5e:	4611      	mov	r1, r2
 8011e60:	461a      	mov	r2, r3
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	47a0      	blx	r4
				req->actual);

	if (ep->pcd->request_pending > 0) {
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e6a:	691b      	ldr	r3, [r3, #16]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d005      	beq.n	8011e7c <dwc_otg_request_done+0xb0>
		--ep->pcd->request_pending;
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e74:	691a      	ldr	r2, [r3, #16]
 8011e76:	f102 32ff 	add.w	r2, r2, #4294967295
 8011e7a:	611a      	str	r2, [r3, #16]
	}

	ep->stopped = stopped;
 8011e7c:	697b      	ldr	r3, [r7, #20]
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	f003 0301 	and.w	r3, r3, #1
 8011e84:	b2d9      	uxtb	r1, r3
 8011e86:	68fa      	ldr	r2, [r7, #12]
 8011e88:	7b13      	ldrb	r3, [r2, #12]
 8011e8a:	f361 0300 	bfi	r3, r1, #0, #1
 8011e8e:	7313      	strb	r3, [r2, #12]
	DWC_FREE(req);
 8011e90:	f04f 0000 	mov.w	r0, #0
 8011e94:	68b9      	ldr	r1, [r7, #8]
 8011e96:	f7f5 fcff 	bl	8007898 <__DWC_FREE>
}
 8011e9a:	f107 071c 	add.w	r7, r7, #28
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	bd90      	pop	{r4, r7, pc}
 8011ea2:	bf00      	nop

08011ea4 <dwc_otg_request_nuke>:

/**
 * This function terminates all the requsts in the EP request queue.
 */
void dwc_otg_request_nuke(dwc_otg_pcd_ep_t * ep)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b084      	sub	sp, #16
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;
 8011eac:	687a      	ldr	r2, [r7, #4]
 8011eae:	7b13      	ldrb	r3, [r2, #12]
 8011eb0:	f043 0301 	orr.w	r3, r3, #1
 8011eb4:	7313      	strb	r3, [r2, #12]

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8011eb6:	e00a      	b.n	8011ece <dwc_otg_request_nuke+0x2a>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	685b      	ldr	r3, [r3, #4]
 8011ebc:	60fb      	str	r3, [r7, #12]
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
 8011ebe:	6878      	ldr	r0, [r7, #4]
 8011ec0:	68f9      	ldr	r1, [r7, #12]
 8011ec2:	f64f 420e 	movw	r2, #64526	; 0xfc0e
 8011ec6:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8011eca:	f7ff ff7f 	bl	8011dcc <dwc_otg_request_done>
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	685a      	ldr	r2, [r3, #4]
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	f103 0304 	add.w	r3, r3, #4
 8011ed8:	429a      	cmp	r2, r3
 8011eda:	d1ed      	bne.n	8011eb8 <dwc_otg_request_nuke+0x14>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
	}
}
 8011edc:	f107 0710 	add.w	r7, r7, #16
 8011ee0:	46bd      	mov	sp, r7
 8011ee2:	bd80      	pop	{r7, pc}

08011ee4 <dwc_otg_pcd_start>:

void dwc_otg_pcd_start(dwc_otg_pcd_t * pcd,
		       const struct dwc_otg_pcd_function_ops *fops)
{
 8011ee4:	b480      	push	{r7}
 8011ee6:	b083      	sub	sp, #12
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	6078      	str	r0, [r7, #4]
 8011eec:	6039      	str	r1, [r7, #0]
	pcd->fops = fops;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	683a      	ldr	r2, [r7, #0]
 8011ef2:	601a      	str	r2, [r3, #0]
}
 8011ef4:	f107 070c 	add.w	r7, r7, #12
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bc80      	pop	{r7}
 8011efc:	4770      	bx	lr
 8011efe:	bf00      	nop

08011f00 <dwc_otg_pcd_start_cb>:
 * device mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_start_cb(void *p)
{
 8011f00:	b580      	push	{r7, lr}
 8011f02:	b084      	sub	sp, #16
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	60fb      	str	r3, [r7, #12]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	689b      	ldr	r3, [r3, #8]
 8011f10:	60bb      	str	r3, [r7, #8]

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 8011f12:	68b8      	ldr	r0, [r7, #8]
 8011f14:	f7fc f926 	bl	800e164 <dwc_otg_is_device_mode>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d008      	beq.n	8011f30 <dwc_otg_pcd_start_cb+0x30>
		dwc_otg_core_dev_init(core_if);
 8011f1e:	68b8      	ldr	r0, [r7, #8]
 8011f20:	f7f8 ffa6 	bl	800ae70 <dwc_otg_core_dev_init>
		/* Set core_if's lock pointer to the pcd->lock */
		core_if->lock = pcd->lock;
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8011f2a:	68bb      	ldr	r3, [r7, #8]
 8011f2c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	}
	return 1;
 8011f30:	f04f 0301 	mov.w	r3, #1
}
 8011f34:	4618      	mov	r0, r3
 8011f36:	f107 0710 	add.w	r7, r7, #16
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
 8011f3e:	bf00      	nop

08011f40 <dwc_otg_pcd_resume_cb>:
 * suspend.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_resume_cb(void *p)
{
 8011f40:	b580      	push	{r7, lr}
 8011f42:	b084      	sub	sp, #16
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->resume) {
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	69db      	ldr	r3, [r3, #28]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d004      	beq.n	8011f60 <dwc_otg_pcd_resume_cb+0x20>
		pcd->fops->resume(pcd);
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	69db      	ldr	r3, [r3, #28]
 8011f5c:	68f8      	ldr	r0, [r7, #12]
 8011f5e:	4798      	blx	r3
	}

	/* Stop the SRP timeout timer. */
	if ((GET_CORE_IF(pcd)->core_params->phy_type != DWC_PHY_TYPE_PARAM_FS)
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	689b      	ldr	r3, [r3, #8]
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d106      	bne.n	8011f7c <dwc_otg_pcd_resume_cb+0x3c>
	    || (!GET_CORE_IF(pcd)->core_params->i2c_enable)) {
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	689b      	ldr	r3, [r3, #8]
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d10f      	bne.n	8011f9c <dwc_otg_pcd_resume_cb+0x5c>
		if (GET_CORE_IF(pcd)->srp_timer_started) {
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	689b      	ldr	r3, [r3, #8]
 8011f80:	7d9b      	ldrb	r3, [r3, #22]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d00a      	beq.n	8011f9c <dwc_otg_pcd_resume_cb+0x5c>
			GET_CORE_IF(pcd)->srp_timer_started = 0;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	689b      	ldr	r3, [r3, #8]
 8011f8a:	f04f 0200 	mov.w	r2, #0
 8011f8e:	759a      	strb	r2, [r3, #22]
			DWC_TIMER_CANCEL(GET_CORE_IF(pcd)->srp_timer);
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	689b      	ldr	r3, [r3, #8]
 8011f94:	699b      	ldr	r3, [r3, #24]
 8011f96:	4618      	mov	r0, r3
 8011f98:	f7f5 feaa 	bl	8007cf0 <DWC_TIMER_CANCEL>
		}
	}
	return 1;
 8011f9c:	f04f 0301 	mov.w	r3, #1
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f107 0710 	add.w	r7, r7, #16
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}
 8011faa:	bf00      	nop

08011fac <dwc_otg_pcd_suspend_cb>:
 * PCD Callback function for notifying the PCD device is suspended.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_suspend_cb(void *p)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b084      	sub	sp, #16
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->suspend) {
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	695b      	ldr	r3, [r3, #20]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d010      	beq.n	8011fe4 <dwc_otg_pcd_suspend_cb+0x38>
		DWC_SPINUNLOCK(pcd->lock);
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8011fc8:	4618      	mov	r0, r3
 8011fca:	f7f5 fdb7 	bl	8007b3c <DWC_SPINUNLOCK>
		pcd->fops->suspend(pcd);
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	695b      	ldr	r3, [r3, #20]
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8011fde:	4618      	mov	r0, r3
 8011fe0:	f7f5 fda2 	bl	8007b28 <DWC_SPINLOCK>
	}

	return 1;
 8011fe4:	f04f 0301 	mov.w	r3, #1
}
 8011fe8:	4618      	mov	r0, r3
 8011fea:	f107 0710 	add.w	r7, r7, #16
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd80      	pop	{r7, pc}
 8011ff2:	bf00      	nop

08011ff4 <dwc_otg_pcd_stop_cb>:
 * mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_stop_cb(void *p)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b084      	sub	sp, #16
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	60fb      	str	r3, [r7, #12]
	extern void dwc_otg_pcd_stop(dwc_otg_pcd_t * _pcd);

	dwc_otg_pcd_stop(pcd);
 8012000:	68f8      	ldr	r0, [r7, #12]
 8012002:	f002 fb31 	bl	8014668 <dwc_otg_pcd_stop>
	return 1;
 8012006:	f04f 0301 	mov.w	r3, #1
}
 801200a:	4618      	mov	r0, r3
 801200c:	f107 0710 	add.w	r7, r7, #16
 8012010:	46bd      	mov	sp, r7
 8012012:	bd80      	pop	{r7, pc}

08012014 <dwc_otg_ep_alloc_desc_chain>:
 * This function allocates a DMA Descriptor chain for the Endpoint
 * buffer to be used for a transfer to/from the specified endpoint.
 */
dwc_otg_dev_dma_desc_t *dwc_otg_ep_alloc_desc_chain(dwc_dma_t * dma_desc_addr,
						    uint32_t count)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b082      	sub	sp, #8
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]
 801201c:	6039      	str	r1, [r7, #0]

	return DWC_DMA_ALLOC(count * sizeof(dwc_otg_dev_dma_desc_t),
 801201e:	683b      	ldr	r3, [r7, #0]
 8012020:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8012024:	f04f 0000 	mov.w	r0, #0
 8012028:	4619      	mov	r1, r3
 801202a:	687a      	ldr	r2, [r7, #4]
 801202c:	f7f5 fbd8 	bl	80077e0 <__DWC_DMA_ALLOC>
 8012030:	4603      	mov	r3, r0
			     dma_desc_addr);
}
 8012032:	4618      	mov	r0, r3
 8012034:	f107 0708 	add.w	r7, r7, #8
 8012038:	46bd      	mov	sp, r7
 801203a:	bd80      	pop	{r7, pc}

0801203c <dwc_otg_ep_free_desc_chain>:
/**
 * This function frees a DMA Descriptor chain that was allocated by ep_alloc_desc.
 */
void dwc_otg_ep_free_desc_chain(dwc_otg_dev_dma_desc_t * desc_addr,
				uint32_t dma_desc_addr, uint32_t count)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b084      	sub	sp, #16
 8012040:	af00      	add	r7, sp, #0
 8012042:	60f8      	str	r0, [r7, #12]
 8012044:	60b9      	str	r1, [r7, #8]
 8012046:	607a      	str	r2, [r7, #4]
	DWC_DMA_FREE(count * sizeof(dwc_otg_dev_dma_desc_t), desc_addr,
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801204e:	f04f 0000 	mov.w	r0, #0
 8012052:	4619      	mov	r1, r3
 8012054:	68fa      	ldr	r2, [r7, #12]
 8012056:	68bb      	ldr	r3, [r7, #8]
 8012058:	f7f5 fbe8 	bl	800782c <__DWC_DMA_FREE>
		     dma_desc_addr);
}
 801205c:	f107 0710 	add.w	r7, r7, #16
 8012060:	46bd      	mov	sp, r7
 8012062:	bd80      	pop	{r7, pc}

08012064 <dwc_otg_pcd_init_ep>:

#endif /* DWC_EN_ISOC */

static void dwc_otg_pcd_init_ep(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * pcd_ep,
				uint32_t is_in, uint32_t ep_num)
{
 8012064:	b480      	push	{r7}
 8012066:	b085      	sub	sp, #20
 8012068:	af00      	add	r7, sp, #0
 801206a:	60f8      	str	r0, [r7, #12]
 801206c:	60b9      	str	r1, [r7, #8]
 801206e:	607a      	str	r2, [r7, #4]
 8012070:	603b      	str	r3, [r7, #0]
	/* Init EP structure */
	pcd_ep->desc = 0;
 8012072:	68bb      	ldr	r3, [r7, #8]
 8012074:	f04f 0200 	mov.w	r2, #0
 8012078:	601a      	str	r2, [r3, #0]
	pcd_ep->pcd = pcd;
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	68fa      	ldr	r2, [r7, #12]
 801207e:	63da      	str	r2, [r3, #60]	; 0x3c
	pcd_ep->stopped = 1;
 8012080:	68ba      	ldr	r2, [r7, #8]
 8012082:	7b13      	ldrb	r3, [r2, #12]
 8012084:	f043 0301 	orr.w	r3, r3, #1
 8012088:	7313      	strb	r3, [r2, #12]
	pcd_ep->queue_sof = 0;
 801208a:	68ba      	ldr	r2, [r7, #8]
 801208c:	7b13      	ldrb	r3, [r2, #12]
 801208e:	f36f 03c3 	bfc	r3, #3, #1
 8012092:	7313      	strb	r3, [r2, #12]

	/* Init DWC ep structure */
	pcd_ep->dwc_ep.is_in = is_in;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	b2db      	uxtb	r3, r3
 8012098:	f003 0301 	and.w	r3, r3, #1
 801209c:	b2d9      	uxtb	r1, r3
 801209e:	68ba      	ldr	r2, [r7, #8]
 80120a0:	7c53      	ldrb	r3, [r2, #17]
 80120a2:	f361 0300 	bfi	r3, r1, #0, #1
 80120a6:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.num = ep_num;
 80120a8:	683b      	ldr	r3, [r7, #0]
 80120aa:	b2da      	uxtb	r2, r3
 80120ac:	68bb      	ldr	r3, [r7, #8]
 80120ae:	741a      	strb	r2, [r3, #16]
	pcd_ep->dwc_ep.active = 0;
 80120b0:	68ba      	ldr	r2, [r7, #8]
 80120b2:	7c53      	ldrb	r3, [r2, #17]
 80120b4:	f36f 0341 	bfc	r3, #1, #1
 80120b8:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.tx_fifo_num = 0;
 80120ba:	68ba      	ldr	r2, [r7, #8]
 80120bc:	7c53      	ldrb	r3, [r2, #17]
 80120be:	f36f 0385 	bfc	r3, #2, #4
 80120c2:	7453      	strb	r3, [r2, #17]
	/* Control until ep is actvated */
	pcd_ep->dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 80120c4:	68ba      	ldr	r2, [r7, #8]
 80120c6:	7c53      	ldrb	r3, [r2, #17]
 80120c8:	f36f 1387 	bfc	r3, #6, #2
 80120cc:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.maxpacket = MAX_PACKET_SIZE;
 80120ce:	68bb      	ldr	r3, [r7, #8]
 80120d0:	7c9a      	ldrb	r2, [r3, #18]
 80120d2:	f002 0203 	and.w	r2, r2, #3
 80120d6:	749a      	strb	r2, [r3, #18]
 80120d8:	7cda      	ldrb	r2, [r3, #19]
 80120da:	f022 021f 	bic.w	r2, r2, #31
 80120de:	f042 0210 	orr.w	r2, r2, #16
 80120e2:	74da      	strb	r2, [r3, #19]
	pcd_ep->dwc_ep.dma_addr = 0;
 80120e4:	68bb      	ldr	r3, [r7, #8]
 80120e6:	f04f 0200 	mov.w	r2, #0
 80120ea:	619a      	str	r2, [r3, #24]
	pcd_ep->dwc_ep.start_xfer_buff = 0;
 80120ec:	68bb      	ldr	r3, [r7, #8]
 80120ee:	f04f 0200 	mov.w	r2, #0
 80120f2:	625a      	str	r2, [r3, #36]	; 0x24
	pcd_ep->dwc_ep.xfer_buff = 0;
 80120f4:	68bb      	ldr	r3, [r7, #8]
 80120f6:	f04f 0200 	mov.w	r2, #0
 80120fa:	629a      	str	r2, [r3, #40]	; 0x28
	pcd_ep->dwc_ep.xfer_len = 0;
 80120fc:	68ba      	ldr	r2, [r7, #8]
 80120fe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8012100:	f36f 0312 	bfc	r3, #0, #19
 8012104:	62d3      	str	r3, [r2, #44]	; 0x2c
	pcd_ep->dwc_ep.xfer_count = 0;
 8012106:	68ba      	ldr	r2, [r7, #8]
 8012108:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801210a:	f36f 0312 	bfc	r3, #0, #19
 801210e:	6313      	str	r3, [r2, #48]	; 0x30
	pcd_ep->dwc_ep.sent_zlp = 0;
 8012110:	68ba      	ldr	r2, [r7, #8]
 8012112:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8012116:	f36f 03c3 	bfc	r3, #3, #1
 801211a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
	pcd_ep->dwc_ep.total_len = 0;
 801211e:	68bb      	ldr	r3, [r7, #8]
 8012120:	f04f 0200 	mov.w	r2, #0
 8012124:	869a      	strh	r2, [r3, #52]	; 0x34
 8012126:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801212a:	f022 0207 	bic.w	r2, r2, #7
 801212e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	pcd_ep->dwc_ep.desc_addr = 0;
 8012132:	68bb      	ldr	r3, [r7, #8]
 8012134:	f04f 0200 	mov.w	r2, #0
 8012138:	621a      	str	r2, [r3, #32]
	pcd_ep->dwc_ep.dma_desc_addr = 0;
 801213a:	68bb      	ldr	r3, [r7, #8]
 801213c:	f04f 0200 	mov.w	r2, #0
 8012140:	61da      	str	r2, [r3, #28]
	DWC_CIRCLEQ_INIT(&pcd_ep->queue);
 8012142:	68bb      	ldr	r3, [r7, #8]
 8012144:	f103 0204 	add.w	r2, r3, #4
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	605a      	str	r2, [r3, #4]
 801214c:	68bb      	ldr	r3, [r7, #8]
 801214e:	f103 0204 	add.w	r2, r3, #4
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	609a      	str	r2, [r3, #8]
}
 8012156:	f107 0714 	add.w	r7, r7, #20
 801215a:	46bd      	mov	sp, r7
 801215c:	bc80      	pop	{r7}
 801215e:	4770      	bx	lr

08012160 <dwc_otg_pcd_reinit>:

/**
 * Initialize ep's
 */
static void dwc_otg_pcd_reinit(dwc_otg_pcd_t * pcd)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b08c      	sub	sp, #48	; 0x30
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
	int i;
	uint32_t hwcfg1;
	dwc_otg_pcd_ep_t *ep;
	int in_ep_cntr, out_ep_cntr;
	uint32_t num_in_eps = (GET_CORE_IF(pcd))->dev_if->num_in_eps;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	689b      	ldr	r3, [r3, #8]
 801216c:	689b      	ldr	r3, [r3, #8]
 801216e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012172:	61fb      	str	r3, [r7, #28]
	uint32_t num_out_eps = (GET_CORE_IF(pcd))->dev_if->num_out_eps;
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	689b      	ldr	r3, [r3, #8]
 801217a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801217e:	61bb      	str	r3, [r7, #24]

	/**
	 * Initialize the EP0 structure.
	 */
	ep = &pcd->ep0;
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012186:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);
 8012188:	6878      	ldr	r0, [r7, #4]
 801218a:	6979      	ldr	r1, [r7, #20]
 801218c:	f04f 0200 	mov.w	r2, #0
 8012190:	f04f 0300 	mov.w	r3, #0
 8012194:	f7ff ff66 	bl	8012064 <dwc_otg_pcd_init_ep>

	in_ep_cntr = 0;
 8012198:	f04f 0300 	mov.w	r3, #0
 801219c:	627b      	str	r3, [r7, #36]	; 0x24
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	689b      	ldr	r3, [r3, #8]
 80121a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80121a4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80121a8:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 80121aa:	f04f 0301 	mov.w	r3, #1
 80121ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80121b0:	e02d      	b.n	801220e <dwc_otg_pcd_reinit+0xae>
		if ((hwcfg1 & 0x1) == 0) {
 80121b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121b4:	f003 0301 	and.w	r3, r3, #1
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d120      	bne.n	80121fe <dwc_otg_pcd_reinit+0x9e>
			dwc_otg_pcd_ep_t *ep = &pcd->in_ep[in_ep_cntr];
 80121bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121be:	4613      	mov	r3, r2
 80121c0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80121c4:	189b      	adds	r3, r3, r2
 80121c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80121ca:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80121ce:	687a      	ldr	r2, [r7, #4]
 80121d0:	18d3      	adds	r3, r2, r3
 80121d2:	613b      	str	r3, [r7, #16]
			in_ep_cntr++;
 80121d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121d6:	f103 0301 	add.w	r3, r3, #1
 80121da:	627b      	str	r3, [r7, #36]	; 0x24
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 1 /* IN */ , i);
 80121dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121de:	6878      	ldr	r0, [r7, #4]
 80121e0:	6939      	ldr	r1, [r7, #16]
 80121e2:	f04f 0201 	mov.w	r2, #1
 80121e6:	f7ff ff3d 	bl	8012064 <dwc_otg_pcd_init_ep>

			DWC_CIRCLEQ_INIT(&ep->queue);
 80121ea:	693b      	ldr	r3, [r7, #16]
 80121ec:	f103 0204 	add.w	r2, r3, #4
 80121f0:	693b      	ldr	r3, [r7, #16]
 80121f2:	605a      	str	r2, [r3, #4]
 80121f4:	693b      	ldr	r3, [r7, #16]
 80121f6:	f103 0204 	add.w	r2, r3, #4
 80121fa:	693b      	ldr	r3, [r7, #16]
 80121fc:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 80121fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012200:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8012204:	62bb      	str	r3, [r7, #40]	; 0x28
	ep = &pcd->ep0;
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);

	in_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 8012206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012208:	f103 0301 	add.w	r3, r3, #1
 801220c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801220e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012210:	69fb      	ldr	r3, [r7, #28]
 8012212:	429a      	cmp	r2, r3
 8012214:	d3cd      	bcc.n	80121b2 <dwc_otg_pcd_reinit+0x52>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
 8012216:	f04f 0300 	mov.w	r3, #0
 801221a:	623b      	str	r3, [r7, #32]
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	689b      	ldr	r3, [r3, #8]
 8012220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012222:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8012226:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 8012228:	f04f 0301 	mov.w	r3, #1
 801222c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801222e:	e02f      	b.n	8012290 <dwc_otg_pcd_reinit+0x130>
		if ((hwcfg1 & 0x1) == 0) {
 8012230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012232:	f003 0301 	and.w	r3, r3, #1
 8012236:	2b00      	cmp	r3, #0
 8012238:	d122      	bne.n	8012280 <dwc_otg_pcd_reinit+0x120>
			dwc_otg_pcd_ep_t *ep = &pcd->out_ep[out_ep_cntr];
 801223a:	6a3a      	ldr	r2, [r7, #32]
 801223c:	4613      	mov	r3, r2
 801223e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012242:	189b      	adds	r3, r3, r2
 8012244:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012248:	f503 7310 	add.w	r3, r3, #576	; 0x240
 801224c:	687a      	ldr	r2, [r7, #4]
 801224e:	18d3      	adds	r3, r2, r3
 8012250:	f103 0304 	add.w	r3, r3, #4
 8012254:	60fb      	str	r3, [r7, #12]
			out_ep_cntr++;
 8012256:	6a3b      	ldr	r3, [r7, #32]
 8012258:	f103 0301 	add.w	r3, r3, #1
 801225c:	623b      	str	r3, [r7, #32]
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 0 /* OUT */ , i);
 801225e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012260:	6878      	ldr	r0, [r7, #4]
 8012262:	68f9      	ldr	r1, [r7, #12]
 8012264:	f04f 0200 	mov.w	r2, #0
 8012268:	f7ff fefc 	bl	8012064 <dwc_otg_pcd_init_ep>
			DWC_CIRCLEQ_INIT(&ep->queue);
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	f103 0204 	add.w	r2, r3, #4
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	605a      	str	r2, [r3, #4]
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	f103 0204 	add.w	r2, r3, #4
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 8012280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012282:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8012286:	62bb      	str	r3, [r7, #40]	; 0x28
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 8012288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801228a:	f103 0301 	add.w	r3, r3, #1
 801228e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012290:	6a3a      	ldr	r2, [r7, #32]
 8012292:	69bb      	ldr	r3, [r7, #24]
 8012294:	429a      	cmp	r2, r3
 8012296:	d3cb      	bcc.n	8012230 <dwc_otg_pcd_reinit+0xd0>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	pcd->ep0state = EP0_DISCONNECT;
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	f04f 0200 	mov.w	r2, #0
 801229e:	731a      	strb	r2, [r3, #12]
	pcd->ep0.dwc_ep.maxpacket = MAX_EP0_SIZE;
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80122a6:	f002 0203 	and.w	r2, r2, #3
 80122aa:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80122ae:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80122b2:	f022 021f 	bic.w	r2, r2, #31
 80122b6:	f042 0201 	orr.w	r2, r2, #1
 80122ba:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	pcd->ep0.dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 80122be:	687a      	ldr	r2, [r7, #4]
 80122c0:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 80122c4:	f36f 1387 	bfc	r3, #6, #2
 80122c8:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
}
 80122cc:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80122d0:	46bd      	mov	sp, r7
 80122d2:	bd80      	pop	{r7, pc}

080122d4 <srp_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void srp_timeout(void *ptr)
{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b086      	sub	sp, #24
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
	gotgctl_data_t gotgctl;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	617b      	str	r3, [r7, #20]
	volatile uint32_t *addr = &core_if->core_global_regs->gotgctl;
 80122e0:	697b      	ldr	r3, [r7, #20]
 80122e2:	685b      	ldr	r3, [r3, #4]
 80122e4:	613b      	str	r3, [r7, #16]

	gotgctl.d32 = DWC_READ_REG32(addr);
 80122e6:	6938      	ldr	r0, [r7, #16]
 80122e8:	f7f5 fbda 	bl	8007aa0 <DWC_READ_REG32>
 80122ec:	4603      	mov	r3, r0
 80122ee:	60fb      	str	r3, [r7, #12]

	core_if->srp_timer_started = 0;
 80122f0:	697b      	ldr	r3, [r7, #20]
 80122f2:	f04f 0200 	mov.w	r2, #0
 80122f6:	759a      	strb	r2, [r3, #22]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 80122f8:	697b      	ldr	r3, [r7, #20]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012300:	2b00      	cmp	r3, #0
 8012302:	d140      	bne.n	8012386 <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
 8012304:	697b      	ldr	r3, [r7, #20]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

	gotgctl.d32 = DWC_READ_REG32(addr);

	core_if->srp_timer_started = 0;

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 801230c:	2b00      	cmp	r3, #0
 801230e:	d03a      	beq.n	8012386 <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8012310:	697b      	ldr	r3, [r7, #20]
 8012312:	7d5b      	ldrb	r3, [r3, #21]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d02c      	beq.n	8012372 <srp_timeout+0x9e>
 8012318:	7bbb      	ldrb	r3, [r7, #14]
 801231a:	f003 0308 	and.w	r3, r3, #8
 801231e:	b2db      	uxtb	r3, r3
 8012320:	2b00      	cmp	r3, #0
 8012322:	d026      	beq.n	8012372 <srp_timeout+0x9e>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012328:	2b00      	cmp	r3, #0
 801232a:	d00c      	beq.n	8012346 <srp_timeout+0x72>
 801232c:	697b      	ldr	r3, [r7, #20]
 801232e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012330:	68db      	ldr	r3, [r3, #12]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d007      	beq.n	8012346 <srp_timeout+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 8012336:	697b      	ldr	r3, [r7, #20]
 8012338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801233a:	68db      	ldr	r3, [r3, #12]
 801233c:	697a      	ldr	r2, [r7, #20]
 801233e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8012340:	6992      	ldr	r2, [r2, #24]
 8012342:	4610      	mov	r0, r2
 8012344:	4798      	blx	r3
			}

			/* Clear Session Request */
			gotgctl.d32 = 0;
 8012346:	f04f 0300 	mov.w	r3, #0
 801234a:	60fb      	str	r3, [r7, #12]
			gotgctl.b.sesreq = 1;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	f043 0302 	orr.w	r3, r3, #2
 8012352:	60fb      	str	r3, [r7, #12]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl,
 8012354:	697b      	ldr	r3, [r7, #20]
 8012356:	685b      	ldr	r3, [r3, #4]
 8012358:	461a      	mov	r2, r3
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	4610      	mov	r0, r2
 801235e:	4619      	mov	r1, r3
 8012360:	f04f 0200 	mov.w	r2, #0
 8012364:	f7f5 fbb6 	bl	8007ad4 <DWC_MODIFY_REG32>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
 8012368:	697b      	ldr	r3, [r7, #20]
 801236a:	f04f 0200 	mov.w	r2, #0
 801236e:	755a      	strb	r2, [r3, #21]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8012370:	e018      	b.n	80123a4 <srp_timeout+0xd0>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	f36f 0341 	bfc	r3, #1, #1
 8012378:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(addr, gotgctl.d32);
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	6938      	ldr	r0, [r7, #16]
 801237e:	4619      	mov	r1, r3
 8012380:	f7f5 fb9a 	bl	8007ab8 <DWC_WRITE_REG32>

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8012384:	e00e      	b.n	80123a4 <srp_timeout+0xd0>
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
			DWC_WRITE_REG32(addr, gotgctl.d32);
		}
	} else if (gotgctl.b.sesreq) {
 8012386:	7b3b      	ldrb	r3, [r7, #12]
 8012388:	f003 0302 	and.w	r3, r3, #2
 801238c:	b2db      	uxtb	r3, r3
 801238e:	2b00      	cmp	r3, #0
 8012390:	d008      	beq.n	80123a4 <srp_timeout+0xd0>
		DWC_PRINTF("SRP Timeout\n");

		__DWC_ERROR("Device not connected/responding\n");
		gotgctl.b.sesreq = 0;
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	f36f 0341 	bfc	r3, #1, #1
 8012398:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(addr, gotgctl.d32);
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	6938      	ldr	r0, [r7, #16]
 801239e:	4619      	mov	r1, r3
 80123a0:	f7f5 fb8a 	bl	8007ab8 <DWC_WRITE_REG32>
	} else {
		DWC_PRINTF(" SRP GOTGCTL=%0x\n", gotgctl.d32);
	}

	if (core_if->adp_enable) {
 80123a4:	697b      	ldr	r3, [r7, #20]
 80123a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d040      	beq.n	8012430 <srp_timeout+0x15c>
		if (gotgctl.b.bsesvld == 0) {
 80123ae:	7bbb      	ldrb	r3, [r7, #14]
 80123b0:	f003 0308 	and.w	r3, r3, #8
 80123b4:	b2db      	uxtb	r3, r3
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d12c      	bne.n	8012414 <srp_timeout+0x140>
			gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80123ba:	f04f 0300 	mov.w	r3, #0
 80123be:	60bb      	str	r3, [r7, #8]

			/* Power off the core */
			if (core_if->power_down == 2) {
 80123c0:	697b      	ldr	r3, [r7, #20]
 80123c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123c6:	2b02      	cmp	r3, #2
 80123c8:	d10e      	bne.n	80123e8 <srp_timeout+0x114>
				gpwrdn.b.pwrdnswtch = 1;
 80123ca:	68bb      	ldr	r3, [r7, #8]
 80123cc:	f043 0320 	orr.w	r3, r3, #32
 80123d0:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80123d2:	697b      	ldr	r3, [r7, #20]
 80123d4:	685b      	ldr	r3, [r3, #4]
 80123d6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80123da:	68bb      	ldr	r3, [r7, #8]
 80123dc:	4610      	mov	r0, r2
 80123de:	4619      	mov	r1, r3
 80123e0:	f04f 0200 	mov.w	r2, #0
 80123e4:	f7f5 fb76 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);
			}

			gpwrdn.d32 = 0;
 80123e8:	f04f 0300 	mov.w	r3, #0
 80123ec:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 80123ee:	68bb      	ldr	r3, [r7, #8]
 80123f0:	f043 0302 	orr.w	r3, r3, #2
 80123f4:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80123f6:	697b      	ldr	r3, [r7, #20]
 80123f8:	685b      	ldr	r3, [r3, #4]
 80123fa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	4610      	mov	r0, r2
 8012402:	f04f 0100 	mov.w	r1, #0
 8012406:	461a      	mov	r2, r3
 8012408:	f7f5 fb64 	bl	8007ad4 <DWC_MODIFY_REG32>
						
			dwc_otg_adp_probe_start(core_if);
 801240c:	6978      	ldr	r0, [r7, #20]
 801240e:	f7f6 f88b 	bl	8008528 <dwc_otg_adp_probe_start>
 8012412:	e00d      	b.n	8012430 <srp_timeout+0x15c>
		} else {
			core_if->op_state = B_PERIPHERAL;
 8012414:	697b      	ldr	r3, [r7, #20]
 8012416:	f04f 0204 	mov.w	r2, #4
 801241a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 801241e:	6978      	ldr	r0, [r7, #20]
 8012420:	f7f8 f946 	bl	800a6b0 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8012424:	6978      	ldr	r0, [r7, #20]
 8012426:	f7f6 ff09 	bl	800923c <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 801242a:	6978      	ldr	r0, [r7, #20]
 801242c:	f7ff fc5a 	bl	8011ce4 <cil_pcd_start>
		}
	}
}
 8012430:	f107 0718 	add.w	r7, r7, #24
 8012434:	46bd      	mov	sp, r7
 8012436:	bd80      	pop	{r7, pc}

08012438 <start_xfer_tasklet_func>:
 *
 */
extern void start_next_request(dwc_otg_pcd_ep_t * ep);

static void start_xfer_tasklet_func(void *data)
{
 8012438:	b580      	push	{r7, lr}
 801243a:	b086      	sub	sp, #24
 801243c:	af00      	add	r7, sp, #0
 801243e:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012444:	693b      	ldr	r3, [r7, #16]
 8012446:	689b      	ldr	r3, [r3, #8]
 8012448:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_PCDV, "Start xfer tasklet\n");

	diepctl.d32 = DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
#endif
	if (pcd->ep0.queue_sof) {
 801244a:	693b      	ldr	r3, [r7, #16]
 801244c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012450:	f003 0308 	and.w	r3, r3, #8
 8012454:	b2db      	uxtb	r3, r3
 8012456:	2b00      	cmp	r3, #0
 8012458:	d00c      	beq.n	8012474 <start_xfer_tasklet_func+0x3c>
		pcd->ep0.queue_sof = 0;
 801245a:	693a      	ldr	r2, [r7, #16]
 801245c:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 8012460:	f36f 03c3 	bfc	r3, #3, #1
 8012464:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
		start_next_request(&pcd->ep0);
 8012468:	693b      	ldr	r3, [r7, #16]
 801246a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801246e:	4618      	mov	r0, r3
 8012470:	f001 fd52 	bl	8013f18 <start_next_request>
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 8012474:	f04f 0300 	mov.w	r3, #0
 8012478:	617b      	str	r3, [r7, #20]
 801247a:	e031      	b.n	80124e0 <start_xfer_tasklet_func+0xa8>
		depctl_data_t diepctl;

		diepctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
#endif
		if (pcd->in_ep[i].queue_sof) {
 801247c:	6939      	ldr	r1, [r7, #16]
 801247e:	697a      	ldr	r2, [r7, #20]
 8012480:	4613      	mov	r3, r2
 8012482:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012486:	189b      	adds	r3, r3, r2
 8012488:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801248c:	18cb      	adds	r3, r1, r3
 801248e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8012492:	791b      	ldrb	r3, [r3, #4]
 8012494:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8012498:	b2db      	uxtb	r3, r3
 801249a:	2b00      	cmp	r3, #0
 801249c:	d01c      	beq.n	80124d8 <start_xfer_tasklet_func+0xa0>
			pcd->in_ep[i].queue_sof = 0;
 801249e:	6939      	ldr	r1, [r7, #16]
 80124a0:	697a      	ldr	r2, [r7, #20]
 80124a2:	4613      	mov	r3, r2
 80124a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80124a8:	189b      	adds	r3, r3, r2
 80124aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80124ae:	18cb      	adds	r3, r1, r3
 80124b0:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80124b4:	7913      	ldrb	r3, [r2, #4]
 80124b6:	f36f 03c3 	bfc	r3, #3, #1
 80124ba:	7113      	strb	r3, [r2, #4]
			start_next_request(&pcd->in_ep[i]);
 80124bc:	697a      	ldr	r2, [r7, #20]
 80124be:	4613      	mov	r3, r2
 80124c0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80124c4:	189b      	adds	r3, r3, r2
 80124c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80124ca:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80124ce:	693a      	ldr	r2, [r7, #16]
 80124d0:	18d3      	adds	r3, r2, r3
 80124d2:	4618      	mov	r0, r3
 80124d4:	f001 fd20 	bl	8013f18 <start_next_request>
		pcd->ep0.queue_sof = 0;
		start_next_request(&pcd->ep0);
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 80124d8:	697b      	ldr	r3, [r7, #20]
 80124da:	f103 0301 	add.w	r3, r3, #1
 80124de:	617b      	str	r3, [r7, #20]
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	689b      	ldr	r3, [r3, #8]
 80124e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80124e8:	461a      	mov	r2, r3
 80124ea:	697b      	ldr	r3, [r7, #20]
 80124ec:	429a      	cmp	r2, r3
 80124ee:	dcc5      	bgt.n	801247c <start_xfer_tasklet_func+0x44>
			start_next_request(&pcd->in_ep[i]);
			// break;
		}
	}

	return;
 80124f0:	bf00      	nop
}
 80124f2:	f107 0718 	add.w	r7, r7, #24
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop

080124fc <dwc_otg_pcd_init>:
/**
 * This function initialized the PCD portion of the driver.
 *
 */
dwc_otg_pcd_t *dwc_otg_pcd_init(dwc_otg_core_if_t * core_if)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	b084      	sub	sp, #16
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = NULL;
 8012504:	f04f 0300 	mov.w	r3, #0
 8012508:	60fb      	str	r3, [r7, #12]
	dwc_otg_dev_if_t *dev_if;

	/*
	 * Allocate PCD structure
	 */
	pcd = DWC_ALLOC(sizeof(dwc_otg_pcd_t));
 801250a:	f04f 0000 	mov.w	r0, #0
 801250e:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8012512:	f7f5 f997 	bl	8007844 <__DWC_ALLOC>
 8012516:	60f8      	str	r0, [r7, #12]

	if (pcd == NULL) {
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d102      	bne.n	8012524 <dwc_otg_pcd_init+0x28>
		return NULL;
 801251e:	f04f 0300 	mov.w	r3, #0
 8012522:	e17f      	b.n	8012824 <dwc_otg_pcd_init+0x328>
	}

	pcd->lock = DWC_SPINLOCK_ALLOC();
 8012524:	f7f5 faee 	bl	8007b04 <DWC_SPINLOCK_ALLOC>
 8012528:	4602      	mov	r2, r0
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
	if (!pcd->lock) {
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8012536:	2b00      	cmp	r3, #0
 8012538:	d107      	bne.n	801254a <dwc_otg_pcd_init+0x4e>
		DWC_ERROR("Could not allocate lock for pcd");
		DWC_FREE(pcd);
 801253a:	f04f 0000 	mov.w	r0, #0
 801253e:	68f9      	ldr	r1, [r7, #12]
 8012540:	f7f5 f9aa 	bl	8007898 <__DWC_FREE>
		return NULL;
 8012544:	f04f 0300 	mov.w	r3, #0
 8012548:	e16c      	b.n	8012824 <dwc_otg_pcd_init+0x328>
	}
	/* Set core_if's lock pointer to hcd->lock */
	core_if->lock = pcd->lock;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	pcd->core_if = core_if;
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	687a      	ldr	r2, [r7, #4]
 801255a:	609a      	str	r2, [r3, #8]

	dev_if = core_if->dev_if;
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	689b      	ldr	r3, [r3, #8]
 8012560:	60bb      	str	r3, [r7, #8]
	}

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 8012562:	6878      	ldr	r0, [r7, #4]
 8012564:	f7fb fdfe 	bl	800e164 <dwc_otg_is_device_mode>
 8012568:	4603      	mov	r3, r0
 801256a:	2b00      	cmp	r3, #0
 801256c:	d002      	beq.n	8012574 <dwc_otg_pcd_init+0x78>
		dwc_otg_core_dev_init(core_if);
 801256e:	6878      	ldr	r0, [r7, #4]
 8012570:	f7f8 fc7e 	bl	800ae70 <dwc_otg_core_dev_init>
	}

	/*
	 * Register the PCD Callbacks.
	 */
	dwc_otg_cil_register_pcd_callbacks(core_if, &pcd_callbacks, pcd);
 8012574:	6878      	ldr	r0, [r7, #4]
 8012576:	f240 0148 	movw	r1, #72	; 0x48
 801257a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 801257e:	68fa      	ldr	r2, [r7, #12]
 8012580:	f7fb fe26 	bl	800e1d0 <dwc_otg_cil_register_pcd_callbacks>

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
 8012584:	68fb      	ldr	r3, [r7, #12]
 8012586:	689b      	ldr	r3, [r3, #8]
 8012588:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801258c:	2b00      	cmp	r3, #0
 801258e:	f000 80e8 	beq.w	8012762 <dwc_otg_pcd_init+0x266>
		pcd->setup_pkt =
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	f103 0318 	add.w	r3, r3, #24
 8012598:	f04f 0000 	mov.w	r0, #0
 801259c:	f04f 0128 	mov.w	r1, #40	; 0x28
 80125a0:	461a      	mov	r2, r3
 80125a2:	f7f5 f91d 	bl	80077e0 <__DWC_DMA_ALLOC>
 80125a6:	4602      	mov	r2, r0

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
		pcd->setup_pkt =
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	615a      	str	r2, [r3, #20]
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
				  &pcd->setup_pkt_dma_handle);
		if (pcd->setup_pkt == NULL) {
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	695b      	ldr	r3, [r3, #20]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d107      	bne.n	80125c4 <dwc_otg_pcd_init+0xc8>
			DWC_FREE(pcd);
 80125b4:	f04f 0000 	mov.w	r0, #0
 80125b8:	68f9      	ldr	r1, [r7, #12]
 80125ba:	f7f5 f96d 	bl	8007898 <__DWC_FREE>
			return NULL;
 80125be:	f04f 0300 	mov.w	r3, #0
 80125c2:	e12f      	b.n	8012824 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf =
		    DWC_DMA_ALLOC(sizeof(uint16_t),
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	f103 0320 	add.w	r3, r3, #32
 80125ca:	f04f 0000 	mov.w	r0, #0
 80125ce:	f04f 0102 	mov.w	r1, #2
 80125d2:	461a      	mov	r2, r3
 80125d4:	f7f5 f904 	bl	80077e0 <__DWC_DMA_ALLOC>
 80125d8:	4602      	mov	r2, r0
		if (pcd->setup_pkt == NULL) {
			DWC_FREE(pcd);
			return NULL;
		}

		pcd->status_buf =
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	61da      	str	r2, [r3, #28]
		    DWC_DMA_ALLOC(sizeof(uint16_t),
				  &pcd->status_buf_dma_handle);
		if (pcd->status_buf == NULL) {
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	69db      	ldr	r3, [r3, #28]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d111      	bne.n	801260a <dwc_otg_pcd_init+0x10e>
			DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	695a      	ldr	r2, [r3, #20]
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	699b      	ldr	r3, [r3, #24]
 80125ee:	f04f 0000 	mov.w	r0, #0
 80125f2:	f04f 0128 	mov.w	r1, #40	; 0x28
 80125f6:	f7f5 f919 	bl	800782c <__DWC_DMA_FREE>
				     pcd->setup_pkt, pcd->setup_pkt_dma_handle);
			DWC_FREE(pcd);
 80125fa:	f04f 0000 	mov.w	r0, #0
 80125fe:	68f9      	ldr	r1, [r7, #12]
 8012600:	f7f5 f94a 	bl	8007898 <__DWC_FREE>
			return NULL;
 8012604:	f04f 0300 	mov.w	r3, #0
 8012608:	e10c      	b.n	8012824 <dwc_otg_pcd_init+0x328>
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	689b      	ldr	r3, [r3, #8]
 801260e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012612:	2b00      	cmp	r3, #0
 8012614:	f000 80d6 	beq.w	80127c4 <dwc_otg_pcd_init+0x2c8>
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8012618:	68bb      	ldr	r3, [r7, #8]
 801261a:	f103 0390 	add.w	r3, r3, #144	; 0x90
 801261e:	4618      	mov	r0, r3
 8012620:	f04f 0101 	mov.w	r1, #1
 8012624:	f7ff fcf6 	bl	8012014 <dwc_otg_ep_alloc_desc_chain>
 8012628:	4602      	mov	r2, r0
			DWC_FREE(pcd);
			return NULL;
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
 801262a:	68bb      	ldr	r3, [r7, #8]
 801262c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8012630:	68bb      	ldr	r3, [r7, #8]
 8012632:	f103 0394 	add.w	r3, r3, #148	; 0x94
 8012636:	4618      	mov	r0, r3
 8012638:	f04f 0101 	mov.w	r1, #1
 801263c:	f7ff fcea 	bl	8012014 <dwc_otg_ep_alloc_desc_chain>
 8012640:	4602      	mov	r2, r0
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8012648:	68bb      	ldr	r3, [r7, #8]
 801264a:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 801264e:	4618      	mov	r0, r3
 8012650:	f04f 0101 	mov.w	r1, #1
 8012654:	f7ff fcde 	bl	8012014 <dwc_otg_ep_alloc_desc_chain>
 8012658:	4602      	mov	r2, r0
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8012660:	68bb      	ldr	r3, [r7, #8]
 8012662:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8012666:	4618      	mov	r0, r3
 8012668:	f04f 0101 	mov.w	r1, #1
 801266c:	f7ff fcd2 	bl	8012014 <dwc_otg_ep_alloc_desc_chain>
 8012670:	4602      	mov	r2, r0
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
 8012672:	68bb      	ldr	r3, [r7, #8]
 8012674:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_out_desc_addr, 1);

			if (dev_if->setup_desc_addr[0] == 0
 8012678:	68bb      	ldr	r3, [r7, #8]
 801267a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801267e:	2b00      	cmp	r3, #0
 8012680:	d00f      	beq.n	80126a2 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->setup_desc_addr[1] == 0
 8012682:	68bb      	ldr	r3, [r7, #8]
 8012684:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8012688:	2b00      	cmp	r3, #0
 801268a:	d00a      	beq.n	80126a2 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->in_desc_addr == 0
 801268c:	68bb      	ldr	r3, [r7, #8]
 801268e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8012692:	2b00      	cmp	r3, #0
 8012694:	d005      	beq.n	80126a2 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->out_desc_addr == 0) {
 8012696:	68bb      	ldr	r3, [r7, #8]
 8012698:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 801269c:	2b00      	cmp	r3, #0
 801269e:	f040 8091 	bne.w	80127c4 <dwc_otg_pcd_init+0x2c8>

				if (dev_if->out_desc_addr)
 80126a2:	68bb      	ldr	r3, [r7, #8]
 80126a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d00b      	beq.n	80126c4 <dwc_otg_pcd_init+0x1c8>
					dwc_otg_ep_free_desc_chain(dev_if->
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
								   out_desc_addr,
								   dev_if->
 80126b2:	68bb      	ldr	r3, [r7, #8]
			    || dev_if->setup_desc_addr[1] == 0
			    || dev_if->in_desc_addr == 0
			    || dev_if->out_desc_addr == 0) {

				if (dev_if->out_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 80126b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80126b8:	4610      	mov	r0, r2
 80126ba:	4619      	mov	r1, r3
 80126bc:	f04f 0201 	mov.w	r2, #1
 80126c0:	f7ff fcbc 	bl	801203c <dwc_otg_ep_free_desc_chain>
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
 80126c4:	68bb      	ldr	r3, [r7, #8]
 80126c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d00b      	beq.n	80126e6 <dwc_otg_pcd_init+0x1ea>
					dwc_otg_ep_free_desc_chain(dev_if->
 80126ce:	68bb      	ldr	r3, [r7, #8]
 80126d0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
								   in_desc_addr,
								   dev_if->
 80126d4:	68bb      	ldr	r3, [r7, #8]
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 80126d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80126da:	4610      	mov	r0, r2
 80126dc:	4619      	mov	r1, r3
 80126de:	f04f 0201 	mov.w	r2, #1
 80126e2:	f7ff fcab 	bl	801203c <dwc_otg_ep_free_desc_chain>
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
 80126e6:	68bb      	ldr	r3, [r7, #8]
 80126e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d00b      	beq.n	8012708 <dwc_otg_pcd_init+0x20c>
					dwc_otg_ep_free_desc_chain(dev_if->
 80126f0:	68bb      	ldr	r3, [r7, #8]
 80126f2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
								   setup_desc_addr
								   [1],
								   dev_if->
 80126f6:	68bb      	ldr	r3, [r7, #8]
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
					dwc_otg_ep_free_desc_chain(dev_if->
 80126f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80126fc:	4610      	mov	r0, r2
 80126fe:	4619      	mov	r1, r3
 8012700:	f04f 0201 	mov.w	r2, #1
 8012704:	f7ff fc9a 	bl	801203c <dwc_otg_ep_free_desc_chain>
								   setup_desc_addr
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
 8012708:	68bb      	ldr	r3, [r7, #8]
 801270a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801270e:	2b00      	cmp	r3, #0
 8012710:	d00b      	beq.n	801272a <dwc_otg_pcd_init+0x22e>
					dwc_otg_ep_free_desc_chain(dev_if->
 8012712:	68bb      	ldr	r3, [r7, #8]
 8012714:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
								   setup_desc_addr
								   [0],
								   dev_if->
 8012718:	68bb      	ldr	r3, [r7, #8]
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
					dwc_otg_ep_free_desc_chain(dev_if->
 801271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801271e:	4610      	mov	r0, r2
 8012720:	4619      	mov	r1, r3
 8012722:	f04f 0201 	mov.w	r2, #1
 8012726:	f7ff fc89 	bl	801203c <dwc_otg_ep_free_desc_chain>
								   [0],
								   dev_if->
								   dma_setup_desc_addr
								   [0], 1);

				DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	695a      	ldr	r2, [r3, #20]
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	699b      	ldr	r3, [r3, #24]
 8012732:	f04f 0000 	mov.w	r0, #0
 8012736:	f04f 0128 	mov.w	r1, #40	; 0x28
 801273a:	f7f5 f877 	bl	800782c <__DWC_DMA_FREE>
					     pcd->setup_pkt,
					     pcd->setup_pkt_dma_handle);
				DWC_DMA_FREE(sizeof(*pcd->status_buf),
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	69da      	ldr	r2, [r3, #28]
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	6a1b      	ldr	r3, [r3, #32]
 8012746:	f04f 0000 	mov.w	r0, #0
 801274a:	f04f 0102 	mov.w	r1, #2
 801274e:	f7f5 f86d 	bl	800782c <__DWC_DMA_FREE>
					     pcd->status_buf,
					     pcd->status_buf_dma_handle);

				DWC_FREE(pcd);
 8012752:	f04f 0000 	mov.w	r0, #0
 8012756:	68f9      	ldr	r1, [r7, #12]
 8012758:	f7f5 f89e 	bl	8007898 <__DWC_FREE>

				return NULL;
 801275c:	f04f 0300 	mov.w	r3, #0
 8012760:	e060      	b.n	8012824 <dwc_otg_pcd_init+0x328>
			}
		}
	} else {
		pcd->setup_pkt = DWC_ALLOC(sizeof(*pcd->setup_pkt) * 5);
 8012762:	f04f 0000 	mov.w	r0, #0
 8012766:	f04f 0128 	mov.w	r1, #40	; 0x28
 801276a:	f7f5 f86b 	bl	8007844 <__DWC_ALLOC>
 801276e:	4602      	mov	r2, r0
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	615a      	str	r2, [r3, #20]
		if (pcd->setup_pkt == NULL) {
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	695b      	ldr	r3, [r3, #20]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d107      	bne.n	801278c <dwc_otg_pcd_init+0x290>
			DWC_FREE(pcd);
 801277c:	f04f 0000 	mov.w	r0, #0
 8012780:	68f9      	ldr	r1, [r7, #12]
 8012782:	f7f5 f889 	bl	8007898 <__DWC_FREE>
			return NULL;
 8012786:	f04f 0300 	mov.w	r3, #0
 801278a:	e04b      	b.n	8012824 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf = DWC_ALLOC(sizeof(uint16_t));
 801278c:	f04f 0000 	mov.w	r0, #0
 8012790:	f04f 0102 	mov.w	r1, #2
 8012794:	f7f5 f856 	bl	8007844 <__DWC_ALLOC>
 8012798:	4602      	mov	r2, r0
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	61da      	str	r2, [r3, #28]
		if (pcd->status_buf == NULL) {
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	69db      	ldr	r3, [r3, #28]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d10e      	bne.n	80127c4 <dwc_otg_pcd_init+0x2c8>
			DWC_FREE(pcd->setup_pkt);
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	695b      	ldr	r3, [r3, #20]
 80127aa:	f04f 0000 	mov.w	r0, #0
 80127ae:	4619      	mov	r1, r3
 80127b0:	f7f5 f872 	bl	8007898 <__DWC_FREE>
			DWC_FREE(pcd);
 80127b4:	f04f 0000 	mov.w	r0, #0
 80127b8:	68f9      	ldr	r1, [r7, #12]
 80127ba:	f7f5 f86d 	bl	8007898 <__DWC_FREE>
			return NULL;
 80127be:	f04f 0300 	mov.w	r3, #0
 80127c2:	e02f      	b.n	8012824 <dwc_otg_pcd_init+0x328>
		}
	}

	dwc_otg_pcd_reinit(pcd);
 80127c4:	68f8      	ldr	r0, [r7, #12]
 80127c6:	f7ff fccb 	bl	8012160 <dwc_otg_pcd_reinit>
		goto fail;
	}
#endif

	/* Initialize tasklets */
	pcd->start_xfer_tasklet = DWC_TASK_ALLOC("xfer_tasklet",
 80127ca:	f24c 0078 	movw	r0, #49272	; 0xc078
 80127ce:	f6c0 0002 	movt	r0, #2050	; 0x802
 80127d2:	f242 4139 	movw	r1, #9273	; 0x2439
 80127d6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80127da:	68fa      	ldr	r2, [r7, #12]
 80127dc:	f7f5 faf8 	bl	8007dd0 <DWC_TASK_ALLOC>
 80127e0:	4602      	mov	r2, r0
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
						 start_xfer_tasklet_func, pcd);
	pcd->test_mode_tasklet = DWC_TASK_ALLOC("test_mode_tasklet",
 80127e8:	f24c 0088 	movw	r0, #49288	; 0xc088
 80127ec:	f6c0 0002 	movt	r0, #2050	; 0x802
 80127f0:	f245 2109 	movw	r1, #21001	; 0x5209
 80127f4:	f6c0 0101 	movt	r1, #2049	; 0x801
 80127f8:	68fa      	ldr	r2, [r7, #12]
 80127fa:	f7f5 fae9 	bl	8007dd0 <DWC_TASK_ALLOC>
 80127fe:	4602      	mov	r2, r0
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
						do_test_mode, pcd);

	/* Initialize SRP timer */
	core_if->srp_timer = DWC_TIMER_ALLOC("SRP TIMER", srp_timeout, core_if);
 8012806:	f24c 009c 	movw	r0, #49308	; 0xc09c
 801280a:	f6c0 0002 	movt	r0, #2050	; 0x802
 801280e:	f242 21d5 	movw	r1, #8917	; 0x22d5
 8012812:	f6c0 0101 	movt	r1, #2049	; 0x801
 8012816:	687a      	ldr	r2, [r7, #4]
 8012818:	f7f5 fa30 	bl	8007c7c <DWC_TIMER_ALLOC>
 801281c:	4602      	mov	r2, r0
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	619a      	str	r2, [r3, #24]

	return pcd;
 8012822:	68fb      	ldr	r3, [r7, #12]
#endif
	if (pcd)
		DWC_FREE(pcd);
	return NULL;

}
 8012824:	4618      	mov	r0, r3
 8012826:	f107 0710 	add.w	r7, r7, #16
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}
 801282e:	bf00      	nop

08012830 <dwc_otg_pcd_remove>:

/**
 * Remove PCD specific data
 */
void dwc_otg_pcd_remove(dwc_otg_pcd_t * pcd)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b084      	sub	sp, #16
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	689b      	ldr	r3, [r3, #8]
 801283c:	689b      	ldr	r3, [r3, #8]
 801283e:	60fb      	str	r3, [r7, #12]

	if (GET_CORE_IF(pcd)->dma_enable) {
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	689b      	ldr	r3, [r3, #8]
 8012844:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012848:	2b00      	cmp	r3, #0
 801284a:	d04a      	beq.n	80128e2 <dwc_otg_pcd_remove+0xb2>
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	695a      	ldr	r2, [r3, #20]
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	699b      	ldr	r3, [r3, #24]
 8012854:	f04f 0000 	mov.w	r0, #0
 8012858:	f04f 0128 	mov.w	r1, #40	; 0x28
 801285c:	f7f4 ffe6 	bl	800782c <__DWC_DMA_FREE>
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	69da      	ldr	r2, [r3, #28]
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	6a1b      	ldr	r3, [r3, #32]
 8012868:	f04f 0000 	mov.w	r0, #0
 801286c:	f04f 0102 	mov.w	r1, #2
 8012870:	f7f4 ffdc 	bl	800782c <__DWC_DMA_FREE>
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	689b      	ldr	r3, [r3, #8]
 8012878:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801287c:	2b00      	cmp	r3, #0
 801287e:	d03e      	beq.n	80128fe <dwc_otg_pcd_remove+0xce>
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
						   dev_if->dma_setup_desc_addr
 8012886:	68fb      	ldr	r3, [r7, #12]
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 8012888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801288c:	4610      	mov	r0, r2
 801288e:	4619      	mov	r1, r3
 8012890:	f04f 0201 	mov.w	r2, #1
 8012894:	f7ff fbd2 	bl	801203c <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
						   dev_if->dma_setup_desc_addr
 801289e:	68fb      	ldr	r3, [r7, #12]
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 80128a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80128a4:	4610      	mov	r0, r2
 80128a6:	4619      	mov	r1, r3
 80128a8:	f04f 0201 	mov.w	r2, #1
 80128ac:	f7ff fbc6 	bl	801203c <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
						   dev_if->dma_in_desc_addr, 1);
 80128b6:	68fb      	ldr	r3, [r7, #12]
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 80128b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80128bc:	4610      	mov	r0, r2
 80128be:	4619      	mov	r1, r3
 80128c0:	f04f 0201 	mov.w	r2, #1
 80128c4:	f7ff fbba 	bl	801203c <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
						   dev_if->dma_out_desc_addr,
 80128ce:	68fb      	ldr	r3, [r7, #12]
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 80128d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80128d4:	4610      	mov	r0, r2
 80128d6:	4619      	mov	r1, r3
 80128d8:	f04f 0201 	mov.w	r2, #1
 80128dc:	f7ff fbae 	bl	801203c <dwc_otg_ep_free_desc_chain>
 80128e0:	e00d      	b.n	80128fe <dwc_otg_pcd_remove+0xce>
						   dev_if->dma_out_desc_addr,
						   1);
		}
	} else {
		DWC_FREE(pcd->setup_pkt);
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	695b      	ldr	r3, [r3, #20]
 80128e6:	f04f 0000 	mov.w	r0, #0
 80128ea:	4619      	mov	r1, r3
 80128ec:	f7f4 ffd4 	bl	8007898 <__DWC_FREE>
		DWC_FREE(pcd->status_buf);
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	69db      	ldr	r3, [r3, #28]
 80128f4:	f04f 0000 	mov.w	r0, #0
 80128f8:	4619      	mov	r1, r3
 80128fa:	f7f4 ffcd 	bl	8007898 <__DWC_FREE>
	}
	DWC_SPINLOCK_FREE(pcd->lock);
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8012904:	4618      	mov	r0, r3
 8012906:	f7f5 f905 	bl	8007b14 <DWC_SPINLOCK_FREE>
	/* Set core_if's lock pointer to NULL */
	pcd->core_if->lock = NULL;
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	689b      	ldr	r3, [r3, #8]
 801290e:	f04f 0200 	mov.w	r2, #0
 8012912:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	DWC_TASK_FREE(pcd->start_xfer_tasklet);
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 801291c:	4618      	mov	r0, r3
 801291e:	f7f5 fa73 	bl	8007e08 <DWC_TASK_FREE>
	DWC_TASK_FREE(pcd->test_mode_tasklet);
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8012928:	4618      	mov	r0, r3
 801292a:	f7f5 fa6d 	bl	8007e08 <DWC_TASK_FREE>
	if (pcd->cfi->ops.release) {
		pcd->cfi->ops.release(pcd->cfi);
	}
#endif

	DWC_FREE(pcd);
 801292e:	f04f 0000 	mov.w	r0, #0
 8012932:	6879      	ldr	r1, [r7, #4]
 8012934:	f7f4 ffb0 	bl	8007898 <__DWC_FREE>
}
 8012938:	f107 0710 	add.w	r7, r7, #16
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}

08012940 <dwc_otg_pcd_is_dualspeed>:

/**
 * Returns whether registered pcd is dual speed or not
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
 8012940:	b480      	push	{r7}
 8012942:	b085      	sub	sp, #20
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	689b      	ldr	r3, [r3, #8]
 801294c:	60fb      	str	r3, [r7, #12]

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	695b      	ldr	r3, [r3, #20]
 8012954:	2b01      	cmp	r3, #1
 8012956:	d015      	beq.n	8012984 <dwc_otg_pcd_is_dualspeed+0x44>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801295e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012962:	b2db      	uxtb	r3, r3
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 8012964:	2b80      	cmp	r3, #128	; 0x80
 8012966:	d110      	bne.n	801298a <dwc_otg_pcd_is_dualspeed+0x4a>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801296e:	f003 0303 	and.w	r3, r3, #3
 8012972:	b2db      	uxtb	r3, r3
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8012974:	2b01      	cmp	r3, #1
 8012976:	d108      	bne.n	801298a <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls))) {
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8012980:	2b00      	cmp	r3, #0
 8012982:	d002      	beq.n	801298a <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->core_params->ulpi_fs_ls))) {
		return 0;
 8012984:	f04f 0300 	mov.w	r3, #0
 8012988:	e001      	b.n	801298e <dwc_otg_pcd_is_dualspeed+0x4e>
	}

	return 1;
 801298a:	f04f 0301 	mov.w	r3, #1
}
 801298e:	4618      	mov	r0, r3
 8012990:	f107 0714 	add.w	r7, r7, #20
 8012994:	46bd      	mov	sp, r7
 8012996:	bc80      	pop	{r7}
 8012998:	4770      	bx	lr
 801299a:	bf00      	nop

0801299c <dwc_otg_pcd_is_otg>:

/**
 * Returns whether registered pcd is OTG capable or not
 */
uint32_t dwc_otg_pcd_is_otg(dwc_otg_pcd_t * pcd)
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b084      	sub	sp, #16
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	689b      	ldr	r3, [r3, #8]
 80129a8:	60fb      	str	r3, [r7, #12]
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 80129aa:	f04f 0300 	mov.w	r3, #0
 80129ae:	60bb      	str	r3, [r7, #8]

	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	685b      	ldr	r3, [r3, #4]
 80129b4:	f103 030c 	add.w	r3, r3, #12
 80129b8:	4618      	mov	r0, r3
 80129ba:	f7f5 f871 	bl	8007aa0 <DWC_READ_REG32>
 80129be:	4603      	mov	r3, r0
 80129c0:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.srpcap || !usbcfg.b.hnpcap) {
 80129c2:	7a7b      	ldrb	r3, [r7, #9]
 80129c4:	f003 0301 	and.w	r3, r3, #1
 80129c8:	b2db      	uxtb	r3, r3
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d005      	beq.n	80129da <dwc_otg_pcd_is_otg+0x3e>
 80129ce:	7a7b      	ldrb	r3, [r7, #9]
 80129d0:	f003 0302 	and.w	r3, r3, #2
 80129d4:	b2db      	uxtb	r3, r3
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d102      	bne.n	80129e0 <dwc_otg_pcd_is_otg+0x44>
		return 0;
 80129da:	f04f 0300 	mov.w	r3, #0
 80129de:	e001      	b.n	80129e4 <dwc_otg_pcd_is_otg+0x48>
	}

	return 1;
 80129e0:	f04f 0301 	mov.w	r3, #1
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	f107 0710 	add.w	r7, r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}
 80129ee:	bf00      	nop

080129f0 <assign_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
 80129f0:	b480      	push	{r7}
 80129f2:	b085      	sub	sp, #20
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	6078      	str	r0, [r7, #4]
	uint32_t TxMsk = 1;
 80129f8:	f04f 0301 	mov.w	r3, #1
 80129fc:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 80129fe:	f04f 0300 	mov.w	r3, #0
 8012a02:	60bb      	str	r3, [r7, #8]
 8012a04:	e017      	b.n	8012a36 <assign_tx_fifo+0x46>
		if ((TxMsk & core_if->tx_msk) == 0) {
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	4013      	ands	r3, r2
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d109      	bne.n	8012a26 <assign_tx_fifo+0x36>
			core_if->tx_msk |= TxMsk;
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	431a      	orrs	r2, r3
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	675a      	str	r2, [r3, #116]	; 0x74
			return i + 1;
 8012a1e:	68bb      	ldr	r3, [r7, #8]
 8012a20:	f103 0301 	add.w	r3, r3, #1
 8012a24:	e013      	b.n	8012a4e <assign_tx_fifo+0x5e>
		}
		TxMsk <<= 1;
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012a2c:	60fb      	str	r3, [r7, #12]
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t TxMsk = 1;
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 8012a2e:	68bb      	ldr	r3, [r7, #8]
 8012a30:	f103 0301 	add.w	r3, r3, #1
 8012a34:	60bb      	str	r3, [r7, #8]
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8012a3c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012a40:	b2db      	uxtb	r3, r3
 8012a42:	461a      	mov	r2, r3
 8012a44:	68bb      	ldr	r3, [r7, #8]
 8012a46:	429a      	cmp	r2, r3
 8012a48:	dcdd      	bgt.n	8012a06 <assign_tx_fifo+0x16>
			core_if->tx_msk |= TxMsk;
			return i + 1;
		}
		TxMsk <<= 1;
	}
	return 0;
 8012a4a:	f04f 0300 	mov.w	r3, #0
}
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f107 0714 	add.w	r7, r7, #20
 8012a54:	46bd      	mov	sp, r7
 8012a56:	bc80      	pop	{r7}
 8012a58:	4770      	bx	lr
 8012a5a:	bf00      	nop

08012a5c <assign_perio_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	b085      	sub	sp, #20
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	6078      	str	r0, [r7, #4]
	uint32_t PerTxMsk = 1;
 8012a64:	f04f 0301 	mov.w	r3, #1
 8012a68:	60fb      	str	r3, [r7, #12]
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8012a6a:	f04f 0300 	mov.w	r3, #0
 8012a6e:	60bb      	str	r3, [r7, #8]
 8012a70:	e017      	b.n	8012aa2 <assign_perio_tx_fifo+0x46>
		if ((PerTxMsk & core_if->p_tx_msk) == 0) {
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	4013      	ands	r3, r2
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d109      	bne.n	8012a92 <assign_perio_tx_fifo+0x36>
			core_if->p_tx_msk |= PerTxMsk;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	431a      	orrs	r2, r3
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	671a      	str	r2, [r3, #112]	; 0x70
			return i + 1;
 8012a8a:	68bb      	ldr	r3, [r7, #8]
 8012a8c:	f103 0301 	add.w	r3, r3, #1
 8012a90:	e013      	b.n	8012aba <assign_perio_tx_fifo+0x5e>
		}
		PerTxMsk <<= 1;
 8012a92:	68fb      	ldr	r3, [r7, #12]
 8012a94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012a98:	60fb      	str	r3, [r7, #12]
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t PerTxMsk = 1;
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8012a9a:	68bb      	ldr	r3, [r7, #8]
 8012a9c:	f103 0301 	add.w	r3, r3, #1
 8012aa0:	60bb      	str	r3, [r7, #8]
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012aa8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012aac:	b2db      	uxtb	r3, r3
 8012aae:	461a      	mov	r2, r3
 8012ab0:	68bb      	ldr	r3, [r7, #8]
 8012ab2:	429a      	cmp	r2, r3
 8012ab4:	dcdd      	bgt.n	8012a72 <assign_perio_tx_fifo+0x16>
			core_if->p_tx_msk |= PerTxMsk;
			return i + 1;
		}
		PerTxMsk <<= 1;
	}
	return 0;
 8012ab6:	f04f 0300 	mov.w	r3, #0
}
 8012aba:	4618      	mov	r0, r3
 8012abc:	f107 0714 	add.w	r7, r7, #20
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	bc80      	pop	{r7}
 8012ac4:	4770      	bx	lr
 8012ac6:	bf00      	nop

08012ac8 <release_perio_tx_fifo>:
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
 8012ad0:	6039      	str	r1, [r7, #0]
	core_if->p_tx_msk =
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
 8012ad2:	683b      	ldr	r3, [r7, #0]
 8012ad4:	f103 33ff 	add.w	r3, r3, #4294967295
 8012ad8:	f04f 0201 	mov.w	r2, #1
 8012adc:	fa02 f303 	lsl.w	r3, r2, r3
 8012ae0:	ea6f 0203 	mvn.w	r2, r3
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ae8:	401a      	ands	r2, r3
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
	core_if->p_tx_msk =
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	671a      	str	r2, [r3, #112]	; 0x70
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
}
 8012aee:	f107 070c 	add.w	r7, r7, #12
 8012af2:	46bd      	mov	sp, r7
 8012af4:	bc80      	pop	{r7}
 8012af6:	4770      	bx	lr

08012af8 <release_tx_fifo>:
/**
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b083      	sub	sp, #12
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
 8012b00:	6039      	str	r1, [r7, #0]
	core_if->tx_msk =
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
 8012b02:	683b      	ldr	r3, [r7, #0]
 8012b04:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b08:	f04f 0201 	mov.w	r2, #1
 8012b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8012b10:	ea6f 0203 	mvn.w	r2, r3
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b18:	401a      	ands	r2, r3
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
	core_if->tx_msk =
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	675a      	str	r2, [r3, #116]	; 0x74
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
}
 8012b1e:	f107 070c 	add.w	r7, r7, #12
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bc80      	pop	{r7}
 8012b26:	4770      	bx	lr

08012b28 <dwc_otg_pcd_ep_enable>:
 * This function is being called from gadget 
 * to enable PCD endpoint.
 */
int dwc_otg_pcd_ep_enable(dwc_otg_pcd_t * pcd,
			  const uint8_t * ep_desc, void *usb_ep)
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b090      	sub	sp, #64	; 0x40
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	60f8      	str	r0, [r7, #12]
 8012b30:	60b9      	str	r1, [r7, #8]
 8012b32:	607a      	str	r2, [r7, #4]
	int num, dir;
	dwc_otg_pcd_ep_t *ep = NULL;
 8012b34:	f04f 0300 	mov.w	r3, #0
 8012b38:	63fb      	str	r3, [r7, #60]	; 0x3c
	const usb_endpoint_descriptor_t *desc;
	dwc_irqflags_t flags;
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8012b3a:	f04f 0300 	mov.w	r3, #0
 8012b3e:	61fb      	str	r3, [r7, #28]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 8012b40:	f04f 0300 	mov.w	r3, #0
 8012b44:	61bb      	str	r3, [r7, #24]
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8012b46:	f04f 0300 	mov.w	r3, #0
 8012b4a:	617b      	str	r3, [r7, #20]
	int retval = 0;
 8012b4c:	f04f 0300 	mov.w	r3, #0
 8012b50:	63bb      	str	r3, [r7, #56]	; 0x38
	int i, epcount;

	desc = (const usb_endpoint_descriptor_t *)ep_desc;
 8012b52:	68bb      	ldr	r3, [r7, #8]
 8012b54:	633b      	str	r3, [r7, #48]	; 0x30

	if (!desc) {
 8012b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d10a      	bne.n	8012b72 <dwc_otg_pcd_ep_enable+0x4a>
		pcd->ep0.priv = usb_ep;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	687a      	ldr	r2, [r7, #4]
 8012b60:	665a      	str	r2, [r3, #100]	; 0x64
		ep = &pcd->ep0;
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012b68:	63fb      	str	r3, [r7, #60]	; 0x3c
		retval = -DWC_E_INVALID;
 8012b6a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012b6e:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012b70:	e18b      	b.n	8012e8a <dwc_otg_pcd_ep_enable+0x362>
	}

	num = UE_GET_ADDR(desc->bEndpointAddress);
 8012b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b74:	789b      	ldrb	r3, [r3, #2]
 8012b76:	f003 030f 	and.w	r3, r3, #15
 8012b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	dir = UE_GET_DIR(desc->bEndpointAddress);
 8012b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b7e:	789b      	ldrb	r3, [r3, #2]
 8012b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b84:	62bb      	str	r3, [r7, #40]	; 0x28

	if (!desc->wMaxPacketSize) {
 8012b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b88:	f103 0304 	add.w	r3, r3, #4
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d103      	bne.n	8012b98 <dwc_otg_pcd_ep_enable+0x70>
		DWC_WARN("bad maxpacketsize\n");
		retval = -DWC_E_INVALID;
 8012b90:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012b94:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012b96:	e178      	b.n	8012e8a <dwc_otg_pcd_ep_enable+0x362>
	}

	if (dir == UE_DIR_IN) {
 8012b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b9a:	2b80      	cmp	r3, #128	; 0x80
 8012b9c:	d130      	bne.n	8012c00 <dwc_otg_pcd_ep_enable+0xd8>
		epcount = pcd->core_if->dev_if->num_in_eps;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	689b      	ldr	r3, [r3, #8]
 8012ba2:	689b      	ldr	r3, [r3, #8]
 8012ba4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012ba8:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 8012baa:	f04f 0300 	mov.w	r3, #0
 8012bae:	637b      	str	r3, [r7, #52]	; 0x34
 8012bb0:	e021      	b.n	8012bf6 <dwc_otg_pcd_ep_enable+0xce>
			if (num == pcd->in_ep[i].dwc_ep.num) {
 8012bb2:	68f9      	ldr	r1, [r7, #12]
 8012bb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012bb6:	4613      	mov	r3, r2
 8012bb8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012bbc:	189b      	adds	r3, r3, r2
 8012bbe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012bc2:	18cb      	adds	r3, r1, r3
 8012bc4:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8012bc8:	781b      	ldrb	r3, [r3, #0]
 8012bca:	461a      	mov	r2, r3
 8012bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bce:	429a      	cmp	r2, r3
 8012bd0:	d10d      	bne.n	8012bee <dwc_otg_pcd_ep_enable+0xc6>
				ep = &pcd->in_ep[i];
 8012bd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012bd4:	4613      	mov	r3, r2
 8012bd6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012bda:	189b      	adds	r3, r3, r2
 8012bdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012be0:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012be4:	68fa      	ldr	r2, [r7, #12]
 8012be6:	18d3      	adds	r3, r2, r3
 8012be8:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 8012bea:	bf00      	nop
 8012bec:	e039      	b.n	8012c62 <dwc_otg_pcd_ep_enable+0x13a>
		goto out;
	}

	if (dir == UE_DIR_IN) {
		epcount = pcd->core_if->dev_if->num_in_eps;
		for (i = 0; i < epcount; i++) {
 8012bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012bf0:	f103 0301 	add.w	r3, r3, #1
 8012bf4:	637b      	str	r3, [r7, #52]	; 0x34
 8012bf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bfa:	429a      	cmp	r2, r3
 8012bfc:	dbd9      	blt.n	8012bb2 <dwc_otg_pcd_ep_enable+0x8a>
 8012bfe:	e030      	b.n	8012c62 <dwc_otg_pcd_ep_enable+0x13a>
				ep = &pcd->in_ep[i];
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	689b      	ldr	r3, [r3, #8]
 8012c04:	689b      	ldr	r3, [r3, #8]
 8012c06:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012c0a:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 8012c0c:	f04f 0300 	mov.w	r3, #0
 8012c10:	637b      	str	r3, [r7, #52]	; 0x34
 8012c12:	e022      	b.n	8012c5a <dwc_otg_pcd_ep_enable+0x132>
			if (num == pcd->out_ep[i].dwc_ep.num) {
 8012c14:	68f9      	ldr	r1, [r7, #12]
 8012c16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012c18:	4613      	mov	r3, r2
 8012c1a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012c1e:	189b      	adds	r3, r3, r2
 8012c20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012c24:	18cb      	adds	r3, r1, r3
 8012c26:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8012c2a:	791b      	ldrb	r3, [r3, #4]
 8012c2c:	461a      	mov	r2, r3
 8012c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c30:	429a      	cmp	r2, r3
 8012c32:	d10e      	bne.n	8012c52 <dwc_otg_pcd_ep_enable+0x12a>
				ep = &pcd->out_ep[i];
 8012c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012c36:	4613      	mov	r3, r2
 8012c38:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012c3c:	189b      	adds	r3, r3, r2
 8012c3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012c42:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8012c46:	68fa      	ldr	r2, [r7, #12]
 8012c48:	18d3      	adds	r3, r2, r3
 8012c4a:	f103 0304 	add.w	r3, r3, #4
 8012c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 8012c50:	e007      	b.n	8012c62 <dwc_otg_pcd_ep_enable+0x13a>
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
		for (i = 0; i < epcount; i++) {
 8012c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c54:	f103 0301 	add.w	r3, r3, #1
 8012c58:	637b      	str	r3, [r7, #52]	; 0x34
 8012c5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c5e:	429a      	cmp	r2, r3
 8012c60:	dbd8      	blt.n	8012c14 <dwc_otg_pcd_ep_enable+0xec>
				break;
			}
		}
	}

	if (!ep) {
 8012c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d103      	bne.n	8012c70 <dwc_otg_pcd_ep_enable+0x148>
		DWC_WARN("bad address\n");
		retval = -DWC_E_INVALID;
 8012c68:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012c6c:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012c6e:	e10c      	b.n	8012e8a <dwc_otg_pcd_ep_enable+0x362>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012c76:	f107 0320 	add.w	r3, r7, #32
 8012c7a:	4610      	mov	r0, r2
 8012c7c:	4619      	mov	r1, r3
 8012c7e:	f7f4 ff67 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>

	ep->desc = desc;
 8012c82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c86:	601a      	str	r2, [r3, #0]
	ep->priv = usb_ep;
 8012c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012c8a:	687a      	ldr	r2, [r7, #4]
 8012c8c:	641a      	str	r2, [r3, #64]	; 0x40

	/*
	 * Activate the EP
	 */
	ep->stopped = 0;
 8012c8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012c90:	7b13      	ldrb	r3, [r2, #12]
 8012c92:	f36f 0300 	bfc	r3, #0, #1
 8012c96:	7313      	strb	r3, [r2, #12]

	ep->dwc_ep.is_in = (dir == UE_DIR_IN);
 8012c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c9a:	2b80      	cmp	r3, #128	; 0x80
 8012c9c:	bf14      	ite	ne
 8012c9e:	2300      	movne	r3, #0
 8012ca0:	2301      	moveq	r3, #1
 8012ca2:	b2d9      	uxtb	r1, r3
 8012ca4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012ca6:	7c53      	ldrb	r3, [r2, #17]
 8012ca8:	f361 0300 	bfi	r3, r1, #0, #1
 8012cac:	7453      	strb	r3, [r2, #17]
	ep->dwc_ep.maxpacket = UGETW(desc->wMaxPacketSize);
 8012cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb0:	791b      	ldrb	r3, [r3, #4]
 8012cb2:	461a      	mov	r2, r3
 8012cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb6:	795b      	ldrb	r3, [r3, #5]
 8012cb8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8012cbc:	b29b      	uxth	r3, r3
 8012cbe:	4313      	orrs	r3, r2
 8012cc0:	b29b      	uxth	r3, r3
 8012cc2:	b29b      	uxth	r3, r3
 8012cc4:	ea4f 5343 	mov.w	r3, r3, lsl #21
 8012cc8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8012ccc:	b29a      	uxth	r2, r3
 8012cce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012cd0:	f002 013f 	and.w	r1, r2, #63	; 0x3f
 8012cd4:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8012cd8:	7c98      	ldrb	r0, [r3, #18]
 8012cda:	f000 0003 	and.w	r0, r0, #3
 8012cde:	4301      	orrs	r1, r0
 8012ce0:	7499      	strb	r1, [r3, #18]
 8012ce2:	ea4f 1292 	mov.w	r2, r2, lsr #6
 8012ce6:	b292      	uxth	r2, r2
 8012ce8:	f002 021f 	and.w	r2, r2, #31
 8012cec:	f002 021f 	and.w	r2, r2, #31
 8012cf0:	7cd9      	ldrb	r1, [r3, #19]
 8012cf2:	f021 011f 	bic.w	r1, r1, #31
 8012cf6:	430a      	orrs	r2, r1
 8012cf8:	74da      	strb	r2, [r3, #19]

	ep->dwc_ep.type = desc->bmAttributes & UE_XFERTYPE;
 8012cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cfc:	78db      	ldrb	r3, [r3, #3]
 8012cfe:	f003 0303 	and.w	r3, r3, #3
 8012d02:	b2d9      	uxtb	r1, r3
 8012d04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012d06:	7c53      	ldrb	r3, [r2, #17]
 8012d08:	f361 1387 	bfi	r3, r1, #6, #2
 8012d0c:	7453      	strb	r3, [r2, #17]

	if (ep->dwc_ep.is_in) {
 8012d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012d10:	7c5b      	ldrb	r3, [r3, #17]
 8012d12:	f003 0301 	and.w	r3, r3, #1
 8012d16:	b2db      	uxtb	r3, r3
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d06f      	beq.n	8012dfc <dwc_otg_pcd_ep_enable+0x2d4>
		if (!GET_CORE_IF(pcd)->en_multiple_tx_fifo) {
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	689b      	ldr	r3, [r3, #8]
 8012d20:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d11b      	bne.n	8012d60 <dwc_otg_pcd_ep_enable+0x238>
			ep->dwc_ep.tx_fifo_num = 0;
 8012d28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012d2a:	7c53      	ldrb	r3, [r2, #17]
 8012d2c:	f36f 0385 	bfc	r3, #2, #4
 8012d30:	7453      	strb	r3, [r2, #17]

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
 8012d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012d34:	7c5b      	ldrb	r3, [r3, #17]
 8012d36:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012d3a:	b2db      	uxtb	r3, r3
 8012d3c:	2b40      	cmp	r3, #64	; 0x40
 8012d3e:	d11e      	bne.n	8012d7e <dwc_otg_pcd_ep_enable+0x256>
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
				    assign_perio_tx_fifo(GET_CORE_IF(pcd));
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	689b      	ldr	r3, [r3, #8]
 8012d44:	4618      	mov	r0, r3
 8012d46:	f7ff fe89 	bl	8012a5c <assign_perio_tx_fifo>
 8012d4a:	4603      	mov	r3, r0

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
 8012d4c:	b2db      	uxtb	r3, r3
 8012d4e:	f003 030f 	and.w	r3, r3, #15
 8012d52:	b2d9      	uxtb	r1, r3
 8012d54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012d56:	7c53      	ldrb	r3, [r2, #17]
 8012d58:	f361 0385 	bfi	r3, r1, #2, #4
 8012d5c:	7453      	strb	r3, [r2, #17]
 8012d5e:	e00e      	b.n	8012d7e <dwc_otg_pcd_ep_enable+0x256>
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
			    assign_tx_fifo(GET_CORE_IF(pcd));
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	689b      	ldr	r3, [r3, #8]
 8012d64:	4618      	mov	r0, r3
 8012d66:	f7ff fe43 	bl	80129f0 <assign_tx_fifo>
 8012d6a:	4603      	mov	r3, r0
			}
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
 8012d6c:	b2db      	uxtb	r3, r3
 8012d6e:	f003 030f 	and.w	r3, r3, #15
 8012d72:	b2d9      	uxtb	r1, r3
 8012d74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012d76:	7c53      	ldrb	r3, [r2, #17]
 8012d78:	f361 0385 	bfi	r3, r1, #2, #4
 8012d7c:	7453      	strb	r3, [r2, #17]
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
 8012d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012d80:	7c5b      	ldrb	r3, [r3, #17]
 8012d82:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8012d86:	b2db      	uxtb	r3, r3
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d037      	beq.n	8012dfc <dwc_otg_pcd_ep_enable+0x2d4>
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	689b      	ldr	r3, [r3, #8]
 8012d90:	685b      	ldr	r3, [r3, #4]
 8012d92:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8012d96:	4618      	mov	r0, r3
 8012d98:	f7f4 fe82 	bl	8007aa0 <DWC_READ_REG32>
 8012d9c:	4603      	mov	r3, r0
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
 8012d9e:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 8012da0:	69bb      	ldr	r3, [r7, #24]
 8012da2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012da6:	617b      	str	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	689b      	ldr	r3, [r3, #8]
 8012dac:	685a      	ldr	r2, [r3, #4]
			      core_global_regs->dtxfsiz[ep->dwc_ep.
 8012dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012db0:	7c5b      	ldrb	r3, [r3, #17]
 8012db2:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012db6:	b2db      	uxtb	r3, r3
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8012db8:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8012dbc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012dc0:	18d3      	adds	r3, r2, r3
 8012dc2:	f103 0304 	add.w	r3, r3, #4
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f7f4 fe6a 	bl	8007aa0 <DWC_READ_REG32>
 8012dcc:	4603      	mov	r3, r0
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
 8012dce:	ea4f 4313 	mov.w	r3, r3, lsr #16
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
 8012dd2:	61fb      	str	r3, [r7, #28]
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8012dd4:	697b      	ldr	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8012dd6:	b29a      	uxth	r2, r3
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8012dd8:	69fb      	ldr	r3, [r7, #28]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8012dda:	b29b      	uxth	r3, r3
 8012ddc:	18d3      	adds	r3, r2, r3
 8012dde:	b29a      	uxth	r2, r3
 8012de0:	69bb      	ldr	r3, [r7, #24]
 8012de2:	f362 431f 	bfi	r3, r2, #16, #16
 8012de6:	61bb      	str	r3, [r7, #24]
			    gdfifocfgbase.d32 + dptxfsiz.d32;
			DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	689b      	ldr	r3, [r3, #8]
 8012dec:	685b      	ldr	r3, [r3, #4]
 8012dee:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8012df2:	69bb      	ldr	r3, [r7, #24]
 8012df4:	4610      	mov	r0, r2
 8012df6:	4619      	mov	r1, r3
 8012df8:	f7f4 fe5e 	bl	8007ab8 <DWC_WRITE_REG32>
					gdfifocfg, gdfifocfg.d32);
		}
	}
	/* Set initial data PID. */
	if (ep->dwc_ep.type == UE_BULK) {
 8012dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012dfe:	7c5b      	ldrb	r3, [r3, #17]
 8012e00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012e04:	b2db      	uxtb	r3, r3
 8012e06:	2b80      	cmp	r3, #128	; 0x80
 8012e08:	d104      	bne.n	8012e14 <dwc_otg_pcd_ep_enable+0x2ec>
		ep->dwc_ep.data_pid_start = 0;
 8012e0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012e0c:	7c93      	ldrb	r3, [r2, #18]
 8012e0e:	f36f 0300 	bfc	r3, #0, #1
 8012e12:	7493      	strb	r3, [r2, #18]
	}

	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	689b      	ldr	r3, [r3, #8]
 8012e18:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d023      	beq.n	8012e68 <dwc_otg_pcd_ep_enable+0x340>
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 8012e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e22:	7c5b      	ldrb	r3, [r3, #17]
 8012e24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012e28:	b2db      	uxtb	r3, r3
 8012e2a:	2b40      	cmp	r3, #64	; 0x40
 8012e2c:	d01c      	beq.n	8012e68 <dwc_otg_pcd_ep_enable+0x340>
#endif
			ep->dwc_ep.desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&ep->
 8012e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e30:	f103 031c 	add.w	r3, r3, #28
 8012e34:	4618      	mov	r0, r3
 8012e36:	f04f 010a 	mov.w	r1, #10
 8012e3a:	f7ff f8eb 	bl	8012014 <dwc_otg_ep_alloc_desc_chain>
 8012e3e:	4602      	mov	r2, r0
	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
#endif
			ep->dwc_ep.desc_addr =
 8012e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e42:	621a      	str	r2, [r3, #32]
			    dwc_otg_ep_alloc_desc_chain(&ep->
							dwc_ep.dma_desc_addr,
							MAX_DMA_DESC_CNT);
			if (!ep->dwc_ep.desc_addr) {
 8012e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e46:	6a1b      	ldr	r3, [r3, #32]
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d10d      	bne.n	8012e68 <dwc_otg_pcd_ep_enable+0x340>
				DWC_WARN("%s, can't allocate DMA descriptor\n",
					 __func__);
				retval = -DWC_E_SHUTDOWN;
 8012e4c:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8012e50:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8012e54:	63bb      	str	r3, [r7, #56]	; 0x38
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012e5c:	6a3b      	ldr	r3, [r7, #32]
 8012e5e:	4610      	mov	r0, r2
 8012e60:	4619      	mov	r1, r3
 8012e62:	f7f4 fe83 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
				goto out;
 8012e66:	e010      	b.n	8012e8a <dwc_otg_pcd_ep_enable+0x362>
		    ep->dwc_ep.type, ep->dwc_ep.maxpacket, ep->desc);
#ifdef DWC_UTE_PER_IO
	ep->dwc_ep.xiso_bInterval = 1 << (ep->desc->bInterval - 1);
#endif

	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	689a      	ldr	r2, [r3, #8]
 8012e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e6e:	f103 0310 	add.w	r3, r3, #16
 8012e72:	4610      	mov	r0, r2
 8012e74:	4619      	mov	r1, r3
 8012e76:	f7f9 fdcf 	bl	800ca18 <dwc_otg_ep_activate>
	if (pcd->cfi->ops.ep_enable) {
		pcd->cfi->ops.ep_enable(pcd->cfi, pcd, ep);
	}
#endif

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012e80:	6a3b      	ldr	r3, [r7, #32]
 8012e82:	4610      	mov	r0, r2
 8012e84:	4619      	mov	r1, r3
 8012e86:	f7f4 fe71 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>

out:
	return retval;
 8012e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}
 8012e96:	bf00      	nop

08012e98 <dwc_otg_pcd_ep_disable>:
/**
 * This function is being called from gadget 
 * to disable PCD endpoint.
 */
int dwc_otg_pcd_ep_disable(dwc_otg_pcd_t * pcd, void *ep_handle)
{
 8012e98:	b580      	push	{r7, lr}
 8012e9a:	b08a      	sub	sp, #40	; 0x28
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	6078      	str	r0, [r7, #4]
 8012ea0:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	dwc_otg_dev_dma_desc_t *desc_addr;
	dwc_dma_t dma_desc_addr;
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8012ea2:	f04f 0300 	mov.w	r3, #0
 8012ea6:	617b      	str	r3, [r7, #20]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 8012ea8:	f04f 0300 	mov.w	r3, #0
 8012eac:	613b      	str	r3, [r7, #16]
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8012eae:	f04f 0300 	mov.w	r3, #0
 8012eb2:	60fb      	str	r3, [r7, #12]

	ep = get_ep_from_handle(pcd, ep_handle);
 8012eb4:	6878      	ldr	r0, [r7, #4]
 8012eb6:	6839      	ldr	r1, [r7, #0]
 8012eb8:	f7fe ff2e 	bl	8011d18 <get_ep_from_handle>
 8012ebc:	6278      	str	r0, [r7, #36]	; 0x24

	if (!ep || !ep->desc) {
 8012ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d003      	beq.n	8012ecc <dwc_otg_pcd_ep_disable+0x34>
 8012ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d102      	bne.n	8012ed2 <dwc_otg_pcd_ep_disable+0x3a>
		DWC_DEBUGPL(DBG_PCD, "bad ep address\n");
		return -DWC_E_INVALID;
 8012ecc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012ed0:	e0a9      	b.n	8013026 <dwc_otg_pcd_ep_disable+0x18e>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012ed8:	f107 0318 	add.w	r3, r7, #24
 8012edc:	4610      	mov	r0, r2
 8012ede:	4619      	mov	r1, r3
 8012ee0:	f7f4 fe36 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>

	dwc_otg_request_nuke(ep);
 8012ee4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012ee6:	f7fe ffdd 	bl	8011ea4 <dwc_otg_request_nuke>

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	689a      	ldr	r2, [r3, #8]
 8012eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ef0:	f103 0310 	add.w	r3, r3, #16
 8012ef4:	4610      	mov	r0, r2
 8012ef6:	4619      	mov	r1, r3
 8012ef8:	f7f9 fe7a 	bl	800cbf0 <dwc_otg_ep_deactivate>
	ep->desc = NULL;
 8012efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012efe:	f04f 0200 	mov.w	r2, #0
 8012f02:	601a      	str	r2, [r3, #0]
	ep->stopped = 1;
 8012f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012f06:	7b13      	ldrb	r3, [r2, #12]
 8012f08:	f043 0301 	orr.w	r3, r3, #1
 8012f0c:	7313      	strb	r3, [r2, #12]

	gdfifocfg.d32 =
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	689b      	ldr	r3, [r3, #8]
 8012f12:	685b      	ldr	r3, [r3, #4]
 8012f14:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8012f18:	4618      	mov	r0, r3
 8012f1a:	f7f4 fdc1 	bl	8007aa0 <DWC_READ_REG32>
 8012f1e:	4603      	mov	r3, r0

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
	ep->desc = NULL;
	ep->stopped = 1;

	gdfifocfg.d32 =
 8012f20:	613b      	str	r3, [r7, #16]
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
	gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 8012f22:	693b      	ldr	r3, [r7, #16]
 8012f24:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012f28:	617b      	str	r3, [r7, #20]

	if (ep->dwc_ep.is_in) {
 8012f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f2c:	7c5b      	ldrb	r3, [r3, #17]
 8012f2e:	f003 0301 	and.w	r3, r3, #1
 8012f32:	b2db      	uxtb	r3, r3
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d04a      	beq.n	8012fce <dwc_otg_pcd_ep_disable+0x136>
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	689a      	ldr	r2, [r3, #8]
 8012f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f3e:	7c5b      	ldrb	r3, [r3, #17]
 8012f40:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012f44:	b2db      	uxtb	r3, r3
 8012f46:	4610      	mov	r0, r2
 8012f48:	4619      	mov	r1, r3
 8012f4a:	f7fb f827 	bl	800df9c <dwc_otg_flush_tx_fifo>
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	689a      	ldr	r2, [r3, #8]
 8012f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f54:	7c5b      	ldrb	r3, [r3, #17]
 8012f56:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012f5a:	b2db      	uxtb	r3, r3
 8012f5c:	4610      	mov	r0, r2
 8012f5e:	4619      	mov	r1, r3
 8012f60:	f7ff fdb2 	bl	8012ac8 <release_perio_tx_fifo>
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	689a      	ldr	r2, [r3, #8]
 8012f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f6a:	7c5b      	ldrb	r3, [r3, #17]
 8012f6c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012f70:	b2db      	uxtb	r3, r3
 8012f72:	4610      	mov	r0, r2
 8012f74:	4619      	mov	r1, r3
 8012f76:	f7ff fdbf 	bl	8012af8 <release_tx_fifo>
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	689b      	ldr	r3, [r3, #8]
 8012f7e:	685a      	ldr	r2, [r3, #4]
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8012f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f82:	7c5b      	ldrb	r3, [r3, #17]
 8012f84:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012f88:	b2db      	uxtb	r3, r3
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 8012f8a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8012f8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012f92:	18d3      	adds	r3, r2, r3
 8012f94:	f103 0304 	add.w	r3, r3, #4
 8012f98:	4618      	mov	r0, r3
 8012f9a:	f7f4 fd81 	bl	8007aa0 <DWC_READ_REG32>
 8012f9e:	4603      	mov	r3, r0
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8012fa0:	ea4f 4313 	mov.w	r3, r3, lsr #16
	if (ep->dwc_ep.is_in) {
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
 8012fa4:	60fb      	str	r3, [r7, #12]
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
		gdfifocfg.b.epinfobase = gdfifocfgbase.d32 - dptxfsiz.d32;
 8012fa6:	697b      	ldr	r3, [r7, #20]
 8012fa8:	b29a      	uxth	r2, r3
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	b29b      	uxth	r3, r3
 8012fae:	1ad3      	subs	r3, r2, r3
 8012fb0:	b29a      	uxth	r2, r3
 8012fb2:	693b      	ldr	r3, [r7, #16]
 8012fb4:	f362 431f 	bfi	r3, r2, #16, #16
 8012fb8:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg,
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	689b      	ldr	r3, [r3, #8]
 8012fbe:	685b      	ldr	r3, [r3, #4]
 8012fc0:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8012fc4:	693b      	ldr	r3, [r7, #16]
 8012fc6:	4610      	mov	r0, r2
 8012fc8:	4619      	mov	r1, r3
 8012fca:	f7f4 fd75 	bl	8007ab8 <DWC_WRITE_REG32>
				gdfifocfg.d32);
	}

	/* Free DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	689b      	ldr	r3, [r3, #8]
 8012fd2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d01b      	beq.n	8013012 <dwc_otg_pcd_ep_disable+0x17a>
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 8012fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fdc:	7c5b      	ldrb	r3, [r3, #17]
 8012fde:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012fe2:	b2db      	uxtb	r3, r3
 8012fe4:	2b40      	cmp	r3, #64	; 0x40
 8012fe6:	d014      	beq.n	8013012 <dwc_otg_pcd_ep_disable+0x17a>
			desc_addr = ep->dwc_ep.desc_addr;
 8012fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fea:	6a1b      	ldr	r3, [r3, #32]
 8012fec:	623b      	str	r3, [r7, #32]
			dma_desc_addr = ep->dwc_ep.dma_desc_addr;
 8012fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ff0:	69db      	ldr	r3, [r3, #28]
 8012ff2:	61fb      	str	r3, [r7, #28]

			/* Cannot call dma_free_coherent() with IRQs disabled */
			DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012ffa:	69bb      	ldr	r3, [r7, #24]
 8012ffc:	4610      	mov	r0, r2
 8012ffe:	4619      	mov	r1, r3
 8013000:	f7f4 fdb4 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
			dwc_otg_ep_free_desc_chain(desc_addr, dma_desc_addr,
 8013004:	6a38      	ldr	r0, [r7, #32]
 8013006:	69f9      	ldr	r1, [r7, #28]
 8013008:	f04f 020a 	mov.w	r2, #10
 801300c:	f7ff f816 	bl	801203c <dwc_otg_ep_free_desc_chain>
						   MAX_DMA_DESC_CNT);

			goto out_unlocked;
 8013010:	e007      	b.n	8013022 <dwc_otg_pcd_ep_disable+0x18a>
		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013018:	69bb      	ldr	r3, [r7, #24]
 801301a:	4610      	mov	r0, r2
 801301c:	4619      	mov	r1, r3
 801301e:	f7f4 fda5 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>

out_unlocked:
	DWC_DEBUGPL(DBG_PCD, "%d %s disabled\n", ep->dwc_ep.num,
		    ep->dwc_ep.is_in ? "IN" : "OUT");
	return 0;
 8013022:	f04f 0300 	mov.w	r3, #0

}
 8013026:	4618      	mov	r0, r3
 8013028:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801302c:	46bd      	mov	sp, r7
 801302e:	bd80      	pop	{r7, pc}

08013030 <dwc_otg_pcd_ep_queue>:
#endif
/* END ifdef DWC_UTE_PER_IO ***************************************************/
int dwc_otg_pcd_ep_queue(dwc_otg_pcd_t * pcd, void *ep_handle,
			 uint8_t * buf, dwc_dma_t dma_buf, uint32_t buflen,
			 int zero, void *req_handle, int atomic_alloc)
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b08a      	sub	sp, #40	; 0x28
 8013034:	af00      	add	r7, sp, #0
 8013036:	60f8      	str	r0, [r7, #12]
 8013038:	60b9      	str	r1, [r7, #8]
 801303a:	607a      	str	r2, [r7, #4]
 801303c:	603b      	str	r3, [r7, #0]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;
	uint32_t max_transfer;

	ep = get_ep_from_handle(pcd, ep_handle);
 801303e:	68f8      	ldr	r0, [r7, #12]
 8013040:	68b9      	ldr	r1, [r7, #8]
 8013042:	f7fe fe69 	bl	8011d18 <get_ep_from_handle>
 8013046:	6238      	str	r0, [r7, #32]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 8013048:	6a3b      	ldr	r3, [r7, #32]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d007      	beq.n	801305e <dwc_otg_pcd_ep_queue+0x2e>
 801304e:	6a3b      	ldr	r3, [r7, #32]
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d106      	bne.n	8013064 <dwc_otg_pcd_ep_queue+0x34>
 8013056:	6a3b      	ldr	r3, [r7, #32]
 8013058:	7c1b      	ldrb	r3, [r3, #16]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d002      	beq.n	8013064 <dwc_otg_pcd_ep_queue+0x34>
		DWC_WARN("bad ep\n");
		return -DWC_E_INVALID;
 801305e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8013062:	e224      	b.n	80134ae <dwc_otg_pcd_ep_queue+0x47e>
	}

	if (atomic_alloc) {
 8013064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013066:	2b00      	cmp	r3, #0
 8013068:	d007      	beq.n	801307a <dwc_otg_pcd_ep_queue+0x4a>
		req = DWC_ALLOC_ATOMIC(sizeof(*req));
 801306a:	f04f 0000 	mov.w	r0, #0
 801306e:	f04f 0120 	mov.w	r1, #32
 8013072:	f7f4 fc03 	bl	800787c <__DWC_ALLOC_ATOMIC>
 8013076:	6278      	str	r0, [r7, #36]	; 0x24
 8013078:	e006      	b.n	8013088 <dwc_otg_pcd_ep_queue+0x58>
	} else {
		req = DWC_ALLOC(sizeof(*req));
 801307a:	f04f 0000 	mov.w	r0, #0
 801307e:	f04f 0120 	mov.w	r1, #32
 8013082:	f7f4 fbdf 	bl	8007844 <__DWC_ALLOC>
 8013086:	6278      	str	r0, [r7, #36]	; 0x24
	}

	if (!req) {
 8013088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801308a:	2b00      	cmp	r3, #0
 801308c:	d104      	bne.n	8013098 <dwc_otg_pcd_ep_queue+0x68>
		return -DWC_E_NO_MEMORY;
 801308e:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8013092:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8013096:	e20a      	b.n	80134ae <dwc_otg_pcd_ep_queue+0x47e>
	}
	DWC_CIRCLEQ_INIT_ENTRY(req, queue_entry);
 8013098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801309a:	f04f 0200 	mov.w	r2, #0
 801309e:	619a      	str	r2, [r3, #24]
 80130a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130a2:	f04f 0200 	mov.w	r2, #0
 80130a6:	61da      	str	r2, [r3, #28]
	if (!GET_CORE_IF(pcd)->core_params->opt) {
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	689b      	ldr	r3, [r3, #8]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	2b00      	cmp	r3, #0
			DWC_ERROR("queue req %p, len %d buf %p\n",
				  req_handle, buflen, buf);
		}
	}

	req->buf = buf;
 80130b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130b4:	687a      	ldr	r2, [r7, #4]
 80130b6:	605a      	str	r2, [r3, #4]
	req->dma = dma_buf;
 80130b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ba:	683a      	ldr	r2, [r7, #0]
 80130bc:	609a      	str	r2, [r3, #8]
	req->length = buflen;
 80130be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80130c2:	60da      	str	r2, [r3, #12]
	req->sent_zlp = zero;
 80130c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80130c6:	b2db      	uxtb	r3, r3
 80130c8:	f003 0301 	and.w	r3, r3, #1
 80130cc:	b2d9      	uxtb	r1, r3
 80130ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80130d0:	7d13      	ldrb	r3, [r2, #20]
 80130d2:	f361 0300 	bfi	r3, r1, #0, #1
 80130d6:	7513      	strb	r3, [r2, #20]
	req->priv = req_handle;
 80130d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80130dc:	601a      	str	r2, [r3, #0]

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80130e4:	f107 0314 	add.w	r3, r7, #20
 80130e8:	4610      	mov	r0, r2
 80130ea:	4619      	mov	r1, r3
 80130ec:	f7f4 fd30 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>

	/*
	 * For EP0 IN without premature status, zlp is required?
	 */
	if (ep->dwc_ep.num == 0 && ep->dwc_ep.is_in) {
 80130f0:	6a3b      	ldr	r3, [r7, #32]
 80130f2:	7c1b      	ldrb	r3, [r3, #16]
 80130f4:	2b00      	cmp	r3, #0
		DWC_DEBUGPL(DBG_PCDV, "%d-OUT ZLP\n", ep->dwc_ep.num);
		//_req->zero = 1;
	}

	/* Start the transfer */
	if (DWC_CIRCLEQ_EMPTY(&ep->queue) && !ep->stopped) {
 80130f6:	6a3b      	ldr	r3, [r7, #32]
 80130f8:	685a      	ldr	r2, [r3, #4]
 80130fa:	6a3b      	ldr	r3, [r7, #32]
 80130fc:	f103 0304 	add.w	r3, r3, #4
 8013100:	429a      	cmp	r2, r3
 8013102:	f040 8165 	bne.w	80133d0 <dwc_otg_pcd_ep_queue+0x3a0>
 8013106:	6a3b      	ldr	r3, [r7, #32]
 8013108:	7b1b      	ldrb	r3, [r3, #12]
 801310a:	f003 0301 	and.w	r3, r3, #1
 801310e:	b2db      	uxtb	r3, r3
 8013110:	2b00      	cmp	r3, #0
 8013112:	f040 815d 	bne.w	80133d0 <dwc_otg_pcd_ep_queue+0x3a0>
		/*!
		* @note IFX Chg
		* Moved up to ensure that the context information is 
		* available during the interrupt processing
		*/
		++pcd->request_pending;
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	691b      	ldr	r3, [r3, #16]
 801311a:	f103 0201 	add.w	r2, r3, #1
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 8013122:	6a3b      	ldr	r3, [r7, #32]
 8013124:	f103 0204 	add.w	r2, r3, #4
 8013128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801312a:	619a      	str	r2, [r3, #24]
 801312c:	6a3b      	ldr	r3, [r7, #32]
 801312e:	689a      	ldr	r2, [r3, #8]
 8013130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013132:	61da      	str	r2, [r3, #28]
 8013134:	6a3b      	ldr	r3, [r7, #32]
 8013136:	685a      	ldr	r2, [r3, #4]
 8013138:	6a3b      	ldr	r3, [r7, #32]
 801313a:	f103 0304 	add.w	r3, r3, #4
 801313e:	429a      	cmp	r2, r3
 8013140:	d103      	bne.n	801314a <dwc_otg_pcd_ep_queue+0x11a>
 8013142:	6a3b      	ldr	r3, [r7, #32]
 8013144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013146:	605a      	str	r2, [r3, #4]
 8013148:	e003      	b.n	8013152 <dwc_otg_pcd_ep_queue+0x122>
 801314a:	6a3b      	ldr	r3, [r7, #32]
 801314c:	689b      	ldr	r3, [r3, #8]
 801314e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013150:	619a      	str	r2, [r3, #24]
 8013152:	6a3b      	ldr	r3, [r7, #32]
 8013154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013156:	609a      	str	r2, [r3, #8]
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 8013158:	6a3b      	ldr	r3, [r7, #32]
 801315a:	7c1b      	ldrb	r3, [r3, #16]
 801315c:	2b00      	cmp	r3, #0
 801315e:	f040 8091 	bne.w	8013284 <dwc_otg_pcd_ep_queue+0x254>
			switch (pcd->ep0state) {
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	7b1b      	ldrb	r3, [r3, #12]
 8013166:	2b03      	cmp	r3, #3
 8013168:	d004      	beq.n	8013174 <dwc_otg_pcd_ep_queue+0x144>
 801316a:	2b04      	cmp	r3, #4
 801316c:	d020      	beq.n	80131b0 <dwc_otg_pcd_ep_queue+0x180>
 801316e:	2b02      	cmp	r3, #2
 8013170:	d020      	beq.n	80131b4 <dwc_otg_pcd_ep_queue+0x184>
 8013172:	e010      	b.n	8013196 <dwc_otg_pcd_ep_queue+0x166>

			case EP0_OUT_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_OUT_DATA_PHASE\n",
					    __func__);
				if (pcd->request_config) {
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	7b5b      	ldrb	r3, [r3, #13]
 8013178:	f003 0302 	and.w	r3, r3, #2
 801317c:	b2db      	uxtb	r3, r3
 801317e:	2b00      	cmp	r3, #0
 8013180:	d01a      	beq.n	80131b8 <dwc_otg_pcd_ep_queue+0x188>
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
 8013182:	6a3a      	ldr	r2, [r7, #32]
 8013184:	7c53      	ldrb	r3, [r2, #17]
 8013186:	f043 0301 	orr.w	r3, r3, #1
 801318a:	7453      	strb	r3, [r2, #17]
					pcd->ep0state = EP0_IN_STATUS_PHASE;
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	f04f 0204 	mov.w	r2, #4
 8013192:	731a      	strb	r2, [r3, #12]
				}
				break;
 8013194:	e010      	b.n	80131b8 <dwc_otg_pcd_ep_queue+0x188>
				break;

			default:
				DWC_DEBUGPL(DBG_ANY, "ep0: odd state %d\n",
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	4610      	mov	r0, r2
 80131a0:	4619      	mov	r1, r3
 80131a2:	f7f4 fce3 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
				return -DWC_E_SHUTDOWN;
 80131a6:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 80131aa:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80131ae:	e17e      	b.n	80134ae <dwc_otg_pcd_ep_queue+0x47e>

			case EP0_IN_STATUS_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_STATUS_PHASE\n",
					    __func__);
				break;
 80131b0:	bf00      	nop
 80131b2:	e002      	b.n	80131ba <dwc_otg_pcd_ep_queue+0x18a>
			switch (pcd->ep0state) {
			case EP0_IN_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_DATA_PHASE\n",
					    __func__);
				break;
 80131b4:	bf00      	nop
 80131b6:	e000      	b.n	80131ba <dwc_otg_pcd_ep_queue+0x18a>
				if (pcd->request_config) {
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
					pcd->ep0state = EP0_IN_STATUS_PHASE;
				}
				break;
 80131b8:	bf00      	nop
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
				return -DWC_E_SHUTDOWN;
			}

			ep->dwc_ep.dma_addr = dma_buf;
 80131ba:	6a3b      	ldr	r3, [r7, #32]
 80131bc:	683a      	ldr	r2, [r7, #0]
 80131be:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = buf;
 80131c0:	6a3b      	ldr	r3, [r7, #32]
 80131c2:	687a      	ldr	r2, [r7, #4]
 80131c4:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = buf;
 80131c6:	6a3b      	ldr	r3, [r7, #32]
 80131c8:	687a      	ldr	r2, [r7, #4]
 80131ca:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = buflen;
 80131cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131ce:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80131d2:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80131d6:	6a39      	ldr	r1, [r7, #32]
 80131d8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80131da:	f362 0312 	bfi	r3, r2, #0, #19
 80131de:	62cb      	str	r3, [r1, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 80131e0:	6a3a      	ldr	r2, [r7, #32]
 80131e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80131e4:	f36f 0312 	bfc	r3, #0, #19
 80131e8:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.sent_zlp = 0;
 80131ea:	6a3a      	ldr	r2, [r7, #32]
 80131ec:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80131f0:	f36f 03c3 	bfc	r3, #3, #1
 80131f4:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;
 80131f8:	6a3b      	ldr	r3, [r7, #32]
 80131fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131fc:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8013200:	6a3b      	ldr	r3, [r7, #32]
 8013202:	ea4f 4201 	mov.w	r2, r1, lsl #16
 8013206:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801320a:	f04f 0000 	mov.w	r0, #0
 801320e:	4302      	orrs	r2, r0
 8013210:	869a      	strh	r2, [r3, #52]	; 0x34
 8013212:	ea4f 4211 	mov.w	r2, r1, lsr #16
 8013216:	f002 0207 	and.w	r2, r2, #7
 801321a:	f002 0207 	and.w	r2, r2, #7
 801321e:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 8013222:	f021 0107 	bic.w	r1, r1, #7
 8013226:	430a      	orrs	r2, r1
 8013228:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (zero) {
 801322c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801322e:	2b00      	cmp	r3, #0
 8013230:	d01e      	beq.n	8013270 <dwc_otg_pcd_ep_queue+0x240>
				if ((ep->dwc_ep.xfer_len %
 8013232:	6a3b      	ldr	r3, [r7, #32]
 8013234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013236:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 801323a:	6a3a      	ldr	r2, [r7, #32]
 801323c:	8a52      	ldrh	r2, [r2, #18]
 801323e:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8013242:	b292      	uxth	r2, r2
			ep->dwc_ep.xfer_count = 0;
			ep->dwc_ep.sent_zlp = 0;
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;

			if (zero) {
				if ((ep->dwc_ep.xfer_len %
 8013244:	fb93 f1f2 	sdiv	r1, r3, r2
 8013248:	fb02 f201 	mul.w	r2, r2, r1
 801324c:	1a9b      	subs	r3, r3, r2
 801324e:	2b00      	cmp	r3, #0
 8013250:	d10e      	bne.n	8013270 <dwc_otg_pcd_ep_queue+0x240>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.xfer_len != 0)) {
 8013252:	6a3b      	ldr	r3, [r7, #32]
 8013254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013256:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801325a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 801325e:	2b00      	cmp	r3, #0
 8013260:	d006      	beq.n	8013270 <dwc_otg_pcd_ep_queue+0x240>
					ep->dwc_ep.sent_zlp = 1;
 8013262:	6a3a      	ldr	r2, [r7, #32]
 8013264:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8013268:	f043 0308 	orr.w	r3, r3, #8
 801326c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				}

			}

			dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd),
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	689a      	ldr	r2, [r3, #8]
 8013274:	6a3b      	ldr	r3, [r7, #32]
 8013276:	f103 0310 	add.w	r3, r3, #16
 801327a:	4610      	mov	r0, r2
 801327c:	4619      	mov	r1, r3
 801327e:	f7fa f965 	bl	800d54c <dwc_otg_ep0_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 8013282:	e0c6      	b.n	8013412 <dwc_otg_pcd_ep_queue+0x3e2>
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
				    GET_CORE_IF(ep->pcd)->
 8013284:	6a3b      	ldr	r3, [r7, #32]
 8013286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013288:	689b      	ldr	r3, [r3, #8]
 801328a:	681b      	ldr	r3, [r3, #0]
				    core_params->max_transfer_size;
 801328c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
				ep->dwc_ep.cfi_req_len = buflen;
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
 801328e:	61fb      	str	r3, [r7, #28]
				    GET_CORE_IF(ep->pcd)->
				    core_params->max_transfer_size;

				/* Setup and start the Transfer */
				ep->dwc_ep.dma_addr = dma_buf;
 8013290:	6a3b      	ldr	r3, [r7, #32]
 8013292:	683a      	ldr	r2, [r7, #0]
 8013294:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.start_xfer_buff = buf;
 8013296:	6a3b      	ldr	r3, [r7, #32]
 8013298:	687a      	ldr	r2, [r7, #4]
 801329a:	625a      	str	r2, [r3, #36]	; 0x24
				ep->dwc_ep.xfer_buff = buf;
 801329c:	6a3b      	ldr	r3, [r7, #32]
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.xfer_len = 0;
 80132a2:	6a3a      	ldr	r2, [r7, #32]
 80132a4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80132a6:	f36f 0312 	bfc	r3, #0, #19
 80132aa:	62d3      	str	r3, [r2, #44]	; 0x2c
				ep->dwc_ep.xfer_count = 0;
 80132ac:	6a3a      	ldr	r2, [r7, #32]
 80132ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80132b0:	f36f 0312 	bfc	r3, #0, #19
 80132b4:	6313      	str	r3, [r2, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 80132b6:	6a3a      	ldr	r2, [r7, #32]
 80132b8:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80132bc:	f36f 03c3 	bfc	r3, #3, #1
 80132c0:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				ep->dwc_ep.total_len = buflen;
 80132c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80132c6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80132ca:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80132ce:	6a3a      	ldr	r2, [r7, #32]
 80132d0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80132d4:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80132d8:	f04f 0000 	mov.w	r0, #0
 80132dc:	4301      	orrs	r1, r0
 80132de:	8691      	strh	r1, [r2, #52]	; 0x34
 80132e0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80132e4:	f003 0307 	and.w	r3, r3, #7
 80132e8:	f003 0307 	and.w	r3, r3, #7
 80132ec:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 80132f0:	f021 0107 	bic.w	r1, r1, #7
 80132f4:	430b      	orrs	r3, r1
 80132f6:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36

				ep->dwc_ep.maxxfer = max_transfer;
 80132fa:	6a3b      	ldr	r3, [r7, #32]
 80132fc:	69fa      	ldr	r2, [r7, #28]
 80132fe:	615a      	str	r2, [r3, #20]
				if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8013300:	68fb      	ldr	r3, [r7, #12]
 8013302:	689b      	ldr	r3, [r3, #8]
 8013304:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8013308:	2b00      	cmp	r3, #0
 801330a:	d01c      	beq.n	8013346 <dwc_otg_pcd_ep_queue+0x316>
					uint32_t out_max_xfer =
 801330c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8013310:	61bb      	str	r3, [r7, #24]
					    DDMA_MAX_TRANSFER_SIZE -
					    (DDMA_MAX_TRANSFER_SIZE % 4);
					if (ep->dwc_ep.is_in) {
 8013312:	6a3b      	ldr	r3, [r7, #32]
 8013314:	7c5b      	ldrb	r3, [r3, #17]
 8013316:	f003 0301 	and.w	r3, r3, #1
 801331a:	b2db      	uxtb	r3, r3
 801331c:	2b00      	cmp	r3, #0
 801331e:	d00a      	beq.n	8013336 <dwc_otg_pcd_ep_queue+0x306>
						if (ep->dwc_ep.maxxfer >
 8013320:	6a3b      	ldr	r3, [r7, #32]
 8013322:	695a      	ldr	r2, [r3, #20]
 8013324:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013328:	429a      	cmp	r2, r3
 801332a:	d90c      	bls.n	8013346 <dwc_otg_pcd_ep_queue+0x316>
						    DDMA_MAX_TRANSFER_SIZE) {
							ep->dwc_ep.maxxfer =
 801332c:	6a3b      	ldr	r3, [r7, #32]
 801332e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013332:	615a      	str	r2, [r3, #20]
 8013334:	e007      	b.n	8013346 <dwc_otg_pcd_ep_queue+0x316>
							    DDMA_MAX_TRANSFER_SIZE;
						}
					} else {
						if (ep->dwc_ep.maxxfer >
 8013336:	6a3b      	ldr	r3, [r7, #32]
 8013338:	695a      	ldr	r2, [r3, #20]
 801333a:	69bb      	ldr	r3, [r7, #24]
 801333c:	429a      	cmp	r2, r3
 801333e:	d902      	bls.n	8013346 <dwc_otg_pcd_ep_queue+0x316>
						    out_max_xfer) {
							ep->dwc_ep.maxxfer =
 8013340:	6a3b      	ldr	r3, [r7, #32]
 8013342:	69ba      	ldr	r2, [r7, #24]
 8013344:	615a      	str	r2, [r3, #20]
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 8013346:	6a3b      	ldr	r3, [r7, #32]
 8013348:	695a      	ldr	r2, [r3, #20]
 801334a:	6a3b      	ldr	r3, [r7, #32]
 801334c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801334e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013352:	429a      	cmp	r2, r3
 8013354:	d210      	bcs.n	8013378 <dwc_otg_pcd_ep_queue+0x348>
					ep->dwc_ep.maxxfer -=
 8013356:	6a3b      	ldr	r3, [r7, #32]
 8013358:	6959      	ldr	r1, [r3, #20]
					    (ep->dwc_ep.maxxfer %
 801335a:	6a3b      	ldr	r3, [r7, #32]
 801335c:	695b      	ldr	r3, [r3, #20]
					     ep->dwc_ep.maxpacket);
 801335e:	6a3a      	ldr	r2, [r7, #32]
 8013360:	8a52      	ldrh	r2, [r2, #18]
 8013362:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8013366:	b292      	uxth	r2, r2
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
					    (ep->dwc_ep.maxxfer %
 8013368:	fbb3 f0f2 	udiv	r0, r3, r2
 801336c:	fb02 f200 	mul.w	r2, r2, r0
 8013370:	1a9b      	subs	r3, r3, r2
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
 8013372:	1aca      	subs	r2, r1, r3
 8013374:	6a3b      	ldr	r3, [r7, #32]
 8013376:	615a      	str	r2, [r3, #20]
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
 8013378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801337a:	2b00      	cmp	r3, #0
 801337c:	d01e      	beq.n	80133bc <dwc_otg_pcd_ep_queue+0x38c>
					if ((ep->dwc_ep.total_len %
 801337e:	6a3b      	ldr	r3, [r7, #32]
 8013380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013382:	f3c3 0312 	ubfx	r3, r3, #0, #19
					     ep->dwc_ep.maxpacket == 0)
 8013386:	6a3a      	ldr	r2, [r7, #32]
 8013388:	8a52      	ldrh	r2, [r2, #18]
 801338a:	f3c2 028a 	ubfx	r2, r2, #2, #11
 801338e:	b292      	uxth	r2, r2
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
					if ((ep->dwc_ep.total_len %
 8013390:	fb93 f1f2 	sdiv	r1, r3, r2
 8013394:	fb02 f201 	mul.w	r2, r2, r1
 8013398:	1a9b      	subs	r3, r3, r2
 801339a:	2b00      	cmp	r3, #0
 801339c:	d10e      	bne.n	80133bc <dwc_otg_pcd_ep_queue+0x38c>
					     ep->dwc_ep.maxpacket == 0)
					    && (ep->dwc_ep.total_len != 0)) {
 801339e:	6a3b      	ldr	r3, [r7, #32]
 80133a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80133a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80133a6:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d006      	beq.n	80133bc <dwc_otg_pcd_ep_queue+0x38c>
						ep->dwc_ep.sent_zlp = 1;
 80133ae:	6a3a      	ldr	r2, [r7, #32]
 80133b0:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80133b4:	f043 0308 	orr.w	r3, r3, #8
 80133b8:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					}
				}
#ifdef DWC_UTE_CFI
			}
#endif
			dwc_otg_ep_start_transfer(GET_CORE_IF(pcd),
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	689a      	ldr	r2, [r3, #8]
 80133c0:	6a3b      	ldr	r3, [r7, #32]
 80133c2:	f103 0310 	add.w	r3, r3, #16
 80133c6:	4610      	mov	r0, r2
 80133c8:	4619      	mov	r1, r3
 80133ca:	f7f9 fd8f 	bl	800ceec <dwc_otg_ep_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 80133ce:	e020      	b.n	8013412 <dwc_otg_pcd_ep_queue+0x3e2>
	{
		/*!
		* @note IFX Chg
		* In case the queue is not empty, put it to the queue
		*/
		++pcd->request_pending;
 80133d0:	68fb      	ldr	r3, [r7, #12]
 80133d2:	691b      	ldr	r3, [r3, #16]
 80133d4:	f103 0201 	add.w	r2, r3, #1
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 80133dc:	6a3b      	ldr	r3, [r7, #32]
 80133de:	f103 0204 	add.w	r2, r3, #4
 80133e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133e4:	619a      	str	r2, [r3, #24]
 80133e6:	6a3b      	ldr	r3, [r7, #32]
 80133e8:	689a      	ldr	r2, [r3, #8]
 80133ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133ec:	61da      	str	r2, [r3, #28]
 80133ee:	6a3b      	ldr	r3, [r7, #32]
 80133f0:	685a      	ldr	r2, [r3, #4]
 80133f2:	6a3b      	ldr	r3, [r7, #32]
 80133f4:	f103 0304 	add.w	r3, r3, #4
 80133f8:	429a      	cmp	r2, r3
 80133fa:	d103      	bne.n	8013404 <dwc_otg_pcd_ep_queue+0x3d4>
 80133fc:	6a3b      	ldr	r3, [r7, #32]
 80133fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013400:	605a      	str	r2, [r3, #4]
 8013402:	e003      	b.n	801340c <dwc_otg_pcd_ep_queue+0x3dc>
 8013404:	6a3b      	ldr	r3, [r7, #32]
 8013406:	689b      	ldr	r3, [r3, #8]
 8013408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801340a:	619a      	str	r2, [r3, #24]
 801340c:	6a3b      	ldr	r3, [r7, #32]
 801340e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013410:	609a      	str	r2, [r3, #8]
	}
#endif

	if (req != 0) {
 8013412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013414:	2b00      	cmp	r3, #0
 8013416:	d040      	beq.n	801349a <dwc_otg_pcd_ep_queue+0x46a>
#ifndef USE_IFX_DEV
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		if (ep->dwc_ep.is_in && ep->stopped
 8013418:	6a3b      	ldr	r3, [r7, #32]
 801341a:	7c5b      	ldrb	r3, [r3, #17]
 801341c:	f003 0301 	and.w	r3, r3, #1
 8013420:	b2db      	uxtb	r3, r3
 8013422:	2b00      	cmp	r3, #0
 8013424:	d039      	beq.n	801349a <dwc_otg_pcd_ep_queue+0x46a>
 8013426:	6a3b      	ldr	r3, [r7, #32]
 8013428:	7b1b      	ldrb	r3, [r3, #12]
 801342a:	f003 0301 	and.w	r3, r3, #1
 801342e:	b2db      	uxtb	r3, r3
 8013430:	2b00      	cmp	r3, #0
 8013432:	d032      	beq.n	801349a <dwc_otg_pcd_ep_queue+0x46a>
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	689b      	ldr	r3, [r3, #8]
 8013438:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801343c:	2b00      	cmp	r3, #0
 801343e:	d12c      	bne.n	801349a <dwc_otg_pcd_ep_queue+0x46a>
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
 8013440:	f04f 0300 	mov.w	r3, #0
 8013444:	613b      	str	r3, [r7, #16]
			diepmsk.b.intktxfemp = 1;
 8013446:	693b      	ldr	r3, [r7, #16]
 8013448:	f043 0310 	orr.w	r3, r3, #16
 801344c:	613b      	str	r3, [r7, #16]
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	689b      	ldr	r3, [r3, #8]
 8013452:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013456:	2b00      	cmp	r3, #0
 8013458:	d012      	beq.n	8013480 <dwc_otg_pcd_ep_queue+0x450>
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	689b      	ldr	r3, [r3, #8]
 801345e:	689b      	ldr	r3, [r3, #8]
 8013460:	681a      	ldr	r2, [r3, #0]
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
 8013462:	6a3b      	ldr	r3, [r7, #32]
 8013464:	7c1b      	ldrb	r3, [r3, #16]
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
			diepmsk.b.intktxfemp = 1;
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 8013466:	f103 0310 	add.w	r3, r3, #16
 801346a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801346e:	18d2      	adds	r2, r2, r3
 8013470:	693b      	ldr	r3, [r7, #16]
 8013472:	4610      	mov	r0, r2
 8013474:	f04f 0100 	mov.w	r1, #0
 8013478:	461a      	mov	r2, r3
 801347a:	f7f4 fb2b 	bl	8007ad4 <DWC_MODIFY_REG32>
 801347e:	e00c      	b.n	801349a <dwc_otg_pcd_ep_queue+0x46a>
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
						 0, diepmsk.d32);
			} else {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	689b      	ldr	r3, [r3, #8]
 8013484:	689b      	ldr	r3, [r3, #8]
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	f103 0210 	add.w	r2, r3, #16
 801348c:	693b      	ldr	r3, [r7, #16]
 801348e:	4610      	mov	r0, r2
 8013490:	f04f 0100 	mov.w	r1, #0
 8013494:	461a      	mov	r2, r3
 8013496:	f7f4 fb1d 	bl	8007ad4 <DWC_MODIFY_REG32>
						 diepmsk.d32);
			}

		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	4610      	mov	r0, r2
 80134a4:	4619      	mov	r1, r3
 80134a6:	f7f4 fb61 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>

	return 0;
 80134aa:	f04f 0300 	mov.w	r3, #0
}
 80134ae:	4618      	mov	r0, r3
 80134b0:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}

080134b8 <dwc_otg_pcd_ep_dequeue>:

int dwc_otg_pcd_ep_dequeue(dwc_otg_pcd_t * pcd, void *ep_handle,
			   void *req_handle)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b088      	sub	sp, #32
 80134bc:	af00      	add	r7, sp, #0
 80134be:	60f8      	str	r0, [r7, #12]
 80134c0:	60b9      	str	r1, [r7, #8]
 80134c2:	607a      	str	r2, [r7, #4]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;

	ep = get_ep_from_handle(pcd, ep_handle);
 80134c4:	68f8      	ldr	r0, [r7, #12]
 80134c6:	68b9      	ldr	r1, [r7, #8]
 80134c8:	f7fe fc26 	bl	8011d18 <get_ep_from_handle>
 80134cc:	61b8      	str	r0, [r7, #24]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 80134ce:	69bb      	ldr	r3, [r7, #24]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d007      	beq.n	80134e4 <dwc_otg_pcd_ep_dequeue+0x2c>
 80134d4:	69bb      	ldr	r3, [r7, #24]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d106      	bne.n	80134ea <dwc_otg_pcd_ep_dequeue+0x32>
 80134dc:	69bb      	ldr	r3, [r7, #24]
 80134de:	7c1b      	ldrb	r3, [r3, #16]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d002      	beq.n	80134ea <dwc_otg_pcd_ep_dequeue+0x32>
		DWC_WARN("bad argument\n");
		return -DWC_E_INVALID;
 80134e4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80134e8:	e052      	b.n	8013590 <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80134f0:	f107 0314 	add.w	r3, r7, #20
 80134f4:	4610      	mov	r0, r2
 80134f6:	4619      	mov	r1, r3
 80134f8:	f7f4 fb2a 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 80134fc:	69bb      	ldr	r3, [r7, #24]
 80134fe:	685b      	ldr	r3, [r3, #4]
 8013500:	61fb      	str	r3, [r7, #28]
 8013502:	e007      	b.n	8013514 <dwc_otg_pcd_ep_dequeue+0x5c>
		if (req->priv == (void *)req_handle) {
 8013504:	69fb      	ldr	r3, [r7, #28]
 8013506:	681a      	ldr	r2, [r3, #0]
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	429a      	cmp	r2, r3
 801350c:	d009      	beq.n	8013522 <dwc_otg_pcd_ep_dequeue+0x6a>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 801350e:	69fb      	ldr	r3, [r7, #28]
 8013510:	699b      	ldr	r3, [r3, #24]
 8013512:	61fb      	str	r3, [r7, #28]
 8013514:	69bb      	ldr	r3, [r7, #24]
 8013516:	f103 0204 	add.w	r2, r3, #4
 801351a:	69fb      	ldr	r3, [r7, #28]
 801351c:	429a      	cmp	r2, r3
 801351e:	d1f1      	bne.n	8013504 <dwc_otg_pcd_ep_dequeue+0x4c>
 8013520:	e000      	b.n	8013524 <dwc_otg_pcd_ep_dequeue+0x6c>
		if (req->priv == (void *)req_handle) {
			break;
 8013522:	bf00      	nop
		}
	}

	if (req->priv != (void *)req_handle) {
 8013524:	69fb      	ldr	r3, [r7, #28]
 8013526:	681a      	ldr	r2, [r3, #0]
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	429a      	cmp	r2, r3
 801352c:	d00a      	beq.n	8013544 <dwc_otg_pcd_ep_dequeue+0x8c>
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013534:	697b      	ldr	r3, [r7, #20]
 8013536:	4610      	mov	r0, r2
 8013538:	4619      	mov	r1, r3
 801353a:	f7f4 fb17 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
		return -DWC_E_INVALID;
 801353e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8013542:	e025      	b.n	8013590 <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	if (!DWC_CIRCLEQ_EMPTY_ENTRY(req, queue_entry)) {
 8013544:	69fb      	ldr	r3, [r7, #28]
 8013546:	699b      	ldr	r3, [r3, #24]
 8013548:	2b00      	cmp	r3, #0
 801354a:	d103      	bne.n	8013554 <dwc_otg_pcd_ep_dequeue+0x9c>
 801354c:	69fb      	ldr	r3, [r7, #28]
 801354e:	69db      	ldr	r3, [r3, #28]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d008      	beq.n	8013566 <dwc_otg_pcd_ep_dequeue+0xae>
		dwc_otg_request_done(ep, req, -DWC_E_RESTART);
 8013554:	69b8      	ldr	r0, [r7, #24]
 8013556:	69f9      	ldr	r1, [r7, #28]
 8013558:	f64f 4210 	movw	r2, #64528	; 0xfc10
 801355c:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8013560:	f7fe fc34 	bl	8011dcc <dwc_otg_request_done>
 8013564:	e002      	b.n	801356c <dwc_otg_pcd_ep_dequeue+0xb4>
	} else {
		req = NULL;
 8013566:	f04f 0300 	mov.w	r3, #0
 801356a:	61fb      	str	r3, [r7, #28]
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013572:	697b      	ldr	r3, [r7, #20]
 8013574:	4610      	mov	r0, r2
 8013576:	4619      	mov	r1, r3
 8013578:	f7f4 faf8 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>

	return req ? 0 : -DWC_E_SHUTDOWN;
 801357c:	69fb      	ldr	r3, [r7, #28]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d002      	beq.n	8013588 <dwc_otg_pcd_ep_dequeue+0xd0>
 8013582:	f04f 0300 	mov.w	r3, #0
 8013586:	e003      	b.n	8013590 <dwc_otg_pcd_ep_dequeue+0xd8>
 8013588:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 801358c:	f6cf 73ff 	movt	r3, #65535	; 0xffff

}
 8013590:	4618      	mov	r0, r3
 8013592:	f107 0720 	add.w	r7, r7, #32
 8013596:	46bd      	mov	sp, r7
 8013598:	bd80      	pop	{r7, pc}
 801359a:	bf00      	nop

0801359c <dwc_otg_pcd_ep_halt>:

int dwc_otg_pcd_ep_halt(dwc_otg_pcd_t * pcd, void *ep_handle, int value)
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b08a      	sub	sp, #40	; 0x28
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	60f8      	str	r0, [r7, #12]
 80135a4:	60b9      	str	r1, [r7, #8]
 80135a6:	607a      	str	r2, [r7, #4]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	int retval = 0;
 80135a8:	f04f 0300 	mov.w	r3, #0
 80135ac:	627b      	str	r3, [r7, #36]	; 0x24

	ep = get_ep_from_handle(pcd, ep_handle);
 80135ae:	68f8      	ldr	r0, [r7, #12]
 80135b0:	68b9      	ldr	r1, [r7, #8]
 80135b2:	f7fe fbb1 	bl	8011d18 <get_ep_from_handle>
 80135b6:	6238      	str	r0, [r7, #32]

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 80135b8:	6a3b      	ldr	r3, [r7, #32]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d012      	beq.n	80135e4 <dwc_otg_pcd_ep_halt+0x48>
 80135be:	6a3b      	ldr	r3, [r7, #32]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d105      	bne.n	80135d2 <dwc_otg_pcd_ep_halt+0x36>
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80135cc:	6a3b      	ldr	r3, [r7, #32]
 80135ce:	429a      	cmp	r2, r3
 80135d0:	d108      	bne.n	80135e4 <dwc_otg_pcd_ep_halt+0x48>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 80135d2:	6a3b      	ldr	r3, [r7, #32]
 80135d4:	681b      	ldr	r3, [r3, #0]
	dwc_irqflags_t flags;
	int retval = 0;

	ep = get_ep_from_handle(pcd, ep_handle);

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d007      	beq.n	80135ea <dwc_otg_pcd_ep_halt+0x4e>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 80135da:	6a3b      	ldr	r3, [r7, #32]
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	78db      	ldrb	r3, [r3, #3]
 80135e0:	2b01      	cmp	r3, #1
 80135e2:	d102      	bne.n	80135ea <dwc_otg_pcd_ep_halt+0x4e>
		DWC_WARN("%s, bad ep\n", __func__);
		return -DWC_E_INVALID;
 80135e4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80135e8:	e0ad      	b.n	8013746 <dwc_otg_pcd_ep_halt+0x1aa>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80135f0:	f107 031c 	add.w	r3, r7, #28
 80135f4:	4610      	mov	r0, r2
 80135f6:	4619      	mov	r1, r3
 80135f8:	f7f4 faaa 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80135fc:	6a3b      	ldr	r3, [r7, #32]
 80135fe:	685a      	ldr	r2, [r3, #4]
 8013600:	6a3b      	ldr	r3, [r7, #32]
 8013602:	f103 0304 	add.w	r3, r3, #4
 8013606:	429a      	cmp	r2, r3
 8013608:	d005      	beq.n	8013616 <dwc_otg_pcd_ep_halt+0x7a>
		DWC_WARN("%d %s XFer In process\n", ep->dwc_ep.num,
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
 801360a:	f64f 4311 	movw	r3, #64529	; 0xfc11
 801360e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8013612:	627b      	str	r3, [r7, #36]	; 0x24
 8013614:	e08e      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 0) {
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d109      	bne.n	8013630 <dwc_otg_pcd_ep_halt+0x94>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	689a      	ldr	r2, [r3, #8]
 8013620:	6a3b      	ldr	r3, [r7, #32]
 8013622:	f103 0310 	add.w	r3, r3, #16
 8013626:	4610      	mov	r0, r2
 8013628:	4619      	mov	r1, r3
 801362a:	f7fa fbfb 	bl	800de24 <dwc_otg_ep_clear_stall>
 801362e:	e081      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 1) {
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	2b01      	cmp	r3, #1
 8013634:	d169      	bne.n	801370a <dwc_otg_pcd_ep_halt+0x16e>
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 8013636:	6a3b      	ldr	r3, [r7, #32]
 8013638:	7c5b      	ldrb	r3, [r3, #17]
 801363a:	f003 0301 	and.w	r3, r3, #1
 801363e:	b2db      	uxtb	r3, r3
 8013640:	2b00      	cmp	r3, #0
 8013642:	d04b      	beq.n	80136dc <dwc_otg_pcd_ep_halt+0x140>
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	689b      	ldr	r3, [r3, #8]
 8013648:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801364c:	2b00      	cmp	r3, #0
 801364e:	d045      	beq.n	80136dc <dwc_otg_pcd_ep_halt+0x140>
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	689b      	ldr	r3, [r3, #8]
 8013654:	685a      	ldr	r2, [r3, #4]
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
 8013656:	6a3b      	ldr	r3, [r7, #32]
 8013658:	7c5b      	ldrb	r3, [r3, #17]
 801365a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801365e:	b2db      	uxtb	r3, r3
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8013660:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8013664:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013668:	18d3      	adds	r3, r2, r3
 801366a:	f103 0304 	add.w	r3, r3, #4
 801366e:	4618      	mov	r0, r3
 8013670:	f7f4 fa16 	bl	8007aa0 <DWC_READ_REG32>
 8013674:	4603      	mov	r3, r0
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
 8013676:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	689b      	ldr	r3, [r3, #8]
 801367c:	689a      	ldr	r2, [r3, #8]
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);
 801367e:	6a3b      	ldr	r3, [r7, #32]
 8013680:	7c1b      	ldrb	r3, [r3, #16]
 8013682:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013686:	18d3      	adds	r3, r2, r3
 8013688:	685b      	ldr	r3, [r3, #4]

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 801368a:	f103 0318 	add.w	r3, r3, #24
 801368e:	4618      	mov	r0, r3
 8013690:	f7f4 fa06 	bl	8007aa0 <DWC_READ_REG32>
 8013694:	4603      	mov	r3, r0
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
 8013696:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
 8013698:	8b3a      	ldrh	r2, [r7, #24]
 801369a:	8afb      	ldrh	r3, [r7, #22]
 801369c:	429a      	cmp	r2, r3
 801369e:	d205      	bcs.n	80136ac <dwc_otg_pcd_ep_halt+0x110>
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
 80136a0:	f64f 4311 	movw	r3, #64529	; 0xfc11
 80136a4:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80136a8:	627b      	str	r3, [r7, #36]	; 0x24
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 80136aa:	e043      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
			} else {
				if (ep->dwc_ep.num == 0) {
 80136ac:	6a3b      	ldr	r3, [r7, #32]
 80136ae:	7c1b      	ldrb	r3, [r3, #16]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d103      	bne.n	80136bc <dwc_otg_pcd_ep_halt+0x120>
					pcd->ep0state = EP0_STALL;
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	f04f 0206 	mov.w	r2, #6
 80136ba:	731a      	strb	r2, [r3, #12]
				}

				ep->stopped = 1;
 80136bc:	6a3a      	ldr	r2, [r7, #32]
 80136be:	7b13      	ldrb	r3, [r2, #12]
 80136c0:	f043 0301 	orr.w	r3, r3, #1
 80136c4:	7313      	strb	r3, [r2, #12]
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	689a      	ldr	r2, [r3, #8]
 80136ca:	6a3b      	ldr	r3, [r7, #32]
 80136cc:	f103 0310 	add.w	r3, r3, #16
 80136d0:	4610      	mov	r0, r2
 80136d2:	4619      	mov	r1, r3
 80136d4:	f7fa fb5a 	bl	800dd8c <dwc_otg_ep_set_stall>
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 80136d8:	bf00      	nop
 80136da:	e02b      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
				ep->stopped = 1;
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
						     &ep->dwc_ep);
			}
		} else {
			if (ep->dwc_ep.num == 0) {
 80136dc:	6a3b      	ldr	r3, [r7, #32]
 80136de:	7c1b      	ldrb	r3, [r3, #16]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d103      	bne.n	80136ec <dwc_otg_pcd_ep_halt+0x150>
				pcd->ep0state = EP0_STALL;
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	f04f 0206 	mov.w	r2, #6
 80136ea:	731a      	strb	r2, [r3, #12]
			}

			ep->stopped = 1;
 80136ec:	6a3a      	ldr	r2, [r7, #32]
 80136ee:	7b13      	ldrb	r3, [r2, #12]
 80136f0:	f043 0301 	orr.w	r3, r3, #1
 80136f4:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	689a      	ldr	r2, [r3, #8]
 80136fa:	6a3b      	ldr	r3, [r7, #32]
 80136fc:	f103 0310 	add.w	r3, r3, #16
 8013700:	4610      	mov	r0, r2
 8013702:	4619      	mov	r1, r3
 8013704:	f7fa fb42 	bl	800dd8c <dwc_otg_ep_set_stall>
 8013708:	e014      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
		}
	} else if (value == 2) {
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2b02      	cmp	r3, #2
 801370e:	d107      	bne.n	8013720 <dwc_otg_pcd_ep_halt+0x184>
		ep->dwc_ep.stall_clear_flag = 0;
 8013710:	6a3a      	ldr	r2, [r7, #32]
 8013712:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 8013716:	f36f 03c3 	bfc	r3, #3, #1
 801371a:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
 801371e:	e009      	b.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 3) {
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	2b03      	cmp	r3, #3
 8013724:	d106      	bne.n	8013734 <dwc_otg_pcd_ep_halt+0x198>
		ep->dwc_ep.stall_clear_flag = 1;
 8013726:	6a3a      	ldr	r2, [r7, #32]
 8013728:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 801372c:	f043 0308 	orr.w	r3, r3, #8
 8013730:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801373a:	69fb      	ldr	r3, [r7, #28]
 801373c:	4610      	mov	r0, r2
 801373e:	4619      	mov	r1, r3
 8013740:	f7f4 fa14 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>

	return retval;
 8013744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013746:	4618      	mov	r0, r3
 8013748:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801374c:	46bd      	mov	sp, r7
 801374e:	bd80      	pop	{r7, pc}

08013750 <dwc_otg_pcd_rem_wkup_from_suspend>:

/**
 * This function initiates remote wakeup of the host from suspend state.
 */
void dwc_otg_pcd_rem_wkup_from_suspend(dwc_otg_pcd_t * pcd, int set)
{
 8013750:	b580      	push	{r7, lr}
 8013752:	b086      	sub	sp, #24
 8013754:	af00      	add	r7, sp, #0
 8013756:	6078      	str	r0, [r7, #4]
 8013758:	6039      	str	r1, [r7, #0]
	dctl_data_t dctl = { 0 };
 801375a:	f04f 0300 	mov.w	r3, #0
 801375e:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	689b      	ldr	r3, [r3, #8]
 8013764:	617b      	str	r3, [r7, #20]
	dsts_data_t dsts;

	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8013766:	697b      	ldr	r3, [r7, #20]
 8013768:	689b      	ldr	r3, [r3, #8]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	f103 0308 	add.w	r3, r3, #8
 8013770:	4618      	mov	r0, r3
 8013772:	f7f4 f995 	bl	8007aa0 <DWC_READ_REG32>
 8013776:	4603      	mov	r3, r0
 8013778:	60fb      	str	r3, [r7, #12]
	if (!dsts.b.suspsts) {
		DWC_WARN("Remote wakeup while is not in suspend state\n");
	}
	/* Check if DEVICE_REMOTE_WAKEUP feature enabled */
	if (pcd->remote_wakeup_enable) {
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	7b5b      	ldrb	r3, [r3, #13]
 801377e:	f003 0304 	and.w	r3, r3, #4
 8013782:	b2db      	uxtb	r3, r3
 8013784:	2b00      	cmp	r3, #0
 8013786:	d05f      	beq.n	8013848 <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>
		if (set) {
 8013788:	683b      	ldr	r3, [r7, #0]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d05c      	beq.n	8013848 <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>

			if (core_if->adp_enable) {
 801378e:	697b      	ldr	r3, [r7, #20]
 8013790:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013794:	2b00      	cmp	r3, #0
 8013796:	d037      	beq.n	8013808 <dwc_otg_pcd_rem_wkup_from_suspend+0xb8>
				gpwrdn_data_t gpwrdn;

				dwc_otg_adp_probe_stop(core_if);
 8013798:	6978      	ldr	r0, [r7, #20]
 801379a:	f7f4 ff79 	bl	8008690 <dwc_otg_adp_probe_stop>

				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 801379e:	f04f 0300 	mov.w	r3, #0
 80137a2:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 80137a4:	68bb      	ldr	r3, [r7, #8]
 80137a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80137aa:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80137ac:	697b      	ldr	r3, [r7, #20]
 80137ae:	685b      	ldr	r3, [r3, #4]
 80137b0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80137b4:	68bb      	ldr	r3, [r7, #8]
 80137b6:	4610      	mov	r0, r2
 80137b8:	4619      	mov	r1, r3
 80137ba:	f04f 0200 	mov.w	r2, #0
 80137be:	f7f4 f989 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 80137c2:	f04f 0300 	mov.w	r3, #0
 80137c6:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 80137c8:	68bb      	ldr	r3, [r7, #8]
 80137ca:	f043 0302 	orr.w	r3, r3, #2
 80137ce:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80137d0:	697b      	ldr	r3, [r7, #20]
 80137d2:	685b      	ldr	r3, [r3, #4]
 80137d4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80137d8:	68bb      	ldr	r3, [r7, #8]
 80137da:	4610      	mov	r0, r2
 80137dc:	4619      	mov	r1, r3
 80137de:	f04f 0200 	mov.w	r2, #0
 80137e2:	f7f4 f977 	bl	8007ad4 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 80137e6:	697b      	ldr	r3, [r7, #20]
 80137e8:	f04f 0204 	mov.w	r2, #4
 80137ec:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 80137f0:	6978      	ldr	r0, [r7, #20]
 80137f2:	f7f6 ff5d 	bl	800a6b0 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 80137f6:	6978      	ldr	r0, [r7, #20]
 80137f8:	f7f5 fd20 	bl	800923c <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 80137fc:	6978      	ldr	r0, [r7, #20]
 80137fe:	f7fe fa71 	bl	8011ce4 <cil_pcd_start>

				dwc_otg_initiate_srp(core_if);
 8013802:	6978      	ldr	r0, [r7, #20]
 8013804:	f7fc fe92 	bl	801052c <dwc_otg_initiate_srp>
			}

			dctl.b.rmtwkupsig = 1;
 8013808:	693b      	ldr	r3, [r7, #16]
 801380a:	f043 0301 	orr.w	r3, r3, #1
 801380e:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 8013810:	697b      	ldr	r3, [r7, #20]
 8013812:	689b      	ldr	r3, [r3, #8]
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	f103 0204 	add.w	r2, r3, #4
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	4610      	mov	r0, r2
 801381e:	f04f 0100 	mov.w	r1, #0
 8013822:	461a      	mov	r2, r3
 8013824:	f7f4 f956 	bl	8007ad4 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, 0, dctl.d32);
			DWC_DEBUGPL(DBG_PCD, "Set Remote Wakeup\n");

			dwc_mdelay(2);
 8013828:	f04f 0002 	mov.w	r0, #2
 801382c:	f7f4 fa04 	bl	8007c38 <DWC_MDELAY>
			DWC_MODIFY_REG32(&core_if->dev_if->
 8013830:	697b      	ldr	r3, [r7, #20]
 8013832:	689b      	ldr	r3, [r3, #8]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	f103 0204 	add.w	r2, r3, #4
 801383a:	693b      	ldr	r3, [r7, #16]
 801383c:	4610      	mov	r0, r2
 801383e:	4619      	mov	r1, r3
 8013840:	f04f 0200 	mov.w	r2, #0
 8013844:	f7f4 f946 	bl	8007ad4 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_PCD, "Clear Remote Wakeup\n");
		}
	} else {
		DWC_DEBUGPL(DBG_PCD, "Remote Wakeup is disabled\n");
	}
}
 8013848:	f107 0718 	add.w	r7, r7, #24
 801384c:	46bd      	mov	sp, r7
 801384e:	bd80      	pop	{r7, pc}

08013850 <dwc_otg_pcd_remote_wakeup>:

/**
 * Performs remote wakeup.
 */
void dwc_otg_pcd_remote_wakeup(dwc_otg_pcd_t * pcd, int set)
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b084      	sub	sp, #16
 8013854:	af00      	add	r7, sp, #0
 8013856:	6078      	str	r0, [r7, #4]
 8013858:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	689b      	ldr	r3, [r3, #8]
 801385e:	60fb      	str	r3, [r7, #12]
	dwc_irqflags_t flags;
	if (dwc_otg_is_device_mode(core_if)) {
 8013860:	68f8      	ldr	r0, [r7, #12]
 8013862:	f7fa fc7f 	bl	800e164 <dwc_otg_is_device_mode>
 8013866:	4603      	mov	r3, r0
 8013868:	2b00      	cmp	r3, #0
 801386a:	d014      	beq.n	8013896 <dwc_otg_pcd_remote_wakeup+0x46>
		DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013872:	f107 0308 	add.w	r3, r7, #8
 8013876:	4610      	mov	r0, r2
 8013878:	4619      	mov	r1, r3
 801387a:	f7f4 f969 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (core_if->lx_state == DWC_OTG_L1) {
			dwc_otg_pcd_rem_wkup_from_sleep(pcd, set);
		} else {
#endif
			dwc_otg_pcd_rem_wkup_from_suspend(pcd, set);
 801387e:	6878      	ldr	r0, [r7, #4]
 8013880:	6839      	ldr	r1, [r7, #0]
 8013882:	f7ff ff65 	bl	8013750 <dwc_otg_pcd_rem_wkup_from_suspend>
#ifdef CONFIG_USB_DWC_OTG_LPM
		}
#endif
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801388c:	68bb      	ldr	r3, [r7, #8]
 801388e:	4610      	mov	r0, r2
 8013890:	4619      	mov	r1, r3
 8013892:	f7f4 f96b 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
	}
	return;
}
 8013896:	f107 0710 	add.w	r7, r7, #16
 801389a:	46bd      	mov	sp, r7
 801389c:	bd80      	pop	{r7, pc}
 801389e:	bf00      	nop

080138a0 <dwc_otg_pcd_disconnect_us>:

void dwc_otg_pcd_disconnect_us(dwc_otg_pcd_t * pcd, int no_of_usecs)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b084      	sub	sp, #16
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	6078      	str	r0, [r7, #4]
 80138a8:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	689b      	ldr	r3, [r3, #8]
 80138ae:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = { 0 };
 80138b0:	f04f 0300 	mov.w	r3, #0
 80138b4:	60bb      	str	r3, [r7, #8]

	if (dwc_otg_is_device_mode(core_if)) {
 80138b6:	68f8      	ldr	r0, [r7, #12]
 80138b8:	f7fa fc54 	bl	800e164 <dwc_otg_is_device_mode>
 80138bc:	4603      	mov	r3, r0
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d01f      	beq.n	8013902 <dwc_otg_pcd_disconnect_us+0x62>
		dctl.b.sftdiscon = 1;
 80138c2:	68bb      	ldr	r3, [r7, #8]
 80138c4:	f043 0302 	orr.w	r3, r3, #2
 80138c8:	60bb      	str	r3, [r7, #8]
		DWC_PRINTF("Soft disconnect for %d useconds\n",no_of_usecs);
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	689b      	ldr	r3, [r3, #8]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	f103 0204 	add.w	r2, r3, #4
 80138d4:	68bb      	ldr	r3, [r7, #8]
 80138d6:	4610      	mov	r0, r2
 80138d8:	f04f 0100 	mov.w	r1, #0
 80138dc:	461a      	mov	r2, r3
 80138de:	f7f4 f8f9 	bl	8007ad4 <DWC_MODIFY_REG32>
		dwc_udelay(no_of_usecs);
 80138e2:	683b      	ldr	r3, [r7, #0]
 80138e4:	4618      	mov	r0, r3
 80138e6:	f7f4 f985 	bl	8007bf4 <DWC_UDELAY>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32,0);
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	689b      	ldr	r3, [r3, #8]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	f103 0204 	add.w	r2, r3, #4
 80138f4:	68bb      	ldr	r3, [r7, #8]
 80138f6:	4610      	mov	r0, r2
 80138f8:	4619      	mov	r1, r3
 80138fa:	f04f 0200 	mov.w	r2, #0
 80138fe:	f7f4 f8e9 	bl	8007ad4 <DWC_MODIFY_REG32>
	} else{
		DWC_PRINTF("NOT SUPPORTED IN HOST MODE\n");
	}
	return;

}
 8013902:	f107 0710 	add.w	r7, r7, #16
 8013906:	46bd      	mov	sp, r7
 8013908:	bd80      	pop	{r7, pc}
 801390a:	bf00      	nop

0801390c <dwc_otg_pcd_wakeup>:

int dwc_otg_pcd_wakeup(dwc_otg_pcd_t * pcd)
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b084      	sub	sp, #16
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	689b      	ldr	r3, [r3, #8]
 8013918:	685b      	ldr	r3, [r3, #4]
 801391a:	4618      	mov	r0, r3
 801391c:	f7f4 f8c0 	bl	8007aa0 <DWC_READ_REG32>
 8013920:	4603      	mov	r3, r0
	 * a session is already in progress, but the device is suspended,
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
 8013922:	60bb      	str	r3, [r7, #8]
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
 8013924:	7abb      	ldrb	r3, [r7, #10]
 8013926:	f003 0308 	and.w	r3, r3, #8
 801392a:	b2db      	uxtb	r3, r3
 801392c:	2b00      	cmp	r3, #0
 801392e:	d016      	beq.n	801395e <dwc_otg_pcd_wakeup+0x52>
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	689b      	ldr	r3, [r3, #8]
 8013934:	689b      	ldr	r3, [r3, #8]
 8013936:	681b      	ldr	r3, [r3, #0]
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
 8013938:	f103 0308 	add.w	r3, r3, #8
 801393c:	4618      	mov	r0, r3
 801393e:	f7f4 f8af 	bl	8007aa0 <DWC_READ_REG32>
 8013942:	4603      	mov	r3, r0
	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
 8013944:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
				    dev_global_regs->dsts));
		if (dsts.b.suspsts) {
 8013946:	7b3b      	ldrb	r3, [r7, #12]
 8013948:	f003 0301 	and.w	r3, r3, #1
 801394c:	b2db      	uxtb	r3, r3
 801394e:	2b00      	cmp	r3, #0
 8013950:	d008      	beq.n	8013964 <dwc_otg_pcd_wakeup+0x58>
			dwc_otg_pcd_remote_wakeup(pcd, 1);
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f04f 0101 	mov.w	r1, #1
 8013958:	f7ff ff7a 	bl	8013850 <dwc_otg_pcd_remote_wakeup>
 801395c:	e002      	b.n	8013964 <dwc_otg_pcd_wakeup+0x58>
		}
	} else {
		dwc_otg_pcd_initiate_srp(pcd);
 801395e:	6878      	ldr	r0, [r7, #4]
 8013960:	f000 f808 	bl	8013974 <dwc_otg_pcd_initiate_srp>
	}

	return 0;
 8013964:	f04f 0300 	mov.w	r3, #0

}
 8013968:	4618      	mov	r0, r3
 801396a:	f107 0710 	add.w	r7, r7, #16
 801396e:	46bd      	mov	sp, r7
 8013970:	bd80      	pop	{r7, pc}
 8013972:	bf00      	nop

08013974 <dwc_otg_pcd_initiate_srp>:
 * 6 seconds.
 *
 * @param pcd the pcd structure.
 */
void dwc_otg_pcd_initiate_srp(dwc_otg_pcd_t * pcd)
{
 8013974:	b580      	push	{r7, lr}
 8013976:	b084      	sub	sp, #16
 8013978:	af00      	add	r7, sp, #0
 801397a:	6078      	str	r0, [r7, #4]
	dwc_irqflags_t flags;
	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013982:	f107 030c 	add.w	r3, r7, #12
 8013986:	4610      	mov	r0, r2
 8013988:	4619      	mov	r1, r3
 801398a:	f7f4 f8e1 	bl	8007b50 <DWC_SPINLOCK_IRQSAVE>
	dwc_otg_initiate_srp(GET_CORE_IF(pcd));
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	689b      	ldr	r3, [r3, #8]
 8013992:	4618      	mov	r0, r3
 8013994:	f7fc fdca 	bl	801052c <dwc_otg_initiate_srp>
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	4610      	mov	r0, r2
 80139a2:	4619      	mov	r1, r3
 80139a4:	f7f4 f8e2 	bl	8007b6c <DWC_SPINUNLOCK_IRQRESTORE>
}
 80139a8:	f107 0710 	add.w	r7, r7, #16
 80139ac:	46bd      	mov	sp, r7
 80139ae:	bd80      	pop	{r7, pc}

080139b0 <dwc_otg_pcd_get_frame_number>:

int dwc_otg_pcd_get_frame_number(dwc_otg_pcd_t * pcd)
{
 80139b0:	b580      	push	{r7, lr}
 80139b2:	b082      	sub	sp, #8
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
	return dwc_otg_get_frame_number(GET_CORE_IF(pcd));
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	689b      	ldr	r3, [r3, #8]
 80139bc:	4618      	mov	r0, r3
 80139be:	f7f8 fec7 	bl	800c750 <dwc_otg_get_frame_number>
 80139c2:	4603      	mov	r3, r0
}
 80139c4:	4618      	mov	r0, r3
 80139c6:	f107 0708 	add.w	r7, r7, #8
 80139ca:	46bd      	mov	sp, r7
 80139cc:	bd80      	pop	{r7, pc}
 80139ce:	bf00      	nop

080139d0 <dwc_otg_pcd_is_lpm_enabled>:

int dwc_otg_pcd_is_lpm_enabled(dwc_otg_pcd_t * pcd)
{
 80139d0:	b480      	push	{r7}
 80139d2:	b083      	sub	sp, #12
 80139d4:	af00      	add	r7, sp, #0
 80139d6:	6078      	str	r0, [r7, #4]
	return GET_CORE_IF(pcd)->core_params->lpm_enable;
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	689b      	ldr	r3, [r3, #8]
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 80139e2:	4618      	mov	r0, r3
 80139e4:	f107 070c 	add.w	r7, r7, #12
 80139e8:	46bd      	mov	sp, r7
 80139ea:	bc80      	pop	{r7}
 80139ec:	4770      	bx	lr
 80139ee:	bf00      	nop

080139f0 <get_b_hnp_enable>:

uint32_t get_b_hnp_enable(dwc_otg_pcd_t * pcd)
{
 80139f0:	b480      	push	{r7}
 80139f2:	b083      	sub	sp, #12
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
	return pcd->b_hnp_enable;
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	7b5b      	ldrb	r3, [r3, #13]
 80139fc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8013a00:	b2db      	uxtb	r3, r3
}
 8013a02:	4618      	mov	r0, r3
 8013a04:	f107 070c 	add.w	r7, r7, #12
 8013a08:	46bd      	mov	sp, r7
 8013a0a:	bc80      	pop	{r7}
 8013a0c:	4770      	bx	lr
 8013a0e:	bf00      	nop

08013a10 <get_a_hnp_support>:

uint32_t get_a_hnp_support(dwc_otg_pcd_t * pcd)
{
 8013a10:	b480      	push	{r7}
 8013a12:	b083      	sub	sp, #12
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
	return pcd->a_hnp_support;
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	7b5b      	ldrb	r3, [r3, #13]
 8013a1c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8013a20:	b2db      	uxtb	r3, r3
}
 8013a22:	4618      	mov	r0, r3
 8013a24:	f107 070c 	add.w	r7, r7, #12
 8013a28:	46bd      	mov	sp, r7
 8013a2a:	bc80      	pop	{r7}
 8013a2c:	4770      	bx	lr
 8013a2e:	bf00      	nop

08013a30 <get_a_alt_hnp_support>:

uint32_t get_a_alt_hnp_support(dwc_otg_pcd_t * pcd)
{
 8013a30:	b480      	push	{r7}
 8013a32:	b083      	sub	sp, #12
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	6078      	str	r0, [r7, #4]
	return pcd->a_alt_hnp_support;
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	7b5b      	ldrb	r3, [r3, #13]
 8013a3c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8013a40:	b2db      	uxtb	r3, r3
}
 8013a42:	4618      	mov	r0, r3
 8013a44:	f107 070c 	add.w	r7, r7, #12
 8013a48:	46bd      	mov	sp, r7
 8013a4a:	bc80      	pop	{r7}
 8013a4c:	4770      	bx	lr
 8013a4e:	bf00      	nop

08013a50 <dwc_otg_pcd_get_rmwkup_enable>:

int dwc_otg_pcd_get_rmwkup_enable(dwc_otg_pcd_t * pcd)
{
 8013a50:	b480      	push	{r7}
 8013a52:	b083      	sub	sp, #12
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	6078      	str	r0, [r7, #4]
	return pcd->remote_wakeup_enable;
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	7b5b      	ldrb	r3, [r3, #13]
 8013a5c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8013a60:	b2db      	uxtb	r3, r3
}
 8013a62:	4618      	mov	r0, r3
 8013a64:	f107 070c 	add.w	r7, r7, #12
 8013a68:	46bd      	mov	sp, r7
 8013a6a:	bc80      	pop	{r7}
 8013a6c:	4770      	bx	lr
 8013a6e:	bf00      	nop

08013a70 <dwc_otg_read_core_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
 8013a70:	b590      	push	{r4, r7, lr}
 8013a72:	b083      	sub	sp, #12
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	685b      	ldr	r3, [r3, #4]
 8013a7c:	f103 0314 	add.w	r3, r3, #20
 8013a80:	4618      	mov	r0, r3
 8013a82:	f7f4 f80d 	bl	8007aa0 <DWC_READ_REG32>
 8013a86:	4604      	mov	r4, r0
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	685b      	ldr	r3, [r3, #4]
 8013a8c:	f103 0318 	add.w	r3, r3, #24
 8013a90:	4618      	mov	r0, r3
 8013a92:	f7f4 f805 	bl	8007aa0 <DWC_READ_REG32>
 8013a96:	4603      	mov	r3, r0
/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8013a98:	4023      	ands	r3, r4
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
}
 8013a9a:	4618      	mov	r0, r3
 8013a9c:	f107 070c 	add.w	r7, r7, #12
 8013aa0:	46bd      	mov	sp, r7
 8013aa2:	bd90      	pop	{r4, r7, pc}

08013aa4 <dwc_otg_read_dev_all_in_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the IN endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_in_ep_intr(dwc_otg_core_if_t *
						       core_if)
{
 8013aa4:	b590      	push	{r4, r7, lr}
 8013aa6:	b085      	sub	sp, #20
 8013aa8:	af00      	add	r7, sp, #0
 8013aaa:	6078      	str	r0, [r7, #4]

	uint32_t v;

	if (core_if->multiproc_int_enable) {
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d014      	beq.n	8013ae0 <dwc_otg_read_dev_all_in_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	689b      	ldr	r3, [r3, #8]
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	f7f3 ffed 	bl	8007aa0 <DWC_READ_REG32>
 8013ac6:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 8013acc:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013ace:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	f7f3 ffe4 	bl	8007aa0 <DWC_READ_REG32>
 8013ad8:	4603      	mov	r3, r0
{

	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 8013ada:	4023      	ands	r3, r4
 8013adc:	60fb      	str	r3, [r7, #12]
 8013ade:	e013      	b.n	8013b08 <dwc_otg_read_dev_all_in_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	689b      	ldr	r3, [r3, #8]
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	f103 0318 	add.w	r3, r3, #24
 8013aea:	4618      	mov	r0, r3
 8013aec:	f7f3 ffd8 	bl	8007aa0 <DWC_READ_REG32>
 8013af0:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	681b      	ldr	r3, [r3, #0]
 8013af8:	f103 031c 	add.w	r3, r3, #28
 8013afc:	4618      	mov	r0, r3
 8013afe:	f7f3 ffcf 	bl	8007aa0 <DWC_READ_REG32>
 8013b02:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013b04:	4023      	ands	r3, r4
 8013b06:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}
	return (v & 0xffff);
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013b0e:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8013b12:	4618      	mov	r0, r3
 8013b14:	f107 0714 	add.w	r7, r7, #20
 8013b18:	46bd      	mov	sp, r7
 8013b1a:	bd90      	pop	{r4, r7, pc}

08013b1c <dwc_otg_read_dev_all_out_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the OUT endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_out_ep_intr(dwc_otg_core_if_t *
							core_if)
{
 8013b1c:	b590      	push	{r4, r7, lr}
 8013b1e:	b085      	sub	sp, #20
 8013b20:	af00      	add	r7, sp, #0
 8013b22:	6078      	str	r0, [r7, #4]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d014      	beq.n	8013b58 <dwc_otg_read_dev_all_out_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	689b      	ldr	r3, [r3, #8]
 8013b32:	681b      	ldr	r3, [r3, #0]
 8013b34:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8013b38:	4618      	mov	r0, r3
 8013b3a:	f7f3 ffb1 	bl	8007aa0 <DWC_READ_REG32>
 8013b3e:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 8013b44:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013b46:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8013b4a:	4618      	mov	r0, r3
 8013b4c:	f7f3 ffa8 	bl	8007aa0 <DWC_READ_REG32>
 8013b50:	4603      	mov	r3, r0
							core_if)
{
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 8013b52:	4023      	ands	r3, r4
 8013b54:	60fb      	str	r3, [r7, #12]
 8013b56:	e013      	b.n	8013b80 <dwc_otg_read_dev_all_out_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	689b      	ldr	r3, [r3, #8]
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	f103 0318 	add.w	r3, r3, #24
 8013b62:	4618      	mov	r0, r3
 8013b64:	f7f3 ff9c 	bl	8007aa0 <DWC_READ_REG32>
 8013b68:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	689b      	ldr	r3, [r3, #8]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	f103 031c 	add.w	r3, r3, #28
 8013b74:	4618      	mov	r0, r3
 8013b76:	f7f3 ff93 	bl	8007aa0 <DWC_READ_REG32>
 8013b7a:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013b7c:	4023      	ands	r3, r4
 8013b7e:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}

	return ((v & 0xffff0000) >> 16);
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	f107 0714 	add.w	r7, r7, #20
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd90      	pop	{r4, r7, pc}

08013b90 <dwc_otg_read_dev_in_ep_intr>:
/**
 * This function returns the Device IN EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_in_ep_intr(dwc_otg_core_if_t * core_if,
						   dwc_ep_t * ep)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b086      	sub	sp, #24
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
 8013b98:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	689b      	ldr	r3, [r3, #8]
 8013b9e:	613b      	str	r3, [r7, #16]
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d030      	beq.n	8013c0c <dwc_otg_read_dev_in_ep_intr+0x7c>
		msk =
		    DWC_READ_REG32(&dev_if->
 8013baa:	693b      	ldr	r3, [r7, #16]
 8013bac:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->diepeachintmsk[ep->num]);
 8013bae:	683b      	ldr	r3, [r7, #0]
 8013bb0:	781b      	ldrb	r3, [r3, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
 8013bb2:	f103 0310 	add.w	r3, r3, #16
 8013bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013bba:	18d3      	adds	r3, r2, r3
{
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	f7f3 ff6f 	bl	8007aa0 <DWC_READ_REG32>
 8013bc2:	60f8      	str	r0, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
		    DWC_READ_REG32(&dev_if->
 8013bc4:	693b      	ldr	r3, [r7, #16]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	f103 0334 	add.w	r3, r3, #52	; 0x34

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
 8013bcc:	4618      	mov	r0, r3
 8013bce:	f7f3 ff67 	bl	8007aa0 <DWC_READ_REG32>
 8013bd2:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	781b      	ldrb	r3, [r3, #0]
 8013bd8:	68ba      	ldr	r2, [r7, #8]
 8013bda:	fa22 f303 	lsr.w	r3, r2, r3
 8013bde:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8013be2:	b2db      	uxtb	r3, r3
 8013be4:	68fa      	ldr	r2, [r7, #12]
 8013be6:	4313      	orrs	r3, r2
 8013be8:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	781b      	ldrb	r3, [r3, #0]
 8013bee:	693a      	ldr	r2, [r7, #16]
 8013bf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013bf4:	18d3      	adds	r3, r2, r3
 8013bf6:	685b      	ldr	r3, [r3, #4]
 8013bf8:	f103 0308 	add.w	r3, r3, #8
 8013bfc:	4618      	mov	r0, r3
 8013bfe:	f7f3 ff4f 	bl	8007aa0 <DWC_READ_REG32>
 8013c02:	4602      	mov	r2, r0
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	4013      	ands	r3, r2
 8013c08:	617b      	str	r3, [r7, #20]
 8013c0a:	e02a      	b.n	8013c62 <dwc_otg_read_dev_in_ep_intr+0xd2>
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
 8013c0c:	693b      	ldr	r3, [r7, #16]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	f103 0310 	add.w	r3, r3, #16
 8013c14:	4618      	mov	r0, r3
 8013c16:	f7f3 ff43 	bl	8007aa0 <DWC_READ_REG32>
 8013c1a:	60f8      	str	r0, [r7, #12]
		emp =
		    DWC_READ_REG32(&dev_if->
 8013c1c:	693b      	ldr	r3, [r7, #16]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	f103 0334 	add.w	r3, r3, #52	; 0x34
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
		emp =
 8013c24:	4618      	mov	r0, r3
 8013c26:	f7f3 ff3b 	bl	8007aa0 <DWC_READ_REG32>
 8013c2a:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 8013c2c:	683b      	ldr	r3, [r7, #0]
 8013c2e:	781b      	ldrb	r3, [r3, #0]
 8013c30:	68ba      	ldr	r2, [r7, #8]
 8013c32:	fa22 f303 	lsr.w	r3, r2, r3
 8013c36:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8013c3a:	b2db      	uxtb	r3, r3
 8013c3c:	68fa      	ldr	r2, [r7, #12]
 8013c3e:	4313      	orrs	r3, r2
 8013c40:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	781b      	ldrb	r3, [r3, #0]
 8013c46:	693a      	ldr	r2, [r7, #16]
 8013c48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013c4c:	18d3      	adds	r3, r2, r3
 8013c4e:	685b      	ldr	r3, [r3, #4]
 8013c50:	f103 0308 	add.w	r3, r3, #8
 8013c54:	4618      	mov	r0, r3
 8013c56:	f7f3 ff23 	bl	8007aa0 <DWC_READ_REG32>
 8013c5a:	4602      	mov	r2, r0
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	4013      	ands	r3, r2
 8013c60:	617b      	str	r3, [r7, #20]
	}

	return v;
 8013c62:	697b      	ldr	r3, [r7, #20]
}
 8013c64:	4618      	mov	r0, r3
 8013c66:	f107 0718 	add.w	r7, r7, #24
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	bd80      	pop	{r7, pc}
 8013c6e:	bf00      	nop

08013c70 <dwc_otg_read_dev_out_ep_intr>:
/**
 * This function returns the Device OUT EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_out_ep_intr(dwc_otg_core_if_t *
						    _core_if, dwc_ep_t * _ep)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b086      	sub	sp, #24
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
 8013c78:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = _core_if->dev_if;
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	689b      	ldr	r3, [r3, #8]
 8013c7e:	613b      	str	r3, [r7, #16]
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d029      	beq.n	8013cde <dwc_otg_read_dev_out_ep_intr+0x6e>
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8013c8a:	693b      	ldr	r3, [r7, #16]
 8013c8c:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->doepeachintmsk[_ep->num]);
 8013c8e:	683b      	ldr	r3, [r7, #0]
 8013c90:	781b      	ldrb	r3, [r3, #0]
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8013c92:	f103 0318 	add.w	r3, r3, #24
 8013c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013c9a:	18d3      	adds	r3, r2, r3
 8013c9c:	4618      	mov	r0, r3
 8013c9e:	f7f3 feff 	bl	8007aa0 <DWC_READ_REG32>
 8013ca2:	4603      	mov	r3, r0
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
 8013ca4:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d003      	beq.n	8013cb8 <dwc_otg_read_dev_out_ep_intr+0x48>
			msk.b.pktdrpsts = 1;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013cb6:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013cb8:	683b      	ldr	r3, [r7, #0]
 8013cba:	781b      	ldrb	r3, [r3, #0]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013cbc:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013cbe:	f103 0308 	add.w	r3, r3, #8
 8013cc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013cc6:	18d3      	adds	r3, r2, r3
 8013cc8:	685b      	ldr	r3, [r3, #4]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013cca:	f103 0308 	add.w	r3, r3, #8
 8013cce:	4618      	mov	r0, r3
 8013cd0:	f7f3 fee6 	bl	8007aa0 <DWC_READ_REG32>
 8013cd4:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013cd6:	68fb      	ldr	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013cd8:	4013      	ands	r3, r2
 8013cda:	617b      	str	r3, [r7, #20]
 8013cdc:	e023      	b.n	8013d26 <dwc_otg_read_dev_out_ep_intr+0xb6>
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
 8013cde:	693b      	ldr	r3, [r7, #16]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	f103 0314 	add.w	r3, r3, #20
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	f7f3 feda 	bl	8007aa0 <DWC_READ_REG32>
 8013cec:	4603      	mov	r3, r0
 8013cee:	60fb      	str	r3, [r7, #12]
		if (_core_if->pti_enh_enable) {
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d003      	beq.n	8013d02 <dwc_otg_read_dev_out_ep_intr+0x92>
			msk.b.pktdrpsts = 1;
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013d00:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013d02:	683b      	ldr	r3, [r7, #0]
 8013d04:	781b      	ldrb	r3, [r3, #0]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013d06:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013d08:	f103 0308 	add.w	r3, r3, #8
 8013d0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013d10:	18d3      	adds	r3, r2, r3
 8013d12:	685b      	ldr	r3, [r3, #4]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013d14:	f103 0308 	add.w	r3, r3, #8
 8013d18:	4618      	mov	r0, r3
 8013d1a:	f7f3 fec1 	bl	8007aa0 <DWC_READ_REG32>
 8013d1e:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013d20:	68fb      	ldr	r3, [r7, #12]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013d22:	4013      	ands	r3, r2
 8013d24:	617b      	str	r3, [r7, #20]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	}
	return v;
 8013d26:	697b      	ldr	r3, [r7, #20]
}
 8013d28:	4618      	mov	r0, r3
 8013d2a:	f107 0718 	add.w	r7, r7, #24
 8013d2e:	46bd      	mov	sp, r7
 8013d30:	bd80      	pop	{r7, pc}
 8013d32:	bf00      	nop

08013d34 <dwc_otg_pcd_update_otg>:

/**
 * This function updates OTG.
 */
static void dwc_otg_pcd_update_otg(dwc_otg_pcd_t * pcd, const unsigned reset)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b082      	sub	sp, #8
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]

	if (reset) {
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d00e      	beq.n	8013d62 <dwc_otg_pcd_update_otg+0x2e>
		pcd->b_hnp_enable = 0;
 8013d44:	687a      	ldr	r2, [r7, #4]
 8013d46:	7b53      	ldrb	r3, [r2, #13]
 8013d48:	f36f 03c3 	bfc	r3, #3, #1
 8013d4c:	7353      	strb	r3, [r2, #13]
		pcd->a_hnp_support = 0;
 8013d4e:	687a      	ldr	r2, [r7, #4]
 8013d50:	7b53      	ldrb	r3, [r2, #13]
 8013d52:	f36f 1304 	bfc	r3, #4, #1
 8013d56:	7353      	strb	r3, [r2, #13]
		pcd->a_alt_hnp_support = 0;
 8013d58:	687a      	ldr	r2, [r7, #4]
 8013d5a:	7b53      	ldrb	r3, [r2, #13]
 8013d5c:	f36f 1345 	bfc	r3, #5, #1
 8013d60:	7353      	strb	r3, [r2, #13]
	}

	if (pcd->fops->hnp_changed) {
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d004      	beq.n	8013d76 <dwc_otg_pcd_update_otg+0x42>
		pcd->fops->hnp_changed(pcd);
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d72:	6878      	ldr	r0, [r7, #4]
 8013d74:	4798      	blx	r3
	}
}
 8013d76:	f107 0708 	add.w	r7, r7, #8
 8013d7a:	46bd      	mov	sp, r7
 8013d7c:	bd80      	pop	{r7, pc}
 8013d7e:	bf00      	nop

08013d80 <print_ep0_state>:

/**
 * This function prints the ep0 state for debug purposes.
 */
static inline void print_ep0_state(dwc_otg_pcd_t * pcd)
{
 8013d80:	b480      	push	{r7}
 8013d82:	b083      	sub	sp, #12
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
		dwc_strcpy(str, "EP0_INVALID");
	}

	DWC_DEBUGPL(DBG_ANY, "%s(%d)\n", str, pcd->ep0state);
#endif
}
 8013d88:	f107 070c 	add.w	r7, r7, #12
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	bc80      	pop	{r7}
 8013d90:	4770      	bx	lr
 8013d92:	bf00      	nop

08013d94 <get_in_ep>:

/**
 * This function returns pointer to in ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_in_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8013d94:	b480      	push	{r7}
 8013d96:	b085      	sub	sp, #20
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	689b      	ldr	r3, [r3, #8]
 8013da2:	689b      	ldr	r3, [r3, #8]
 8013da4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013da8:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8013daa:	683b      	ldr	r3, [r7, #0]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d103      	bne.n	8013db8 <get_in_ep+0x24>
		return &pcd->ep0;
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013db6:	e029      	b.n	8013e0c <get_in_ep+0x78>
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8013db8:	f04f 0300 	mov.w	r3, #0
 8013dbc:	60fb      	str	r3, [r7, #12]
 8013dbe:	e01f      	b.n	8013e00 <get_in_ep+0x6c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
 8013dc0:	6879      	ldr	r1, [r7, #4]
 8013dc2:	68fa      	ldr	r2, [r7, #12]
 8013dc4:	4613      	mov	r3, r2
 8013dc6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013dca:	189b      	adds	r3, r3, r2
 8013dcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013dd0:	18cb      	adds	r3, r1, r3
 8013dd2:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8013dd6:	781b      	ldrb	r3, [r3, #0]
 8013dd8:	461a      	mov	r2, r3
 8013dda:	683b      	ldr	r3, [r7, #0]
 8013ddc:	429a      	cmp	r2, r3
 8013dde:	d10b      	bne.n	8013df8 <get_in_ep+0x64>
				return &pcd->in_ep[i];
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	4613      	mov	r3, r2
 8013de4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013de8:	189b      	adds	r3, r3, r2
 8013dea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013dee:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	18d3      	adds	r3, r2, r3
 8013df6:	e009      	b.n	8013e0c <get_in_ep+0x78>
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	f103 0301 	add.w	r3, r3, #1
 8013dfe:	60fb      	str	r3, [r7, #12]
 8013e00:	68fa      	ldr	r2, [r7, #12]
 8013e02:	68bb      	ldr	r3, [r7, #8]
 8013e04:	429a      	cmp	r2, r3
 8013e06:	dbdb      	blt.n	8013dc0 <get_in_ep+0x2c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
				return &pcd->in_ep[i];
		}
		return 0;
 8013e08:	f04f 0300 	mov.w	r3, #0
	}
}
 8013e0c:	4618      	mov	r0, r3
 8013e0e:	f107 0714 	add.w	r7, r7, #20
 8013e12:	46bd      	mov	sp, r7
 8013e14:	bc80      	pop	{r7}
 8013e16:	4770      	bx	lr

08013e18 <get_out_ep>:

/**
 * This function returns pointer to out ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_out_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8013e18:	b480      	push	{r7}
 8013e1a:	b085      	sub	sp, #20
 8013e1c:	af00      	add	r7, sp, #0
 8013e1e:	6078      	str	r0, [r7, #4]
 8013e20:	6039      	str	r1, [r7, #0]
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	689b      	ldr	r3, [r3, #8]
 8013e26:	689b      	ldr	r3, [r3, #8]
 8013e28:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013e2c:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8013e2e:	683b      	ldr	r3, [r7, #0]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d103      	bne.n	8013e3c <get_out_ep+0x24>
		return &pcd->ep0;
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013e3a:	e02b      	b.n	8013e94 <get_out_ep+0x7c>
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8013e3c:	f04f 0300 	mov.w	r3, #0
 8013e40:	60fb      	str	r3, [r7, #12]
 8013e42:	e021      	b.n	8013e88 <get_out_ep+0x70>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
 8013e44:	6879      	ldr	r1, [r7, #4]
 8013e46:	68fa      	ldr	r2, [r7, #12]
 8013e48:	4613      	mov	r3, r2
 8013e4a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013e4e:	189b      	adds	r3, r3, r2
 8013e50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013e54:	18cb      	adds	r3, r1, r3
 8013e56:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8013e5a:	791b      	ldrb	r3, [r3, #4]
 8013e5c:	461a      	mov	r2, r3
 8013e5e:	683b      	ldr	r3, [r7, #0]
 8013e60:	429a      	cmp	r2, r3
 8013e62:	d10d      	bne.n	8013e80 <get_out_ep+0x68>
				return &pcd->out_ep[i];
 8013e64:	68fa      	ldr	r2, [r7, #12]
 8013e66:	4613      	mov	r3, r2
 8013e68:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013e6c:	189b      	adds	r3, r3, r2
 8013e6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013e72:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8013e76:	687a      	ldr	r2, [r7, #4]
 8013e78:	18d3      	adds	r3, r2, r3
 8013e7a:	f103 0304 	add.w	r3, r3, #4
 8013e7e:	e009      	b.n	8013e94 <get_out_ep+0x7c>
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	f103 0301 	add.w	r3, r3, #1
 8013e86:	60fb      	str	r3, [r7, #12]
 8013e88:	68fa      	ldr	r2, [r7, #12]
 8013e8a:	68bb      	ldr	r3, [r7, #8]
 8013e8c:	429a      	cmp	r2, r3
 8013e8e:	dbd9      	blt.n	8013e44 <get_out_ep+0x2c>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
				return &pcd->out_ep[i];
		}
		return 0;
 8013e90:	f04f 0300 	mov.w	r3, #0
	}
}
 8013e94:	4618      	mov	r0, r3
 8013e96:	f107 0714 	add.w	r7, r7, #20
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	bc80      	pop	{r7}
 8013e9e:	4770      	bx	lr

08013ea0 <get_ep_by_addr>:
/**
 * This functions gets a pointer to an EP from the wIndex address
 * value of the control request.
 */
dwc_otg_pcd_ep_t *get_ep_by_addr(dwc_otg_pcd_t * pcd, u16 wIndex)
{
 8013ea0:	b480      	push	{r7}
 8013ea2:	b085      	sub	sp, #20
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
 8013ea8:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	uint32_t ep_num = UE_GET_ADDR(wIndex);
 8013eaa:	683b      	ldr	r3, [r7, #0]
 8013eac:	f003 030f 	and.w	r3, r3, #15
 8013eb0:	60bb      	str	r3, [r7, #8]

	if (ep_num == 0) {
 8013eb2:	68bb      	ldr	r3, [r7, #8]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d104      	bne.n	8013ec2 <get_ep_by_addr+0x22>
		ep = &pcd->ep0;
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013ebe:	60fb      	str	r3, [r7, #12]
 8013ec0:	e023      	b.n	8013f0a <get_ep_by_addr+0x6a>
	} else if (UE_GET_DIR(wIndex) == UE_DIR_IN) {	/* in ep */
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d00e      	beq.n	8013eea <get_ep_by_addr+0x4a>
		ep = &pcd->in_ep[ep_num - 1];
 8013ecc:	68bb      	ldr	r3, [r7, #8]
 8013ece:	f103 32ff 	add.w	r2, r3, #4294967295
 8013ed2:	4613      	mov	r3, r2
 8013ed4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013ed8:	189b      	adds	r3, r3, r2
 8013eda:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013ede:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8013ee2:	687a      	ldr	r2, [r7, #4]
 8013ee4:	18d3      	adds	r3, r2, r3
 8013ee6:	60fb      	str	r3, [r7, #12]
 8013ee8:	e00f      	b.n	8013f0a <get_ep_by_addr+0x6a>
	} else {
		ep = &pcd->out_ep[ep_num - 1];
 8013eea:	68bb      	ldr	r3, [r7, #8]
 8013eec:	f103 32ff 	add.w	r2, r3, #4294967295
 8013ef0:	4613      	mov	r3, r2
 8013ef2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013ef6:	189b      	adds	r3, r3, r2
 8013ef8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013efc:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8013f00:	687a      	ldr	r2, [r7, #4]
 8013f02:	18d3      	adds	r3, r2, r3
 8013f04:	f103 0304 	add.w	r3, r3, #4
 8013f08:	60fb      	str	r3, [r7, #12]
	}

	return ep;
 8013f0a:	68fb      	ldr	r3, [r7, #12]
}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	f107 0714 	add.w	r7, r7, #20
 8013f12:	46bd      	mov	sp, r7
 8013f14:	bc80      	pop	{r7}
 8013f16:	4770      	bx	lr

08013f18 <start_next_request>:
/**
 * This function checks the EP request queue, if the queue is not
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b086      	sub	sp, #24
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req = 0;
 8013f20:	f04f 0300 	mov.w	r3, #0
 8013f24:	617b      	str	r3, [r7, #20]
	uint32_t max_transfer =
	    GET_CORE_IF(ep->pcd)->core_params->max_transfer_size;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013f2a:	689b      	ldr	r3, [r3, #8]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_pcd_request_t *req = 0;
	uint32_t max_transfer =
 8013f30:	613b      	str	r3, [r7, #16]
#ifdef DWC_UTE_CFI
	struct dwc_otg_pcd *pcd;
	pcd = ep->pcd;
#endif

	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	685a      	ldr	r2, [r3, #4]
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	f103 0304 	add.w	r3, r3, #4
 8013f3c:	429a      	cmp	r2, r3
 8013f3e:	f000 80ac 	beq.w	801409a <start_next_request+0x182>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	685b      	ldr	r3, [r3, #4]
 8013f46:	617b      	str	r3, [r7, #20]
			ep->dwc_ep.cfi_req_len = req->length;
			pcd->cfi->ops.build_descriptors(pcd->cfi, pcd, ep, req);
		} else {
#endif
			/* Setup and start the Transfer */
			ep->dwc_ep.dma_addr = req->dma;
 8013f48:	697b      	ldr	r3, [r7, #20]
 8013f4a:	689a      	ldr	r2, [r3, #8]
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = req->buf;
 8013f50:	697b      	ldr	r3, [r7, #20]
 8013f52:	685a      	ldr	r2, [r3, #4]
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = req->buf;
 8013f58:	697b      	ldr	r3, [r7, #20]
 8013f5a:	685a      	ldr	r2, [r3, #4]
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.sent_zlp = 0;
 8013f60:	687a      	ldr	r2, [r7, #4]
 8013f62:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8013f66:	f36f 03c3 	bfc	r3, #3, #1
 8013f6a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = req->length;
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	68db      	ldr	r3, [r3, #12]
 8013f72:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013f76:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8013f7a:	687a      	ldr	r2, [r7, #4]
 8013f7c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8013f80:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8013f84:	f04f 0000 	mov.w	r0, #0
 8013f88:	4301      	orrs	r1, r0
 8013f8a:	8691      	strh	r1, [r2, #52]	; 0x34
 8013f8c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013f90:	f003 0307 	and.w	r3, r3, #7
 8013f94:	f003 0307 	and.w	r3, r3, #7
 8013f98:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8013f9c:	f021 0107 	bic.w	r1, r1, #7
 8013fa0:	430b      	orrs	r3, r1
 8013fa2:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
			ep->dwc_ep.xfer_len = 0;
 8013fa6:	687a      	ldr	r2, [r7, #4]
 8013fa8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8013faa:	f36f 0312 	bfc	r3, #0, #19
 8013fae:	62d3      	str	r3, [r2, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 8013fb0:	687a      	ldr	r2, [r7, #4]
 8013fb2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8013fb4:	f36f 0312 	bfc	r3, #0, #19
 8013fb8:	6313      	str	r3, [r2, #48]	; 0x30

			ep->dwc_ep.maxxfer = max_transfer;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	693a      	ldr	r2, [r7, #16]
 8013fbe:	615a      	str	r2, [r3, #20]
			if (GET_CORE_IF(ep->pcd)->dma_desc_enable) {
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fc4:	689b      	ldr	r3, [r3, #8]
 8013fc6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d01c      	beq.n	8014008 <start_next_request+0xf0>
				uint32_t out_max_xfer = DDMA_MAX_TRANSFER_SIZE
 8013fce:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8013fd2:	60fb      	str	r3, [r7, #12]
				    - (DDMA_MAX_TRANSFER_SIZE % 4);
				if (ep->dwc_ep.is_in) {
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	7c5b      	ldrb	r3, [r3, #17]
 8013fd8:	f003 0301 	and.w	r3, r3, #1
 8013fdc:	b2db      	uxtb	r3, r3
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d00a      	beq.n	8013ff8 <start_next_request+0xe0>
					if (ep->dwc_ep.maxxfer >
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	695a      	ldr	r2, [r3, #20]
 8013fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013fea:	429a      	cmp	r2, r3
 8013fec:	d90c      	bls.n	8014008 <start_next_request+0xf0>
					    DDMA_MAX_TRANSFER_SIZE) {
						ep->dwc_ep.maxxfer =
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ff4:	615a      	str	r2, [r3, #20]
 8013ff6:	e007      	b.n	8014008 <start_next_request+0xf0>
						    DDMA_MAX_TRANSFER_SIZE;
					}
				} else {
					if (ep->dwc_ep.maxxfer > out_max_xfer) {
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	695a      	ldr	r2, [r3, #20]
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	429a      	cmp	r2, r3
 8014000:	d902      	bls.n	8014008 <start_next_request+0xf0>
						ep->dwc_ep.maxxfer =
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	68fa      	ldr	r2, [r7, #12]
 8014006:	615a      	str	r2, [r3, #20]
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	695a      	ldr	r2, [r3, #20]
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014014:	429a      	cmp	r2, r3
 8014016:	d210      	bcs.n	801403a <start_next_request+0x122>
				ep->dwc_ep.maxxfer -=
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	6959      	ldr	r1, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	695b      	ldr	r3, [r3, #20]
 8014020:	687a      	ldr	r2, [r7, #4]
 8014022:	8a52      	ldrh	r2, [r2, #18]
 8014024:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8014028:	b292      	uxth	r2, r2
 801402a:	fbb3 f0f2 	udiv	r0, r3, r2
 801402e:	fb02 f200 	mul.w	r2, r2, r0
 8014032:	1a9b      	subs	r3, r3, r2
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
 8014034:	1aca      	subs	r2, r1, r3
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	615a      	str	r2, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
 801403a:	697b      	ldr	r3, [r7, #20]
 801403c:	7d1b      	ldrb	r3, [r3, #20]
 801403e:	f003 0301 	and.w	r3, r3, #1
 8014042:	b2db      	uxtb	r3, r3
 8014044:	2b00      	cmp	r3, #0
 8014046:	d01e      	beq.n	8014086 <start_next_request+0x16e>
				if ((ep->dwc_ep.total_len %
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801404c:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 8014050:	687a      	ldr	r2, [r7, #4]
 8014052:	8a52      	ldrh	r2, [r2, #18]
 8014054:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8014058:	b292      	uxth	r2, r2
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
				if ((ep->dwc_ep.total_len %
 801405a:	fb93 f1f2 	sdiv	r1, r3, r2
 801405e:	fb02 f201 	mul.w	r2, r2, r1
 8014062:	1a9b      	subs	r3, r3, r2
 8014064:	2b00      	cmp	r3, #0
 8014066:	d10e      	bne.n	8014086 <start_next_request+0x16e>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.total_len != 0)) {
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801406c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8014070:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8014074:	2b00      	cmp	r3, #0
 8014076:	d006      	beq.n	8014086 <start_next_request+0x16e>
					ep->dwc_ep.sent_zlp = 1;
 8014078:	687a      	ldr	r2, [r7, #4]
 801407a:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 801407e:	f043 0308 	orr.w	r3, r3, #8
 8014082:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32

			}
#ifdef DWC_UTE_CFI
		}
#endif
		dwc_otg_ep_start_transfer(GET_CORE_IF(ep->pcd), &ep->dwc_ep);
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801408a:	689a      	ldr	r2, [r3, #8]
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f103 0310 	add.w	r3, r3, #16
 8014092:	4610      	mov	r0, r2
 8014094:	4619      	mov	r1, r3
 8014096:	f7f8 ff29 	bl	800ceec <dwc_otg_ep_start_transfer>
	}
}
 801409a:	f107 0718 	add.w	r7, r7, #24
 801409e:	46bd      	mov	sp, r7
 80140a0:	bd80      	pop	{r7, pc}
 80140a2:	bf00      	nop

080140a4 <dwc_otg_pcd_handle_sof_intr>:
/**
 * This function handles the SOF Interrupts. At this time the SOF
 * Interrupt is disabled.
 */
int32_t dwc_otg_pcd_handle_sof_intr(dwc_otg_pcd_t * pcd)
{
 80140a4:	b580      	push	{r7, lr}
 80140a6:	b084      	sub	sp, #16
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	689b      	ldr	r3, [r3, #8]
 80140b0:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_DEBUGPL(DBG_PCD, "SOF\n");

	/* Clear interrupt */
	gintsts.d32 = 0;
 80140b2:	f04f 0300 	mov.w	r3, #0
 80140b6:	60bb      	str	r3, [r7, #8]
	gintsts.b.sofintr = 1;
 80140b8:	68bb      	ldr	r3, [r7, #8]
 80140ba:	f043 0308 	orr.w	r3, r3, #8
 80140be:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	685b      	ldr	r3, [r3, #4]
 80140c4:	f103 0214 	add.w	r2, r3, #20
 80140c8:	68bb      	ldr	r3, [r7, #8]
 80140ca:	4610      	mov	r0, r2
 80140cc:	4619      	mov	r1, r3
 80140ce:	f7f3 fcf3 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 80140d2:	f04f 0301 	mov.w	r3, #1
}
 80140d6:	4618      	mov	r0, r3
 80140d8:	f107 0710 	add.w	r7, r7, #16
 80140dc:	46bd      	mov	sp, r7
 80140de:	bd80      	pop	{r7, pc}

080140e0 <dwc_otg_pcd_handle_rx_status_q_level_intr>:
 *		SETUP data to the buffer
 *	 -# If OUT Data Packet call dwc_otg_read_packet to copy the data
 *		to the destination buffer
 */
int32_t dwc_otg_pcd_handle_rx_status_q_level_intr(dwc_otg_pcd_t * pcd)
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b088      	sub	sp, #32
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	689b      	ldr	r3, [r3, #8]
 80140ec:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80140ee:	69fb      	ldr	r3, [r7, #28]
 80140f0:	685b      	ldr	r3, [r3, #4]
 80140f2:	61bb      	str	r3, [r7, #24]
	gintmsk_data_t gintmask = {.d32 = 0 };
 80140f4:	f04f 0300 	mov.w	r3, #0
 80140f8:	613b      	str	r3, [r7, #16]
	static char *dpid_str[] = { "D0", "D2", "D1", "MDATA" };
#endif

	//DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, _pcd);
	/* Disable the Rx Status Queue Level interrupt */
	gintmask.b.rxstsqlvl = 1;
 80140fa:	693b      	ldr	r3, [r7, #16]
 80140fc:	f043 0310 	orr.w	r3, r3, #16
 8014100:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&global_regs->gintmsk, gintmask.d32, 0);
 8014102:	69bb      	ldr	r3, [r7, #24]
 8014104:	f103 0218 	add.w	r2, r3, #24
 8014108:	693b      	ldr	r3, [r7, #16]
 801410a:	4610      	mov	r0, r2
 801410c:	4619      	mov	r1, r3
 801410e:	f04f 0200 	mov.w	r2, #0
 8014112:	f7f3 fcdf 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Get the Status from the top of the FIFO */
	status.d32 = DWC_READ_REG32(&global_regs->grxstsp);
 8014116:	69bb      	ldr	r3, [r7, #24]
 8014118:	f103 0320 	add.w	r3, r3, #32
 801411c:	4618      	mov	r0, r3
 801411e:	f7f3 fcbf 	bl	8007aa0 <DWC_READ_REG32>
 8014122:	4603      	mov	r3, r0
 8014124:	60fb      	str	r3, [r7, #12]
		    "pktsts:%x Frame:%d(0x%0x)\n",
		    status.b.epnum, status.b.bcnt,
		    dpid_str[status.b.dpid],
		    status.b.pktsts, status.b.fn, status.b.fn);
	/* Get pointer to EP structure */
	ep = get_out_ep(pcd, status.b.epnum);
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801412c:	b2db      	uxtb	r3, r3
 801412e:	6878      	ldr	r0, [r7, #4]
 8014130:	4619      	mov	r1, r3
 8014132:	f7ff fe71 	bl	8013e18 <get_out_ep>
 8014136:	6178      	str	r0, [r7, #20]

	switch (status.b.pktsts) {
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	f3c3 4343 	ubfx	r3, r3, #17, #4
 801413e:	b2db      	uxtb	r3, r3
 8014140:	f103 33ff 	add.w	r3, r3, #4294967295
 8014144:	2b05      	cmp	r3, #5
 8014146:	d85c      	bhi.n	8014202 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x122>
 8014148:	a201      	add	r2, pc, #4	; (adr r2, 8014150 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x70>)
 801414a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801414e:	bf00      	nop
 8014150:	08014203 	.word	0x08014203
 8014154:	08014169 	.word	0x08014169
 8014158:	08014203 	.word	0x08014203
 801415c:	08014203 	.word	0x08014203
 8014160:	08014203 	.word	0x08014203
 8014164:	080141cf 	.word	0x080141cf
	case DWC_DSTS_GOUT_NAK:
		DWC_DEBUGPL(DBG_PCDV, "Global OUT NAK\n");
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
 8014168:	89ba      	ldrh	r2, [r7, #12]
 801416a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 801416e:	4013      	ands	r3, r2
 8014170:	b29b      	uxth	r3, r3
 8014172:	2b00      	cmp	r3, #0
 8014174:	d047      	beq.n	8014206 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
 8014176:	697b      	ldr	r3, [r7, #20]
 8014178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801417a:	2b00      	cmp	r3, #0
 801417c:	d043      	beq.n	8014206 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
					    ep->dwc_ep.xfer_buff,
 801417e:	697b      	ldr	r3, [r7, #20]
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 8014180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
 8014182:	68fb      	ldr	r3, [r7, #12]
 8014184:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8014188:	b29b      	uxth	r3, r3
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 801418a:	69f8      	ldr	r0, [r7, #28]
 801418c:	4611      	mov	r1, r2
 801418e:	461a      	mov	r2, r3
 8014190:	f7f9 fe8e 	bl	800deb0 <dwc_otg_read_packet>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
 8014194:	697b      	ldr	r3, [r7, #20]
 8014196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801419c:	461a      	mov	r2, r3
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80141a4:	b29b      	uxth	r3, r3
 80141a6:	18d3      	adds	r3, r2, r3
 80141a8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80141ac:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80141b0:	6979      	ldr	r1, [r7, #20]
 80141b2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80141b4:	f362 0312 	bfi	r3, r2, #0, #19
 80141b8:	630b      	str	r3, [r1, #48]	; 0x30
			ep->dwc_ep.xfer_buff += status.b.bcnt;
 80141ba:	697b      	ldr	r3, [r7, #20]
 80141bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80141c4:	b29b      	uxth	r3, r3
 80141c6:	18d2      	adds	r2, r2, r3
 80141c8:	697b      	ldr	r3, [r7, #20]
 80141ca:	629a      	str	r2, [r3, #40]	; 0x28
		}
		break;
 80141cc:	e01b      	b.n	8014206 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCDV, "Setup Complete\n");
#endif
		break;
	case DWC_DSTS_SETUP_UPDT:
		dwc_otg_read_setup_packet(core_if, pcd->setup_pkt->d32);
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	695b      	ldr	r3, [r3, #20]
 80141d2:	69f8      	ldr	r0, [r7, #28]
 80141d4:	4619      	mov	r1, r3
 80141d6:	f7f8 fba7 	bl	800c928 <dwc_otg_read_setup_packet>
			    pcd->setup_pkt->req.bRequest,
			    UGETW(pcd->setup_pkt->req.wValue),
			    UGETW(pcd->setup_pkt->req.wIndex),
			    UGETW(pcd->setup_pkt->req.wLength));
#endif
		ep->dwc_ep.xfer_count += status.b.bcnt;
 80141da:	697b      	ldr	r3, [r7, #20]
 80141dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80141e2:	461a      	mov	r2, r3
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80141ea:	b29b      	uxth	r3, r3
 80141ec:	18d3      	adds	r3, r2, r3
 80141ee:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80141f2:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80141f6:	6979      	ldr	r1, [r7, #20]
 80141f8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80141fa:	f362 0312 	bfi	r3, r2, #0, #19
 80141fe:	630b      	str	r3, [r1, #48]	; 0x30
		break;
 8014200:	e002      	b.n	8014208 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
	default:
		DWC_DEBUGPL(DBG_PCDV, "Invalid Packet Status (0x%0x)\n",
			    status.b.pktsts);
		break;
 8014202:	bf00      	nop
 8014204:	e000      	b.n	8014208 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
			ep->dwc_ep.xfer_buff += status.b.bcnt;
		}
		break;
 8014206:	bf00      	nop
#ifndef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
#endif
	/* Clear interrupt */
	gintsts.d32 = 0;
 8014208:	f04f 0300 	mov.w	r3, #0
 801420c:	60bb      	str	r3, [r7, #8]
	gintsts.b.rxstsqlvl = 1;
 801420e:	68bb      	ldr	r3, [r7, #8]
 8014210:	f043 0310 	orr.w	r3, r3, #16
 8014214:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 8014216:	69bb      	ldr	r3, [r7, #24]
 8014218:	f103 0214 	add.w	r2, r3, #20
 801421c:	68bb      	ldr	r3, [r7, #8]
 801421e:	4610      	mov	r0, r2
 8014220:	4619      	mov	r1, r3
 8014222:	f7f3 fc49 	bl	8007ab8 <DWC_WRITE_REG32>

#ifdef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
 8014226:	69bb      	ldr	r3, [r7, #24]
 8014228:	f103 0218 	add.w	r2, r3, #24
 801422c:	693b      	ldr	r3, [r7, #16]
 801422e:	4610      	mov	r0, r2
 8014230:	f04f 0100 	mov.w	r1, #0
 8014234:	461a      	mov	r2, r3
 8014236:	f7f3 fc4d 	bl	8007ad4 <DWC_MODIFY_REG32>
#endif
	//DWC_DEBUGPL(DBG_PCDV, "EXIT: %s\n", __func__);
	return 1;
 801423a:	f04f 0301 	mov.w	r3, #1
}
 801423e:	4618      	mov	r0, r3
 8014240:	f107 0720 	add.w	r7, r7, #32
 8014244:	46bd      	mov	sp, r7
 8014246:	bd80      	pop	{r7, pc}

08014248 <get_ep_of_last_in_token>:
 *
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b090      	sub	sp, #64	; 0x40
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
	dwc_otg_device_global_regs_t *dev_global_regs =
	    core_if->dev_if->dev_global_regs;
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	689b      	ldr	r3, [r3, #8]
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
	dwc_otg_device_global_regs_t *dev_global_regs =
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	62fb      	str	r3, [r7, #44]	; 0x2c
	    core_if->dev_if->dev_global_regs;
	const uint32_t TOKEN_Q_DEPTH = core_if->hwcfg2.b.dev_token_q_depth;
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 801425e:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8014262:	b2db      	uxtb	r3, r3
 8014264:	62bb      	str	r3, [r7, #40]	; 0x28
	/* Number of Token Queue Registers */
	const int DTKNQ_REG_CNT = (TOKEN_Q_DEPTH + 7) / 8;
 8014266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014268:	f103 0307 	add.w	r3, r3, #7
 801426c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8014270:	627b      	str	r3, [r7, #36]	; 0x24
	dtknq1_data_t dtknqr1;
	uint32_t in_tkn_epnums[4];
	int ndx = 0;
 8014272:	f04f 0300 	mov.w	r3, #0
 8014276:	623b      	str	r3, [r7, #32]
	int i = 0;
 8014278:	f04f 0300 	mov.w	r3, #0
 801427c:	63fb      	str	r3, [r7, #60]	; 0x3c
	volatile uint32_t *addr = &dev_global_regs->dtknqr1;
 801427e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014280:	f103 0320 	add.w	r3, r3, #32
 8014284:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;
 8014286:	f04f 0300 	mov.w	r3, #0
 801428a:	637b      	str	r3, [r7, #52]	; 0x34

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 801428c:	f04f 0300 	mov.w	r3, #0
 8014290:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014292:	e01e      	b.n	80142d2 <get_ep_of_last_in_token+0x8a>
		in_tkn_epnums[i] = DWC_READ_REG32(addr);
 8014294:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014296:	f7f3 fc03 	bl	8007aa0 <DWC_READ_REG32>
 801429a:	4602      	mov	r2, r0
 801429c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801429e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80142a2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80142a6:	18cb      	adds	r3, r1, r3
 80142a8:	f843 2c34 	str.w	r2, [r3, #-52]
		DWC_DEBUGPL(DBG_PCDV, "DTKNQR%d=0x%08x\n", i + 1,
			    in_tkn_epnums[i]);
		if (addr == &dev_global_regs->dvbusdis) {
 80142ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ae:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80142b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142b4:	429a      	cmp	r2, r3
 80142b6:	d104      	bne.n	80142c2 <get_ep_of_last_in_token+0x7a>
			addr = &dev_global_regs->dtknqr3_dthrctl;
 80142b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ba:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80142be:	63bb      	str	r3, [r7, #56]	; 0x38
 80142c0:	e003      	b.n	80142ca <get_ep_of_last_in_token+0x82>
		} else {
			++addr;
 80142c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142c4:	f103 0304 	add.w	r3, r3, #4
 80142c8:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 80142ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80142cc:	f103 0301 	add.w	r3, r3, #1
 80142d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80142d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80142d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142d6:	429a      	cmp	r2, r3
 80142d8:	dbdc      	blt.n	8014294 <get_ep_of_last_in_token+0x4c>
		}

	}

	/* Copy the DTKNQR1 data to the bit field. */
	dtknqr1.d32 = in_tkn_epnums[0];
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	61fb      	str	r3, [r7, #28]
	/* Get the EP numbers */
	in_tkn_epnums[0] = dtknqr1.b.epnums0_5;
 80142de:	69fb      	ldr	r3, [r7, #28]
 80142e0:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80142e4:	60fb      	str	r3, [r7, #12]
	ndx = dtknqr1.b.intknwptr - 1;
 80142e6:	69fb      	ldr	r3, [r7, #28]
 80142e8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80142ec:	b2db      	uxtb	r3, r3
 80142ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80142f2:	623b      	str	r3, [r7, #32]

	//DWC_DEBUGPL(DBG_PCDV,"ndx=%d\n",ndx);
	if (ndx == -1) {
 80142f4:	6a3b      	ldr	r3, [r7, #32]
 80142f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142fa:	d130      	bne.n	801435e <get_ep_of_last_in_token+0x116>
		/** @todo Find a simpler way to calculate the max
		 * queue position.*/
		int cnt = TOKEN_Q_DEPTH;
 80142fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142fe:	633b      	str	r3, [r7, #48]	; 0x30
		if (TOKEN_Q_DEPTH <= 6) {
 8014300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014302:	2b06      	cmp	r3, #6
 8014304:	d804      	bhi.n	8014310 <get_ep_of_last_in_token+0xc8>
			cnt = TOKEN_Q_DEPTH - 1;
 8014306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014308:	f103 33ff 	add.w	r3, r3, #4294967295
 801430c:	633b      	str	r3, [r7, #48]	; 0x30
 801430e:	e013      	b.n	8014338 <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 14) {
 8014310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014312:	2b0e      	cmp	r3, #14
 8014314:	d804      	bhi.n	8014320 <get_ep_of_last_in_token+0xd8>
			cnt = TOKEN_Q_DEPTH - 7;
 8014316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014318:	f1a3 0307 	sub.w	r3, r3, #7
 801431c:	633b      	str	r3, [r7, #48]	; 0x30
 801431e:	e00b      	b.n	8014338 <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 22) {
 8014320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014322:	2b16      	cmp	r3, #22
 8014324:	d804      	bhi.n	8014330 <get_ep_of_last_in_token+0xe8>
			cnt = TOKEN_Q_DEPTH - 15;
 8014326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014328:	f1a3 030f 	sub.w	r3, r3, #15
 801432c:	633b      	str	r3, [r7, #48]	; 0x30
 801432e:	e003      	b.n	8014338 <get_ep_of_last_in_token+0xf0>
		} else {
			cnt = TOKEN_Q_DEPTH - 23;
 8014330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014332:	f1a3 0317 	sub.w	r3, r3, #23
 8014336:	633b      	str	r3, [r7, #48]	; 0x30
		}
		epnum = (in_tkn_epnums[DTKNQ_REG_CNT - 1] >> (cnt * 4)) & 0xF;
 8014338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801433a:	f103 33ff 	add.w	r3, r3, #4294967295
 801433e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014342:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8014346:	18d3      	adds	r3, r2, r3
 8014348:	f853 2c34 	ldr.w	r2, [r3, #-52]
 801434c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801434e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014352:	fa22 f303 	lsr.w	r3, r2, r3
 8014356:	f003 030f 	and.w	r3, r3, #15
 801435a:	637b      	str	r3, [r7, #52]	; 0x34
 801435c:	e03e      	b.n	80143dc <get_ep_of_last_in_token+0x194>
	} else {
		if (ndx <= 5) {
 801435e:	6a3b      	ldr	r3, [r7, #32]
 8014360:	2b05      	cmp	r3, #5
 8014362:	dc09      	bgt.n	8014378 <get_ep_of_last_in_token+0x130>
			epnum = (in_tkn_epnums[0] >> (ndx * 4)) & 0xF;
 8014364:	68fa      	ldr	r2, [r7, #12]
 8014366:	6a3b      	ldr	r3, [r7, #32]
 8014368:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801436c:	fa22 f303 	lsr.w	r3, r2, r3
 8014370:	f003 030f 	and.w	r3, r3, #15
 8014374:	637b      	str	r3, [r7, #52]	; 0x34
 8014376:	e031      	b.n	80143dc <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 13) {
 8014378:	6a3b      	ldr	r3, [r7, #32]
 801437a:	2b0d      	cmp	r3, #13
 801437c:	dc0d      	bgt.n	801439a <get_ep_of_last_in_token+0x152>
			ndx -= 6;
 801437e:	6a3b      	ldr	r3, [r7, #32]
 8014380:	f1a3 0306 	sub.w	r3, r3, #6
 8014384:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[1] >> (ndx * 4)) & 0xF;
 8014386:	693a      	ldr	r2, [r7, #16]
 8014388:	6a3b      	ldr	r3, [r7, #32]
 801438a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801438e:	fa22 f303 	lsr.w	r3, r2, r3
 8014392:	f003 030f 	and.w	r3, r3, #15
 8014396:	637b      	str	r3, [r7, #52]	; 0x34
 8014398:	e020      	b.n	80143dc <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 21) {
 801439a:	6a3b      	ldr	r3, [r7, #32]
 801439c:	2b15      	cmp	r3, #21
 801439e:	dc0d      	bgt.n	80143bc <get_ep_of_last_in_token+0x174>
			ndx -= 14;
 80143a0:	6a3b      	ldr	r3, [r7, #32]
 80143a2:	f1a3 030e 	sub.w	r3, r3, #14
 80143a6:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[2] >> (ndx * 4)) & 0xF;
 80143a8:	697a      	ldr	r2, [r7, #20]
 80143aa:	6a3b      	ldr	r3, [r7, #32]
 80143ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80143b0:	fa22 f303 	lsr.w	r3, r2, r3
 80143b4:	f003 030f 	and.w	r3, r3, #15
 80143b8:	637b      	str	r3, [r7, #52]	; 0x34
 80143ba:	e00f      	b.n	80143dc <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 29) {
 80143bc:	6a3b      	ldr	r3, [r7, #32]
 80143be:	2b1d      	cmp	r3, #29
 80143c0:	dc0c      	bgt.n	80143dc <get_ep_of_last_in_token+0x194>
			ndx -= 22;
 80143c2:	6a3b      	ldr	r3, [r7, #32]
 80143c4:	f1a3 0316 	sub.w	r3, r3, #22
 80143c8:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[3] >> (ndx * 4)) & 0xF;
 80143ca:	69ba      	ldr	r2, [r7, #24]
 80143cc:	6a3b      	ldr	r3, [r7, #32]
 80143ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80143d2:	fa22 f303 	lsr.w	r3, r2, r3
 80143d6:	f003 030f 	and.w	r3, r3, #15
 80143da:	637b      	str	r3, [r7, #52]	; 0x34
		}
	}
	//DWC_DEBUGPL(DBG_PCD,"epnum=%d\n",epnum);
	return epnum;
 80143dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80143de:	4618      	mov	r0, r3
 80143e0:	f107 0740 	add.w	r7, r7, #64	; 0x40
 80143e4:	46bd      	mov	sp, r7
 80143e6:	bd80      	pop	{r7, pc}

080143e8 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>:
 * This interrupt occurs when the non-periodic Tx FIFO is half-empty.
 * The active request is checked for the next packet to be loaded into
 * the non-periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_np_tx_fifo_empty_intr(dwc_otg_pcd_t * pcd)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b08a      	sub	sp, #40	; 0x28
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	689b      	ldr	r3, [r3, #8]
 80143f4:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80143f6:	69fb      	ldr	r3, [r7, #28]
 80143f8:	685b      	ldr	r3, [r3, #4]
 80143fa:	61bb      	str	r3, [r7, #24]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	gnptxsts_data_t txstatus = {.d32 = 0 };
 80143fc:	f04f 0300 	mov.w	r3, #0
 8014400:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	int epnum = 0;
 8014402:	f04f 0300 	mov.w	r3, #0
 8014406:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_ep_t *ep = 0;
 8014408:	f04f 0300 	mov.w	r3, #0
 801440c:	613b      	str	r3, [r7, #16]
	uint32_t len = 0;
 801440e:	f04f 0300 	mov.w	r3, #0
 8014412:	627b      	str	r3, [r7, #36]	; 0x24
	int dwords;

	/* Get the epnum from the IN Token Learning Queue. */
	epnum = get_ep_of_last_in_token(core_if);
 8014414:	69f8      	ldr	r0, [r7, #28]
 8014416:	f7ff ff17 	bl	8014248 <get_ep_of_last_in_token>
 801441a:	6178      	str	r0, [r7, #20]
	ep = get_in_ep(pcd, epnum);
 801441c:	697b      	ldr	r3, [r7, #20]
 801441e:	6878      	ldr	r0, [r7, #4]
 8014420:	4619      	mov	r1, r3
 8014422:	f7ff fcb7 	bl	8013d94 <get_in_ep>
 8014426:	6138      	str	r0, [r7, #16]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8014428:	693b      	ldr	r3, [r7, #16]
 801442a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801442c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014430:	461a      	mov	r2, r3
 8014432:	693b      	ldr	r3, [r7, #16]
 8014434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801443a:	1ad3      	subs	r3, r2, r3
 801443c:	627b      	str	r3, [r7, #36]	; 0x24
	if (len > ep->dwc_ep.maxpacket) {
 801443e:	693b      	ldr	r3, [r7, #16]
 8014440:	8a5b      	ldrh	r3, [r3, #18]
 8014442:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014446:	b29b      	uxth	r3, r3
 8014448:	461a      	mov	r2, r3
 801444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801444c:	429a      	cmp	r2, r3
 801444e:	d205      	bcs.n	801445c <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x74>
		len = ep->dwc_ep.maxpacket;
 8014450:	693b      	ldr	r3, [r7, #16]
 8014452:	8a5b      	ldrh	r3, [r3, #18]
 8014454:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014458:	b29b      	uxth	r3, r3
 801445a:	627b      	str	r3, [r7, #36]	; 0x24
	}
	dwords = (len + 3) / 4;
 801445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801445e:	f103 0303 	add.w	r3, r3, #3
 8014462:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8014466:	623b      	str	r3, [r7, #32]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 8014468:	69bb      	ldr	r3, [r7, #24]
 801446a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 801446e:	4618      	mov	r0, r3
 8014470:	f7f3 fb16 	bl	8007aa0 <DWC_READ_REG32>
 8014474:	4603      	mov	r3, r0
 8014476:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 8014478:	e030      	b.n	80144dc <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xf4>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 801447a:	693b      	ldr	r3, [r7, #16]
 801447c:	f103 0310 	add.w	r3, r3, #16
 8014480:	69f8      	ldr	r0, [r7, #28]
 8014482:	4619      	mov	r1, r3
 8014484:	f04f 0200 	mov.w	r2, #0
 8014488:	f7f9 fbfe 	bl	800dc88 <dwc_otg_ep_write_packet>
		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 801448c:	693b      	ldr	r3, [r7, #16]
 801448e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014490:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014494:	461a      	mov	r2, r3
 8014496:	693b      	ldr	r3, [r7, #16]
 8014498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801449a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801449e:	1ad3      	subs	r3, r2, r3
 80144a0:	627b      	str	r3, [r7, #36]	; 0x24

		if (len > ep->dwc_ep.maxpacket) {
 80144a2:	693b      	ldr	r3, [r7, #16]
 80144a4:	8a5b      	ldrh	r3, [r3, #18]
 80144a6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80144aa:	b29b      	uxth	r3, r3
 80144ac:	461a      	mov	r2, r3
 80144ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144b0:	429a      	cmp	r2, r3
 80144b2:	d205      	bcs.n	80144c0 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xd8>
			len = ep->dwc_ep.maxpacket;
 80144b4:	693b      	ldr	r3, [r7, #16]
 80144b6:	8a5b      	ldrh	r3, [r3, #18]
 80144b8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80144bc:	b29b      	uxth	r3, r3
 80144be:	627b      	str	r3, [r7, #36]	; 0x24
		}

		dwords = (len + 3) / 4;
 80144c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144c2:	f103 0303 	add.w	r3, r3, #3
 80144c6:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80144ca:	623b      	str	r3, [r7, #32]
		txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 80144cc:	69bb      	ldr	r3, [r7, #24]
 80144ce:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80144d2:	4618      	mov	r0, r3
 80144d4:	f7f3 fae4 	bl	8007aa0 <DWC_READ_REG32>
 80144d8:	4603      	mov	r3, r0
 80144da:	60fb      	str	r3, [r7, #12]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 80144dc:	7bbb      	ldrb	r3, [r7, #14]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	d00f      	beq.n	8014502 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
 80144e2:	89bb      	ldrh	r3, [r7, #12]
 80144e4:	461a      	mov	r2, r3
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 80144e6:	6a3b      	ldr	r3, [r7, #32]
 80144e8:	429a      	cmp	r2, r3
 80144ea:	dd0a      	ble.n	8014502 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
 80144ec:	693b      	ldr	r3, [r7, #16]
 80144ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80144f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80144f4:	461a      	mov	r2, r3
 80144f6:	693b      	ldr	r3, [r7, #16]
 80144f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
	       txstatus.b.nptxfspcavail > dwords &&
 80144fe:	429a      	cmp	r2, r3
 8014500:	dbbb      	blt.n	801447a <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x92>

	DWC_DEBUGPL(DBG_PCDV, "GNPTXSTS=0x%08x\n",
		    DWC_READ_REG32(&global_regs->gnptxsts));

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014502:	f04f 0300 	mov.w	r3, #0
 8014506:	60bb      	str	r3, [r7, #8]
	gintsts.b.nptxfempty = 1;
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	f043 0320 	orr.w	r3, r3, #32
 801450e:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 8014510:	69bb      	ldr	r3, [r7, #24]
 8014512:	f103 0214 	add.w	r2, r3, #20
 8014516:	68bb      	ldr	r3, [r7, #8]
 8014518:	4610      	mov	r0, r2
 801451a:	4619      	mov	r1, r3
 801451c:	f7f3 facc 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8014520:	f04f 0301 	mov.w	r3, #1
}
 8014524:	4618      	mov	r0, r3
 8014526:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801452a:	46bd      	mov	sp, r7
 801452c:	bd80      	pop	{r7, pc}
 801452e:	bf00      	nop

08014530 <write_empty_tx_fifo>:
 * This function is called when dedicated Tx FIFO Empty interrupt occurs.
 * The active request is checked for the next packet to be loaded into
 * apropriate Tx FIFO.
 */
static int32_t write_empty_tx_fifo(dwc_otg_pcd_t * pcd, uint32_t epnum)
{
 8014530:	b580      	push	{r7, lr}
 8014532:	b088      	sub	sp, #32
 8014534:	af00      	add	r7, sp, #0
 8014536:	6078      	str	r0, [r7, #4]
 8014538:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	689b      	ldr	r3, [r3, #8]
 801453e:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8014540:	697b      	ldr	r3, [r7, #20]
 8014542:	689b      	ldr	r3, [r3, #8]
 8014544:	613b      	str	r3, [r7, #16]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	dtxfsts_data_t txstatus = {.d32 = 0 };
 8014546:	f04f 0300 	mov.w	r3, #0
 801454a:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep = 0;
 801454c:	f04f 0300 	mov.w	r3, #0
 8014550:	60fb      	str	r3, [r7, #12]
	uint32_t len = 0;
 8014552:	f04f 0300 	mov.w	r3, #0
 8014556:	61fb      	str	r3, [r7, #28]
	int dwords;

	ep = get_in_ep(pcd, epnum);
 8014558:	6878      	ldr	r0, [r7, #4]
 801455a:	6839      	ldr	r1, [r7, #0]
 801455c:	f7ff fc1a 	bl	8013d94 <get_in_ep>
 8014560:	60f8      	str	r0, [r7, #12]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801456a:	461a      	mov	r2, r3
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014574:	1ad3      	subs	r3, r2, r3
 8014576:	61fb      	str	r3, [r7, #28]

	if (len > ep->dwc_ep.maxpacket) {
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	8a5b      	ldrh	r3, [r3, #18]
 801457c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014580:	b29b      	uxth	r3, r3
 8014582:	461a      	mov	r2, r3
 8014584:	69fb      	ldr	r3, [r7, #28]
 8014586:	429a      	cmp	r2, r3
 8014588:	d205      	bcs.n	8014596 <write_empty_tx_fifo+0x66>
		len = ep->dwc_ep.maxpacket;
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	8a5b      	ldrh	r3, [r3, #18]
 801458e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014592:	b29b      	uxth	r3, r3
 8014594:	61fb      	str	r3, [r7, #28]
	}

	dwords = (len + 3) / 4;
 8014596:	69fb      	ldr	r3, [r7, #28]
 8014598:	f103 0303 	add.w	r3, r3, #3
 801459c:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80145a0:	61bb      	str	r3, [r7, #24]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 80145a2:	693a      	ldr	r2, [r7, #16]
 80145a4:	683b      	ldr	r3, [r7, #0]
 80145a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80145aa:	18d3      	adds	r3, r2, r3
 80145ac:	685b      	ldr	r3, [r3, #4]
 80145ae:	f103 0318 	add.w	r3, r3, #24
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7f3 fa74 	bl	8007aa0 <DWC_READ_REG32>
 80145b8:	4603      	mov	r3, r0
 80145ba:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 80145bc:	e035      	b.n	801462a <write_empty_tx_fifo+0xfa>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 80145be:	68fb      	ldr	r3, [r7, #12]
 80145c0:	f103 0310 	add.w	r3, r3, #16
 80145c4:	6978      	ldr	r0, [r7, #20]
 80145c6:	4619      	mov	r1, r3
 80145c8:	f04f 0200 	mov.w	r2, #0
 80145cc:	f7f9 fb5c 	bl	800dc88 <dwc_otg_ep_write_packet>

		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 80145d0:	68fb      	ldr	r3, [r7, #12]
 80145d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80145d8:	461a      	mov	r2, r3
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80145de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80145e2:	1ad3      	subs	r3, r2, r3
 80145e4:	61fb      	str	r3, [r7, #28]
		if (len > ep->dwc_ep.maxpacket) {
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	8a5b      	ldrh	r3, [r3, #18]
 80145ea:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80145ee:	b29b      	uxth	r3, r3
 80145f0:	461a      	mov	r2, r3
 80145f2:	69fb      	ldr	r3, [r7, #28]
 80145f4:	429a      	cmp	r2, r3
 80145f6:	d205      	bcs.n	8014604 <write_empty_tx_fifo+0xd4>
			len = ep->dwc_ep.maxpacket;
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	8a5b      	ldrh	r3, [r3, #18]
 80145fc:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014600:	b29b      	uxth	r3, r3
 8014602:	61fb      	str	r3, [r7, #28]
		}

		dwords = (len + 3) / 4;
 8014604:	69fb      	ldr	r3, [r7, #28]
 8014606:	f103 0303 	add.w	r3, r3, #3
 801460a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801460e:	61bb      	str	r3, [r7, #24]
		txstatus.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 8014610:	693a      	ldr	r2, [r7, #16]
 8014612:	683b      	ldr	r3, [r7, #0]
 8014614:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014618:	18d3      	adds	r3, r2, r3
 801461a:	685b      	ldr	r3, [r3, #4]
 801461c:	f103 0318 	add.w	r3, r3, #24
 8014620:	4618      	mov	r0, r3
 8014622:	f7f3 fa3d 	bl	8007aa0 <DWC_READ_REG32>
 8014626:	4603      	mov	r3, r0
		if (len > ep->dwc_ep.maxpacket) {
			len = ep->dwc_ep.maxpacket;
		}

		dwords = (len + 3) / 4;
		txstatus.d32 =
 8014628:	60bb      	str	r3, [r7, #8]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 801462a:	893b      	ldrh	r3, [r7, #8]
 801462c:	461a      	mov	r2, r3
 801462e:	69bb      	ldr	r3, [r7, #24]
 8014630:	429a      	cmp	r2, r3
 8014632:	db12      	blt.n	801465a <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801463c:	461a      	mov	r2, r3
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014642:	f3c3 0312 	ubfx	r3, r3, #0, #19
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 8014646:	429a      	cmp	r2, r3
 8014648:	da07      	bge.n	801465a <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801464e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8014652:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 8014656:	2b00      	cmp	r3, #0
 8014658:	d1b1      	bne.n	80145be <write_empty_tx_fifo+0x8e>
	}

	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts));

	return 1;
 801465a:	f04f 0301 	mov.w	r3, #1
}
 801465e:	4618      	mov	r0, r3
 8014660:	f107 0720 	add.w	r7, r7, #32
 8014664:	46bd      	mov	sp, r7
 8014666:	bd80      	pop	{r7, pc}

08014668 <dwc_otg_pcd_stop>:
 * This function is called when the Device is disconnected. It stops
 * any active requests and informs the Gadget driver of the
 * disconnect.
 */
void dwc_otg_pcd_stop(dwc_otg_pcd_t * pcd)
{
 8014668:	b580      	push	{r7, lr}
 801466a:	b08a      	sub	sp, #40	; 0x28
 801466c:	af00      	add	r7, sp, #0
 801466e:	6078      	str	r0, [r7, #4]
	int i, num_in_eps, num_out_eps;
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 8014670:	f04f 0300 	mov.w	r3, #0
 8014674:	60fb      	str	r3, [r7, #12]

	DWC_SPINLOCK(pcd->lock);
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801467c:	4618      	mov	r0, r3
 801467e:	f7f3 fa53 	bl	8007b28 <DWC_SPINLOCK>

	num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	689b      	ldr	r3, [r3, #8]
 8014686:	689b      	ldr	r3, [r3, #8]
 8014688:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801468c:	623b      	str	r3, [r7, #32]
	num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	689b      	ldr	r3, [r3, #8]
 8014692:	689b      	ldr	r3, [r3, #8]
 8014694:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014698:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_PCDV, "%s() \n", __func__);
	/* don't disconnect drivers more than once */
	if (pcd->ep0state == EP0_DISCONNECT) {
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	7b1b      	ldrb	r3, [r3, #12]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d106      	bne.n	80146b0 <dwc_otg_pcd_stop+0x48>
		DWC_DEBUGPL(DBG_ANY, "%s() Already Disconnected\n", __func__);
		DWC_SPINUNLOCK(pcd->lock);
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7f3 fa47 	bl	8007b3c <DWC_SPINUNLOCK>
 80146ae:	e07f      	b.n	80147b0 <dwc_otg_pcd_stop+0x148>
		return;
	}
	pcd->ep0state = EP0_DISCONNECT;
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	f04f 0200 	mov.w	r2, #0
 80146b6:	731a      	strb	r2, [r3, #12]

	/* Reset the OTG state. */
	dwc_otg_pcd_update_otg(pcd, 1);
 80146b8:	6878      	ldr	r0, [r7, #4]
 80146ba:	f04f 0101 	mov.w	r1, #1
 80146be:	f7ff fb39 	bl	8013d34 <dwc_otg_pcd_update_otg>

	/* Disable the NP Tx Fifo Empty Interrupt. */
	intr_mask.b.nptxfempty = 1;
 80146c2:	68fb      	ldr	r3, [r7, #12]
 80146c4:	f043 0320 	orr.w	r3, r3, #32
 80146c8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	689b      	ldr	r3, [r3, #8]
 80146ce:	685b      	ldr	r3, [r3, #4]
 80146d0:	f103 0218 	add.w	r2, r3, #24
 80146d4:	68fb      	ldr	r3, [r7, #12]
 80146d6:	4610      	mov	r0, r2
 80146d8:	4619      	mov	r1, r3
 80146da:	f04f 0200 	mov.w	r2, #0
 80146de:	f7f3 f9f9 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Flush the FIFOs */
	/**@todo NGS Flush Periodic FIFOs */
	dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), 0x10);
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	689b      	ldr	r3, [r3, #8]
 80146e6:	4618      	mov	r0, r3
 80146e8:	f04f 0110 	mov.w	r1, #16
 80146ec:	f7f9 fc56 	bl	800df9c <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(GET_CORE_IF(pcd));
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	689b      	ldr	r3, [r3, #8]
 80146f4:	4618      	mov	r0, r3
 80146f6:	f7f9 fc99 	bl	800e02c <dwc_otg_flush_rx_fifo>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8014700:	61bb      	str	r3, [r7, #24]
	dwc_otg_request_nuke(ep);
 8014702:	69b8      	ldr	r0, [r7, #24]
 8014704:	f7fd fbce 	bl	8011ea4 <dwc_otg_request_nuke>
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 8014708:	f04f 0300 	mov.w	r3, #0
 801470c:	627b      	str	r3, [r7, #36]	; 0x24
 801470e:	e012      	b.n	8014736 <dwc_otg_pcd_stop+0xce>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
 8014710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014712:	4613      	mov	r3, r2
 8014714:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8014718:	189b      	adds	r3, r3, r2
 801471a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801471e:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8014722:	687a      	ldr	r2, [r7, #4]
 8014724:	18d3      	adds	r3, r2, r3
 8014726:	617b      	str	r3, [r7, #20]
		dwc_otg_request_nuke(ep);
 8014728:	6978      	ldr	r0, [r7, #20]
 801472a:	f7fd fbbb 	bl	8011ea4 <dwc_otg_request_nuke>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
	dwc_otg_request_nuke(ep);
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 801472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014730:	f103 0301 	add.w	r3, r3, #1
 8014734:	627b      	str	r3, [r7, #36]	; 0x24
 8014736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014738:	6a3b      	ldr	r3, [r7, #32]
 801473a:	429a      	cmp	r2, r3
 801473c:	dbe8      	blt.n	8014710 <dwc_otg_pcd_stop+0xa8>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 801473e:	f04f 0300 	mov.w	r3, #0
 8014742:	627b      	str	r3, [r7, #36]	; 0x24
 8014744:	e014      	b.n	8014770 <dwc_otg_pcd_stop+0x108>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
 8014746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014748:	4613      	mov	r3, r2
 801474a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801474e:	189b      	adds	r3, r3, r2
 8014750:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014754:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8014758:	687a      	ldr	r2, [r7, #4]
 801475a:	18d3      	adds	r3, r2, r3
 801475c:	f103 0304 	add.w	r3, r3, #4
 8014760:	613b      	str	r3, [r7, #16]
		dwc_otg_request_nuke(ep);
 8014762:	6938      	ldr	r0, [r7, #16]
 8014764:	f7fd fb9e 	bl	8011ea4 <dwc_otg_request_nuke>
	for (i = 0; i < num_in_eps; i++) {
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 8014768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801476a:	f103 0301 	add.w	r3, r3, #1
 801476e:	627b      	str	r3, [r7, #36]	; 0x24
 8014770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014772:	69fb      	ldr	r3, [r7, #28]
 8014774:	429a      	cmp	r2, r3
 8014776:	dbe6      	blt.n	8014746 <dwc_otg_pcd_stop+0xde>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
		dwc_otg_request_nuke(ep);
	}

	/* report disconnect; the driver is already quiesced */
	if (pcd->fops->disconnect) {
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	685b      	ldr	r3, [r3, #4]
 801477e:	2b00      	cmp	r3, #0
 8014780:	d010      	beq.n	80147a4 <dwc_otg_pcd_stop+0x13c>
		DWC_SPINUNLOCK(pcd->lock);
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8014788:	4618      	mov	r0, r3
 801478a:	f7f3 f9d7 	bl	8007b3c <DWC_SPINUNLOCK>
		pcd->fops->disconnect(pcd);
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	685b      	ldr	r3, [r3, #4]
 8014794:	6878      	ldr	r0, [r7, #4]
 8014796:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801479e:	4618      	mov	r0, r3
 80147a0:	f7f3 f9c2 	bl	8007b28 <DWC_SPINLOCK>
	}
	DWC_SPINUNLOCK(pcd->lock);
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80147aa:	4618      	mov	r0, r3
 80147ac:	f7f3 f9c6 	bl	8007b3c <DWC_SPINUNLOCK>
}
 80147b0:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80147b4:	46bd      	mov	sp, r7
 80147b6:	bd80      	pop	{r7, pc}

080147b8 <dwc_otg_pcd_handle_i2c_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_i2c_intr(dwc_otg_pcd_t * pcd)
{
 80147b8:	b580      	push	{r7, lr}
 80147ba:	b084      	sub	sp, #16
 80147bc:	af00      	add	r7, sp, #0
 80147be:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80147c0:	f04f 0300 	mov.w	r3, #0
 80147c4:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "i2cintr");
	intr_mask.b.i2cintr = 1;
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80147cc:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	689b      	ldr	r3, [r3, #8]
 80147d2:	685b      	ldr	r3, [r3, #4]
 80147d4:	f103 0218 	add.w	r2, r3, #24
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	4610      	mov	r0, r2
 80147dc:	4619      	mov	r1, r3
 80147de:	f04f 0200 	mov.w	r2, #0
 80147e2:	f7f3 f977 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 80147e6:	f04f 0300 	mov.w	r3, #0
 80147ea:	60bb      	str	r3, [r7, #8]
	gintsts.b.i2cintr = 1;
 80147ec:	68bb      	ldr	r3, [r7, #8]
 80147ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80147f2:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	689b      	ldr	r3, [r3, #8]
 80147f8:	685b      	ldr	r3, [r3, #4]
 80147fa:	f103 0214 	add.w	r2, r3, #20
 80147fe:	68bb      	ldr	r3, [r7, #8]
 8014800:	4610      	mov	r0, r2
 8014802:	4619      	mov	r1, r3
 8014804:	f7f3 f958 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8014808:	f04f 0301 	mov.w	r3, #1
}
 801480c:	4618      	mov	r0, r3
 801480e:	f107 0710 	add.w	r7, r7, #16
 8014812:	46bd      	mov	sp, r7
 8014814:	bd80      	pop	{r7, pc}
 8014816:	bf00      	nop

08014818 <dwc_otg_pcd_handle_early_suspend_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_early_suspend_intr(dwc_otg_pcd_t * pcd)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b084      	sub	sp, #16
 801481c:	af00      	add	r7, sp, #0
 801481e:	6078      	str	r0, [r7, #4]
#if defined(VERBOSE)
	DWC_PRINTF("Early Suspend Detected\n");
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014820:	f04f 0300 	mov.w	r3, #0
 8014824:	60fb      	str	r3, [r7, #12]
	gintsts.b.erlysuspend = 1;
 8014826:	68fb      	ldr	r3, [r7, #12]
 8014828:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801482c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	689b      	ldr	r3, [r3, #8]
 8014832:	685b      	ldr	r3, [r3, #4]
 8014834:	f103 0214 	add.w	r2, r3, #20
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	4610      	mov	r0, r2
 801483c:	4619      	mov	r1, r3
 801483e:	f7f3 f93b 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8014842:	f04f 0301 	mov.w	r3, #1
}
 8014846:	4618      	mov	r0, r3
 8014848:	f107 0710 	add.w	r7, r7, #16
 801484c:	46bd      	mov	sp, r7
 801484e:	bd80      	pop	{r7, pc}

08014850 <ep0_out_start>:
 * @param core_if Programming view of DWC_otg controller.
 * @param pcd	  Programming view of the PCD.
 */
static inline void ep0_out_start(dwc_otg_core_if_t * core_if,
				 dwc_otg_pcd_t * pcd)
{
 8014850:	b580      	push	{r7, lr}
 8014852:	b088      	sub	sp, #32
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]
 8014858:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	689b      	ldr	r3, [r3, #8]
 801485e:	61fb      	str	r3, [r7, #28]
	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 8014860:	f04f 0300 	mov.w	r3, #0
 8014864:	613b      	str	r3, [r7, #16]
 8014866:	f04f 0300 	mov.w	r3, #0
 801486a:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	depctl_data_t doepctl = {.d32 = 0 };
 801486c:	f04f 0300 	mov.w	r3, #0
 8014870:	60fb      	str	r3, [r7, #12]
#ifdef VERBOSE
	DWC_DEBUGPL(DBG_PCDV, "%s() doepctl0=%0x\n", __func__,
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
#endif

	doeptsize0.b.supcnt = 3;
 8014872:	7cfb      	ldrb	r3, [r7, #19]
 8014874:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8014878:	74fb      	strb	r3, [r7, #19]
	doeptsize0.b.pktcnt = 1;
 801487a:	7cbb      	ldrb	r3, [r7, #18]
 801487c:	f04f 0201 	mov.w	r2, #1
 8014880:	f362 03c4 	bfi	r3, r2, #3, #2
 8014884:	74bb      	strb	r3, [r7, #18]
	doeptsize0.b.xfersize = 8 * 3;
 8014886:	7c3b      	ldrb	r3, [r7, #16]
 8014888:	f04f 0218 	mov.w	r2, #24
 801488c:	f362 0306 	bfi	r3, r2, #0, #7
 8014890:	743b      	strb	r3, [r7, #16]

	if (core_if->dma_enable) {
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014898:	2b00      	cmp	r3, #0
 801489a:	d05c      	beq.n	8014956 <ep0_out_start+0x106>
		if (!core_if->dma_desc_enable) {
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80148a2:	2b00      	cmp	r3, #0
 80148a4:	d113      	bne.n	80148ce <ep0_out_start+0x7e>
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 80148a6:	69fb      	ldr	r3, [r7, #28]
 80148a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148aa:	f103 0210 	add.w	r2, r3, #16
 80148ae:	693b      	ldr	r3, [r7, #16]
 80148b0:	4610      	mov	r0, r2
 80148b2:	4619      	mov	r1, r3
 80148b4:	f7f3 f900 	bl	8007ab8 <DWC_WRITE_REG32>
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 80148b8:	69fb      	ldr	r3, [r7, #28]
 80148ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148bc:	f103 0214 	add.w	r2, r3, #20
					pcd->setup_pkt_dma_handle);
 80148c0:	683b      	ldr	r3, [r7, #0]
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 80148c2:	699b      	ldr	r3, [r3, #24]
 80148c4:	4610      	mov	r0, r2
 80148c6:	4619      	mov	r1, r3
 80148c8:	f7f3 f8f6 	bl	8007ab8 <DWC_WRITE_REG32>
 80148cc:	e04c      	b.n	8014968 <ep0_out_start+0x118>
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
 80148ce:	69fb      	ldr	r3, [r7, #28]
 80148d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80148d4:	f103 0301 	add.w	r3, r3, #1
 80148d8:	f003 0201 	and.w	r2, r3, #1

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
 80148dc:	69fb      	ldr	r3, [r7, #28]
 80148de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];
 80148e2:	69fb      	ldr	r3, [r7, #28]
 80148e4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80148e8:	69fb      	ldr	r3, [r7, #28]
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
 80148ea:	f102 0226 	add.w	r2, r2, #38	; 0x26
 80148ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148f2:	61bb      	str	r3, [r7, #24]
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 80148f4:	69ba      	ldr	r2, [r7, #24]
 80148f6:	78d3      	ldrb	r3, [r2, #3]
 80148f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80148fc:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 80148fe:	69ba      	ldr	r2, [r7, #24]
 8014900:	78d3      	ldrb	r3, [r2, #3]
 8014902:	f043 0308 	orr.w	r3, r3, #8
 8014906:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 8014908:	69ba      	ldr	r2, [r7, #24]
 801490a:	78d3      	ldrb	r3, [r2, #3]
 801490c:	f043 0302 	orr.w	r3, r3, #2
 8014910:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014916:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801491a:	b29b      	uxth	r3, r3
 801491c:	461a      	mov	r2, r3
 801491e:	69bb      	ldr	r3, [r7, #24]
 8014920:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = pcd->setup_pkt_dma_handle;
 8014922:	683b      	ldr	r3, [r7, #0]
 8014924:	699a      	ldr	r2, [r3, #24]
 8014926:	69bb      	ldr	r3, [r7, #24]
 8014928:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 801492a:	69ba      	ldr	r2, [r7, #24]
 801492c:	78d3      	ldrb	r3, [r2, #3]
 801492e:	f36f 1387 	bfc	r3, #6, #2
 8014932:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014934:	69fb      	ldr	r3, [r7, #28]
 8014936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014938:	f103 0214 	add.w	r2, r3, #20
					dev_if->
					dma_setup_desc_addr
					[dev_if->setup_desc_index]);
 801493c:	69fb      	ldr	r3, [r7, #28]
 801493e:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					dev_if->
 8014942:	69fb      	ldr	r3, [r7, #28]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014944:	f101 0124 	add.w	r1, r1, #36	; 0x24
 8014948:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801494c:	4610      	mov	r0, r2
 801494e:	4619      	mov	r1, r3
 8014950:	f7f3 f8b2 	bl	8007ab8 <DWC_WRITE_REG32>
 8014954:	e008      	b.n	8014968 <ep0_out_start+0x118>
					[dev_if->setup_desc_index]);
		}

	} else {
		/** put here as for Hermes mode deptisz register should not be written */
		DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 8014956:	69fb      	ldr	r3, [r7, #28]
 8014958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801495a:	f103 0210 	add.w	r2, r3, #16
 801495e:	693b      	ldr	r3, [r7, #16]
 8014960:	4610      	mov	r0, r2
 8014962:	4619      	mov	r1, r3
 8014964:	f7f3 f8a8 	bl	8007ab8 <DWC_WRITE_REG32>
				doeptsize0.d32);
	}

	/** DOEPCTL0 Register write */
	doepctl.b.epena = 1;
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801496e:	60fb      	str	r3, [r7, #12]
	doepctl.b.cnak = 1;
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014976:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 8014978:	69fb      	ldr	r3, [r7, #28]
 801497a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801497c:	461a      	mov	r2, r3
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	4610      	mov	r0, r2
 8014982:	4619      	mov	r1, r3
 8014984:	f7f3 f898 	bl	8007ab8 <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
}
 8014988:	f107 0720 	add.w	r7, r7, #32
 801498c:	46bd      	mov	sp, r7
 801498e:	bd80      	pop	{r7, pc}

08014990 <dwc_otg_pcd_handle_usb_reset_intr>:
 *		  store any setup packets received
 * At this point, all the required initialization, except for enabling
 * the control 0 OUT endpoint is done, for receiving SETUP packets.
 */
int32_t dwc_otg_pcd_handle_usb_reset_intr(dwc_otg_pcd_t * pcd)
{
 8014990:	b580      	push	{r7, lr}
 8014992:	b08e      	sub	sp, #56	; 0x38
 8014994:	af00      	add	r7, sp, #0
 8014996:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	689b      	ldr	r3, [r3, #8]
 801499c:	633b      	str	r3, [r7, #48]	; 0x30
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 801499e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149a0:	689b      	ldr	r3, [r3, #8]
 80149a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	depctl_data_t doepctl = {.d32 = 0 };
 80149a4:	f04f 0300 	mov.w	r3, #0
 80149a8:	62bb      	str	r3, [r7, #40]	; 0x28
	daint_data_t daintmsk = {.d32 = 0 };
 80149aa:	f04f 0300 	mov.w	r3, #0
 80149ae:	627b      	str	r3, [r7, #36]	; 0x24
	doepmsk_data_t doepmsk = {.d32 = 0 };
 80149b0:	f04f 0300 	mov.w	r3, #0
 80149b4:	623b      	str	r3, [r7, #32]
	diepmsk_data_t diepmsk = {.d32 = 0 };
 80149b6:	f04f 0300 	mov.w	r3, #0
 80149ba:	61fb      	str	r3, [r7, #28]
	dcfg_data_t dcfg = {.d32 = 0 };
 80149bc:	f04f 0300 	mov.w	r3, #0
 80149c0:	61bb      	str	r3, [r7, #24]
	grstctl_t resetctl = {.d32 = 0 };
 80149c2:	f04f 0300 	mov.w	r3, #0
 80149c6:	617b      	str	r3, [r7, #20]
	dctl_data_t dctl = {.d32 = 0 };
 80149c8:	f04f 0300 	mov.w	r3, #0
 80149cc:	613b      	str	r3, [r7, #16]
	int i = 0;
 80149ce:	f04f 0300 	mov.w	r3, #0
 80149d2:	637b      	str	r3, [r7, #52]	; 0x34
	gintsts_data_t gintsts;
	pcgcctl_data_t power = {.d32 = 0 };
 80149d4:	f04f 0300 	mov.w	r3, #0
 80149d8:	60bb      	str	r3, [r7, #8]

	power.d32 = DWC_READ_REG32(core_if->pcgcctl);
 80149da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149dc:	69db      	ldr	r3, [r3, #28]
 80149de:	4618      	mov	r0, r3
 80149e0:	f7f3 f85e 	bl	8007aa0 <DWC_READ_REG32>
 80149e4:	4603      	mov	r3, r0
 80149e6:	60bb      	str	r3, [r7, #8]
	if (power.b.stoppclk) {
 80149e8:	7a3b      	ldrb	r3, [r7, #8]
 80149ea:	f003 0301 	and.w	r3, r3, #1
 80149ee:	b2db      	uxtb	r3, r3
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d029      	beq.n	8014a48 <dwc_otg_pcd_handle_usb_reset_intr+0xb8>
		power.d32 = 0;
 80149f4:	f04f 0300 	mov.w	r3, #0
 80149f8:	60bb      	str	r3, [r7, #8]
		power.b.stoppclk = 1;
 80149fa:	68bb      	ldr	r3, [r7, #8]
 80149fc:	f043 0301 	orr.w	r3, r3, #1
 8014a00:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a04:	69da      	ldr	r2, [r3, #28]
 8014a06:	68bb      	ldr	r3, [r7, #8]
 8014a08:	4610      	mov	r0, r2
 8014a0a:	4619      	mov	r1, r3
 8014a0c:	f04f 0200 	mov.w	r2, #0
 8014a10:	f7f3 f860 	bl	8007ad4 <DWC_MODIFY_REG32>

		power.b.pwrclmp = 1;
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	f043 0304 	orr.w	r3, r3, #4
 8014a1a:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a1e:	69da      	ldr	r2, [r3, #28]
 8014a20:	68bb      	ldr	r3, [r7, #8]
 8014a22:	4610      	mov	r0, r2
 8014a24:	4619      	mov	r1, r3
 8014a26:	f04f 0200 	mov.w	r2, #0
 8014a2a:	f7f3 f853 	bl	8007ad4 <DWC_MODIFY_REG32>

		power.b.rstpdwnmodule = 1;
 8014a2e:	68bb      	ldr	r3, [r7, #8]
 8014a30:	f043 0308 	orr.w	r3, r3, #8
 8014a34:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a38:	69da      	ldr	r2, [r3, #28]
 8014a3a:	68bb      	ldr	r3, [r7, #8]
 8014a3c:	4610      	mov	r0, r2
 8014a3e:	4619      	mov	r1, r3
 8014a40:	f04f 0200 	mov.w	r2, #0
 8014a44:	f7f3 f846 	bl	8007ad4 <DWC_MODIFY_REG32>
	}

	core_if->lx_state = DWC_OTG_L0;
 8014a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a4a:	f04f 0200 	mov.w	r2, #0
 8014a4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}
#endif /* DWC_EN_ISOC */

	/* reset the HNP settings */
	dwc_otg_pcd_update_otg(pcd, 1);
 8014a52:	6878      	ldr	r0, [r7, #4]
 8014a54:	f04f 0101 	mov.w	r1, #1
 8014a58:	f7ff f96c 	bl	8013d34 <dwc_otg_pcd_update_otg>

	/* Clear the Remote Wakeup Signalling */
	dctl.b.rmtwkupsig = 1;
 8014a5c:	693b      	ldr	r3, [r7, #16]
 8014a5e:	f043 0301 	orr.w	r3, r3, #1
 8014a62:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 8014a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a66:	689b      	ldr	r3, [r3, #8]
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	f103 0204 	add.w	r2, r3, #4
 8014a6e:	693b      	ldr	r3, [r7, #16]
 8014a70:	4610      	mov	r0, r2
 8014a72:	4619      	mov	r1, r3
 8014a74:	f04f 0200 	mov.w	r2, #0
 8014a78:	f7f3 f82c 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
 8014a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a7e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014a82:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 8014a84:	f04f 0300 	mov.w	r3, #0
 8014a88:	637b      	str	r3, [r7, #52]	; 0x34
 8014a8a:	e011      	b.n	8014ab0 <dwc_otg_pcd_handle_usb_reset_intr+0x120>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
 8014a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a90:	f103 0308 	add.w	r3, r3, #8
 8014a94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014a98:	18d3      	adds	r3, r2, r3
 8014a9a:	685b      	ldr	r3, [r3, #4]
 8014a9c:	461a      	mov	r2, r3
 8014a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014aa0:	4610      	mov	r0, r2
 8014aa2:	4619      	mov	r1, r3
 8014aa4:	f7f3 f808 	bl	8007ab8 <DWC_WRITE_REG32>
	dctl.b.rmtwkupsig = 1;
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 8014aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014aaa:	f103 0301 	add.w	r3, r3, #1
 8014aae:	637b      	str	r3, [r7, #52]	; 0x34
 8014ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ab2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014ab6:	461a      	mov	r2, r3
 8014ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014aba:	429a      	cmp	r2, r3
 8014abc:	dae6      	bge.n	8014a8c <dwc_otg_pcd_handle_usb_reset_intr+0xfc>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
	}

	/* Flush the NP Tx FIFO */
	dwc_otg_flush_tx_fifo(core_if, 0x10);
 8014abe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014ac0:	f04f 0110 	mov.w	r1, #16
 8014ac4:	f7f9 fa6a 	bl	800df9c <dwc_otg_flush_tx_fifo>
	/* Flush the Learning Queue */
	resetctl.b.intknqflsh = 1;
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	f043 0308 	orr.w	r3, r3, #8
 8014ace:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 8014ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ad2:	685b      	ldr	r3, [r3, #4]
 8014ad4:	f103 0210 	add.w	r2, r3, #16
 8014ad8:	697b      	ldr	r3, [r7, #20]
 8014ada:	4610      	mov	r0, r2
 8014adc:	4619      	mov	r1, r3
 8014ade:	f7f2 ffeb 	bl	8007ab8 <DWC_WRITE_REG32>

	if (core_if->multiproc_int_enable) {
 8014ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ae4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d050      	beq.n	8014b8e <dwc_otg_pcd_handle_usb_reset_intr+0x1fe>
		daintmsk.b.inep0 = 1;
 8014aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014aee:	f043 0301 	orr.w	r3, r3, #1
 8014af2:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 8014af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014af6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014afa:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk,
 8014afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8014b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b06:	4610      	mov	r0, r2
 8014b08:	4619      	mov	r1, r3
 8014b0a:	f7f2 ffd5 	bl	8007ab8 <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 8014b0e:	6a3b      	ldr	r3, [r7, #32]
 8014b10:	f043 0308 	orr.w	r3, r3, #8
 8014b14:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 8014b16:	6a3b      	ldr	r3, [r7, #32]
 8014b18:	f043 0301 	orr.w	r3, r3, #1
 8014b1c:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 8014b1e:	6a3b      	ldr	r3, [r7, #32]
 8014b20:	f043 0304 	orr.w	r3, r3, #4
 8014b24:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 8014b26:	6a3b      	ldr	r3, [r7, #32]
 8014b28:	f043 0302 	orr.w	r3, r3, #2
 8014b2c:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 8014b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b30:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d003      	beq.n	8014b40 <dwc_otg_pcd_handle_usb_reset_intr+0x1b0>
			doepmsk.b.stsphsercvd = 1;
 8014b38:	6a3b      	ldr	r3, [r7, #32]
 8014b3a:	f043 0320 	orr.w	r3, r3, #32
 8014b3e:	623b      	str	r3, [r7, #32]
		
		if (core_if->dma_enable) {
			doepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepeachintmsk[0],
 8014b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8014b48:	6a3b      	ldr	r3, [r7, #32]
 8014b4a:	4610      	mov	r0, r2
 8014b4c:	4619      	mov	r1, r3
 8014b4e:	f7f2 ffb3 	bl	8007ab8 <DWC_WRITE_REG32>
				doepmsk.d32);

		diepmsk.b.xfercompl = 1;
 8014b52:	69fb      	ldr	r3, [r7, #28]
 8014b54:	f043 0301 	orr.w	r3, r3, #1
 8014b58:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 8014b5a:	69fb      	ldr	r3, [r7, #28]
 8014b5c:	f043 0308 	orr.w	r3, r3, #8
 8014b60:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 8014b62:	69fb      	ldr	r3, [r7, #28]
 8014b64:	f043 0302 	orr.w	r3, r3, #2
 8014b68:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8014b6a:	69fb      	ldr	r3, [r7, #28]
 8014b6c:	f043 0304 	orr.w	r3, r3, #4
 8014b70:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 8014b72:	69fb      	ldr	r3, [r7, #28]
 8014b74:	f043 0320 	orr.w	r3, r3, #32
 8014b78:	61fb      	str	r3, [r7, #28]
/*		
		if (core_if->dma_enable) {
			diepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepeachintmsk[0],
 8014b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8014b82:	69fb      	ldr	r3, [r7, #28]
 8014b84:	4610      	mov	r0, r2
 8014b86:	4619      	mov	r1, r3
 8014b88:	f7f2 ff96 	bl	8007ab8 <DWC_WRITE_REG32>
 8014b8c:	e04f      	b.n	8014c2e <dwc_otg_pcd_handle_usb_reset_intr+0x29e>
				diepmsk.d32);
	} else {
		daintmsk.b.inep0 = 1;
 8014b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b90:	f043 0301 	orr.w	r3, r3, #1
 8014b94:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 8014b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014b9c:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk,
 8014b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ba0:	681b      	ldr	r3, [r3, #0]
 8014ba2:	f103 021c 	add.w	r2, r3, #28
 8014ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ba8:	4610      	mov	r0, r2
 8014baa:	4619      	mov	r1, r3
 8014bac:	f7f2 ff84 	bl	8007ab8 <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 8014bb0:	6a3b      	ldr	r3, [r7, #32]
 8014bb2:	f043 0308 	orr.w	r3, r3, #8
 8014bb6:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 8014bb8:	6a3b      	ldr	r3, [r7, #32]
 8014bba:	f043 0301 	orr.w	r3, r3, #1
 8014bbe:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 8014bc0:	6a3b      	ldr	r3, [r7, #32]
 8014bc2:	f043 0304 	orr.w	r3, r3, #4
 8014bc6:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 8014bc8:	6a3b      	ldr	r3, [r7, #32]
 8014bca:	f043 0302 	orr.w	r3, r3, #2
 8014bce:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 8014bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bd2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d003      	beq.n	8014be2 <dwc_otg_pcd_handle_usb_reset_intr+0x252>
			doepmsk.b.stsphsercvd = 1;
 8014bda:	6a3b      	ldr	r3, [r7, #32]
 8014bdc:	f043 0320 	orr.w	r3, r3, #32
 8014be0:	623b      	str	r3, [r7, #32]
			//doepmsk.b.bna = 1;
		}
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, doepmsk.d32);
 8014be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	f103 0214 	add.w	r2, r3, #20
 8014bea:	6a3b      	ldr	r3, [r7, #32]
 8014bec:	4610      	mov	r0, r2
 8014bee:	4619      	mov	r1, r3
 8014bf0:	f7f2 ff62 	bl	8007ab8 <DWC_WRITE_REG32>

		diepmsk.b.xfercompl = 1;
 8014bf4:	69fb      	ldr	r3, [r7, #28]
 8014bf6:	f043 0301 	orr.w	r3, r3, #1
 8014bfa:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 8014bfc:	69fb      	ldr	r3, [r7, #28]
 8014bfe:	f043 0308 	orr.w	r3, r3, #8
 8014c02:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 8014c04:	69fb      	ldr	r3, [r7, #28]
 8014c06:	f043 0302 	orr.w	r3, r3, #2
 8014c0a:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8014c0c:	69fb      	ldr	r3, [r7, #28]
 8014c0e:	f043 0304 	orr.w	r3, r3, #4
 8014c12:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 8014c14:	69fb      	ldr	r3, [r7, #28]
 8014c16:	f043 0320 	orr.w	r3, r3, #32
 8014c1a:	61fb      	str	r3, [r7, #28]
		if (core_if->dma_desc_enable) {
			diepmsk.b.bna = 1;
		}
*/

		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, diepmsk.d32);
 8014c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	f103 0210 	add.w	r2, r3, #16
 8014c24:	69fb      	ldr	r3, [r7, #28]
 8014c26:	4610      	mov	r0, r2
 8014c28:	4619      	mov	r1, r3
 8014c2a:	f7f2 ff45 	bl	8007ab8 <DWC_WRITE_REG32>
	}

	/* Reset Device Address */
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 8014c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c30:	681b      	ldr	r3, [r3, #0]
 8014c32:	4618      	mov	r0, r3
 8014c34:	f7f2 ff34 	bl	8007aa0 <DWC_READ_REG32>
 8014c38:	4603      	mov	r3, r0
 8014c3a:	61bb      	str	r3, [r7, #24]
	dcfg.b.devaddr = 0;
 8014c3c:	69bb      	ldr	r3, [r7, #24]
 8014c3e:	f36f 130a 	bfc	r3, #4, #7
 8014c42:	61bb      	str	r3, [r7, #24]
	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 8014c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	461a      	mov	r2, r3
 8014c4a:	69bb      	ldr	r3, [r7, #24]
 8014c4c:	4610      	mov	r0, r2
 8014c4e:	4619      	mov	r1, r3
 8014c50:	f7f2 ff32 	bl	8007ab8 <DWC_WRITE_REG32>

	/* setup EP0 to receive SETUP packets */
	ep0_out_start(core_if, pcd);
 8014c54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c56:	6879      	ldr	r1, [r7, #4]
 8014c58:	f7ff fdfa 	bl	8014850 <ep0_out_start>

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014c5c:	f04f 0300 	mov.w	r3, #0
 8014c60:	60fb      	str	r3, [r7, #12]
	gintsts.b.usbreset = 1;
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8014c68:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8014c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c6c:	685b      	ldr	r3, [r3, #4]
 8014c6e:	f103 0214 	add.w	r2, r3, #20
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	4610      	mov	r0, r2
 8014c76:	4619      	mov	r1, r3
 8014c78:	f7f2 ff1e 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8014c7c:	f04f 0301 	mov.w	r3, #1
}
 8014c80:	4618      	mov	r0, r3
 8014c82:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd80      	pop	{r7, pc}
 8014c8a:	bf00      	nop

08014c8c <get_device_speed>:
 * to USB speed constant.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static int get_device_speed(dwc_otg_core_if_t * core_if)
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b084      	sub	sp, #16
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	int speed = 0;
 8014c94:	f04f 0300 	mov.w	r3, #0
 8014c98:	60fb      	str	r3, [r7, #12]
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	689b      	ldr	r3, [r3, #8]
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	f103 0308 	add.w	r3, r3, #8
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	f7f2 fefb 	bl	8007aa0 <DWC_READ_REG32>
 8014caa:	4603      	mov	r3, r0
 8014cac:	60bb      	str	r3, [r7, #8]

	switch (dsts.b.enumspd) {
 8014cae:	68bb      	ldr	r3, [r7, #8]
 8014cb0:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8014cb4:	b2db      	uxtb	r3, r3
 8014cb6:	2b02      	cmp	r3, #2
 8014cb8:	d00b      	beq.n	8014cd2 <get_device_speed+0x46>
 8014cba:	2b03      	cmp	r3, #3
 8014cbc:	d005      	beq.n	8014cca <get_device_speed+0x3e>
 8014cbe:	2b01      	cmp	r3, #1
 8014cc0:	d003      	beq.n	8014cca <get_device_speed+0x3e>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
		speed = USB_SPEED_HIGH;
 8014cc2:	f04f 0303 	mov.w	r3, #3
 8014cc6:	60fb      	str	r3, [r7, #12]
		break;
 8014cc8:	e007      	b.n	8014cda <get_device_speed+0x4e>
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		speed = USB_SPEED_FULL;
 8014cca:	f04f 0302 	mov.w	r3, #2
 8014cce:	60fb      	str	r3, [r7, #12]
		break;
 8014cd0:	e003      	b.n	8014cda <get_device_speed+0x4e>

	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		speed = USB_SPEED_LOW;
 8014cd2:	f04f 0301 	mov.w	r3, #1
 8014cd6:	60fb      	str	r3, [r7, #12]
		break;
 8014cd8:	bf00      	nop
	}

	return speed;
 8014cda:	68fb      	ldr	r3, [r7, #12]
}
 8014cdc:	4618      	mov	r0, r3
 8014cde:	f107 0710 	add.w	r7, r7, #16
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	bd80      	pop	{r7, pc}
 8014ce6:	bf00      	nop

08014ce8 <dwc_otg_pcd_handle_enum_done_intr>:
 * Read the device status register and set the device speed in the
 * data structure.
 * Set up EP0 to receive SETUP packets by calling dwc_ep0_activate.
 */
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
 8014ce8:	b580      	push	{r7, lr}
 8014cea:	b088      	sub	sp, #32
 8014cec:	af00      	add	r7, sp, #0
 8014cee:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8014cf6:	61bb      	str	r3, [r7, #24]
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
	    GET_CORE_IF(pcd)->core_global_regs;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	689b      	ldr	r3, [r3, #8]
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
 8014cfc:	685b      	ldr	r3, [r3, #4]
 8014cfe:	617b      	str	r3, [r7, #20]
	    GET_CORE_IF(pcd)->core_global_regs;
	uint8_t utmi16b, utmi8b;
	int speed;
	DWC_DEBUGPL(DBG_PCD, "SPEED ENUM\n");

	if (GET_CORE_IF(pcd)->snpsid >= OTG_CORE_REV_2_60a) {
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	689b      	ldr	r3, [r3, #8]
 8014d04:	691a      	ldr	r2, [r3, #16]
 8014d06:	f242 6309 	movw	r3, #9737	; 0x2609
 8014d0a:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8014d0e:	429a      	cmp	r2, r3
 8014d10:	d906      	bls.n	8014d20 <dwc_otg_pcd_handle_enum_done_intr+0x38>
		utmi16b = 6;	//vahrama old value was 6;
 8014d12:	f04f 0306 	mov.w	r3, #6
 8014d16:	77fb      	strb	r3, [r7, #31]
		utmi8b = 9;
 8014d18:	f04f 0309 	mov.w	r3, #9
 8014d1c:	77bb      	strb	r3, [r7, #30]
 8014d1e:	e005      	b.n	8014d2c <dwc_otg_pcd_handle_enum_done_intr+0x44>
	} else {
		utmi16b = 4;
 8014d20:	f04f 0304 	mov.w	r3, #4
 8014d24:	77fb      	strb	r3, [r7, #31]
		utmi8b = 8;
 8014d26:	f04f 0308 	mov.w	r3, #8
 8014d2a:	77bb      	strb	r3, [r7, #30]
	}
	dwc_otg_ep0_activate(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	689a      	ldr	r2, [r3, #8]
 8014d30:	69bb      	ldr	r3, [r7, #24]
 8014d32:	f103 0310 	add.w	r3, r3, #16
 8014d36:	4610      	mov	r0, r2
 8014d38:	4619      	mov	r1, r3
 8014d3a:	f7f7 fe11 	bl	800c960 <dwc_otg_ep0_activate>

#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 8014d3e:	6878      	ldr	r0, [r7, #4]
 8014d40:	f7ff f81e 	bl	8013d80 <print_ep0_state>
#endif

	if (pcd->ep0state == EP0_DISCONNECT) {
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	7b1b      	ldrb	r3, [r3, #12]
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d104      	bne.n	8014d56 <dwc_otg_pcd_handle_enum_done_intr+0x6e>
		pcd->ep0state = EP0_IDLE;
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	f04f 0201 	mov.w	r2, #1
 8014d52:	731a      	strb	r2, [r3, #12]
 8014d54:	e007      	b.n	8014d66 <dwc_otg_pcd_handle_enum_done_intr+0x7e>
	} else if (pcd->ep0state == EP0_STALL) {
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	7b1b      	ldrb	r3, [r3, #12]
 8014d5a:	2b06      	cmp	r3, #6
 8014d5c:	d103      	bne.n	8014d66 <dwc_otg_pcd_handle_enum_done_intr+0x7e>
		pcd->ep0state = EP0_IDLE;
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	f04f 0201 	mov.w	r2, #1
 8014d64:	731a      	strb	r2, [r3, #12]
	}

	pcd->ep0state = EP0_IDLE;
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	f04f 0201 	mov.w	r2, #1
 8014d6c:	731a      	strb	r2, [r3, #12]

	ep0->stopped = 0;
 8014d6e:	69ba      	ldr	r2, [r7, #24]
 8014d70:	7b13      	ldrb	r3, [r2, #12]
 8014d72:	f36f 0300 	bfc	r3, #0, #1
 8014d76:	7313      	strb	r3, [r2, #12]

	speed = get_device_speed(GET_CORE_IF(pcd));
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	689b      	ldr	r3, [r3, #8]
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	f7ff ff85 	bl	8014c8c <get_device_speed>
 8014d82:	6138      	str	r0, [r7, #16]
	pcd->fops->connect(pcd, speed);
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	6878      	ldr	r0, [r7, #4]
 8014d8c:	6939      	ldr	r1, [r7, #16]
 8014d8e:	4798      	blx	r3

	/* Set USB turnaround time based on device speed and PHY interface. */
	gusbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8014d90:	697b      	ldr	r3, [r7, #20]
 8014d92:	f103 030c 	add.w	r3, r3, #12
 8014d96:	4618      	mov	r0, r3
 8014d98:	f7f2 fe82 	bl	8007aa0 <DWC_READ_REG32>
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	60bb      	str	r3, [r7, #8]
	if (speed == USB_SPEED_HIGH) {
 8014da0:	693b      	ldr	r3, [r7, #16]
 8014da2:	2b03      	cmp	r3, #3
 8014da4:	f040 8083 	bne.w	8014eae <dwc_otg_pcd_handle_enum_done_intr+0x1c6>
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	689b      	ldr	r3, [r3, #8]
 8014dac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014db0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014db4:	b2db      	uxtb	r3, r3
 8014db6:	2b80      	cmp	r3, #128	; 0x80
 8014db8:	d105      	bne.n	8014dc6 <dwc_otg_pcd_handle_enum_done_intr+0xde>
		    DWC_HWCFG2_HS_PHY_TYPE_ULPI) {
			/* ULPI interface */
			gusbcfg.b.usbtrdtim = 9;
 8014dba:	68bb      	ldr	r3, [r7, #8]
 8014dbc:	f04f 0209 	mov.w	r2, #9
 8014dc0:	f362 238d 	bfi	r3, r2, #10, #4
 8014dc4:	60bb      	str	r3, [r7, #8]
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	689b      	ldr	r3, [r3, #8]
 8014dca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014dce:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014dd2:	b2db      	uxtb	r3, r3
 8014dd4:	2b40      	cmp	r3, #64	; 0x40
 8014dd6:	d13b      	bne.n	8014e50 <dwc_otg_pcd_handle_enum_done_intr+0x168>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	689b      	ldr	r3, [r3, #8]
 8014ddc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014de0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014de4:	b2db      	uxtb	r3, r3
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d108      	bne.n	8014dfc <dwc_otg_pcd_handle_enum_done_intr+0x114>
				gusbcfg.b.usbtrdtim = utmi8b;
 8014dea:	7fbb      	ldrb	r3, [r7, #30]
 8014dec:	f003 030f 	and.w	r3, r3, #15
 8014df0:	b2da      	uxtb	r2, r3
 8014df2:	68bb      	ldr	r3, [r7, #8]
 8014df4:	f362 238d 	bfi	r3, r2, #10, #4
 8014df8:	60bb      	str	r3, [r7, #8]
 8014dfa:	e029      	b.n	8014e50 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	689b      	ldr	r3, [r3, #8]
				   b.utmi_phy_data_width == 1) {
 8014e00:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014e08:	b2db      	uxtb	r3, r3
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8014e0a:	2b40      	cmp	r3, #64	; 0x40
 8014e0c:	d108      	bne.n	8014e20 <dwc_otg_pcd_handle_enum_done_intr+0x138>
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
 8014e0e:	7ffb      	ldrb	r3, [r7, #31]
 8014e10:	f003 030f 	and.w	r3, r3, #15
 8014e14:	b2da      	uxtb	r2, r3
 8014e16:	68bb      	ldr	r3, [r7, #8]
 8014e18:	f362 238d 	bfi	r3, r2, #10, #4
 8014e1c:	60bb      	str	r3, [r7, #8]
 8014e1e:	e017      	b.n	8014e50 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	689b      	ldr	r3, [r3, #8]
 8014e24:	681b      	ldr	r3, [r3, #0]
				   core_params->phy_utmi_width == 8) {
 8014e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
			} else if (GET_CORE_IF(pcd)->
 8014e2a:	2b08      	cmp	r3, #8
 8014e2c:	d108      	bne.n	8014e40 <dwc_otg_pcd_handle_enum_done_intr+0x158>
				   core_params->phy_utmi_width == 8) {
				gusbcfg.b.usbtrdtim = utmi8b;
 8014e2e:	7fbb      	ldrb	r3, [r7, #30]
 8014e30:	f003 030f 	and.w	r3, r3, #15
 8014e34:	b2da      	uxtb	r2, r3
 8014e36:	68bb      	ldr	r3, [r7, #8]
 8014e38:	f362 238d 	bfi	r3, r2, #10, #4
 8014e3c:	60bb      	str	r3, [r7, #8]
 8014e3e:	e007      	b.n	8014e50 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else {
				gusbcfg.b.usbtrdtim = utmi16b;
 8014e40:	7ffb      	ldrb	r3, [r7, #31]
 8014e42:	f003 030f 	and.w	r3, r3, #15
 8014e46:	b2da      	uxtb	r2, r3
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	f362 238d 	bfi	r3, r2, #10, #4
 8014e4e:	60bb      	str	r3, [r7, #8]
			}
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	689b      	ldr	r3, [r3, #8]
 8014e54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014e5c:	b2db      	uxtb	r3, r3
 8014e5e:	2bc0      	cmp	r3, #192	; 0xc0
 8014e60:	d12b      	bne.n	8014eba <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI) {
			/* UTMI+  OR  ULPI interface */
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
 8014e62:	7a3b      	ldrb	r3, [r7, #8]
 8014e64:	f003 0310 	and.w	r3, r3, #16
 8014e68:	b2db      	uxtb	r3, r3
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	d006      	beq.n	8014e7c <dwc_otg_pcd_handle_enum_done_intr+0x194>
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
 8014e6e:	68bb      	ldr	r3, [r7, #8]
 8014e70:	f04f 0209 	mov.w	r2, #9
 8014e74:	f362 238d 	bfi	r3, r2, #10, #4
 8014e78:	60bb      	str	r3, [r7, #8]
 8014e7a:	e01e      	b.n	8014eba <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	689b      	ldr	r3, [r3, #8]
 8014e80:	681b      	ldr	r3, [r3, #0]
				    core_params->phy_utmi_width == 16) {
 8014e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 8014e86:	2b10      	cmp	r3, #16
 8014e88:	d108      	bne.n	8014e9c <dwc_otg_pcd_handle_enum_done_intr+0x1b4>
				    core_params->phy_utmi_width == 16) {
					gusbcfg.b.usbtrdtim = utmi16b;
 8014e8a:	7ffb      	ldrb	r3, [r7, #31]
 8014e8c:	f003 030f 	and.w	r3, r3, #15
 8014e90:	b2da      	uxtb	r2, r3
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	f362 238d 	bfi	r3, r2, #10, #4
 8014e98:	60bb      	str	r3, [r7, #8]
 8014e9a:	e00e      	b.n	8014eba <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				} else {
					gusbcfg.b.usbtrdtim = utmi8b;
 8014e9c:	7fbb      	ldrb	r3, [r7, #30]
 8014e9e:	f003 030f 	and.w	r3, r3, #15
 8014ea2:	b2da      	uxtb	r2, r3
 8014ea4:	68bb      	ldr	r3, [r7, #8]
 8014ea6:	f362 238d 	bfi	r3, r2, #10, #4
 8014eaa:	60bb      	str	r3, [r7, #8]
 8014eac:	e005      	b.n	8014eba <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				}
			}
		}
	} else {
		/* Full or low speed */
		gusbcfg.b.usbtrdtim = 9;
 8014eae:	68bb      	ldr	r3, [r7, #8]
 8014eb0:	f04f 0209 	mov.w	r2, #9
 8014eb4:	f362 238d 	bfi	r3, r2, #10, #4
 8014eb8:	60bb      	str	r3, [r7, #8]
	}
	DWC_WRITE_REG32(&global_regs->gusbcfg, gusbcfg.d32);
 8014eba:	697b      	ldr	r3, [r7, #20]
 8014ebc:	f103 020c 	add.w	r2, r3, #12
 8014ec0:	68bb      	ldr	r3, [r7, #8]
 8014ec2:	4610      	mov	r0, r2
 8014ec4:	4619      	mov	r1, r3
 8014ec6:	f7f2 fdf7 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014eca:	f04f 0300 	mov.w	r3, #0
 8014ece:	60fb      	str	r3, [r7, #12]
	gintsts.b.enumdone = 1;
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014ed6:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	689b      	ldr	r3, [r3, #8]
 8014edc:	685b      	ldr	r3, [r3, #4]
 8014ede:	f103 0214 	add.w	r2, r3, #20
 8014ee2:	68fb      	ldr	r3, [r7, #12]
 8014ee4:	4610      	mov	r0, r2
 8014ee6:	4619      	mov	r1, r3
 8014ee8:	f7f2 fde6 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8014eec:	f04f 0301 	mov.w	r3, #1
}
 8014ef0:	4618      	mov	r0, r3
 8014ef2:	f107 0720 	add.w	r7, r7, #32
 8014ef6:	46bd      	mov	sp, r7
 8014ef8:	bd80      	pop	{r7, pc}
 8014efa:	bf00      	nop

08014efc <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>:
 * This interrupt indicates that the ISO OUT Packet was dropped due to
 * Rx FIFO full or Rx Status Queue Full.  If this interrupt occurs
 * read all the data from the Rx FIFO.
 */
int32_t dwc_otg_pcd_handle_isoc_out_packet_dropped_intr(dwc_otg_pcd_t * pcd)
{
 8014efc:	b580      	push	{r7, lr}
 8014efe:	b084      	sub	sp, #16
 8014f00:	af00      	add	r7, sp, #0
 8014f02:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8014f04:	f04f 0300 	mov.w	r3, #0
 8014f08:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_WARN("INTERRUPT Handler not implemented for %s\n",
		 "ISOC Out Dropped");

	intr_mask.b.isooutdrop = 1;
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014f10:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	689b      	ldr	r3, [r3, #8]
 8014f16:	685b      	ldr	r3, [r3, #4]
 8014f18:	f103 0218 	add.w	r2, r3, #24
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	4610      	mov	r0, r2
 8014f20:	4619      	mov	r1, r3
 8014f22:	f04f 0200 	mov.w	r2, #0
 8014f26:	f7f2 fdd5 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014f2a:	f04f 0300 	mov.w	r3, #0
 8014f2e:	60bb      	str	r3, [r7, #8]
	gintsts.b.isooutdrop = 1;
 8014f30:	68bb      	ldr	r3, [r7, #8]
 8014f32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014f36:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	689b      	ldr	r3, [r3, #8]
 8014f3c:	685b      	ldr	r3, [r3, #4]
 8014f3e:	f103 0214 	add.w	r2, r3, #20
 8014f42:	68bb      	ldr	r3, [r7, #8]
 8014f44:	4610      	mov	r0, r2
 8014f46:	4619      	mov	r1, r3
 8014f48:	f7f2 fdb6 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8014f4c:	f04f 0301 	mov.w	r3, #1
}
 8014f50:	4618      	mov	r0, r3
 8014f52:	f107 0710 	add.w	r7, r7, #16
 8014f56:	46bd      	mov	sp, r7
 8014f58:	bd80      	pop	{r7, pc}
 8014f5a:	bf00      	nop

08014f5c <dwc_otg_pcd_handle_end_periodic_frame_intr>:
 * This interrupt indicates the end of the portion of the micro-frame
 * for periodic transactions.  If there is a periodic transaction for
 * the next frame, load the packets into the EP periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_end_periodic_frame_intr(dwc_otg_pcd_t * pcd)
{
 8014f5c:	b580      	push	{r7, lr}
 8014f5e:	b084      	sub	sp, #16
 8014f60:	af00      	add	r7, sp, #0
 8014f62:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8014f64:	f04f 0300 	mov.w	r3, #0
 8014f68:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "EOP");

	intr_mask.b.eopframe = 1;
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8014f70:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	689b      	ldr	r3, [r3, #8]
 8014f76:	685b      	ldr	r3, [r3, #4]
 8014f78:	f103 0218 	add.w	r2, r3, #24
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	4610      	mov	r0, r2
 8014f80:	4619      	mov	r1, r3
 8014f82:	f04f 0200 	mov.w	r2, #0
 8014f86:	f7f2 fda5 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014f8a:	f04f 0300 	mov.w	r3, #0
 8014f8e:	60bb      	str	r3, [r7, #8]
	gintsts.b.eopframe = 1;
 8014f90:	68bb      	ldr	r3, [r7, #8]
 8014f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8014f96:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	689b      	ldr	r3, [r3, #8]
 8014f9c:	685b      	ldr	r3, [r3, #4]
 8014f9e:	f103 0214 	add.w	r2, r3, #20
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	4610      	mov	r0, r2
 8014fa6:	4619      	mov	r1, r3
 8014fa8:	f7f2 fd86 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8014fac:	f04f 0301 	mov.w	r3, #1
}
 8014fb0:	4618      	mov	r0, r3
 8014fb2:	f107 0710 	add.w	r7, r7, #16
 8014fb6:	46bd      	mov	sp, r7
 8014fb8:	bd80      	pop	{r7, pc}
 8014fba:	bf00      	nop

08014fbc <dwc_otg_pcd_handle_ep_mismatch_intr>:
 * order the IN Tokens have been received. The non-periodic Tx FIFO
 * is flushed, so it can be reloaded in the order seen in the IN Token
 * Queue.
 */
int32_t dwc_otg_pcd_handle_ep_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 8014fbc:	b580      	push	{r7, lr}
 8014fbe:	b084      	sub	sp, #16
 8014fc0:	af00      	add	r7, sp, #0
 8014fc2:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, core_if);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014fc4:	f04f 0300 	mov.w	r3, #0
 8014fc8:	60fb      	str	r3, [r7, #12]
	gintsts.b.epmismatch = 1;
 8014fca:	68fb      	ldr	r3, [r7, #12]
 8014fcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8014fd0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	685b      	ldr	r3, [r3, #4]
 8014fd6:	f103 0214 	add.w	r2, r3, #20
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	4610      	mov	r0, r2
 8014fde:	4619      	mov	r1, r3
 8014fe0:	f7f2 fd6a 	bl	8007ab8 <DWC_WRITE_REG32>

	return 1;
 8014fe4:	f04f 0301 	mov.w	r3, #1
}
 8014fe8:	4618      	mov	r0, r3
 8014fea:	f107 0710 	add.w	r7, r7, #16
 8014fee:	46bd      	mov	sp, r7
 8014ff0:	bd80      	pop	{r7, pc}
 8014ff2:	bf00      	nop

08014ff4 <ep0_do_stall>:

/**
 * This funcion stalls EP0.
 */
static inline void ep0_do_stall(dwc_otg_pcd_t * pcd, const int err_val)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	b084      	sub	sp, #16
 8014ff8:	af00      	add	r7, sp, #0
 8014ffa:	6078      	str	r0, [r7, #4]
 8014ffc:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8015004:	60fb      	str	r3, [r7, #12]
#ifndef USE_IFX_DEV
	usb_device_request_t *ctrl = &pcd->setup_pkt->req;
	DWC_WARN("req %02x.%02x protocol STALL; err %d\n",
		 ctrl->bmRequestType, ctrl->bRequest, err_val);
#endif
	ep0->dwc_ep.is_in = 1;
 8015006:	68fa      	ldr	r2, [r7, #12]
 8015008:	7c53      	ldrb	r3, [r2, #17]
 801500a:	f043 0301 	orr.w	r3, r3, #1
 801500e:	7453      	strb	r3, [r2, #17]
	dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	689a      	ldr	r2, [r3, #8]
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	f103 0310 	add.w	r3, r3, #16
 801501a:	4610      	mov	r0, r2
 801501c:	4619      	mov	r1, r3
 801501e:	f7f8 feb5 	bl	800dd8c <dwc_otg_ep_set_stall>
	pcd->ep0.stopped = 1;
 8015022:	687a      	ldr	r2, [r7, #4]
 8015024:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 8015028:	f043 0301 	orr.w	r3, r3, #1
 801502c:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
	pcd->ep0state = EP0_IDLE;
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	f04f 0201 	mov.w	r2, #1
 8015036:	731a      	strb	r2, [r3, #12]
	ep0_out_start(GET_CORE_IF(pcd), pcd);
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	689b      	ldr	r3, [r3, #8]
 801503c:	4618      	mov	r0, r3
 801503e:	6879      	ldr	r1, [r7, #4]
 8015040:	f7ff fc06 	bl	8014850 <ep0_out_start>
}
 8015044:	f107 0710 	add.w	r7, r7, #16
 8015048:	46bd      	mov	sp, r7
 801504a:	bd80      	pop	{r7, pc}

0801504c <do_gadget_setup>:
/**
 * This functions delegates the setup command to the gadget driver.
 */
static inline void do_gadget_setup(dwc_otg_pcd_t * pcd,
				   usb_device_request_t * ctrl)
{
 801504c:	b580      	push	{r7, lr}
 801504e:	b084      	sub	sp, #16
 8015050:	af00      	add	r7, sp, #0
 8015052:	6078      	str	r0, [r7, #4]
 8015054:	6039      	str	r1, [r7, #0]
	int ret = 0;
 8015056:	f04f 0300 	mov.w	r3, #0
 801505a:	60fb      	str	r3, [r7, #12]
	DWC_SPINUNLOCK(pcd->lock);
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8015062:	4618      	mov	r0, r3
 8015064:	f7f2 fd6a 	bl	8007b3c <DWC_SPINUNLOCK>
	ret = pcd->fops->setup(pcd, (uint8_t *) ctrl);
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	681b      	ldr	r3, [r3, #0]
 801506c:	689b      	ldr	r3, [r3, #8]
 801506e:	6878      	ldr	r0, [r7, #4]
 8015070:	6839      	ldr	r1, [r7, #0]
 8015072:	4798      	blx	r3
 8015074:	60f8      	str	r0, [r7, #12]
	DWC_SPINLOCK(pcd->lock);
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801507c:	4618      	mov	r0, r3
 801507e:	f7f2 fd53 	bl	8007b28 <DWC_SPINLOCK>
	if (ret < 0) {
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	2b00      	cmp	r3, #0
 8015086:	da03      	bge.n	8015090 <do_gadget_setup+0x44>
		ep0_do_stall(pcd, ret);
 8015088:	6878      	ldr	r0, [r7, #4]
 801508a:	68f9      	ldr	r1, [r7, #12]
 801508c:	f7ff ffb2 	bl	8014ff4 <ep0_do_stall>
	 * call the gadget driver setup() function that it will always
	 * queue and require the following flag? Need to look into
	 * this.
	 */

	if (ret == 256 + 999) {
 8015090:	68fa      	ldr	r2, [r7, #12]
 8015092:	f240 43e7 	movw	r3, #1255	; 0x4e7
 8015096:	429a      	cmp	r2, r3
 8015098:	d104      	bne.n	80150a4 <do_gadget_setup+0x58>
		pcd->request_config = 1;
 801509a:	687a      	ldr	r2, [r7, #4]
 801509c:	7b53      	ldrb	r3, [r2, #13]
 801509e:	f043 0302 	orr.w	r3, r3, #2
 80150a2:	7353      	strb	r3, [r2, #13]
	}
}
 80150a4:	f107 0710 	add.w	r7, r7, #16
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}

080150ac <do_setup_in_status_phase>:
/**
 * This function starts the Zero-Length Packet for the IN status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
 80150ac:	b580      	push	{r7, lr}
 80150ae:	b084      	sub	sp, #16
 80150b0:	af00      	add	r7, sp, #0
 80150b2:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80150ba:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	7b1b      	ldrb	r3, [r3, #12]
 80150c0:	2b06      	cmp	r3, #6
 80150c2:	d020      	beq.n	8015106 <do_setup_in_status_phase+0x5a>
		return;
	}

	pcd->ep0state = EP0_IN_STATUS_PHASE;
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	f04f 0204 	mov.w	r2, #4
 80150ca:	731a      	strb	r2, [r3, #12]

	/* Prepare for more SETUP Packets */
	DWC_DEBUGPL(DBG_PCD, "EP0 IN ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 80150cc:	68fa      	ldr	r2, [r7, #12]
 80150ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80150d0:	f36f 0312 	bfc	r3, #0, #19
 80150d4:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 80150d6:	68fa      	ldr	r2, [r7, #12]
 80150d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80150da:	f36f 0312 	bfc	r3, #0, #19
 80150de:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 1;
 80150e0:	68fa      	ldr	r2, [r7, #12]
 80150e2:	7c53      	ldrb	r3, [r2, #17]
 80150e4:	f043 0301 	orr.w	r3, r3, #1
 80150e8:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	699a      	ldr	r2, [r3, #24]
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	689a      	ldr	r2, [r3, #8]
 80150f6:	68fb      	ldr	r3, [r7, #12]
 80150f8:	f103 0310 	add.w	r3, r3, #16
 80150fc:	4610      	mov	r0, r2
 80150fe:	4619      	mov	r1, r3
 8015100:	f7f8 fa24 	bl	800d54c <dwc_otg_ep0_start_transfer>
 8015104:	e000      	b.n	8015108 <do_setup_in_status_phase+0x5c>
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		return;
 8015106:	bf00      	nop
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);

	/* Prepare for more SETUP Packets */
	//ep0_out_start(GET_CORE_IF(pcd), pcd);
}
 8015108:	f107 0710 	add.w	r7, r7, #16
 801510c:	46bd      	mov	sp, r7
 801510e:	bd80      	pop	{r7, pc}

08015110 <do_setup_out_status_phase>:
/**
 * This function starts the Zero-Length Packet for the OUT status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
 8015110:	b580      	push	{r7, lr}
 8015112:	b084      	sub	sp, #16
 8015114:	af00      	add	r7, sp, #0
 8015116:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801511e:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	7b1b      	ldrb	r3, [r3, #12]
 8015124:	2b06      	cmp	r3, #6
 8015126:	d02c      	beq.n	8015182 <do_setup_out_status_phase+0x72>
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
	}
	pcd->ep0state = EP0_OUT_STATUS_PHASE;
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	f04f 0205 	mov.w	r2, #5
 801512e:	731a      	strb	r2, [r3, #12]

	DWC_DEBUGPL(DBG_PCD, "EP0 OUT ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 8015130:	68fa      	ldr	r2, [r7, #12]
 8015132:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015134:	f36f 0312 	bfc	r3, #0, #19
 8015138:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 801513a:	68fa      	ldr	r2, [r7, #12]
 801513c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801513e:	f36f 0312 	bfc	r3, #0, #19
 8015142:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 0;
 8015144:	68fa      	ldr	r2, [r7, #12]
 8015146:	7c53      	ldrb	r3, [r2, #17]
 8015148:	f36f 0300 	bfc	r3, #0, #1
 801514c:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	699a      	ldr	r2, [r3, #24]
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	689a      	ldr	r2, [r3, #8]
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	f103 0310 	add.w	r3, r3, #16
 8015160:	4610      	mov	r0, r2
 8015162:	4619      	mov	r1, r3
 8015164:	f7f8 f9f2 	bl	800d54c <dwc_otg_ep0_start_transfer>

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	689b      	ldr	r3, [r3, #8]
 801516c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015170:	2b00      	cmp	r3, #0
 8015172:	d107      	bne.n	8015184 <do_setup_out_status_phase+0x74>
		ep0_out_start(GET_CORE_IF(pcd), pcd);
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	689b      	ldr	r3, [r3, #8]
 8015178:	4618      	mov	r0, r3
 801517a:	6879      	ldr	r1, [r7, #4]
 801517c:	f7ff fb68 	bl	8014850 <ep0_out_start>
 8015180:	e000      	b.n	8015184 <do_setup_out_status_phase+0x74>
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
 8015182:	bf00      	nop

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
		ep0_out_start(GET_CORE_IF(pcd), pcd);
	}
}
 8015184:	f107 0710 	add.w	r7, r7, #16
 8015188:	46bd      	mov	sp, r7
 801518a:	bd80      	pop	{r7, pc}

0801518c <pcd_clear_halt>:
/**
 * Clear the EP halt (STALL) and if pending requests start the
 * transfer.
 */
static inline void pcd_clear_halt(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * ep)
{
 801518c:	b580      	push	{r7, lr}
 801518e:	b082      	sub	sp, #8
 8015190:	af00      	add	r7, sp, #0
 8015192:	6078      	str	r0, [r7, #4]
 8015194:	6039      	str	r1, [r7, #0]
	if (ep->dwc_ep.stall_clear_flag == 0)
 8015196:	683b      	ldr	r3, [r7, #0]
 8015198:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801519c:	f003 0308 	and.w	r3, r3, #8
 80151a0:	b2db      	uxtb	r3, r3
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d108      	bne.n	80151b8 <pcd_clear_halt+0x2c>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	689a      	ldr	r2, [r3, #8]
 80151aa:	683b      	ldr	r3, [r7, #0]
 80151ac:	f103 0310 	add.w	r3, r3, #16
 80151b0:	4610      	mov	r0, r2
 80151b2:	4619      	mov	r1, r3
 80151b4:	f7f8 fe36 	bl	800de24 <dwc_otg_ep_clear_stall>

	/* Reactive the EP */
	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	689a      	ldr	r2, [r3, #8]
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	f103 0310 	add.w	r3, r3, #16
 80151c2:	4610      	mov	r0, r2
 80151c4:	4619      	mov	r1, r3
 80151c6:	f7f7 fc27 	bl	800ca18 <dwc_otg_ep_activate>
	if (ep->stopped) {
 80151ca:	683b      	ldr	r3, [r7, #0]
 80151cc:	7b1b      	ldrb	r3, [r3, #12]
 80151ce:	f003 0301 	and.w	r3, r3, #1
 80151d2:	b2db      	uxtb	r3, r3
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d00f      	beq.n	80151f8 <pcd_clear_halt+0x6c>
		ep->stopped = 0;
 80151d8:	683a      	ldr	r2, [r7, #0]
 80151da:	7b13      	ldrb	r3, [r2, #12]
 80151dc:	f36f 0300 	bfc	r3, #0, #1
 80151e0:	7313      	strb	r3, [r2, #12]
		 * start_next_request(), outside of interrupt context at some
		 * time after the current time, after a clear-halt setup packet.
		 * Still need to implement ep mismatch in the future if a gadget
		 * ever uses more than one endpoint at once
		 */
		ep->queue_sof = 1;
 80151e2:	683a      	ldr	r2, [r7, #0]
 80151e4:	7b13      	ldrb	r3, [r2, #12]
 80151e6:	f043 0308 	orr.w	r3, r3, #8
 80151ea:	7313      	strb	r3, [r2, #12]
		DWC_TASK_SCHEDULE(pcd->start_xfer_tasklet);
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7f2 fe18 	bl	8007e28 <DWC_TASK_SCHEDULE>
	}
	/* Start Control Status Phase */
	do_setup_in_status_phase(pcd);
 80151f8:	6878      	ldr	r0, [r7, #4]
 80151fa:	f7ff ff57 	bl	80150ac <do_setup_in_status_phase>
}
 80151fe:	f107 0708 	add.w	r7, r7, #8
 8015202:	46bd      	mov	sp, r7
 8015204:	bd80      	pop	{r7, pc}
 8015206:	bf00      	nop

08015208 <do_test_mode>:
 * @todo This has not been tested since the tasklet struct was put
 * into the PCD struct!
 *
 */
void do_test_mode(void *data)
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b086      	sub	sp, #24
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	617b      	str	r3, [r7, #20]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015214:	697b      	ldr	r3, [r7, #20]
 8015216:	689b      	ldr	r3, [r3, #8]
 8015218:	613b      	str	r3, [r7, #16]
	int test_mode = pcd->test_mode;
 801521a:	697b      	ldr	r3, [r7, #20]
 801521c:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8015220:	60fb      	str	r3, [r7, #12]

//        DWC_WARN("%s() has not been tested since being rewritten!\n", __func__);

	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 8015222:	693b      	ldr	r3, [r7, #16]
 8015224:	689b      	ldr	r3, [r3, #8]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	f103 0304 	add.w	r3, r3, #4
 801522c:	4618      	mov	r0, r3
 801522e:	f7f2 fc37 	bl	8007aa0 <DWC_READ_REG32>
 8015232:	4603      	mov	r3, r0
 8015234:	60bb      	str	r3, [r7, #8]
	switch (test_mode) {
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	f103 33ff 	add.w	r3, r3, #4294967295
 801523c:	2b04      	cmp	r3, #4
 801523e:	d830      	bhi.n	80152a2 <do_test_mode+0x9a>
 8015240:	a201      	add	r2, pc, #4	; (adr r2, 8015248 <do_test_mode+0x40>)
 8015242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015246:	bf00      	nop
 8015248:	0801525d 	.word	0x0801525d
 801524c:	0801526b 	.word	0x0801526b
 8015250:	08015279 	.word	0x08015279
 8015254:	08015287 	.word	0x08015287
 8015258:	08015295 	.word	0x08015295
	case 1:		// TEST_J
		dctl.b.tstctl = 1;
 801525c:	68bb      	ldr	r3, [r7, #8]
 801525e:	f04f 0201 	mov.w	r2, #1
 8015262:	f362 1306 	bfi	r3, r2, #4, #3
 8015266:	60bb      	str	r3, [r7, #8]
		break;
 8015268:	e01b      	b.n	80152a2 <do_test_mode+0x9a>

	case 2:		// TEST_K
		dctl.b.tstctl = 2;
 801526a:	68bb      	ldr	r3, [r7, #8]
 801526c:	f04f 0202 	mov.w	r2, #2
 8015270:	f362 1306 	bfi	r3, r2, #4, #3
 8015274:	60bb      	str	r3, [r7, #8]
		break;
 8015276:	e014      	b.n	80152a2 <do_test_mode+0x9a>

	case 3:		// TEST_SE0_NAK
		dctl.b.tstctl = 3;
 8015278:	68bb      	ldr	r3, [r7, #8]
 801527a:	f04f 0203 	mov.w	r2, #3
 801527e:	f362 1306 	bfi	r3, r2, #4, #3
 8015282:	60bb      	str	r3, [r7, #8]
		break;
 8015284:	e00d      	b.n	80152a2 <do_test_mode+0x9a>

	case 4:		// TEST_PACKET
		dctl.b.tstctl = 4;
 8015286:	68bb      	ldr	r3, [r7, #8]
 8015288:	f04f 0204 	mov.w	r2, #4
 801528c:	f362 1306 	bfi	r3, r2, #4, #3
 8015290:	60bb      	str	r3, [r7, #8]
		break;
 8015292:	e006      	b.n	80152a2 <do_test_mode+0x9a>

	case 5:		// TEST_FORCE_ENABLE
		dctl.b.tstctl = 5;
 8015294:	68bb      	ldr	r3, [r7, #8]
 8015296:	f04f 0205 	mov.w	r2, #5
 801529a:	f362 1306 	bfi	r3, r2, #4, #3
 801529e:	60bb      	str	r3, [r7, #8]
		break;
 80152a0:	bf00      	nop
	}
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 80152a2:	693b      	ldr	r3, [r7, #16]
 80152a4:	689b      	ldr	r3, [r3, #8]
 80152a6:	681b      	ldr	r3, [r3, #0]
 80152a8:	f103 0204 	add.w	r2, r3, #4
 80152ac:	68bb      	ldr	r3, [r7, #8]
 80152ae:	4610      	mov	r0, r2
 80152b0:	4619      	mov	r1, r3
 80152b2:	f7f2 fc01 	bl	8007ab8 <DWC_WRITE_REG32>
}
 80152b6:	f107 0718 	add.w	r7, r7, #24
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}
 80152be:	bf00      	nop

080152c0 <do_get_status>:

/**
 * This function process the GET_STATUS Setup Commands.
 */
static inline void do_get_status(dwc_otg_pcd_t * pcd)
{
 80152c0:	b580      	push	{r7, lr}
 80152c2:	b088      	sub	sp, #32
 80152c4:	af00      	add	r7, sp, #0
 80152c6:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	695a      	ldr	r2, [r3, #20]
 80152cc:	f107 030c 	add.w	r3, r7, #12
 80152d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80152d4:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep;
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80152de:	61fb      	str	r3, [r7, #28]
	uint16_t *status = pcd->status_buf;
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	69db      	ldr	r3, [r3, #28]
 80152e4:	61bb      	str	r3, [r7, #24]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 80152e6:	7b3b      	ldrb	r3, [r7, #12]
 80152e8:	f003 031f 	and.w	r3, r3, #31
 80152ec:	2b01      	cmp	r3, #1
 80152ee:	d018      	beq.n	8015322 <do_get_status+0x62>
 80152f0:	2b02      	cmp	r3, #2
 80152f2:	d01b      	beq.n	801532c <do_get_status+0x6c>
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d140      	bne.n	801537a <do_get_status+0xba>
	case UT_DEVICE:
		*status = 0x1;	/* Self powered */
 80152f8:	69bb      	ldr	r3, [r7, #24]
 80152fa:	f04f 0201 	mov.w	r2, #1
 80152fe:	801a      	strh	r2, [r3, #0]
		*status |= pcd->remote_wakeup_enable << 1;
 8015300:	69bb      	ldr	r3, [r7, #24]
 8015302:	881b      	ldrh	r3, [r3, #0]
 8015304:	b29a      	uxth	r2, r3
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	7b5b      	ldrb	r3, [r3, #13]
 801530a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801530e:	b2db      	uxtb	r3, r3
 8015310:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015314:	b29b      	uxth	r3, r3
 8015316:	4313      	orrs	r3, r2
 8015318:	b29b      	uxth	r3, r3
 801531a:	b29a      	uxth	r2, r3
 801531c:	69bb      	ldr	r3, [r7, #24]
 801531e:	801a      	strh	r2, [r3, #0]
		break;
 8015320:	e02b      	b.n	801537a <do_get_status+0xba>

	case UT_INTERFACE:
		*status = 0;
 8015322:	69bb      	ldr	r3, [r7, #24]
 8015324:	f04f 0200 	mov.w	r2, #0
 8015328:	801a      	strh	r2, [r3, #0]
		break;
 801532a:	e026      	b.n	801537a <do_get_status+0xba>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 801532c:	7c3b      	ldrb	r3, [r7, #16]
 801532e:	461a      	mov	r2, r3
 8015330:	7c7b      	ldrb	r3, [r7, #17]
 8015332:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015336:	4313      	orrs	r3, r2
 8015338:	6878      	ldr	r0, [r7, #4]
 801533a:	4619      	mov	r1, r3
 801533c:	f7fe fdb0 	bl	8013ea0 <get_ep_by_addr>
 8015340:	6178      	str	r0, [r7, #20]
		if (ep == 0 || UGETW(ctrl.wLength) > 2) {
 8015342:	697b      	ldr	r3, [r7, #20]
 8015344:	2b00      	cmp	r3, #0
 8015346:	d007      	beq.n	8015358 <do_get_status+0x98>
 8015348:	7cbb      	ldrb	r3, [r7, #18]
 801534a:	461a      	mov	r2, r3
 801534c:	7cfb      	ldrb	r3, [r7, #19]
 801534e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015352:	4313      	orrs	r3, r2
 8015354:	2b02      	cmp	r3, #2
 8015356:	dd07      	ble.n	8015368 <do_get_status+0xa8>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015358:	6878      	ldr	r0, [r7, #4]
 801535a:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801535e:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015362:	f7ff fe47 	bl	8014ff4 <ep0_do_stall>
 8015366:	e046      	b.n	80153f6 <do_get_status+0x136>
			return;
		}
		/** @todo check for EP stall */
		*status = ep->stopped;
 8015368:	697b      	ldr	r3, [r7, #20]
 801536a:	7b1b      	ldrb	r3, [r3, #12]
 801536c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8015370:	b2db      	uxtb	r3, r3
 8015372:	461a      	mov	r2, r3
 8015374:	69bb      	ldr	r3, [r7, #24]
 8015376:	801a      	strh	r2, [r3, #0]
		break;
 8015378:	bf00      	nop
	}
	pcd->ep0_pending = 1;
 801537a:	687a      	ldr	r2, [r7, #4]
 801537c:	7b53      	ldrb	r3, [r2, #13]
 801537e:	f043 0301 	orr.w	r3, r3, #1
 8015382:	7353      	strb	r3, [r2, #13]
	ep0->dwc_ep.start_xfer_buff = (uint8_t *) status;
 8015384:	69fb      	ldr	r3, [r7, #28]
 8015386:	69ba      	ldr	r2, [r7, #24]
 8015388:	625a      	str	r2, [r3, #36]	; 0x24
	ep0->dwc_ep.xfer_buff = (uint8_t *) status;
 801538a:	69fb      	ldr	r3, [r7, #28]
 801538c:	69ba      	ldr	r2, [r7, #24]
 801538e:	629a      	str	r2, [r3, #40]	; 0x28
	ep0->dwc_ep.dma_addr = pcd->status_buf_dma_handle;
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	6a1a      	ldr	r2, [r3, #32]
 8015394:	69fb      	ldr	r3, [r7, #28]
 8015396:	619a      	str	r2, [r3, #24]
	ep0->dwc_ep.xfer_len = 2;
 8015398:	69fa      	ldr	r2, [r7, #28]
 801539a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801539c:	f04f 0102 	mov.w	r1, #2
 80153a0:	f361 0312 	bfi	r3, r1, #0, #19
 80153a4:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 80153a6:	69fa      	ldr	r2, [r7, #28]
 80153a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80153aa:	f36f 0312 	bfc	r3, #0, #19
 80153ae:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.total_len = ep0->dwc_ep.xfer_len;
 80153b0:	69fb      	ldr	r3, [r7, #28]
 80153b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153b4:	f3c3 0112 	ubfx	r1, r3, #0, #19
 80153b8:	69fb      	ldr	r3, [r7, #28]
 80153ba:	ea4f 4201 	mov.w	r2, r1, lsl #16
 80153be:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80153c2:	f04f 0000 	mov.w	r0, #0
 80153c6:	4302      	orrs	r2, r0
 80153c8:	869a      	strh	r2, [r3, #52]	; 0x34
 80153ca:	ea4f 4211 	mov.w	r2, r1, lsr #16
 80153ce:	f002 0207 	and.w	r2, r2, #7
 80153d2:	f002 0207 	and.w	r2, r2, #7
 80153d6:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 80153da:	f021 0107 	bic.w	r1, r1, #7
 80153de:	430a      	orrs	r2, r1
 80153e0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	689a      	ldr	r2, [r3, #8]
 80153e8:	69fb      	ldr	r3, [r7, #28]
 80153ea:	f103 0310 	add.w	r3, r3, #16
 80153ee:	4610      	mov	r0, r2
 80153f0:	4619      	mov	r1, r3
 80153f2:	f7f8 f8ab 	bl	800d54c <dwc_otg_ep0_start_transfer>
}
 80153f6:	f107 0720 	add.w	r7, r7, #32
 80153fa:	46bd      	mov	sp, r7
 80153fc:	bd80      	pop	{r7, pc}
 80153fe:	bf00      	nop

08015400 <do_set_feature>:

/**
 * This function process the SET_FEATURE Setup Commands.
 */
static inline void do_set_feature(dwc_otg_pcd_t * pcd)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b08a      	sub	sp, #40	; 0x28
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	689b      	ldr	r3, [r3, #8]
 801540c:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 801540e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015410:	685b      	ldr	r3, [r3, #4]
 8015412:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	695a      	ldr	r2, [r3, #20]
 8015418:	f107 0310 	add.w	r3, r7, #16
 801541c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015420:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 8015424:	f04f 0300 	mov.w	r3, #0
 8015428:	61fb      	str	r3, [r7, #28]
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 801542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801542c:	681b      	ldr	r3, [r3, #0]
 801542e:	685b      	ldr	r3, [r3, #4]
 8015430:	61bb      	str	r3, [r7, #24]
	gotgctl_data_t gotgctl = {.d32 = 0 };
 8015432:	f04f 0300 	mov.w	r3, #0
 8015436:	60fb      	str	r3, [r7, #12]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
	DWC_DEBUGPL(DBG_PCD, "otg_cap=%d\n", otg_cap_param);

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 8015438:	7c3b      	ldrb	r3, [r7, #16]
 801543a:	f003 031f 	and.w	r3, r3, #31
 801543e:	2b01      	cmp	r3, #1
 8015440:	f000 8093 	beq.w	801556a <do_set_feature+0x16a>
 8015444:	2b02      	cmp	r3, #2
 8015446:	f000 8097 	beq.w	8015578 <do_set_feature+0x178>
 801544a:	2b00      	cmp	r3, #0
 801544c:	f040 80c2 	bne.w	80155d4 <do_set_feature+0x1d4>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 8015450:	7cbb      	ldrb	r3, [r7, #18]
 8015452:	461a      	mov	r2, r3
 8015454:	7cfb      	ldrb	r3, [r7, #19]
 8015456:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801545a:	4313      	orrs	r3, r2
 801545c:	f103 33ff 	add.w	r3, r3, #4294967295
 8015460:	2b04      	cmp	r3, #4
 8015462:	d876      	bhi.n	8015552 <do_set_feature+0x152>
 8015464:	a201      	add	r2, pc, #4	; (adr r2, 801546c <do_set_feature+0x6c>)
 8015466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801546a:	bf00      	nop
 801546c:	08015481 	.word	0x08015481
 8015470:	0801548d 	.word	0x0801548d
 8015474:	080154b3 	.word	0x080154b3
 8015478:	080154fb 	.word	0x080154fb
 801547c:	08015527 	.word	0x08015527
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 1;
 8015480:	687a      	ldr	r2, [r7, #4]
 8015482:	7b53      	ldrb	r3, [r2, #13]
 8015484:	f043 0304 	orr.w	r3, r3, #4
 8015488:	7353      	strb	r3, [r2, #13]
			break;
 801548a:	e06a      	b.n	8015562 <do_set_feature+0x162>
			 * phase has completed. */

			/** @todo This has not been tested since the
			 * tasklet struct was put into the PCD
			 * struct! */
			pcd->test_mode = UGETW(ctrl.wIndex) >> 8;
 801548c:	7d3b      	ldrb	r3, [r7, #20]
 801548e:	461a      	mov	r2, r3
 8015490:	7d7b      	ldrb	r3, [r7, #21]
 8015492:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015496:	4313      	orrs	r3, r2
 8015498:	ea4f 2323 	mov.w	r3, r3, asr #8
 801549c:	461a      	mov	r2, r3
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
			DWC_TASK_SCHEDULE(pcd->test_mode_tasklet);
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 80154aa:	4618      	mov	r0, r3
 80154ac:	f7f2 fcbc 	bl	8007e28 <DWC_TASK_SCHEDULE>
			break;
 80154b0:	e057      	b.n	8015562 <do_set_feature+0x162>
		case UF_DEVICE_B_HNP_ENABLE:
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_B_HNP_ENABLE\n");

			/* dev may initiate HNP */
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 80154b2:	69bb      	ldr	r3, [r7, #24]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d118      	bne.n	80154ea <do_set_feature+0xea>
				pcd->b_hnp_enable = 1;
 80154b8:	687a      	ldr	r2, [r7, #4]
 80154ba:	7b53      	ldrb	r3, [r2, #13]
 80154bc:	f043 0308 	orr.w	r3, r3, #8
 80154c0:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 80154c2:	6878      	ldr	r0, [r7, #4]
 80154c4:	f04f 0100 	mov.w	r1, #0
 80154c8:	f7fe fc34 	bl	8013d34 <dwc_otg_pcd_update_otg>
				DWC_DEBUGPL(DBG_PCD, "Request B HNP\n");
				/**@todo Is the gotgctl.devhnpen cleared
				 * by a USB Reset? */
				gotgctl.b.devhnpen = 1;
 80154cc:	68fb      	ldr	r3, [r7, #12]
 80154ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80154d2:	60fb      	str	r3, [r7, #12]
				gotgctl.b.hnpreq = 1;
 80154d4:	68fb      	ldr	r3, [r7, #12]
 80154d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80154da:	60fb      	str	r3, [r7, #12]
				DWC_WRITE_REG32(&global_regs->gotgctl,
 80154dc:	6a3a      	ldr	r2, [r7, #32]
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	4610      	mov	r0, r2
 80154e2:	4619      	mov	r1, r3
 80154e4:	f7f2 fae8 	bl	8007ab8 <DWC_WRITE_REG32>
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 80154e8:	e03b      	b.n	8015562 <do_set_feature+0x162>
				gotgctl.b.devhnpen = 1;
				gotgctl.b.hnpreq = 1;
				DWC_WRITE_REG32(&global_regs->gotgctl,
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80154ea:	6878      	ldr	r0, [r7, #4]
 80154ec:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80154f0:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80154f4:	f7ff fd7e 	bl	8014ff4 <ep0_do_stall>
 80154f8:	e06c      	b.n	80155d4 <do_set_feature+0x1d4>

		case UF_DEVICE_A_HNP_SUPPORT:
			/* RH port supports HNP */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 80154fa:	69bb      	ldr	r3, [r7, #24]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d10a      	bne.n	8015516 <do_set_feature+0x116>
				pcd->a_hnp_support = 1;
 8015500:	687a      	ldr	r2, [r7, #4]
 8015502:	7b53      	ldrb	r3, [r2, #13]
 8015504:	f043 0310 	orr.w	r3, r3, #16
 8015508:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 801550a:	6878      	ldr	r0, [r7, #4]
 801550c:	f04f 0100 	mov.w	r1, #0
 8015510:	f7fe fc10 	bl	8013d34 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 8015514:	e025      	b.n	8015562 <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015516:	6878      	ldr	r0, [r7, #4]
 8015518:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801551c:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015520:	f7ff fd68 	bl	8014ff4 <ep0_do_stall>
 8015524:	e056      	b.n	80155d4 <do_set_feature+0x1d4>

		case UF_DEVICE_A_ALT_HNP_SUPPORT:
			/* other RH port does */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 8015526:	69bb      	ldr	r3, [r7, #24]
 8015528:	2b00      	cmp	r3, #0
 801552a:	d10a      	bne.n	8015542 <do_set_feature+0x142>
				pcd->a_alt_hnp_support = 1;
 801552c:	687a      	ldr	r2, [r7, #4]
 801552e:	7b53      	ldrb	r3, [r2, #13]
 8015530:	f043 0320 	orr.w	r3, r3, #32
 8015534:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 8015536:	6878      	ldr	r0, [r7, #4]
 8015538:	f04f 0100 	mov.w	r1, #0
 801553c:	f7fe fbfa 	bl	8013d34 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 8015540:	e00f      	b.n	8015562 <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_alt_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015542:	6878      	ldr	r0, [r7, #4]
 8015544:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015548:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 801554c:	f7ff fd52 	bl	8014ff4 <ep0_do_stall>
 8015550:	e040      	b.n	80155d4 <do_set_feature+0x1d4>
				return;
			}
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015552:	6878      	ldr	r0, [r7, #4]
 8015554:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015558:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 801555c:	f7ff fd4a 	bl	8014ff4 <ep0_do_stall>
 8015560:	e038      	b.n	80155d4 <do_set_feature+0x1d4>
			return;

		}
		do_setup_in_status_phase(pcd);
 8015562:	6878      	ldr	r0, [r7, #4]
 8015564:	f7ff fda2 	bl	80150ac <do_setup_in_status_phase>
		break;
 8015568:	e034      	b.n	80155d4 <do_set_feature+0x1d4>

	case UT_INTERFACE:
		do_gadget_setup(pcd, &ctrl);
 801556a:	f107 0310 	add.w	r3, r7, #16
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	4619      	mov	r1, r3
 8015572:	f7ff fd6b 	bl	801504c <do_gadget_setup>
		break;
 8015576:	e02d      	b.n	80155d4 <do_set_feature+0x1d4>

	case UT_ENDPOINT:
		if (UGETW(ctrl.wValue) == UF_ENDPOINT_HALT) {
 8015578:	7cbb      	ldrb	r3, [r7, #18]
 801557a:	461a      	mov	r2, r3
 801557c:	7cfb      	ldrb	r3, [r7, #19]
 801557e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015582:	4313      	orrs	r3, r2
 8015584:	2b00      	cmp	r3, #0
 8015586:	d121      	bne.n	80155cc <do_set_feature+0x1cc>
			ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 8015588:	7d3b      	ldrb	r3, [r7, #20]
 801558a:	461a      	mov	r2, r3
 801558c:	7d7b      	ldrb	r3, [r7, #21]
 801558e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015592:	4313      	orrs	r3, r2
 8015594:	6878      	ldr	r0, [r7, #4]
 8015596:	4619      	mov	r1, r3
 8015598:	f7fe fc82 	bl	8013ea0 <get_ep_by_addr>
 801559c:	61f8      	str	r0, [r7, #28]
			if (ep == 0) {
 801559e:	69fb      	ldr	r3, [r7, #28]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d107      	bne.n	80155b4 <do_set_feature+0x1b4>
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80155a4:	6878      	ldr	r0, [r7, #4]
 80155a6:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80155aa:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80155ae:	f7ff fd21 	bl	8014ff4 <ep0_do_stall>
 80155b2:	e00f      	b.n	80155d4 <do_set_feature+0x1d4>
				return;
			}
			ep->stopped = 1;
 80155b4:	69fa      	ldr	r2, [r7, #28]
 80155b6:	7b13      	ldrb	r3, [r2, #12]
 80155b8:	f043 0301 	orr.w	r3, r3, #1
 80155bc:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(core_if, &ep->dwc_ep);
 80155be:	69fb      	ldr	r3, [r7, #28]
 80155c0:	f103 0310 	add.w	r3, r3, #16
 80155c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80155c6:	4619      	mov	r1, r3
 80155c8:	f7f8 fbe0 	bl	800dd8c <dwc_otg_ep_set_stall>
		}
		do_setup_in_status_phase(pcd);
 80155cc:	6878      	ldr	r0, [r7, #4]
 80155ce:	f7ff fd6d 	bl	80150ac <do_setup_in_status_phase>
		break;
 80155d2:	bf00      	nop
	}
}
 80155d4:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80155d8:	46bd      	mov	sp, r7
 80155da:	bd80      	pop	{r7, pc}

080155dc <do_clear_feature>:

/**
 * This function process the CLEAR_FEATURE Setup Commands.
 */
static inline void do_clear_feature(dwc_otg_pcd_t * pcd)
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b086      	sub	sp, #24
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	695a      	ldr	r2, [r3, #20]
 80155e8:	f107 030c 	add.w	r3, r7, #12
 80155ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80155f0:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 80155f4:	f04f 0300 	mov.w	r3, #0
 80155f8:	617b      	str	r3, [r7, #20]
		    "CLEAR_FEATURE:%02x.%02x v%04x i%04x l%04x\n",
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 80155fa:	7b3b      	ldrb	r3, [r7, #12]
 80155fc:	f003 031f 	and.w	r3, r3, #31
 8015600:	2b00      	cmp	r3, #0
 8015602:	d002      	beq.n	801560a <do_clear_feature+0x2e>
 8015604:	2b02      	cmp	r3, #2
 8015606:	d01e      	beq.n	8015646 <do_clear_feature+0x6a>
 8015608:	e038      	b.n	801567c <do_clear_feature+0xa0>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 801560a:	7bbb      	ldrb	r3, [r7, #14]
 801560c:	461a      	mov	r2, r3
 801560e:	7bfb      	ldrb	r3, [r7, #15]
 8015610:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015614:	4313      	orrs	r3, r2
 8015616:	2b01      	cmp	r3, #1
 8015618:	d002      	beq.n	8015620 <do_clear_feature+0x44>
 801561a:	2b02      	cmp	r3, #2
 801561c:	d00e      	beq.n	801563c <do_clear_feature+0x60>
 801561e:	e005      	b.n	801562c <do_clear_feature+0x50>
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 0;
 8015620:	687a      	ldr	r2, [r7, #4]
 8015622:	7b53      	ldrb	r3, [r2, #13]
 8015624:	f36f 0382 	bfc	r3, #2, #1
 8015628:	7353      	strb	r3, [r2, #13]
			break;
 801562a:	e008      	b.n	801563e <do_clear_feature+0x62>
		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 801562c:	6878      	ldr	r0, [r7, #4]
 801562e:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015632:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015636:	f7ff fcdd 	bl	8014ff4 <ep0_do_stall>
 801563a:	e01f      	b.n	801567c <do_clear_feature+0xa0>
			pcd->remote_wakeup_enable = 0;
			break;

		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;
 801563c:	bf00      	nop

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
			return;
		}
		do_setup_in_status_phase(pcd);
 801563e:	6878      	ldr	r0, [r7, #4]
 8015640:	f7ff fd34 	bl	80150ac <do_setup_in_status_phase>
		break;
 8015644:	e01a      	b.n	801567c <do_clear_feature+0xa0>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 8015646:	7c3b      	ldrb	r3, [r7, #16]
 8015648:	461a      	mov	r2, r3
 801564a:	7c7b      	ldrb	r3, [r7, #17]
 801564c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015650:	4313      	orrs	r3, r2
 8015652:	6878      	ldr	r0, [r7, #4]
 8015654:	4619      	mov	r1, r3
 8015656:	f7fe fc23 	bl	8013ea0 <get_ep_by_addr>
 801565a:	6178      	str	r0, [r7, #20]
		if (ep == 0) {
 801565c:	697b      	ldr	r3, [r7, #20]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d107      	bne.n	8015672 <do_clear_feature+0x96>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015662:	6878      	ldr	r0, [r7, #4]
 8015664:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015668:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 801566c:	f7ff fcc2 	bl	8014ff4 <ep0_do_stall>
 8015670:	e004      	b.n	801567c <do_clear_feature+0xa0>
			return;
		}

		pcd_clear_halt(pcd, ep);
 8015672:	6878      	ldr	r0, [r7, #4]
 8015674:	6979      	ldr	r1, [r7, #20]
 8015676:	f7ff fd89 	bl	801518c <pcd_clear_halt>

		break;
 801567a:	bf00      	nop
	}
}
 801567c:	f107 0718 	add.w	r7, r7, #24
 8015680:	46bd      	mov	sp, r7
 8015682:	bd80      	pop	{r7, pc}

08015684 <do_set_address>:

/**
 * This function process the SET_ADDRESS Setup Commands.
 */
static inline void do_set_address(dwc_otg_pcd_t * pcd)
{
 8015684:	b580      	push	{r7, lr}
 8015686:	b086      	sub	sp, #24
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	689b      	ldr	r3, [r3, #8]
 8015690:	689b      	ldr	r3, [r3, #8]
 8015692:	617b      	str	r3, [r7, #20]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	695a      	ldr	r2, [r3, #20]
 8015698:	f107 030c 	add.w	r3, r7, #12
 801569c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80156a0:	e883 0003 	stmia.w	r3, {r0, r1}

	if (ctrl.bmRequestType == UT_DEVICE) {
 80156a4:	7b3b      	ldrb	r3, [r7, #12]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d11f      	bne.n	80156ea <do_set_address+0x66>
		dcfg_data_t dcfg = {.d32 = 0 };
 80156aa:	f04f 0300 	mov.w	r3, #0
 80156ae:	60bb      	str	r3, [r7, #8]

#ifdef DEBUG_EP0
//                      DWC_DEBUGPL(DBG_PCDV, "SET_ADDRESS:%d\n", ctrl.wValue);
#endif
		dcfg.b.devaddr = UGETW(ctrl.wValue);
 80156b0:	7bbb      	ldrb	r3, [r7, #14]
 80156b2:	b2da      	uxtb	r2, r3
 80156b4:	7bfb      	ldrb	r3, [r7, #15]
 80156b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80156ba:	b2db      	uxtb	r3, r3
 80156bc:	4313      	orrs	r3, r2
 80156be:	b2db      	uxtb	r3, r3
 80156c0:	b2db      	uxtb	r3, r3
 80156c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80156c6:	b2da      	uxtb	r2, r3
 80156c8:	68bb      	ldr	r3, [r7, #8]
 80156ca:	f362 130a 	bfi	r3, r2, #4, #7
 80156ce:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dcfg, 0, dcfg.d32);
 80156d0:	697b      	ldr	r3, [r7, #20]
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	461a      	mov	r2, r3
 80156d6:	68bb      	ldr	r3, [r7, #8]
 80156d8:	4610      	mov	r0, r2
 80156da:	f04f 0100 	mov.w	r1, #0
 80156de:	461a      	mov	r2, r3
 80156e0:	f7f2 f9f8 	bl	8007ad4 <DWC_MODIFY_REG32>
		do_setup_in_status_phase(pcd);
 80156e4:	6878      	ldr	r0, [r7, #4]
 80156e6:	f7ff fce1 	bl	80150ac <do_setup_in_status_phase>
	}
}
 80156ea:	f107 0718 	add.w	r7, r7, #24
 80156ee:	46bd      	mov	sp, r7
 80156f0:	bd80      	pop	{r7, pc}
 80156f2:	bf00      	nop

080156f4 <pcd_setup>:
 * When the SETUP Phase Done interrupt occurs, the PCD SETUP commands are
 * processed by pcd_setup. Calling the Function Driver's setup function from
 * pcd_setup processes the gadget SETUP commands.
 */
static inline void pcd_setup(dwc_otg_pcd_t * pcd)
{
 80156f4:	b580      	push	{r7, lr}
 80156f6:	b08a      	sub	sp, #40	; 0x28
 80156f8:	af00      	add	r7, sp, #0
 80156fa:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	689b      	ldr	r3, [r3, #8]
 8015700:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015704:	689b      	ldr	r3, [r3, #8]
 8015706:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	695a      	ldr	r2, [r3, #20]
 801570c:	f107 0314 	add.w	r3, r7, #20
 8015710:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015714:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801571e:	61fb      	str	r3, [r7, #28]

	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 8015720:	f04f 0300 	mov.w	r3, #0
 8015724:	60fb      	str	r3, [r7, #12]
 8015726:	f04f 0300 	mov.w	r3, #0
 801572a:	613b      	str	r3, [r7, #16]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	doeptsize0.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doeptsiz);
 801572c:	6a3b      	ldr	r3, [r7, #32]
 801572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015730:	f103 0310 	add.w	r3, r3, #16
 8015734:	4618      	mov	r0, r3
 8015736:	f7f2 f9b3 	bl	8007aa0 <DWC_READ_REG32>
 801573a:	4603      	mov	r3, r0
 801573c:	60fb      	str	r3, [r7, #12]

	/** @todo handle > 1 setup packet , assert error for now */

	if (core_if->dma_enable && core_if->dma_desc_enable == 0
 801573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015740:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015744:	2b00      	cmp	r3, #0
 8015746:	d007      	beq.n	8015758 <pcd_setup+0x64>
 8015748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801574a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801574e:	2b00      	cmp	r3, #0
 8015750:	d102      	bne.n	8015758 <pcd_setup+0x64>
	    && (doeptsize0.b.supcnt < 2)) {
 8015752:	7bfb      	ldrb	r3, [r7, #15]
 8015754:	f3c3 1341 	ubfx	r3, r3, #5, #2
		DWC_ERROR
		    ("\n\n-----------	 CANNOT handle > 1 setup packet in DMA mode\n\n");
	}

	/* Clean up the request queue */
	dwc_otg_request_nuke(ep0);
 8015758:	69f8      	ldr	r0, [r7, #28]
 801575a:	f7fc fba3 	bl	8011ea4 <dwc_otg_request_nuke>
	ep0->stopped = 0;
 801575e:	69fa      	ldr	r2, [r7, #28]
 8015760:	7b13      	ldrb	r3, [r2, #12]
 8015762:	f36f 0300 	bfc	r3, #0, #1
 8015766:	7313      	strb	r3, [r2, #12]

	if (ctrl.bmRequestType & UE_DIR_IN) {
 8015768:	7d3b      	ldrb	r3, [r7, #20]
 801576a:	b2db      	uxtb	r3, r3
 801576c:	b25b      	sxtb	r3, r3
 801576e:	2b00      	cmp	r3, #0
 8015770:	da09      	bge.n	8015786 <pcd_setup+0x92>
		ep0->dwc_ep.is_in = 1;
 8015772:	69fa      	ldr	r2, [r7, #28]
 8015774:	7c53      	ldrb	r3, [r2, #17]
 8015776:	f043 0301 	orr.w	r3, r3, #1
 801577a:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_DATA_PHASE;
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	f04f 0202 	mov.w	r2, #2
 8015782:	731a      	strb	r2, [r3, #12]
 8015784:	e008      	b.n	8015798 <pcd_setup+0xa4>
	} else {
		ep0->dwc_ep.is_in = 0;
 8015786:	69fa      	ldr	r2, [r7, #28]
 8015788:	7c53      	ldrb	r3, [r2, #17]
 801578a:	f36f 0300 	bfc	r3, #0, #1
 801578e:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_OUT_DATA_PHASE;
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	f04f 0203 	mov.w	r2, #3
 8015796:	731a      	strb	r2, [r3, #12]
	}

	if (UGETW(ctrl.wLength) == 0) {
 8015798:	7ebb      	ldrb	r3, [r7, #26]
 801579a:	461a      	mov	r2, r3
 801579c:	7efb      	ldrb	r3, [r7, #27]
 801579e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80157a2:	4313      	orrs	r3, r2
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d108      	bne.n	80157ba <pcd_setup+0xc6>
		ep0->dwc_ep.is_in = 1;
 80157a8:	69fa      	ldr	r2, [r7, #28]
 80157aa:	7c53      	ldrb	r3, [r2, #17]
 80157ac:	f043 0301 	orr.w	r3, r3, #1
 80157b0:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_STATUS_PHASE;
 80157b2:	687b      	ldr	r3, [r7, #4]
 80157b4:	f04f 0204 	mov.w	r2, #4
 80157b8:	731a      	strb	r2, [r3, #12]
	}

	if (UT_GET_TYPE(ctrl.bmRequestType) != UT_STANDARD) {
 80157ba:	7d3b      	ldrb	r3, [r7, #20]
 80157bc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d006      	beq.n	80157d2 <pcd_setup+0xde>
			}
		}
#endif

		/* handle non-standard (class/vendor) requests in the gadget driver */
		do_gadget_setup(pcd, &ctrl);
 80157c4:	f107 0314 	add.w	r3, r7, #20
 80157c8:	6878      	ldr	r0, [r7, #4]
 80157ca:	4619      	mov	r1, r3
 80157cc:	f7ff fc3e 	bl	801504c <do_gadget_setup>
 80157d0:	e04e      	b.n	8015870 <pcd_setup+0x17c>
	/** @todo NGS: Handle bad setup packet? */

///////////////////////////////////////////
//// --- Standard Request handling --- ////

	switch (ctrl.bRequest) {
 80157d2:	7d7b      	ldrb	r3, [r7, #21]
 80157d4:	2b0c      	cmp	r3, #12
 80157d6:	d844      	bhi.n	8015862 <pcd_setup+0x16e>
 80157d8:	a201      	add	r2, pc, #4	; (adr r2, 80157e0 <pcd_setup+0xec>)
 80157da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157de:	bf00      	nop
 80157e0:	08015815 	.word	0x08015815
 80157e4:	0801581d 	.word	0x0801581d
 80157e8:	08015863 	.word	0x08015863
 80157ec:	08015825 	.word	0x08015825
 80157f0:	08015863 	.word	0x08015863
 80157f4:	0801582d 	.word	0x0801582d
 80157f8:	08015863 	.word	0x08015863
 80157fc:	08015863 	.word	0x08015863
 8015800:	08015863 	.word	0x08015863
 8015804:	08015841 	.word	0x08015841
 8015808:	08015863 	.word	0x08015863
 801580c:	08015841 	.word	0x08015841
 8015810:	08015855 	.word	0x08015855
	case UR_GET_STATUS:
		do_get_status(pcd);
 8015814:	6878      	ldr	r0, [r7, #4]
 8015816:	f7ff fd53 	bl	80152c0 <do_get_status>
		break;
 801581a:	e029      	b.n	8015870 <pcd_setup+0x17c>

	case UR_CLEAR_FEATURE:
		do_clear_feature(pcd);
 801581c:	6878      	ldr	r0, [r7, #4]
 801581e:	f7ff fedd 	bl	80155dc <do_clear_feature>
		break;
 8015822:	e025      	b.n	8015870 <pcd_setup+0x17c>

	case UR_SET_FEATURE:
		do_set_feature(pcd);
 8015824:	6878      	ldr	r0, [r7, #4]
 8015826:	f7ff fdeb 	bl	8015400 <do_set_feature>
		break;
 801582a:	e021      	b.n	8015870 <pcd_setup+0x17c>

	case UR_SET_ADDRESS:
		do_set_address(pcd);
 801582c:	6878      	ldr	r0, [r7, #4]
 801582e:	f7ff ff29 	bl	8015684 <do_set_address>
#ifdef USE_IFX_DEV
		do_gadget_setup(pcd,&ctrl);
 8015832:	f107 0314 	add.w	r3, r7, #20
 8015836:	6878      	ldr	r0, [r7, #4]
 8015838:	4619      	mov	r1, r3
 801583a:	f7ff fc07 	bl	801504c <do_gadget_setup>
#endif
		break;
 801583e:	e017      	b.n	8015870 <pcd_setup+0x17c>
	case UR_SET_INTERFACE:
	case UR_SET_CONFIG:
//              _pcd->request_config = 1;       /* Configuration changed */
#ifdef USE_IFX_DEV
		/*Added a ZLP part here, need to check*/
		do_setup_in_status_phase(pcd);
 8015840:	6878      	ldr	r0, [r7, #4]
 8015842:	f7ff fc33 	bl	80150ac <do_setup_in_status_phase>
#endif
		do_gadget_setup(pcd, &ctrl);
 8015846:	f107 0314 	add.w	r3, r7, #20
 801584a:	6878      	ldr	r0, [r7, #4]
 801584c:	4619      	mov	r1, r3
 801584e:	f7ff fbfd 	bl	801504c <do_gadget_setup>
		break;
 8015852:	e00d      	b.n	8015870 <pcd_setup+0x17c>

	case UR_SYNCH_FRAME:
		do_gadget_setup(pcd, &ctrl);
 8015854:	f107 0314 	add.w	r3, r7, #20
 8015858:	6878      	ldr	r0, [r7, #4]
 801585a:	4619      	mov	r1, r3
 801585c:	f7ff fbf6 	bl	801504c <do_gadget_setup>
		break;
 8015860:	e006      	b.n	8015870 <pcd_setup+0x17c>

	default:
		/* Call the Gadget Driver's setup functions */
		do_gadget_setup(pcd, &ctrl);
 8015862:	f107 0314 	add.w	r3, r7, #20
 8015866:	6878      	ldr	r0, [r7, #4]
 8015868:	4619      	mov	r1, r3
 801586a:	f7ff fbef 	bl	801504c <do_gadget_setup>
		break;
 801586e:	bf00      	nop
	}
}
 8015870:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8015874:	46bd      	mov	sp, r7
 8015876:	bd80      	pop	{r7, pc}

08015878 <ep0_complete_request>:

/**
 * This function completes the ep0 control transfer.
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
 8015878:	b580      	push	{r7, lr}
 801587a:	b08c      	sub	sp, #48	; 0x30
 801587c:	af00      	add	r7, sp, #0
 801587e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015884:	689b      	ldr	r3, [r3, #8]
 8015886:	62bb      	str	r3, [r7, #40]	; 0x28
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801588a:	689b      	ldr	r3, [r3, #8]
 801588c:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	7c1b      	ldrb	r3, [r3, #16]
 8015892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 8015894:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015898:	18d3      	adds	r3, r2, r3
 801589a:	685b      	ldr	r3, [r3, #4]
 801589c:	623b      	str	r3, [r7, #32]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
	    dev_if->out_ep_regs[ep->dwc_ep.num];
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	7c1b      	ldrb	r3, [r3, #16]
 80158a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 80158a4:	f103 0308 	add.w	r3, r3, #8
 80158a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80158ac:	18d3      	adds	r3, r2, r3
 80158ae:	685b      	ldr	r3, [r3, #4]
 80158b0:	61fb      	str	r3, [r7, #28]
	    dev_if->out_ep_regs[ep->dwc_ep.num];
#endif
	deptsiz0_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req;
	int is_last = 0;
 80158b2:	f04f 0300 	mov.w	r3, #0
 80158b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_pcd_t *pcd = ep->pcd;
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80158bc:	61bb      	str	r3, [r7, #24]
#ifdef DWC_UTE_CFI
	struct cfi_usb_ctrlrequest *ctrlreq;
	int retval = -DWC_E_NOT_SUPPORTED;
#endif

	if (pcd->ep0_pending && DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80158be:	69bb      	ldr	r3, [r7, #24]
 80158c0:	7b5b      	ldrb	r3, [r3, #13]
 80158c2:	f003 0301 	and.w	r3, r3, #1
 80158c6:	b2db      	uxtb	r3, r3
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d01c      	beq.n	8015906 <ep0_complete_request+0x8e>
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	685a      	ldr	r2, [r3, #4]
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	f103 0304 	add.w	r3, r3, #4
 80158d6:	429a      	cmp	r2, r3
 80158d8:	d115      	bne.n	8015906 <ep0_complete_request+0x8e>
		if (ep->dwc_ep.is_in) {
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	7c5b      	ldrb	r3, [r3, #17]
 80158de:	f003 0301 	and.w	r3, r3, #1
 80158e2:	b2db      	uxtb	r3, r3
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d003      	beq.n	80158f0 <ep0_complete_request+0x78>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Do setup OUT status phase\n");
#endif
			do_setup_out_status_phase(pcd);
 80158e8:	69b8      	ldr	r0, [r7, #24]
 80158ea:	f7ff fc11 	bl	8015110 <do_setup_out_status_phase>
 80158ee:	e002      	b.n	80158f6 <ep0_complete_request+0x7e>
					return 1;
				}
			}
#endif

			do_setup_in_status_phase(pcd);
 80158f0:	69b8      	ldr	r0, [r7, #24]
 80158f2:	f7ff fbdb 	bl	80150ac <do_setup_in_status_phase>
		}
		pcd->ep0_pending = 0;
 80158f6:	69ba      	ldr	r2, [r7, #24]
 80158f8:	7b53      	ldrb	r3, [r2, #13]
 80158fa:	f36f 0300 	bfc	r3, #0, #1
 80158fe:	7353      	strb	r3, [r2, #13]
		return 1;
 8015900:	f04f 0301 	mov.w	r3, #1
 8015904:	e099      	b.n	8015a3a <ep0_complete_request+0x1c2>
	}

	if (DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	685a      	ldr	r2, [r3, #4]
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	f103 0304 	add.w	r3, r3, #4
 8015910:	429a      	cmp	r2, r3
 8015912:	d102      	bne.n	801591a <ep0_complete_request+0xa2>
		return 0;
 8015914:	f04f 0300 	mov.w	r3, #0
 8015918:	e08f      	b.n	8015a3a <ep0_complete_request+0x1c2>
	}
	req = DWC_CIRCLEQ_FIRST(&ep->queue);
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	685b      	ldr	r3, [r3, #4]
 801591e:	617b      	str	r3, [r7, #20]

	if (pcd->ep0state == EP0_OUT_STATUS_PHASE
 8015920:	69bb      	ldr	r3, [r7, #24]
 8015922:	7b1b      	ldrb	r3, [r3, #12]
 8015924:	2b05      	cmp	r3, #5
 8015926:	d003      	beq.n	8015930 <ep0_complete_request+0xb8>
	    || pcd->ep0state == EP0_IN_STATUS_PHASE) {
 8015928:	69bb      	ldr	r3, [r7, #24]
 801592a:	7b1b      	ldrb	r3, [r3, #12]
 801592c:	2b04      	cmp	r3, #4
 801592e:	d103      	bne.n	8015938 <ep0_complete_request+0xc0>
		is_last = 1;
 8015930:	f04f 0301 	mov.w	r3, #1
 8015934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015936:	e065      	b.n	8015a04 <ep0_complete_request+0x18c>
	} else if (ep->dwc_ep.is_in) {
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	7c5b      	ldrb	r3, [r3, #17]
 801593c:	f003 0301 	and.w	r3, r3, #1
 8015940:	b2db      	uxtb	r3, r3
 8015942:	2b00      	cmp	r3, #0
 8015944:	d03b      	beq.n	80159be <ep0_complete_request+0x146>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 8015946:	6a3b      	ldr	r3, [r7, #32]
 8015948:	f103 0310 	add.w	r3, r3, #16
 801594c:	4618      	mov	r0, r3
 801594e:	f7f2 f8a7 	bl	8007aa0 <DWC_READ_REG32>
 8015952:	4603      	mov	r3, r0
 8015954:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_desc_enable != 0)
 8015956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015958:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801595c:	2b00      	cmp	r3, #0
 801595e:	d004      	beq.n	801596a <ep0_complete_request+0xf2>
			desc_sts = dev_if->in_desc_addr->status;
 8015960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015962:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8015966:	681b      	ldr	r3, [r3, #0]
 8015968:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d  xfersize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif

		if (((core_if->dma_desc_enable == 0)
 801596a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801596c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015970:	2b00      	cmp	r3, #0
 8015972:	d105      	bne.n	8015980 <ep0_complete_request+0x108>
		     && (deptsiz.b.xfersize == 0))
 8015974:	7b3b      	ldrb	r3, [r7, #12]
 8015976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801597a:	b2db      	uxtb	r3, r3
 801597c:	2b00      	cmp	r3, #0
 801597e:	d007      	beq.n	8015990 <ep0_complete_request+0x118>
		    || ((core_if->dma_desc_enable != 0)
 8015980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015982:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015986:	2b00      	cmp	r3, #0
 8015988:	d03c      	beq.n	8015a04 <ep0_complete_request+0x18c>
			&& (desc_sts.b.bytes == 0))) {
 801598a:	893b      	ldrh	r3, [r7, #8]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d139      	bne.n	8015a04 <ep0_complete_request+0x18c>
			req->actual = ep->dwc_ep.xfer_count;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015998:	461a      	mov	r2, r3
 801599a:	697b      	ldr	r3, [r7, #20]
 801599c:	611a      	str	r2, [r3, #16]
			/* Is a Zero Len Packet needed? */
			if (req->sent_zlp) {
 801599e:	697b      	ldr	r3, [r7, #20]
 80159a0:	7d1b      	ldrb	r3, [r3, #20]
 80159a2:	f003 0301 	and.w	r3, r3, #1
 80159a6:	b2db      	uxtb	r3, r3
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d004      	beq.n	80159b6 <ep0_complete_request+0x13e>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "Setup Rx ZLP\n");
#endif
				req->sent_zlp = 0;
 80159ac:	697a      	ldr	r2, [r7, #20]
 80159ae:	7d13      	ldrb	r3, [r2, #20]
 80159b0:	f36f 0300 	bfc	r3, #0, #1
 80159b4:	7513      	strb	r3, [r2, #20]
			}
			do_setup_out_status_phase(pcd);
 80159b6:	69b8      	ldr	r0, [r7, #24]
 80159b8:	f7ff fbaa 	bl	8015110 <do_setup_out_status_phase>
 80159bc:	e022      	b.n	8015a04 <ep0_complete_request+0x18c>
		}
	} else {
		/* ep0-OUT */
#ifdef DEBUG_EP0
		deptsiz.d32 = DWC_READ_REG32(&out_ep_regs->doeptsiz);
 80159be:	69fb      	ldr	r3, [r7, #28]
 80159c0:	f103 0310 	add.w	r3, r3, #16
 80159c4:	4618      	mov	r0, r3
 80159c6:	f7f2 f86b 	bl	8007aa0 <DWC_READ_REG32>
 80159ca:	4603      	mov	r3, r0
 80159cc:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d xsize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif
		req->actual = ep->dwc_ep.xfer_count;
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80159d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80159d6:	461a      	mov	r2, r3
 80159d8:	697b      	ldr	r3, [r7, #20]
 80159da:	611a      	str	r2, [r3, #16]

		/* Is a Zero Len Packet needed? */
		if (req->sent_zlp) {
 80159dc:	697b      	ldr	r3, [r7, #20]
 80159de:	7d1b      	ldrb	r3, [r3, #20]
 80159e0:	f003 0301 	and.w	r3, r3, #1
 80159e4:	b2db      	uxtb	r3, r3
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d004      	beq.n	80159f4 <ep0_complete_request+0x17c>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Setup Tx ZLP\n");
#endif
			req->sent_zlp = 0;
 80159ea:	697a      	ldr	r2, [r7, #20]
 80159ec:	7d13      	ldrb	r3, [r2, #20]
 80159ee:	f36f 0300 	bfc	r3, #0, #1
 80159f2:	7513      	strb	r3, [r2, #20]
		}
		if (core_if->dma_desc_enable == 0)
 80159f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80159f6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d102      	bne.n	8015a04 <ep0_complete_request+0x18c>
			do_setup_in_status_phase(pcd);
 80159fe:	69b8      	ldr	r0, [r7, #24]
 8015a00:	f7ff fb54 	bl	80150ac <do_setup_in_status_phase>
	}

	/* Complete the request */
	if (is_last) {
 8015a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d015      	beq.n	8015a36 <ep0_complete_request+0x1be>
		dwc_otg_request_done(ep, req, 0);
 8015a0a:	6878      	ldr	r0, [r7, #4]
 8015a0c:	6979      	ldr	r1, [r7, #20]
 8015a0e:	f04f 0200 	mov.w	r2, #0
 8015a12:	f7fc f9db 	bl	8011dcc <dwc_otg_request_done>
		ep->dwc_ep.start_xfer_buff = 0;
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	f04f 0200 	mov.w	r2, #0
 8015a1c:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	f04f 0200 	mov.w	r2, #0
 8015a24:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 8015a26:	687a      	ldr	r2, [r7, #4]
 8015a28:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015a2a:	f36f 0312 	bfc	r3, #0, #19
 8015a2e:	62d3      	str	r3, [r2, #44]	; 0x2c
		return 1;
 8015a30:	f04f 0301 	mov.w	r3, #1
 8015a34:	e001      	b.n	8015a3a <ep0_complete_request+0x1c2>
	}
	return 0;
 8015a36:	f04f 0300 	mov.w	r3, #0
}
 8015a3a:	4618      	mov	r0, r3
 8015a3c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8015a40:	46bd      	mov	sp, r7
 8015a42:	bd80      	pop	{r7, pc}

08015a44 <complete_ep>:
/**
 * This function completes the request for the EP. If there are
 * additional requests for the EP in the queue they will be started.
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b08e      	sub	sp, #56	; 0x38
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015a50:	689b      	ldr	r3, [r3, #8]
 8015a52:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a56:	689b      	ldr	r3, [r3, #8]
 8015a58:	623b      	str	r3, [r7, #32]
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	7c1b      	ldrb	r3, [r3, #16]
 8015a5e:	6a3a      	ldr	r2, [r7, #32]
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 8015a60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015a64:	18d3      	adds	r3, r2, r3
 8015a66:	685b      	ldr	r3, [r3, #4]
 8015a68:	61fb      	str	r3, [r7, #28]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
	deptsiz_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req = 0;
 8015a6a:	f04f 0300 	mov.w	r3, #0
 8015a6e:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t byte_count = 0;
 8015a70:	f04f 0300 	mov.w	r3, #0
 8015a74:	633b      	str	r3, [r7, #48]	; 0x30
	int is_last = 0;
 8015a76:	f04f 0300 	mov.w	r3, #0
 8015a7a:	62fb      	str	r3, [r7, #44]	; 0x2c

	DWC_DEBUGPL(DBG_PCDV, "%s() %d-%s\n", __func__, ep->dwc_ep.num,
		    (ep->dwc_ep.is_in ? "IN" : "OUT"));

	/* Get any pending requests */
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	685a      	ldr	r2, [r3, #4]
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	f103 0304 	add.w	r3, r3, #4
 8015a86:	429a      	cmp	r2, r3
 8015a88:	f000 8206 	beq.w	8015e98 <complete_ep+0x454>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	685b      	ldr	r3, [r3, #4]
 8015a90:	61bb      	str	r3, [r7, #24]
		if (!req) {
 8015a92:	69bb      	ldr	r3, [r7, #24]
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	f000 81ff 	beq.w	8015e98 <complete_ep+0x454>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "Requests %d\n", ep->pcd->request_pending);

	if (ep->dwc_ep.is_in) {
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	7c5b      	ldrb	r3, [r3, #17]
 8015a9e:	f003 0301 	and.w	r3, r3, #1
 8015aa2:	b2db      	uxtb	r3, r3
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	f000 80ec 	beq.w	8015c82 <complete_ep+0x23e>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 8015aaa:	69fb      	ldr	r3, [r7, #28]
 8015aac:	f103 0310 	add.w	r3, r3, #16
 8015ab0:	4618      	mov	r0, r3
 8015ab2:	f7f1 fff5 	bl	8007aa0 <DWC_READ_REG32>
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	613b      	str	r3, [r7, #16]

		if (core_if->dma_enable) {
 8015aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015abc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	f000 80a0 	beq.w	8015c06 <complete_ep+0x1c2>
			if (core_if->dma_desc_enable == 0) {
 8015ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ac8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d164      	bne.n	8015b9a <complete_ep+0x156>
				if (deptsiz.b.xfersize == 0
 8015ad0:	693b      	ldr	r3, [r7, #16]
 8015ad2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8015ad6:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	f040 81bc 	bne.w	8015e58 <complete_ep+0x414>
				    && deptsiz.b.pktcnt == 0) {
 8015ae0:	8a7a      	ldrh	r2, [r7, #18]
 8015ae2:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8015ae6:	4013      	ands	r3, r2
 8015ae8:	b29b      	uxth	r3, r3
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	f040 81b4 	bne.w	8015e58 <complete_ep+0x414>
					byte_count =
					    ep->dwc_ep.xfer_len -
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015af8:	461a      	mov	r2, r3
					    ep->dwc_ep.xfer_count;
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015afe:	f3c3 0312 	ubfx	r3, r3, #0, #19
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
					    ep->dwc_ep.xfer_len -
 8015b02:	1ad3      	subs	r3, r2, r3

		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
 8015b04:	633b      	str	r3, [r7, #48]	; 0x30
					    ep->dwc_ep.xfer_len -
					    ep->dwc_ep.xfer_count;

					ep->dwc_ep.xfer_buff += byte_count;
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b0c:	18d2      	adds	r2, r2, r3
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	629a      	str	r2, [r3, #40]	; 0x28
					ep->dwc_ep.dma_addr += byte_count;
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	699a      	ldr	r2, [r3, #24]
 8015b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b18:	18d2      	adds	r2, r2, r3
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	619a      	str	r2, [r3, #24]
					ep->dwc_ep.xfer_count += byte_count;
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015b26:	461a      	mov	r2, r3
 8015b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b2a:	18d3      	adds	r3, r2, r3
 8015b2c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015b30:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015b34:	6879      	ldr	r1, [r7, #4]
 8015b36:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015b38:	f362 0312 	bfi	r3, r2, #0, #19
 8015b3c:	630b      	str	r3, [r1, #48]	; 0x30
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015b46:	461a      	mov	r2, r3
					    ep->dwc_ep.total_len) {
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 8015b50:	429a      	cmp	r2, r3
 8015b52:	da07      	bge.n	8015b64 <complete_ep+0x120>
					    ep->dwc_ep.total_len) {
						dwc_otg_ep_start_transfer
						    (core_if, &ep->dwc_ep);
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	f103 0310 	add.w	r3, r3, #16
 8015b5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015b5c:	4619      	mov	r1, r3
 8015b5e:	f7f7 f9c5 	bl	800ceec <dwc_otg_ep_start_transfer>
 8015b62:	e179      	b.n	8015e58 <complete_ep+0x414>
					} else if (ep->dwc_ep.sent_zlp) {
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015b6a:	f003 0308 	and.w	r3, r3, #8
 8015b6e:	b2db      	uxtb	r3, r3
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d00e      	beq.n	8015b92 <complete_ep+0x14e>
						 * and the second with 0 size. For Desriptor
						 * DMA mode SW is able to initiate a transfer,
						 * which will handle all the packets including
						 * the last  0 legth.
						 */
						ep->dwc_ep.sent_zlp = 0;
 8015b74:	687a      	ldr	r2, [r7, #4]
 8015b76:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015b7a:	f36f 03c3 	bfc	r3, #3, #1
 8015b7e:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						dwc_otg_ep_start_zl_transfer
						    (core_if, &ep->dwc_ep);
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	f103 0310 	add.w	r3, r3, #16
 8015b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015b8a:	4619      	mov	r1, r3
 8015b8c:	f7f7 fbcc 	bl	800d328 <dwc_otg_ep_start_zl_transfer>
 8015b90:	e162      	b.n	8015e58 <complete_ep+0x414>
					} else {
						is_last = 1;
 8015b92:	f04f 0301 	mov.w	r3, #1
 8015b96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015b98:	e15e      	b.n	8015e58 <complete_ep+0x414>
					     (ep->dwc_ep.is_in ? "IN" : "OUT"),
					     deptsiz.b.xfersize,
					     deptsiz.b.pktcnt);
				}
			} else {
				dma_desc = ep->dwc_ep.desc_addr;
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	6a1b      	ldr	r3, [r3, #32]
 8015b9e:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 8015ba0:	f04f 0300 	mov.w	r3, #0
 8015ba4:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 8015ba6:	687a      	ldr	r2, [r7, #4]
 8015ba8:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015bac:	f36f 03c3 	bfc	r3, #3, #1
 8015bb0:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015bb4:	f04f 0300 	mov.w	r3, #0
 8015bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8015bba:	e00e      	b.n	8015bda <complete_ep+0x196>
					     ++i) {
					desc_sts = dma_desc->status;
 8015bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	60fb      	str	r3, [r7, #12]
					byte_count += desc_sts.b.bytes;
 8015bc2:	89bb      	ldrh	r3, [r7, #12]
 8015bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015bc6:	18d3      	adds	r3, r2, r3
 8015bc8:	633b      	str	r3, [r7, #48]	; 0x30
					dma_desc++;
 8015bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015bcc:	f103 0308 	add.w	r3, r3, #8
 8015bd0:	637b      	str	r3, [r7, #52]	; 0x34

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 8015bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bd4:	f103 0301 	add.w	r3, r3, #1
 8015bd8:	62bb      	str	r3, [r7, #40]	; 0x28
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015be0:	429a      	cmp	r2, r3
 8015be2:	d3eb      	bcc.n	8015bbc <complete_ep+0x178>
					dma_desc++;
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
 8015be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	f040 8136 	bne.w	8015e58 <complete_ep+0x414>
					ep->dwc_ep.xfer_count =
					    ep->dwc_ep.total_len;
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015bf0:	f3c3 0112 	ubfx	r1, r3, #0, #19
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
					ep->dwc_ep.xfer_count =
 8015bf4:	687a      	ldr	r2, [r7, #4]
 8015bf6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8015bf8:	f361 0312 	bfi	r3, r1, #0, #19
 8015bfc:	6313      	str	r3, [r2, #48]	; 0x30
					    ep->dwc_ep.total_len;
					is_last = 1;
 8015bfe:	f04f 0301 	mov.w	r3, #1
 8015c02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015c04:	e128      	b.n	8015e58 <complete_ep+0x414>
				} else {
					DWC_WARN("Incomplete transfer\n");
				}
			}
		} else {
			if (deptsiz.b.xfersize == 0 && deptsiz.b.pktcnt == 0) {
 8015c06:	693b      	ldr	r3, [r7, #16]
 8015c08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8015c0c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	f040 8121 	bne.w	8015e58 <complete_ep+0x414>
 8015c16:	8a7a      	ldrh	r2, [r7, #18]
 8015c18:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8015c1c:	4013      	ands	r3, r2
 8015c1e:	b29b      	uxth	r3, r3
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	f040 8119 	bne.w	8015e58 <complete_ep+0x414>
					    deptsiz.b.pktcnt);

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015c2e:	461a      	mov	r2, r3
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015c38:	429a      	cmp	r2, r3
 8015c3a:	da07      	bge.n	8015c4c <complete_ep+0x208>
					dwc_otg_ep_start_transfer(core_if,
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	f103 0310 	add.w	r3, r3, #16
 8015c42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015c44:	4619      	mov	r1, r3
 8015c46:	f7f7 f951 	bl	800ceec <dwc_otg_ep_start_transfer>
 8015c4a:	e105      	b.n	8015e58 <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015c52:	f003 0308 	and.w	r3, r3, #8
 8015c56:	b2db      	uxtb	r3, r3
 8015c58:	2b00      	cmp	r3, #0
 8015c5a:	d00e      	beq.n	8015c7a <complete_ep+0x236>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8015c5c:	687a      	ldr	r2, [r7, #4]
 8015c5e:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015c62:	f36f 03c3 	bfc	r3, #3, #1
 8015c66:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	f103 0310 	add.w	r3, r3, #16
 8015c70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015c72:	4619      	mov	r1, r3
 8015c74:	f7f7 fb58 	bl	800d328 <dwc_otg_ep_start_zl_transfer>
 8015c78:	e0ee      	b.n	8015e58 <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8015c7a:	f04f 0301 	mov.w	r3, #1
 8015c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015c80:	e0ea      	b.n	8015e58 <complete_ep+0x414>
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
		    dev_if->out_ep_regs[ep->dwc_ep.num];
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	7c1b      	ldrb	r3, [r3, #16]
 8015c86:	6a3a      	ldr	r2, [r7, #32]
				     (ep->dwc_ep.is_in ? "IN" : "OUT"),
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 8015c88:	f103 0308 	add.w	r3, r3, #8
 8015c8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015c90:	18d3      	adds	r3, r2, r3
 8015c92:	685b      	ldr	r3, [r3, #4]
 8015c94:	617b      	str	r3, [r7, #20]
		    dev_if->out_ep_regs[ep->dwc_ep.num];
		desc_sts.d32 = 0;
 8015c96:	f04f 0300 	mov.w	r3, #0
 8015c9a:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_enable) {
 8015c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c9e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	f000 80ab 	beq.w	8015dfe <complete_ep+0x3ba>
			if (core_if->dma_desc_enable) {
 8015ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015caa:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d041      	beq.n	8015d36 <complete_ep+0x2f2>
				dma_desc = ep->dwc_ep.desc_addr;
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	6a1b      	ldr	r3, [r3, #32]
 8015cb6:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 8015cb8:	f04f 0300 	mov.w	r3, #0
 8015cbc:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 8015cbe:	687a      	ldr	r2, [r7, #4]
 8015cc0:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015cc4:	f36f 03c3 	bfc	r3, #3, #1
 8015cc8:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015ccc:	f04f 0300 	mov.w	r3, #0
 8015cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8015cd2:	e00e      	b.n	8015cf2 <complete_ep+0x2ae>
					     ++i) {
						desc_sts = dma_desc->status;
 8015cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	60fb      	str	r3, [r7, #12]
						byte_count += desc_sts.b.bytes;
 8015cda:	89bb      	ldrh	r3, [r7, #12]
 8015cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015cde:	18d3      	adds	r3, r2, r3
 8015ce0:	633b      	str	r3, [r7, #48]	; 0x30
						dma_desc++;
 8015ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015ce4:	f103 0308 	add.w	r3, r3, #8
 8015ce8:	637b      	str	r3, [r7, #52]	; 0x34
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 8015cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cec:	f103 0301 	add.w	r3, r3, #1
 8015cf0:	62bb      	str	r3, [r7, #40]	; 0x28
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015cf8:	429a      	cmp	r2, r3
 8015cfa:	d3eb      	bcc.n	8015cd4 <complete_ep+0x290>
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
				    - byte_count +
 8015d04:	461a      	mov	r2, r3
 8015d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d08:	1ad2      	subs	r2, r2, r3
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
				    - byte_count +
 8015d12:	f1c3 0300 	rsb	r3, r3, #0
 8015d16:	f003 0303 	and.w	r3, r3, #3
 8015d1a:	18d3      	adds	r3, r2, r3
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8015d1c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015d20:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015d24:	6879      	ldr	r1, [r7, #4]
 8015d26:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015d28:	f362 0312 	bfi	r3, r2, #0, #19
 8015d2c:	630b      	str	r3, [r1, #48]	; 0x30
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
 8015d2e:	f04f 0301 	mov.w	r3, #1
 8015d32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015d34:	e090      	b.n	8015e58 <complete_ep+0x414>
			} else {
				deptsiz.d32 = 0;
 8015d36:	f04f 0300 	mov.w	r3, #0
 8015d3a:	613b      	str	r3, [r7, #16]
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);
 8015d3c:	697b      	ldr	r3, [r7, #20]
 8015d3e:	f103 0310 	add.w	r3, r3, #16
 8015d42:	4618      	mov	r0, r3
 8015d44:	f7f1 feac 	bl	8007aa0 <DWC_READ_REG32>
 8015d48:	4603      	mov	r3, r0
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
 8015d4a:	613b      	str	r3, [r7, #16]
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015d54:	461a      	mov	r2, r3
					      ep->dwc_ep.xfer_count -
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015d5e:	1ad2      	subs	r2, r2, r3
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
 8015d60:	693b      	ldr	r3, [r7, #16]
 8015d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
					      ep->dwc_ep.xfer_count -
 8015d66:	1ad3      	subs	r3, r2, r3
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015d68:	633b      	str	r3, [r7, #48]	; 0x30
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
				ep->dwc_ep.xfer_buff += byte_count;
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d70:	18d2      	adds	r2, r2, r3
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.dma_addr += byte_count;
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	699a      	ldr	r2, [r3, #24]
 8015d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d7c:	18d2      	adds	r2, r2, r3
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.xfer_count += byte_count;
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015d8a:	461a      	mov	r2, r3
 8015d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d8e:	18d3      	adds	r3, r2, r3
 8015d90:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015d94:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015d98:	6879      	ldr	r1, [r7, #4]
 8015d9a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015d9c:	f362 0312 	bfi	r3, r2, #0, #19
 8015da0:	630b      	str	r3, [r1, #48]	; 0x30

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015daa:	461a      	mov	r2, r3
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015db4:	429a      	cmp	r2, r3
 8015db6:	da07      	bge.n	8015dc8 <complete_ep+0x384>
					dwc_otg_ep_start_transfer(core_if,
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	f103 0310 	add.w	r3, r3, #16
 8015dbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015dc0:	4619      	mov	r1, r3
 8015dc2:	f7f7 f893 	bl	800ceec <dwc_otg_ep_start_transfer>
 8015dc6:	e047      	b.n	8015e58 <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015dce:	f003 0308 	and.w	r3, r3, #8
 8015dd2:	b2db      	uxtb	r3, r3
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d00e      	beq.n	8015df6 <complete_ep+0x3b2>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8015dd8:	687a      	ldr	r2, [r7, #4]
 8015dda:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015dde:	f36f 03c3 	bfc	r3, #3, #1
 8015de2:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	f103 0310 	add.w	r3, r3, #16
 8015dec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015dee:	4619      	mov	r1, r3
 8015df0:	f7f7 fa9a 	bl	800d328 <dwc_otg_ep_start_zl_transfer>
 8015df4:	e030      	b.n	8015e58 <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8015df6:	f04f 0301 	mov.w	r3, #1
 8015dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015dfc:	e02c      	b.n	8015e58 <complete_ep+0x414>
			}
		} else {
			/*      Check if the whole transfer was completed, 
			 *      if no, setup transfer for next portion of data
			 */
			if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015e06:	461a      	mov	r2, r3
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015e10:	429a      	cmp	r2, r3
 8015e12:	da07      	bge.n	8015e24 <complete_ep+0x3e0>
				dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	f103 0310 	add.w	r3, r3, #16
 8015e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015e1c:	4619      	mov	r1, r3
 8015e1e:	f7f7 f865 	bl	800ceec <dwc_otg_ep_start_transfer>
 8015e22:	e019      	b.n	8015e58 <complete_ep+0x414>
			} else if (ep->dwc_ep.sent_zlp) {
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015e2a:	f003 0308 	and.w	r3, r3, #8
 8015e2e:	b2db      	uxtb	r3, r3
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d00e      	beq.n	8015e52 <complete_ep+0x40e>
				 * and the second with 0 size. For Desriptor
				 * DMA mode SW is able to initiate a transfer,
				 * which will handle all the packets including
				 * the last  0 legth.
				 */
				ep->dwc_ep.sent_zlp = 0;
 8015e34:	687a      	ldr	r2, [r7, #4]
 8015e36:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015e3a:	f36f 03c3 	bfc	r3, #3, #1
 8015e3e:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				dwc_otg_ep_start_zl_transfer(core_if,
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	f103 0310 	add.w	r3, r3, #16
 8015e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015e4a:	4619      	mov	r1, r3
 8015e4c:	f7f7 fa6c 	bl	800d328 <dwc_otg_ep_start_zl_transfer>
 8015e50:	e002      	b.n	8015e58 <complete_ep+0x414>
							     &ep->dwc_ep);
			} else {
				is_last = 1;
 8015e52:	f04f 0301 	mov.w	r3, #1
 8015e56:	62fb      	str	r3, [r7, #44]	; 0x2c
			    ep->dwc_ep.xfer_len, ep->dwc_ep.xfer_count,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
	}

	/* Complete the request */
	if (is_last) {
 8015e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d01c      	beq.n	8015e98 <complete_ep+0x454>
#ifdef DWC_UTE_CFI
		if (ep->dwc_ep.buff_mode != BM_STANDARD) {
			req->actual = ep->dwc_ep.cfi_req_len - byte_count;
		} else {
#endif
			req->actual = ep->dwc_ep.xfer_count;
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015e66:	461a      	mov	r2, r3
 8015e68:	69bb      	ldr	r3, [r7, #24]
 8015e6a:	611a      	str	r2, [r3, #16]
#ifdef DWC_UTE_CFI
		}
#endif

		dwc_otg_request_done(ep, req, 0);
 8015e6c:	6878      	ldr	r0, [r7, #4]
 8015e6e:	69b9      	ldr	r1, [r7, #24]
 8015e70:	f04f 0200 	mov.w	r2, #0
 8015e74:	f7fb ffaa 	bl	8011dcc <dwc_otg_request_done>

		ep->dwc_ep.start_xfer_buff = 0;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	f04f 0200 	mov.w	r2, #0
 8015e7e:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f04f 0200 	mov.w	r2, #0
 8015e86:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 8015e88:	687a      	ldr	r2, [r7, #4]
 8015e8a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015e8c:	f36f 0312 	bfc	r3, #0, #19
 8015e90:	62d3      	str	r3, [r2, #44]	; 0x2c

		/* If there is a request in the queue start it. */
		start_next_request(ep);
 8015e92:	6878      	ldr	r0, [r7, #4]
 8015e94:	f7fe f840 	bl	8013f18 <start_next_request>
	}
}
 8015e98:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8015e9c:	46bd      	mov	sp, r7
 8015e9e:	bd80      	pop	{r7, pc}

08015ea0 <dwc_otg_pcd_handle_noniso_bna>:
/**
 * This function handle BNA interrupt for Non Isochronous EPs
 *
 */
static void dwc_otg_pcd_handle_noniso_bna(dwc_otg_pcd_ep_t * ep)
{
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b08a      	sub	sp, #40	; 0x28
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
	dwc_ep_t *dwc_ep = &ep->dwc_ep;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f103 0310 	add.w	r3, r3, #16
 8015eae:	61bb      	str	r3, [r7, #24]
	volatile uint32_t *addr;
	depctl_data_t depctl = {.d32 = 0 };
 8015eb0:	f04f 0300 	mov.w	r3, #0
 8015eb4:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_t *pcd = ep->pcd;
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015eba:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	dev_dma_desc_sts_t sts = {.d32 = 0 };
 8015ebc:	f04f 0300 	mov.w	r3, #0
 8015ec0:	60fb      	str	r3, [r7, #12]
	int i;

	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;
 8015ec2:	69bb      	ldr	r3, [r7, #24]
 8015ec4:	691b      	ldr	r3, [r3, #16]
 8015ec6:	623b      	str	r3, [r7, #32]

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 8015ec8:	f04f 0300 	mov.w	r3, #0
 8015ecc:	61fb      	str	r3, [r7, #28]
 8015ece:	e011      	b.n	8015ef4 <dwc_otg_pcd_handle_noniso_bna+0x54>
		sts.d32 = dma_desc->status.d32;
 8015ed0:	6a3b      	ldr	r3, [r7, #32]
 8015ed2:	681b      	ldr	r3, [r3, #0]
 8015ed4:	60fb      	str	r3, [r7, #12]
		sts.b.bs = BS_HOST_READY;
 8015ed6:	68fb      	ldr	r3, [r7, #12]
 8015ed8:	f36f 739f 	bfc	r3, #30, #2
 8015edc:	60fb      	str	r3, [r7, #12]
		dma_desc->status.d32 = sts.d32;
 8015ede:	68fa      	ldr	r2, [r7, #12]
 8015ee0:	6a3b      	ldr	r3, [r7, #32]
 8015ee2:	601a      	str	r2, [r3, #0]
	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 8015ee4:	69fb      	ldr	r3, [r7, #28]
 8015ee6:	f103 0301 	add.w	r3, r3, #1
 8015eea:	61fb      	str	r3, [r7, #28]
 8015eec:	6a3b      	ldr	r3, [r7, #32]
 8015eee:	f103 0308 	add.w	r3, r3, #8
 8015ef2:	623b      	str	r3, [r7, #32]
 8015ef4:	69fa      	ldr	r2, [r7, #28]
 8015ef6:	69bb      	ldr	r3, [r7, #24]
 8015ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015efa:	429a      	cmp	r2, r3
 8015efc:	d3e8      	bcc.n	8015ed0 <dwc_otg_pcd_handle_noniso_bna+0x30>
		sts.d32 = dma_desc->status.d32;
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
 8015efe:	69bb      	ldr	r3, [r7, #24]
 8015f00:	785b      	ldrb	r3, [r3, #1]
 8015f02:	f003 0301 	and.w	r3, r3, #1
 8015f06:	b2db      	uxtb	r3, r3
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d10c      	bne.n	8015f26 <dwc_otg_pcd_handle_noniso_bna+0x86>
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
 8015f0c:	697b      	ldr	r3, [r7, #20]
 8015f0e:	689b      	ldr	r3, [r3, #8]
 8015f10:	689a      	ldr	r2, [r3, #8]
 8015f12:	69bb      	ldr	r3, [r7, #24]
 8015f14:	781b      	ldrb	r3, [r3, #0]
 8015f16:	f103 0308 	add.w	r3, r3, #8
 8015f1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015f1e:	18d3      	adds	r3, r2, r3
 8015f20:	685b      	ldr	r3, [r3, #4]
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
		addr =
 8015f22:	627b      	str	r3, [r7, #36]	; 0x24
 8015f24:	e009      	b.n	8015f3a <dwc_otg_pcd_handle_noniso_bna+0x9a>
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
 8015f26:	697b      	ldr	r3, [r7, #20]
 8015f28:	689b      	ldr	r3, [r3, #8]
 8015f2a:	689a      	ldr	r2, [r3, #8]
 8015f2c:	69bb      	ldr	r3, [r7, #24]
 8015f2e:	781b      	ldrb	r3, [r3, #0]
 8015f30:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015f34:	18d3      	adds	r3, r2, r3
 8015f36:	685b      	ldr	r3, [r3, #4]
	if (dwc_ep->is_in == 0) {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
 8015f38:	627b      	str	r3, [r7, #36]	; 0x24
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
	}
	depctl.b.epena = 1;
 8015f3a:	693b      	ldr	r3, [r7, #16]
 8015f3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8015f40:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(addr, 0, depctl.d32);
 8015f42:	693b      	ldr	r3, [r7, #16]
 8015f44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015f46:	f04f 0100 	mov.w	r1, #0
 8015f4a:	461a      	mov	r2, r3
 8015f4c:	f7f1 fdc2 	bl	8007ad4 <DWC_MODIFY_REG32>
}
 8015f50:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8015f54:	46bd      	mov	sp, r7
 8015f56:	bd80      	pop	{r7, pc}

08015f58 <handle_ep0>:
 *
 * The state of the control tranfers are tracked in
 * <code>ep0state</code>.
 */
static void handle_ep0(dwc_otg_pcd_t * pcd)
{
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	b088      	sub	sp, #32
 8015f5c:	af00      	add	r7, sp, #0
 8015f5e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	689b      	ldr	r3, [r3, #8]
 8015f64:	61bb      	str	r3, [r7, #24]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8015f6c:	617b      	str	r3, [r7, #20]
	deptsiz0_data_t deptsiz;
	uint32_t byte_count;

#ifdef DEBUG_EP0
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);
	print_ep0_state(pcd);
 8015f6e:	6878      	ldr	r0, [r7, #4]
 8015f70:	f7fd ff06 	bl	8013d80 <print_ep0_state>
#endif

//      DWC_PRINTF("HANDLE EP0\n");

	switch (pcd->ep0state) {
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	7b1b      	ldrb	r3, [r3, #12]
 8015f78:	2b06      	cmp	r3, #6
 8015f7a:	f200 812f 	bhi.w	80161dc <handle_ep0+0x284>
 8015f7e:	a201      	add	r2, pc, #4	; (adr r2, 8015f84 <handle_ep0+0x2c>)
 8015f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f84:	080161dd 	.word	0x080161dd
 8015f88:	08015fa1 	.word	0x08015fa1
 8015f8c:	08015fb3 	.word	0x08015fb3
 8015f90:	080160ab 	.word	0x080160ab
 8015f94:	080161a7 	.word	0x080161a7
 8015f98:	080161a7 	.word	0x080161a7
 8015f9c:	080161dd 	.word	0x080161dd
	case EP0_DISCONNECT:
		break;

	case EP0_IDLE:
		pcd->request_config = 0;
 8015fa0:	687a      	ldr	r2, [r7, #4]
 8015fa2:	7b53      	ldrb	r3, [r2, #13]
 8015fa4:	f36f 0341 	bfc	r3, #1, #1
 8015fa8:	7353      	strb	r3, [r2, #13]

		pcd_setup(pcd);
 8015faa:	6878      	ldr	r0, [r7, #4]
 8015fac:	f7ff fba2 	bl	80156f4 <pcd_setup>
		break;
 8015fb0:	e114      	b.n	80161dc <handle_ep0+0x284>
		DWC_DEBUGPL(DBG_PCD, "DATA_IN EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif

		if (core_if->dma_enable != 0) {
 8015fb2:	69bb      	ldr	r3, [r7, #24]
 8015fb4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d044      	beq.n	8016046 <handle_ep0+0xee>
			 * need to do the make calculations after each complete.
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
 8015fbc:	69bb      	ldr	r3, [r7, #24]
 8015fbe:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d115      	bne.n	8015ff2 <handle_ep0+0x9a>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8015fc6:	69bb      	ldr	r3, [r7, #24]
 8015fc8:	689b      	ldr	r3, [r3, #8]
						   dev_if->in_ep_regs[0]->
 8015fca:	685b      	ldr	r3, [r3, #4]
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8015fcc:	f103 0310 	add.w	r3, r3, #16
 8015fd0:	4618      	mov	r0, r3
 8015fd2:	f7f1 fd65 	bl	8007aa0 <DWC_READ_REG32>
 8015fd6:	4603      	mov	r3, r0
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 8015fd8:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
 8015fda:	697b      	ldr	r3, [r7, #20]
 8015fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015fe2:	461a      	mov	r2, r3
 8015fe4:	7a3b      	ldrb	r3, [r7, #8]
 8015fe6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8015fea:	b2db      	uxtb	r3, r3
 8015fec:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
 8015fee:	61fb      	str	r3, [r7, #28]
 8015ff0:	e00d      	b.n	801600e <handle_ep0+0xb6>
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
 8015ff2:	69bb      	ldr	r3, [r7, #24]
 8015ff4:	689b      	ldr	r3, [r3, #8]
 8015ff6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
 8015ffa:	681b      	ldr	r3, [r3, #0]
 8015ffc:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
 8015ffe:	697b      	ldr	r3, [r7, #20]
 8016000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016006:	461a      	mov	r2, r3
 8016008:	8a3b      	ldrh	r3, [r7, #16]
 801600a:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
 801600c:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 801600e:	697b      	ldr	r3, [r7, #20]
 8016010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016016:	461a      	mov	r2, r3
 8016018:	69fb      	ldr	r3, [r7, #28]
 801601a:	18d3      	adds	r3, r2, r3
 801601c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8016020:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8016024:	6979      	ldr	r1, [r7, #20]
 8016026:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8016028:	f362 0312 	bfi	r3, r2, #0, #19
 801602c:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 801602e:	697b      	ldr	r3, [r7, #20]
 8016030:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016032:	69fb      	ldr	r3, [r7, #28]
 8016034:	18d2      	adds	r2, r2, r3
 8016036:	697b      	ldr	r3, [r7, #20]
 8016038:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 801603a:	697b      	ldr	r3, [r7, #20]
 801603c:	699a      	ldr	r2, [r3, #24]
 801603e:	69fb      	ldr	r3, [r7, #28]
 8016040:	18d2      	adds	r2, r2, r3
 8016042:	697b      	ldr	r3, [r7, #20]
 8016044:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 8016046:	697b      	ldr	r3, [r7, #20]
 8016048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801604a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801604e:	461a      	mov	r2, r3
 8016050:	697b      	ldr	r3, [r7, #20]
 8016052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016058:	429a      	cmp	r2, r3
 801605a:	da09      	bge.n	8016070 <handle_ep0+0x118>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	689a      	ldr	r2, [r3, #8]
 8016060:	697b      	ldr	r3, [r7, #20]
 8016062:	f103 0310 	add.w	r3, r3, #16
 8016066:	4610      	mov	r0, r2
 8016068:	4619      	mov	r1, r3
 801606a:	f7f7 fc4b 	bl	800d904 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 801606e:	e0b5      	b.n	80161dc <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 8016070:	697b      	ldr	r3, [r7, #20]
 8016072:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8016076:	f003 0308 	and.w	r3, r3, #8
 801607a:	b2db      	uxtb	r3, r3
 801607c:	2b00      	cmp	r3, #0
 801607e:	d010      	beq.n	80160a2 <handle_ep0+0x14a>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	689a      	ldr	r2, [r3, #8]
 8016084:	697b      	ldr	r3, [r7, #20]
 8016086:	f103 0310 	add.w	r3, r3, #16
 801608a:	4610      	mov	r0, r2
 801608c:	4619      	mov	r1, r3
 801608e:	f7f7 fc39 	bl	800d904 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 8016092:	697a      	ldr	r2, [r7, #20]
 8016094:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8016098:	f36f 03c3 	bfc	r3, #3, #1
 801609c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 80160a0:	e09c      	b.n	80161dc <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 80160a2:	6978      	ldr	r0, [r7, #20]
 80160a4:	f7ff fbe8 	bl	8015878 <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 80160a8:	e098      	b.n	80161dc <handle_ep0+0x284>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCD, "DATA_OUT EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
 80160aa:	69bb      	ldr	r3, [r7, #24]
 80160ac:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d046      	beq.n	8016142 <handle_ep0+0x1ea>
			if (core_if->dma_desc_enable == 0) {
 80160b4:	69bb      	ldr	r3, [r7, #24]
 80160b6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d116      	bne.n	80160ec <handle_ep0+0x194>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 80160be:	69bb      	ldr	r3, [r7, #24]
 80160c0:	689b      	ldr	r3, [r3, #8]
						   dev_if->out_ep_regs[0]->
 80160c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 80160c4:	f103 0310 	add.w	r3, r3, #16
 80160c8:	4618      	mov	r0, r3
 80160ca:	f7f1 fce9 	bl	8007aa0 <DWC_READ_REG32>
 80160ce:	4603      	mov	r3, r0
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 80160d0:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
 80160d2:	697b      	ldr	r3, [r7, #20]
 80160d4:	8a5b      	ldrh	r3, [r3, #18]
 80160d6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80160da:	b29b      	uxth	r3, r3
 80160dc:	461a      	mov	r2, r3
 80160de:	7a3b      	ldrb	r3, [r7, #8]
 80160e0:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80160e4:	b2db      	uxtb	r3, r3
 80160e6:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
 80160e8:	61fb      	str	r3, [r7, #28]
 80160ea:	e00e      	b.n	801610a <handle_ep0+0x1b2>
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
 80160ec:	69bb      	ldr	r3, [r7, #24]
 80160ee:	689b      	ldr	r3, [r3, #8]
 80160f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
 80160f8:	697b      	ldr	r3, [r7, #20]
 80160fa:	8a5b      	ldrh	r3, [r3, #18]
 80160fc:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8016100:	b29b      	uxth	r3, r3
 8016102:	461a      	mov	r2, r3
 8016104:	8a3b      	ldrh	r3, [r7, #16]
 8016106:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
 8016108:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 801610a:	697b      	ldr	r3, [r7, #20]
 801610c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801610e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016112:	461a      	mov	r2, r3
 8016114:	69fb      	ldr	r3, [r7, #28]
 8016116:	18d3      	adds	r3, r2, r3
 8016118:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 801611c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8016120:	6979      	ldr	r1, [r7, #20]
 8016122:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8016124:	f362 0312 	bfi	r3, r2, #0, #19
 8016128:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 801612a:	697b      	ldr	r3, [r7, #20]
 801612c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801612e:	69fb      	ldr	r3, [r7, #28]
 8016130:	18d2      	adds	r2, r2, r3
 8016132:	697b      	ldr	r3, [r7, #20]
 8016134:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 8016136:	697b      	ldr	r3, [r7, #20]
 8016138:	699a      	ldr	r2, [r3, #24]
 801613a:	69fb      	ldr	r3, [r7, #28]
 801613c:	18d2      	adds	r2, r2, r3
 801613e:	697b      	ldr	r3, [r7, #20]
 8016140:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 8016142:	697b      	ldr	r3, [r7, #20]
 8016144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801614a:	461a      	mov	r2, r3
 801614c:	697b      	ldr	r3, [r7, #20]
 801614e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016154:	429a      	cmp	r2, r3
 8016156:	da09      	bge.n	801616c <handle_ep0+0x214>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	689a      	ldr	r2, [r3, #8]
 801615c:	697b      	ldr	r3, [r7, #20]
 801615e:	f103 0310 	add.w	r3, r3, #16
 8016162:	4610      	mov	r0, r2
 8016164:	4619      	mov	r1, r3
 8016166:	f7f7 fbcd 	bl	800d904 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 801616a:	e037      	b.n	80161dc <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 801616c:	697b      	ldr	r3, [r7, #20]
 801616e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8016172:	f003 0308 	and.w	r3, r3, #8
 8016176:	b2db      	uxtb	r3, r3
 8016178:	2b00      	cmp	r3, #0
 801617a:	d010      	beq.n	801619e <handle_ep0+0x246>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	689a      	ldr	r2, [r3, #8]
 8016180:	697b      	ldr	r3, [r7, #20]
 8016182:	f103 0310 	add.w	r3, r3, #16
 8016186:	4610      	mov	r0, r2
 8016188:	4619      	mov	r1, r3
 801618a:	f7f7 fbbb 	bl	800d904 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 801618e:	697a      	ldr	r2, [r7, #20]
 8016190:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8016194:	f36f 03c3 	bfc	r3, #3, #1
 8016198:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 801619c:	e01e      	b.n	80161dc <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 801619e:	6978      	ldr	r0, [r7, #20]
 80161a0:	f7ff fb6a 	bl	8015878 <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 80161a4:	e01a      	b.n	80161dc <handle_ep0+0x284>

	case EP0_IN_STATUS_PHASE:
	case EP0_OUT_STATUS_PHASE:
		DWC_DEBUGPL(DBG_PCD, "CASE: EP0_STATUS\n");
		ep0_complete_request(ep0);
 80161a6:	6978      	ldr	r0, [r7, #20]
 80161a8:	f7ff fb66 	bl	8015878 <ep0_complete_request>
		pcd->ep0state = EP0_IDLE;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	f04f 0201 	mov.w	r2, #1
 80161b2:	731a      	strb	r2, [r3, #12]
		ep0->stopped = 1;
 80161b4:	697a      	ldr	r2, [r7, #20]
 80161b6:	7b13      	ldrb	r3, [r2, #12]
 80161b8:	f043 0301 	orr.w	r3, r3, #1
 80161bc:	7313      	strb	r3, [r2, #12]
		ep0->dwc_ep.is_in = 0;	/* OUT for next SETUP */
 80161be:	697a      	ldr	r2, [r7, #20]
 80161c0:	7c53      	ldrb	r3, [r2, #17]
 80161c2:	f36f 0300 	bfc	r3, #0, #1
 80161c6:	7453      	strb	r3, [r2, #17]

		/* Prepare for more SETUP Packets */
		if (core_if->dma_enable) {
 80161c8:	69bb      	ldr	r3, [r7, #24]
 80161ca:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d003      	beq.n	80161da <handle_ep0+0x282>
			ep0_out_start(core_if, pcd);
 80161d2:	69b8      	ldr	r0, [r7, #24]
 80161d4:	6879      	ldr	r1, [r7, #4]
 80161d6:	f7fe fb3b 	bl	8014850 <ep0_out_start>
		}
		break;
 80161da:	bf00      	nop
	case EP0_STALL:
		DWC_ERROR("EP0 STALLed, should not get here pcd_setup()\n");
		break;
	}
#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 80161dc:	6878      	ldr	r0, [r7, #4]
 80161de:	f7fd fdcf 	bl	8013d80 <print_ep0_state>
#endif
}
 80161e2:	f107 0720 	add.w	r7, r7, #32
 80161e6:	46bd      	mov	sp, r7
 80161e8:	bd80      	pop	{r7, pc}
 80161ea:	bf00      	nop

080161ec <restart_transfer>:

/**
 * Restart transfer
 */
static void restart_transfer(dwc_otg_pcd_t * pcd, const uint32_t epnum)
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b086      	sub	sp, #24
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	6078      	str	r0, [r7, #4]
 80161f4:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if;
	dwc_otg_dev_if_t *dev_if;
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 80161f6:	f04f 0300 	mov.w	r3, #0
 80161fa:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;

	ep = get_in_ep(pcd, epnum);
 80161fc:	6878      	ldr	r0, [r7, #4]
 80161fe:	6839      	ldr	r1, [r7, #0]
 8016200:	f7fd fdc8 	bl	8013d94 <get_in_ep>
 8016204:	6178      	str	r0, [r7, #20]
	if (ep->dwc_ep.type == DWC_OTG_EP_TYPE_ISOC) {
		return;
	}
#endif /* DWC_EN_ISOC  */

	core_if = GET_CORE_IF(pcd);
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	689b      	ldr	r3, [r3, #8]
 801620a:	613b      	str	r3, [r7, #16]
	dev_if = core_if->dev_if;
 801620c:	693b      	ldr	r3, [r7, #16]
 801620e:	689b      	ldr	r3, [r3, #8]
 8016210:	60fb      	str	r3, [r7, #12]

	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 8016212:	68fa      	ldr	r2, [r7, #12]
 8016214:	683b      	ldr	r3, [r7, #0]
 8016216:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801621a:	18d3      	adds	r3, r2, r3
 801621c:	685b      	ldr	r3, [r3, #4]
 801621e:	f103 0310 	add.w	r3, r3, #16
 8016222:	4618      	mov	r0, r3
 8016224:	f7f1 fc3c 	bl	8007aa0 <DWC_READ_REG32>
 8016228:	4603      	mov	r3, r0
 801622a:	60bb      	str	r3, [r7, #8]
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 801622c:	897a      	ldrh	r2, [r7, #10]
 801622e:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8016232:	4013      	ands	r3, r2
 8016234:	b29b      	uxth	r3, r3
 8016236:	2b00      	cmp	r3, #0
 8016238:	d069      	beq.n	801630e <restart_transfer+0x122>
 801623a:	68bb      	ldr	r3, [r7, #8]
 801623c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8016240:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8016244:	2b00      	cmp	r3, #0
 8016246:	d162      	bne.n	801630e <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
 8016248:	697b      	ldr	r3, [r7, #20]
 801624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 801624c:	2b00      	cmp	r3, #0
 801624e:	d05e      	beq.n	801630e <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
		if (ep->dwc_ep.total_len <= ep->dwc_ep.maxpacket) {
 8016250:	697b      	ldr	r3, [r7, #20]
 8016252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016258:	461a      	mov	r2, r3
 801625a:	697b      	ldr	r3, [r7, #20]
 801625c:	8a5b      	ldrh	r3, [r3, #18]
 801625e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8016262:	b29b      	uxth	r3, r3
 8016264:	429a      	cmp	r2, r3
 8016266:	dc12      	bgt.n	801628e <restart_transfer+0xa2>
			ep->dwc_ep.xfer_count = 0;
 8016268:	697a      	ldr	r2, [r7, #20]
 801626a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801626c:	f36f 0312 	bfc	r3, #0, #19
 8016270:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.xfer_buff = ep->dwc_ep.start_xfer_buff;
 8016272:	697b      	ldr	r3, [r7, #20]
 8016274:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016276:	697b      	ldr	r3, [r7, #20]
 8016278:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 801627a:	697b      	ldr	r3, [r7, #20]
 801627c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801627e:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8016282:	697a      	ldr	r2, [r7, #20]
 8016284:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8016286:	f361 0312 	bfi	r3, r1, #0, #19
 801628a:	62d3      	str	r3, [r2, #44]	; 0x2c
 801628c:	e028      	b.n	80162e0 <restart_transfer+0xf4>
		} else {
			ep->dwc_ep.xfer_count -= ep->dwc_ep.maxpacket;
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016296:	461a      	mov	r2, r3
 8016298:	697b      	ldr	r3, [r7, #20]
 801629a:	8a5b      	ldrh	r3, [r3, #18]
 801629c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80162a0:	b29b      	uxth	r3, r3
 80162a2:	1ad3      	subs	r3, r2, r3
 80162a4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80162a8:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80162ac:	6979      	ldr	r1, [r7, #20]
 80162ae:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80162b0:	f362 0312 	bfi	r3, r2, #0, #19
 80162b4:	630b      	str	r3, [r1, #48]	; 0x30
			/* convert packet size to dwords. */
			ep->dwc_ep.xfer_buff -= ep->dwc_ep.maxpacket;
 80162b6:	697b      	ldr	r3, [r7, #20]
 80162b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80162ba:	697b      	ldr	r3, [r7, #20]
 80162bc:	8a5b      	ldrh	r3, [r3, #18]
 80162be:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80162c2:	b29b      	uxth	r3, r3
 80162c4:	f1c3 0300 	rsb	r3, r3, #0
 80162c8:	18d2      	adds	r2, r2, r3
 80162ca:	697b      	ldr	r3, [r7, #20]
 80162cc:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 80162ce:	697b      	ldr	r3, [r7, #20]
 80162d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80162d2:	f3c3 0112 	ubfx	r1, r3, #0, #19
 80162d6:	697a      	ldr	r2, [r7, #20]
 80162d8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80162da:	f361 0312 	bfi	r3, r1, #0, #19
 80162de:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		ep->stopped = 0;
 80162e0:	697a      	ldr	r2, [r7, #20]
 80162e2:	7b13      	ldrb	r3, [r2, #12]
 80162e4:	f36f 0300 	bfc	r3, #0, #1
 80162e8:	7313      	strb	r3, [r2, #12]
		DWC_DEBUGPL(DBG_PCD, "xfer_buff=%p xfer_count=%0x "
			    "xfer_len=%0x stopped=%d\n",
			    ep->dwc_ep.xfer_buff,
			    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len,
			    ep->stopped);
		if (epnum == 0) {
 80162ea:	683b      	ldr	r3, [r7, #0]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d107      	bne.n	8016300 <restart_transfer+0x114>
			dwc_otg_ep0_start_transfer(core_if, &ep->dwc_ep);
 80162f0:	697b      	ldr	r3, [r7, #20]
 80162f2:	f103 0310 	add.w	r3, r3, #16
 80162f6:	6938      	ldr	r0, [r7, #16]
 80162f8:	4619      	mov	r1, r3
 80162fa:	f7f7 f927 	bl	800d54c <dwc_otg_ep0_start_transfer>
 80162fe:	e006      	b.n	801630e <restart_transfer+0x122>
		} else {
			dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 8016300:	697b      	ldr	r3, [r7, #20]
 8016302:	f103 0310 	add.w	r3, r3, #16
 8016306:	6938      	ldr	r0, [r7, #16]
 8016308:	4619      	mov	r1, r3
 801630a:	f7f6 fdef 	bl	800ceec <dwc_otg_ep_start_transfer>
		}
	}
}
 801630e:	f107 0718 	add.w	r7, r7, #24
 8016312:	46bd      	mov	sp, r7
 8016314:	bd80      	pop	{r7, pc}
 8016316:	bf00      	nop

08016318 <handle_in_ep_disable_intr>:
/**
 * handle the IN EP disable interrupt.
 */
static inline void handle_in_ep_disable_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b088      	sub	sp, #32
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
 8016320:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	689b      	ldr	r3, [r3, #8]
 8016326:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8016328:	69fb      	ldr	r3, [r7, #28]
 801632a:	689b      	ldr	r3, [r3, #8]
 801632c:	61bb      	str	r3, [r7, #24]
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 801632e:	f04f 0300 	mov.w	r3, #0
 8016332:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = {.d32 = 0 };
 8016334:	f04f 0300 	mov.w	r3, #0
 8016338:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;

	ep = get_in_ep(pcd, epnum);
 801633a:	6878      	ldr	r0, [r7, #4]
 801633c:	6839      	ldr	r1, [r7, #0]
 801633e:	f7fd fd29 	bl	8013d94 <get_in_ep>
 8016342:	6178      	str	r0, [r7, #20]
	dwc_ep = &ep->dwc_ep;
 8016344:	697b      	ldr	r3, [r7, #20]
 8016346:	f103 0310 	add.w	r3, r3, #16
 801634a:	613b      	str	r3, [r7, #16]

	if (dwc_ep->type == DWC_OTG_EP_TYPE_ISOC) {
 801634c:	693b      	ldr	r3, [r7, #16]
 801634e:	785b      	ldrb	r3, [r3, #1]
 8016350:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8016354:	b2db      	uxtb	r3, r3
 8016356:	2b40      	cmp	r3, #64	; 0x40
 8016358:	d109      	bne.n	801636e <handle_in_ep_disable_intr+0x56>
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 801635a:	693b      	ldr	r3, [r7, #16]
 801635c:	785b      	ldrb	r3, [r3, #1]
 801635e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8016362:	b2db      	uxtb	r3, r3
 8016364:	69f8      	ldr	r0, [r7, #28]
 8016366:	4619      	mov	r1, r3
 8016368:	f7f7 fe18 	bl	800df9c <dwc_otg_flush_tx_fifo>
 801636c:	e053      	b.n	8016416 <handle_in_ep_disable_intr+0xfe>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "diepctl%d=%0x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl));
	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 801636e:	69ba      	ldr	r2, [r7, #24]
 8016370:	683b      	ldr	r3, [r7, #0]
 8016372:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016376:	18d3      	adds	r3, r2, r3
 8016378:	685b      	ldr	r3, [r3, #4]
 801637a:	f103 0310 	add.w	r3, r3, #16
 801637e:	4618      	mov	r0, r3
 8016380:	f7f1 fb8e 	bl	8007aa0 <DWC_READ_REG32>
 8016384:	4603      	mov	r3, r0
 8016386:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "pktcnt=%d size=%d\n",
		    dieptsiz.b.pktcnt, dieptsiz.b.xfersize);

	if (ep->stopped) {
 8016388:	697b      	ldr	r3, [r7, #20]
 801638a:	7b1b      	ldrb	r3, [r3, #12]
 801638c:	f003 0301 	and.w	r3, r3, #1
 8016390:	b2db      	uxtb	r3, r3
 8016392:	2b00      	cmp	r3, #0
 8016394:	d02d      	beq.n	80163f2 <handle_in_ep_disable_intr+0xda>
		/* Flush the Tx FIFO */
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 8016396:	693b      	ldr	r3, [r7, #16]
 8016398:	785b      	ldrb	r3, [r3, #1]
 801639a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801639e:	b2db      	uxtb	r3, r3
 80163a0:	69f8      	ldr	r0, [r7, #28]
 80163a2:	4619      	mov	r1, r3
 80163a4:	f7f7 fdfa 	bl	800df9c <dwc_otg_flush_tx_fifo>
		/* Clear the Global IN NP NAK */
		dctl.d32 = 0;
 80163a8:	f04f 0300 	mov.w	r3, #0
 80163ac:	60bb      	str	r3, [r7, #8]
		dctl.b.cgnpinnak = 1;
 80163ae:	68bb      	ldr	r3, [r7, #8]
 80163b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80163b4:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, 0);
 80163b6:	69bb      	ldr	r3, [r7, #24]
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	f103 0204 	add.w	r2, r3, #4
 80163be:	68bb      	ldr	r3, [r7, #8]
 80163c0:	4610      	mov	r0, r2
 80163c2:	4619      	mov	r1, r3
 80163c4:	f04f 0200 	mov.w	r2, #0
 80163c8:	f7f1 fb84 	bl	8007ad4 <DWC_MODIFY_REG32>
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 80163cc:	89fa      	ldrh	r2, [r7, #14]
 80163ce:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80163d2:	4013      	ands	r3, r2
 80163d4:	b29b      	uxth	r3, r3
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d106      	bne.n	80163e8 <handle_in_ep_disable_intr+0xd0>
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80163e0:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d016      	beq.n	8016416 <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 80163e8:	6878      	ldr	r0, [r7, #4]
 80163ea:	6839      	ldr	r1, [r7, #0]
 80163ec:	f7ff fefe 	bl	80161ec <restart_transfer>
 80163f0:	e011      	b.n	8016416 <handle_in_ep_disable_intr+0xfe>
		}
	} else {
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 80163f2:	89fa      	ldrh	r2, [r7, #14]
 80163f4:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80163f8:	4013      	ands	r3, r2
 80163fa:	b29b      	uxth	r3, r3
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d106      	bne.n	801640e <handle_in_ep_disable_intr+0xf6>
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8016406:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 801640a:	2b00      	cmp	r3, #0
 801640c:	d003      	beq.n	8016416 <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 801640e:	6878      	ldr	r0, [r7, #4]
 8016410:	6839      	ldr	r1, [r7, #0]
 8016412:	f7ff feeb 	bl	80161ec <restart_transfer>
		}
		DWC_DEBUGPL(DBG_ANY, "STOPPED!!!\n");
	}
}
 8016416:	f107 0720 	add.w	r7, r7, #32
 801641a:	46bd      	mov	sp, r7
 801641c:	bd80      	pop	{r7, pc}
 801641e:	bf00      	nop

08016420 <handle_in_ep_timeout_intr>:
/**
 * Handler for the IN EP timeout handshake interrupt.
 */
static inline void handle_in_ep_timeout_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 8016420:	b580      	push	{r7, lr}
 8016422:	b088      	sub	sp, #32
 8016424:	af00      	add	r7, sp, #0
 8016426:	6078      	str	r0, [r7, #4]
 8016428:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	689b      	ldr	r3, [r3, #8]
 801642e:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8016430:	69fb      	ldr	r3, [r7, #28]
 8016432:	689b      	ldr	r3, [r3, #8]
 8016434:	61bb      	str	r3, [r7, #24]

#ifdef DEBUG
	deptsiz_data_t dieptsiz = {.d32 = 0 };
	uint32_t num = 0;
#endif
	dctl_data_t dctl = {.d32 = 0 };
 8016436:	f04f 0300 	mov.w	r3, #0
 801643a:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 801643c:	f04f 0300 	mov.w	r3, #0
 8016440:	60fb      	str	r3, [r7, #12]

	ep = get_in_ep(pcd, epnum);
 8016442:	6878      	ldr	r0, [r7, #4]
 8016444:	6839      	ldr	r1, [r7, #0]
 8016446:	f7fd fca5 	bl	8013d94 <get_in_ep>
 801644a:	6178      	str	r0, [r7, #20]

	/* Disable the NP Tx Fifo Empty Interrrupt */
	if (!core_if->dma_enable) {
 801644c:	69fb      	ldr	r3, [r7, #28]
 801644e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016452:	2b00      	cmp	r3, #0
 8016454:	d10e      	bne.n	8016474 <handle_in_ep_timeout_intr+0x54>
		intr_mask.b.nptxfempty = 1;
 8016456:	68fb      	ldr	r3, [r7, #12]
 8016458:	f043 0320 	orr.w	r3, r3, #32
 801645c:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 801645e:	69fb      	ldr	r3, [r7, #28]
 8016460:	685b      	ldr	r3, [r3, #4]
 8016462:	f103 0218 	add.w	r2, r3, #24
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	4610      	mov	r0, r2
 801646a:	4619      	mov	r1, r3
 801646c:	f04f 0200 	mov.w	r2, #0
 8016470:	f7f1 fb30 	bl	8007ad4 <DWC_MODIFY_REG32>
	 * Implement for Periodic EPs */
	/*
	 * Non-periodic EP
	 */
	/* Enable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801647a:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, intr_mask.d32);
 801647c:	69fb      	ldr	r3, [r7, #28]
 801647e:	685b      	ldr	r3, [r3, #4]
 8016480:	f103 0218 	add.w	r2, r3, #24
 8016484:	68fb      	ldr	r3, [r7, #12]
 8016486:	4610      	mov	r0, r2
 8016488:	f04f 0100 	mov.w	r1, #0
 801648c:	461a      	mov	r2, r3
 801648e:	f7f1 fb21 	bl	8007ad4 <DWC_MODIFY_REG32>

	/* Set Global IN NAK */
	dctl.b.sgnpinnak = 1;
 8016492:	693b      	ldr	r3, [r7, #16]
 8016494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016498:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 801649a:	69bb      	ldr	r3, [r7, #24]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	f103 0104 	add.w	r1, r3, #4
 80164a2:	693a      	ldr	r2, [r7, #16]
 80164a4:	693b      	ldr	r3, [r7, #16]
 80164a6:	4608      	mov	r0, r1
 80164a8:	4611      	mov	r1, r2
 80164aa:	461a      	mov	r2, r3
 80164ac:	f7f1 fb12 	bl	8007ad4 <DWC_MODIFY_REG32>

	ep->stopped = 1;
 80164b0:	697a      	ldr	r2, [r7, #20]
 80164b2:	7b13      	ldrb	r3, [r2, #12]
 80164b4:	f043 0301 	orr.w	r3, r3, #1
 80164b8:	7313      	strb	r3, [r2, #12]
	DWC_MODIFY_REG32(&dev_if->in_ep_regs[num]->diepctl, diepctl.d32,
			 diepctl.d32);
	ep->disabling = 1;
	ep->stopped = 1;
#endif
}
 80164ba:	f107 0720 	add.w	r7, r7, #32
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}
 80164c2:	bf00      	nop

080164c4 <handle_in_ep_nak_intr>:
/**
 * Handler for the IN EP NAK interrupt.
 */
static inline int32_t handle_in_ep_nak_intr(dwc_otg_pcd_t * pcd,
					    const uint32_t epnum)
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b084      	sub	sp, #16
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	6078      	str	r0, [r7, #4]
 80164cc:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	diepmsk_data_t intr_mask = {.d32 = 0 };
 80164ce:	f04f 0300 	mov.w	r3, #0
 80164d2:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "IN EP NAK");
	core_if = GET_CORE_IF(pcd);
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	689b      	ldr	r3, [r3, #8]
 80164d8:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 80164da:	68bb      	ldr	r3, [r7, #8]
 80164dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80164e0:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d010      	beq.n	801650e <handle_in_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 80164ec:	68fb      	ldr	r3, [r7, #12]
 80164ee:	689b      	ldr	r3, [r3, #8]
 80164f0:	681a      	ldr	r2, [r3, #0]
 80164f2:	683b      	ldr	r3, [r7, #0]
 80164f4:	f103 0310 	add.w	r3, r3, #16
 80164f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80164fc:	18d2      	adds	r2, r2, r3
 80164fe:	68bb      	ldr	r3, [r7, #8]
 8016500:	4610      	mov	r0, r2
 8016502:	4619      	mov	r1, r3
 8016504:	f04f 0200 	mov.w	r2, #0
 8016508:	f7f1 fae4 	bl	8007ad4 <DWC_MODIFY_REG32>
 801650c:	e00b      	b.n	8016526 <handle_in_ep_nak_intr+0x62>
				 diepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->diepmsk,
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	689b      	ldr	r3, [r3, #8]
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	f103 0210 	add.w	r2, r3, #16
 8016518:	68bb      	ldr	r3, [r7, #8]
 801651a:	4610      	mov	r0, r2
 801651c:	4619      	mov	r1, r3
 801651e:	f04f 0200 	mov.w	r2, #0
 8016522:	f7f1 fad7 	bl	8007ad4 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8016526:	f04f 0301 	mov.w	r3, #1
}
 801652a:	4618      	mov	r0, r3
 801652c:	f107 0710 	add.w	r7, r7, #16
 8016530:	46bd      	mov	sp, r7
 8016532:	bd80      	pop	{r7, pc}

08016534 <handle_out_ep_babble_intr>:
/**
 * Handler for the OUT EP Babble interrupt.
 */
static inline int32_t handle_out_ep_babble_intr(dwc_otg_pcd_t * pcd,
						const uint32_t epnum)
{
 8016534:	b580      	push	{r7, lr}
 8016536:	b084      	sub	sp, #16
 8016538:	af00      	add	r7, sp, #0
 801653a:	6078      	str	r0, [r7, #4]
 801653c:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 801653e:	f04f 0300 	mov.w	r3, #0
 8016542:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT EP Babble");
	core_if = GET_CORE_IF(pcd);
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	689b      	ldr	r3, [r3, #8]
 8016548:	60fb      	str	r3, [r7, #12]
	intr_mask.b.babble = 1;
 801654a:	68bb      	ldr	r3, [r7, #8]
 801654c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8016550:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 8016552:	68fb      	ldr	r3, [r7, #12]
 8016554:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8016558:	2b00      	cmp	r3, #0
 801655a:	d010      	beq.n	801657e <handle_out_ep_babble_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	689b      	ldr	r3, [r3, #8]
 8016560:	681a      	ldr	r2, [r3, #0]
 8016562:	683b      	ldr	r3, [r7, #0]
 8016564:	f103 0318 	add.w	r3, r3, #24
 8016568:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801656c:	18d2      	adds	r2, r2, r3
 801656e:	68bb      	ldr	r3, [r7, #8]
 8016570:	4610      	mov	r0, r2
 8016572:	4619      	mov	r1, r3
 8016574:	f04f 0200 	mov.w	r2, #0
 8016578:	f7f1 faac 	bl	8007ad4 <DWC_MODIFY_REG32>
 801657c:	e00b      	b.n	8016596 <handle_out_ep_babble_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	689b      	ldr	r3, [r3, #8]
 8016582:	681b      	ldr	r3, [r3, #0]
 8016584:	f103 0214 	add.w	r2, r3, #20
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	4610      	mov	r0, r2
 801658c:	4619      	mov	r1, r3
 801658e:	f04f 0200 	mov.w	r2, #0
 8016592:	f7f1 fa9f 	bl	8007ad4 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8016596:	f04f 0301 	mov.w	r3, #1
}
 801659a:	4618      	mov	r0, r3
 801659c:	f107 0710 	add.w	r7, r7, #16
 80165a0:	46bd      	mov	sp, r7
 80165a2:	bd80      	pop	{r7, pc}

080165a4 <handle_out_ep_nak_intr>:
/**
 * Handler for the OUT EP NAK interrupt.
 */
static inline int32_t handle_out_ep_nak_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 80165a4:	b580      	push	{r7, lr}
 80165a6:	b084      	sub	sp, #16
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	6078      	str	r0, [r7, #4]
 80165ac:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 80165ae:	f04f 0300 	mov.w	r3, #0
 80165b2:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NAK");
	core_if = GET_CORE_IF(pcd);
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	689b      	ldr	r3, [r3, #8]
 80165b8:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 80165ba:	68bb      	ldr	r3, [r7, #8]
 80165bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80165c0:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d010      	beq.n	80165ee <handle_out_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 80165cc:	68fb      	ldr	r3, [r7, #12]
 80165ce:	689b      	ldr	r3, [r3, #8]
 80165d0:	681a      	ldr	r2, [r3, #0]
 80165d2:	683b      	ldr	r3, [r7, #0]
 80165d4:	f103 0318 	add.w	r3, r3, #24
 80165d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80165dc:	18d2      	adds	r2, r2, r3
 80165de:	68bb      	ldr	r3, [r7, #8]
 80165e0:	4610      	mov	r0, r2
 80165e2:	4619      	mov	r1, r3
 80165e4:	f04f 0200 	mov.w	r2, #0
 80165e8:	f7f1 fa74 	bl	8007ad4 <DWC_MODIFY_REG32>
 80165ec:	e00b      	b.n	8016606 <handle_out_ep_nak_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 80165ee:	68fb      	ldr	r3, [r7, #12]
 80165f0:	689b      	ldr	r3, [r3, #8]
 80165f2:	681b      	ldr	r3, [r3, #0]
 80165f4:	f103 0214 	add.w	r2, r3, #20
 80165f8:	68bb      	ldr	r3, [r7, #8]
 80165fa:	4610      	mov	r0, r2
 80165fc:	4619      	mov	r1, r3
 80165fe:	f04f 0200 	mov.w	r2, #0
 8016602:	f7f1 fa67 	bl	8007ad4 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8016606:	f04f 0301 	mov.w	r3, #1
}
 801660a:	4618      	mov	r0, r3
 801660c:	f107 0710 	add.w	r7, r7, #16
 8016610:	46bd      	mov	sp, r7
 8016612:	bd80      	pop	{r7, pc}

08016614 <handle_out_ep_nyet_intr>:
/**
 * Handler for the OUT EP NYET interrupt.
 */
static inline int32_t handle_out_ep_nyet_intr(dwc_otg_pcd_t * pcd,
					      const uint32_t epnum)
{
 8016614:	b580      	push	{r7, lr}
 8016616:	b084      	sub	sp, #16
 8016618:	af00      	add	r7, sp, #0
 801661a:	6078      	str	r0, [r7, #4]
 801661c:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 801661e:	f04f 0300 	mov.w	r3, #0
 8016622:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NYET");
	core_if = GET_CORE_IF(pcd);
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	689b      	ldr	r3, [r3, #8]
 8016628:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nyet = 1;
 801662a:	68bb      	ldr	r3, [r7, #8]
 801662c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016630:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8016638:	2b00      	cmp	r3, #0
 801663a:	d010      	beq.n	801665e <handle_out_ep_nyet_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	689b      	ldr	r3, [r3, #8]
 8016640:	681a      	ldr	r2, [r3, #0]
 8016642:	683b      	ldr	r3, [r7, #0]
 8016644:	f103 0318 	add.w	r3, r3, #24
 8016648:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801664c:	18d2      	adds	r2, r2, r3
 801664e:	68bb      	ldr	r3, [r7, #8]
 8016650:	4610      	mov	r0, r2
 8016652:	4619      	mov	r1, r3
 8016654:	f04f 0200 	mov.w	r2, #0
 8016658:	f7f1 fa3c 	bl	8007ad4 <DWC_MODIFY_REG32>
 801665c:	e00b      	b.n	8016676 <handle_out_ep_nyet_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 801665e:	68fb      	ldr	r3, [r7, #12]
 8016660:	689b      	ldr	r3, [r3, #8]
 8016662:	681b      	ldr	r3, [r3, #0]
 8016664:	f103 0214 	add.w	r2, r3, #20
 8016668:	68bb      	ldr	r3, [r7, #8]
 801666a:	4610      	mov	r0, r2
 801666c:	4619      	mov	r1, r3
 801666e:	f04f 0200 	mov.w	r2, #0
 8016672:	f7f1 fa2f 	bl	8007ad4 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 8016676:	f04f 0301 	mov.w	r3, #1
}
 801667a:	4618      	mov	r0, r3
 801667c:	f107 0710 	add.w	r7, r7, #16
 8016680:	46bd      	mov	sp, r7
 8016682:	bd80      	pop	{r7, pc}

08016684 <dwc_otg_pcd_handle_in_ep_intr>:
 *		FIFO.
 * -#	If "IN Token EP Mismatch" (disable, this is handled by EP
 *		Mismatch Interrupt)
 */
static int32_t dwc_otg_pcd_handle_in_ep_intr(dwc_otg_pcd_t * pcd)
{
 8016684:	b580      	push	{r7, lr}
 8016686:	b098      	sub	sp, #96	; 0x60
 8016688:	af00      	add	r7, sp, #0
 801668a:	6078      	str	r0, [r7, #4]
		diepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->in_ep_regs[__epnum]->diepint, \
		diepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	689b      	ldr	r3, [r3, #8]
 8016690:	657b      	str	r3, [r7, #84]	; 0x54
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8016692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016694:	689b      	ldr	r3, [r3, #8]
 8016696:	653b      	str	r3, [r7, #80]	; 0x50
	diepint_data_t diepint = {.d32 = 0 };
 8016698:	f04f 0300 	mov.w	r3, #0
 801669c:	643b      	str	r3, [r7, #64]	; 0x40
	depctl_data_t depctl = {.d32 = 0 };
 801669e:	f04f 0300 	mov.w	r3, #0
 80166a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	uint32_t epnum = 0;
 80166a4:	f04f 0300 	mov.w	r3, #0
 80166a8:	65bb      	str	r3, [r7, #88]	; 0x58
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80166aa:	f04f 0300 	mov.w	r3, #0
 80166ae:	63bb      	str	r3, [r7, #56]	; 0x38

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, pcd);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);
 80166b0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80166b2:	f7fd f9f7 	bl	8013aa4 <dwc_otg_read_dev_all_in_ep_intr>
 80166b6:	65f8      	str	r0, [r7, #92]	; 0x5c

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 80166b8:	e20c      	b.n	8016ad4 <dwc_otg_pcd_handle_in_ep_intr+0x450>
		if (ep_intr & 0x1) {
 80166ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80166bc:	f003 0301 	and.w	r3, r3, #1
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	f000 81ff 	beq.w	8016ac4 <dwc_otg_pcd_handle_in_ep_intr+0x440>
#ifndef USE_IFX_DEV
			uint32_t empty_msk;
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
 80166c6:	6878      	ldr	r0, [r7, #4]
 80166c8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80166ca:	f7fd fb63 	bl	8013d94 <get_in_ep>
 80166ce:	64f8      	str	r0, [r7, #76]	; 0x4c
			dwc_ep = &ep->dwc_ep;
 80166d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80166d2:	f103 0310 	add.w	r3, r3, #16
 80166d6:	64bb      	str	r3, [r7, #72]	; 0x48

			depctl.d32 =
			    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl);
 80166d8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80166da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80166dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80166e0:	18d3      	adds	r3, r2, r3
 80166e2:	685b      	ldr	r3, [r3, #4]
 80166e4:	4618      	mov	r0, r3
 80166e6:	f7f1 f9db 	bl	8007aa0 <DWC_READ_REG32>
 80166ea:	4603      	mov	r3, r0
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
			dwc_ep = &ep->dwc_ep;

			depctl.d32 =
 80166ec:	63fb      	str	r3, [r7, #60]	; 0x3c
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
			    dwc_otg_read_dev_in_ep_intr(core_if, dwc_ep);
 80166ee:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80166f0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80166f2:	f7fd fa4d 	bl	8013b90 <dwc_otg_read_dev_in_ep_intr>
 80166f6:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCD,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
 80166f8:	643b      	str	r3, [r7, #64]	; 0x40

			DWC_DEBUGPL(DBG_PCDV,
				    "EP %d Interrupt Register - 0x%x\n", epnum,
				    diepint.d32);
			/* Transfer complete */
			if (diepint.b.xfercompl) {
 80166fa:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80166fe:	f003 0301 	and.w	r3, r3, #1
 8016702:	b2db      	uxtb	r3, r3
 8016704:	2b00      	cmp	r3, #0
 8016706:	d045      	beq.n	8016794 <dwc_otg_pcd_handle_in_ep_intr+0x110>
				/* Disable the NP Tx FIFO Empty
				 * Interrrupt */
				if (core_if->en_multiple_tx_fifo == 0) {
 8016708:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801670a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 801670e:	2b00      	cmp	r3, #0
 8016710:	d10f      	bne.n	8016732 <dwc_otg_pcd_handle_in_ep_intr+0xae>
					intr_mask.b.nptxfempty = 1;
 8016712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016714:	f043 0320 	orr.w	r3, r3, #32
 8016718:	63bb      	str	r3, [r7, #56]	; 0x38
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 801671a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801671c:	685b      	ldr	r3, [r3, #4]
 801671e:	f103 0218 	add.w	r2, r3, #24
 8016722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016724:	4610      	mov	r0, r2
 8016726:	4619      	mov	r1, r3
 8016728:	f04f 0200 	mov.w	r2, #0
 801672c:	f7f1 f9d2 	bl	8007ad4 <DWC_MODIFY_REG32>
 8016730:	e011      	b.n	8016756 <dwc_otg_pcd_handle_in_ep_intr+0xd2>
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
 8016732:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016734:	781b      	ldrb	r3, [r3, #0]
 8016736:	f04f 0201 	mov.w	r2, #1
 801673a:	fa02 f303 	lsl.w	r3, r2, r3
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
 801673e:	647b      	str	r3, [r7, #68]	; 0x44
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 8016740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016742:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 8016744:	681b      	ldr	r3, [r3, #0]
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 8016746:	f103 0334 	add.w	r3, r3, #52	; 0x34
 801674a:	4618      	mov	r0, r3
 801674c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801674e:	f04f 0200 	mov.w	r2, #0
 8016752:	f7f1 f9bf 	bl	8007ad4 <DWC_MODIFY_REG32>
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
							 fifoemptymsk, 0);
				}
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, xfercompl);
 8016756:	f04f 0300 	mov.w	r3, #0
 801675a:	637b      	str	r3, [r7, #52]	; 0x34
 801675c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801675e:	f043 0301 	orr.w	r3, r3, #1
 8016762:	637b      	str	r3, [r7, #52]	; 0x34
 8016764:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016766:	689a      	ldr	r2, [r3, #8]
 8016768:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801676a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801676e:	18d3      	adds	r3, r2, r3
 8016770:	685b      	ldr	r3, [r3, #4]
 8016772:	f103 0208 	add.w	r2, r3, #8
 8016776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016778:	4610      	mov	r0, r2
 801677a:	4619      	mov	r1, r3
 801677c:	f7f1 f99c 	bl	8007ab8 <DWC_WRITE_REG32>

				/* Complete the transfer */
				if (epnum == 0) {
 8016780:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016782:	2b00      	cmp	r3, #0
 8016784:	d103      	bne.n	801678e <dwc_otg_pcd_handle_in_ep_intr+0x10a>
					handle_ep0(pcd);
 8016786:	6878      	ldr	r0, [r7, #4]
 8016788:	f7ff fbe6 	bl	8015f58 <handle_ep0>
 801678c:	e002      	b.n	8016794 <dwc_otg_pcd_handle_in_ep_intr+0x110>
					if (!ep->stopped)
						complete_xiso_ep(ep);
				}
#endif /* DWC_UTE_PER_IO */
				else {
					complete_ep(ep);
 801678e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8016790:	f7ff f958 	bl	8015a44 <complete_ep>
				}
			}
			/* Endpoint disable      */
			if (diepint.b.epdisabled) {
 8016794:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016798:	f003 0302 	and.w	r3, r3, #2
 801679c:	b2db      	uxtb	r3, r3
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d018      	beq.n	80167d4 <dwc_otg_pcd_handle_in_ep_intr+0x150>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN disabled\n",
					    epnum);
				handle_in_ep_disable_intr(pcd, epnum);
 80167a2:	6878      	ldr	r0, [r7, #4]
 80167a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80167a6:	f7ff fdb7 	bl	8016318 <handle_in_ep_disable_intr>

				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, epdisabled);
 80167aa:	f04f 0300 	mov.w	r3, #0
 80167ae:	633b      	str	r3, [r7, #48]	; 0x30
 80167b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167b2:	f043 0302 	orr.w	r3, r3, #2
 80167b6:	633b      	str	r3, [r7, #48]	; 0x30
 80167b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80167ba:	689a      	ldr	r2, [r3, #8]
 80167bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80167be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80167c2:	18d3      	adds	r3, r2, r3
 80167c4:	685b      	ldr	r3, [r3, #4]
 80167c6:	f103 0208 	add.w	r2, r3, #8
 80167ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167cc:	4610      	mov	r0, r2
 80167ce:	4619      	mov	r1, r3
 80167d0:	f7f1 f972 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (diepint.b.ahberr) {
 80167d4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80167d8:	f003 0304 	and.w	r3, r3, #4
 80167dc:	b2db      	uxtb	r3, r3
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d014      	beq.n	801680c <dwc_otg_pcd_handle_in_ep_intr+0x188>
				DWC_ERROR("EP%d IN AHB Error\n", epnum);
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, ahberr);
 80167e2:	f04f 0300 	mov.w	r3, #0
 80167e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80167e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167ea:	f043 0304 	orr.w	r3, r3, #4
 80167ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80167f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80167f2:	689a      	ldr	r2, [r3, #8]
 80167f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80167f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80167fa:	18d3      	adds	r3, r2, r3
 80167fc:	685b      	ldr	r3, [r3, #4]
 80167fe:	f103 0208 	add.w	r2, r3, #8
 8016802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016804:	4610      	mov	r0, r2
 8016806:	4619      	mov	r1, r3
 8016808:	f7f1 f956 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* TimeOUT Handshake (non-ISOC IN EPs) */
			if (diepint.b.timeout) {
 801680c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016810:	f003 0308 	and.w	r3, r3, #8
 8016814:	b2db      	uxtb	r3, r3
 8016816:	2b00      	cmp	r3, #0
 8016818:	d018      	beq.n	801684c <dwc_otg_pcd_handle_in_ep_intr+0x1c8>
				DWC_ERROR("EP%d IN Time-out\n", epnum);
				handle_in_ep_timeout_intr(pcd, epnum);
 801681a:	6878      	ldr	r0, [r7, #4]
 801681c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801681e:	f7ff fdff 	bl	8016420 <handle_in_ep_timeout_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, timeout);
 8016822:	f04f 0300 	mov.w	r3, #0
 8016826:	62bb      	str	r3, [r7, #40]	; 0x28
 8016828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801682a:	f043 0308 	orr.w	r3, r3, #8
 801682e:	62bb      	str	r3, [r7, #40]	; 0x28
 8016830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016832:	689a      	ldr	r2, [r3, #8]
 8016834:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016836:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801683a:	18d3      	adds	r3, r2, r3
 801683c:	685b      	ldr	r3, [r3, #4]
 801683e:	f103 0208 	add.w	r2, r3, #8
 8016842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016844:	4610      	mov	r0, r2
 8016846:	4619      	mov	r1, r3
 8016848:	f7f1 f936 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
 801684c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016850:	f003 0310 	and.w	r3, r3, #16
 8016854:	b2db      	uxtb	r3, r3
 8016856:	2b00      	cmp	r3, #0
 8016858:	d078      	beq.n	801694c <dwc_otg_pcd_handle_in_ep_intr+0x2c8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 801685a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801685c:	7b1b      	ldrb	r3, [r3, #12]
 801685e:	f003 0301 	and.w	r3, r3, #1
 8016862:	b2db      	uxtb	r3, r3
 8016864:	2b00      	cmp	r3, #0
 8016866:	d12a      	bne.n	80168be <dwc_otg_pcd_handle_in_ep_intr+0x23a>
 8016868:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801686a:	2b00      	cmp	r3, #0
 801686c:	d027      	beq.n	80168be <dwc_otg_pcd_handle_in_ep_intr+0x23a>

					diepmsk_data_t diepmsk = {.d32 = 0 };
 801686e:	f04f 0300 	mov.w	r3, #0
 8016872:	627b      	str	r3, [r7, #36]	; 0x24
					diepmsk.b.intktxfemp = 1;
 8016874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016876:	f043 0310 	orr.w	r3, r3, #16
 801687a:	627b      	str	r3, [r7, #36]	; 0x24

					if (core_if->multiproc_int_enable) {
 801687c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801687e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8016882:	2b00      	cmp	r3, #0
 8016884:	d00f      	beq.n	80168a6 <dwc_otg_pcd_handle_in_ep_intr+0x222>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
 8016886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016888:	681a      	ldr	r2, [r3, #0]
 801688a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801688c:	f103 0310 	add.w	r3, r3, #16
 8016890:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016894:	18d2      	adds	r2, r2, r3
 8016896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016898:	4610      	mov	r0, r2
 801689a:	4619      	mov	r1, r3
 801689c:	f04f 0200 	mov.w	r2, #0
 80168a0:	f7f1 f918 	bl	8007ad4 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 80168a4:	e03d      	b.n	8016922 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
						     [epnum], diepmsk.d32, 0);
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
 80168a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80168a8:	681b      	ldr	r3, [r3, #0]
 80168aa:	f103 0210 	add.w	r2, r3, #16
 80168ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168b0:	4610      	mov	r0, r2
 80168b2:	4619      	mov	r1, r3
 80168b4:	f04f 0200 	mov.w	r2, #0
 80168b8:	f7f1 f90c 	bl	8007ad4 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 80168bc:	e031      	b.n	8016922 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
						     diepmsk.d32, 0);
					}
				} else if (core_if->dma_desc_enable
 80168be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80168c0:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d02c      	beq.n	8016922 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && epnum == 0
 80168c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d129      	bne.n	8016922 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && pcd->ep0state ==
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	7b1b      	ldrb	r3, [r3, #12]
 80168d2:	2b05      	cmp	r3, #5
 80168d4:	d125      	bne.n	8016922 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 80168d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							   [epnum]->diepctl);
 80168d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80168da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80168de:	18d3      	adds	r3, r2, r3
 80168e0:	685b      	ldr	r3, [r3, #4]
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 80168e2:	4618      	mov	r0, r3
 80168e4:	f7f1 f8dc 	bl	8007aa0 <DWC_READ_REG32>
 80168e8:	4603      	mov	r3, r0
				} else if (core_if->dma_desc_enable
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
 80168ea:	63fb      	str	r3, [r7, #60]	; 0x3c
					    DWC_READ_REG32(&dev_if->in_ep_regs
							   [epnum]->diepctl);

					/* set the disable and stall bits */
					if (depctl.b.epena) {
 80168ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80168f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80168f4:	b2db      	uxtb	r3, r3
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d003      	beq.n	8016902 <dwc_otg_pcd_handle_in_ep_intr+0x27e>
						depctl.b.epdis = 1;
 80168fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80168fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016900:	63fb      	str	r3, [r7, #60]	; 0x3c
					}
					depctl.b.stall = 1;
 8016902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016904:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016908:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 801690a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							[epnum]->diepctl,
 801690c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801690e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016912:	18d3      	adds	r3, r2, r3
 8016914:	685b      	ldr	r3, [r3, #4]
					/* set the disable and stall bits */
					if (depctl.b.epena) {
						depctl.b.epdis = 1;
					}
					depctl.b.stall = 1;
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 8016916:	461a      	mov	r2, r3
 8016918:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801691a:	4610      	mov	r0, r2
 801691c:	4619      	mov	r1, r3
 801691e:	f7f1 f8cb 	bl	8007ab8 <DWC_WRITE_REG32>
							[epnum]->diepctl,
							depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, intktxfemp);
 8016922:	f04f 0300 	mov.w	r3, #0
 8016926:	623b      	str	r3, [r7, #32]
 8016928:	6a3b      	ldr	r3, [r7, #32]
 801692a:	f043 0310 	orr.w	r3, r3, #16
 801692e:	623b      	str	r3, [r7, #32]
 8016930:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016932:	689a      	ldr	r2, [r3, #8]
 8016934:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016936:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801693a:	18d3      	adds	r3, r2, r3
 801693c:	685b      	ldr	r3, [r3, #4]
 801693e:	f103 0208 	add.w	r2, r3, #8
 8016942:	6a3b      	ldr	r3, [r7, #32]
 8016944:	4610      	mov	r0, r2
 8016946:	4619      	mov	r1, r3
 8016948:	f7f1 f8b6 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/** IN Token Received with EP mismatch */
			if (diepint.b.intknepmis) {
 801694c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016950:	f003 0320 	and.w	r3, r3, #32
 8016954:	b2db      	uxtb	r3, r3
 8016956:	2b00      	cmp	r3, #0
 8016958:	d014      	beq.n	8016984 <dwc_otg_pcd_handle_in_ep_intr+0x300>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN EP Mismatch\n", epnum);
				CLEAR_IN_EP_INTR(core_if, epnum, intknepmis);
 801695a:	f04f 0300 	mov.w	r3, #0
 801695e:	61fb      	str	r3, [r7, #28]
 8016960:	69fb      	ldr	r3, [r7, #28]
 8016962:	f043 0320 	orr.w	r3, r3, #32
 8016966:	61fb      	str	r3, [r7, #28]
 8016968:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801696a:	689a      	ldr	r2, [r3, #8]
 801696c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801696e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016972:	18d3      	adds	r3, r2, r3
 8016974:	685b      	ldr	r3, [r3, #4]
 8016976:	f103 0208 	add.w	r2, r3, #8
 801697a:	69fb      	ldr	r3, [r7, #28]
 801697c:	4610      	mov	r0, r2
 801697e:	4619      	mov	r1, r3
 8016980:	f7f1 f89a 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/** IN Endpoint NAK Effective */
			if (diepint.b.inepnakeff) {
 8016984:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801698c:	b2db      	uxtb	r3, r3
 801698e:	2b00      	cmp	r3, #0
 8016990:	d034      	beq.n	80169fc <dwc_otg_pcd_handle_in_ep_intr+0x378>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN EP NAK Effective\n",
					    epnum);
				/* Periodic EP */
				if (ep->disabling) {
 8016992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016994:	7b1b      	ldrb	r3, [r3, #12]
 8016996:	f003 0302 	and.w	r3, r3, #2
 801699a:	b2db      	uxtb	r3, r3
 801699c:	2b00      	cmp	r3, #0
 801699e:	d018      	beq.n	80169d2 <dwc_otg_pcd_handle_in_ep_intr+0x34e>
					depctl.d32 = 0;
 80169a0:	f04f 0300 	mov.w	r3, #0
 80169a4:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.snak = 1;
 80169a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80169a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80169ac:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.epdis = 1;
 80169ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80169b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80169b4:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 80169b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							 [epnum]->diepctl,
 80169b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80169ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80169be:	18d3      	adds	r3, r2, r3
 80169c0:	685b      	ldr	r3, [r3, #4]
				/* Periodic EP */
				if (ep->disabling) {
					depctl.d32 = 0;
					depctl.b.snak = 1;
					depctl.b.epdis = 1;
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 80169c2:	4619      	mov	r1, r3
 80169c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80169c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80169c8:	4608      	mov	r0, r1
 80169ca:	4611      	mov	r1, r2
 80169cc:	461a      	mov	r2, r3
 80169ce:	f7f1 f881 	bl	8007ad4 <DWC_MODIFY_REG32>
							 [epnum]->diepctl,
							 depctl.d32,
							 depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, inepnakeff);
 80169d2:	f04f 0300 	mov.w	r3, #0
 80169d6:	61bb      	str	r3, [r7, #24]
 80169d8:	69bb      	ldr	r3, [r7, #24]
 80169da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80169de:	61bb      	str	r3, [r7, #24]
 80169e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80169e2:	689a      	ldr	r2, [r3, #8]
 80169e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80169e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80169ea:	18d3      	adds	r3, r2, r3
 80169ec:	685b      	ldr	r3, [r3, #4]
 80169ee:	f103 0208 	add.w	r2, r3, #8
 80169f2:	69bb      	ldr	r3, [r7, #24]
 80169f4:	4610      	mov	r0, r2
 80169f6:	4619      	mov	r1, r3
 80169f8:	f7f1 f85e 	bl	8007ab8 <DWC_WRITE_REG32>

			}

			/** IN EP Tx FIFO Empty Intr */
			if (diepint.b.emptyintr) {
 80169fc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016a00:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016a04:	b2db      	uxtb	r3, r3
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d018      	beq.n	8016a3c <dwc_otg_pcd_handle_in_ep_intr+0x3b8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d Tx FIFO Empty Intr \n",
					    epnum);
				write_empty_tx_fifo(pcd, epnum);
 8016a0a:	6878      	ldr	r0, [r7, #4]
 8016a0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016a0e:	f7fd fd8f 	bl	8014530 <write_empty_tx_fifo>

				CLEAR_IN_EP_INTR(core_if, epnum, emptyintr);
 8016a12:	f04f 0300 	mov.w	r3, #0
 8016a16:	617b      	str	r3, [r7, #20]
 8016a18:	697b      	ldr	r3, [r7, #20]
 8016a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016a1e:	617b      	str	r3, [r7, #20]
 8016a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a22:	689a      	ldr	r2, [r3, #8]
 8016a24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a26:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a2a:	18d3      	adds	r3, r2, r3
 8016a2c:	685b      	ldr	r3, [r3, #4]
 8016a2e:	f103 0208 	add.w	r2, r3, #8
 8016a32:	697b      	ldr	r3, [r7, #20]
 8016a34:	4610      	mov	r0, r2
 8016a36:	4619      	mov	r1, r3
 8016a38:	f7f1 f83e 	bl	8007ab8 <DWC_WRITE_REG32>

			}

			/** IN EP BNA Intr */
			if (diepint.b.bna) {
 8016a3c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8016a40:	f003 0302 	and.w	r3, r3, #2
 8016a44:	b2db      	uxtb	r3, r3
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	d01c      	beq.n	8016a84 <dwc_otg_pcd_handle_in_ep_intr+0x400>
				CLEAR_IN_EP_INTR(core_if, epnum, bna);
 8016a4a:	f04f 0300 	mov.w	r3, #0
 8016a4e:	613b      	str	r3, [r7, #16]
 8016a50:	693b      	ldr	r3, [r7, #16]
 8016a52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8016a56:	613b      	str	r3, [r7, #16]
 8016a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a5a:	689a      	ldr	r2, [r3, #8]
 8016a5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a62:	18d3      	adds	r3, r2, r3
 8016a64:	685b      	ldr	r3, [r3, #4]
 8016a66:	f103 0208 	add.w	r2, r3, #8
 8016a6a:	693b      	ldr	r3, [r7, #16]
 8016a6c:	4610      	mov	r0, r2
 8016a6e:	4619      	mov	r1, r3
 8016a70:	f7f1 f822 	bl	8007ab8 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016a74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a76:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d002      	beq.n	8016a84 <dwc_otg_pcd_handle_in_ep_intr+0x400>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 8016a7e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8016a80:	f7ff fa0e 	bl	8015ea0 <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			/* NAK Interrutp */
			if (diepint.b.nak) {
 8016a84:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8016a88:	f003 0320 	and.w	r3, r3, #32
 8016a8c:	b2db      	uxtb	r3, r3
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d018      	beq.n	8016ac4 <dwc_otg_pcd_handle_in_ep_intr+0x440>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN NAK Interrupt\n",
					    epnum);
				handle_in_ep_nak_intr(pcd, epnum);
 8016a92:	6878      	ldr	r0, [r7, #4]
 8016a94:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016a96:	f7ff fd15 	bl	80164c4 <handle_in_ep_nak_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, nak);
 8016a9a:	f04f 0300 	mov.w	r3, #0
 8016a9e:	60fb      	str	r3, [r7, #12]
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016aa6:	60fb      	str	r3, [r7, #12]
 8016aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016aaa:	689a      	ldr	r2, [r3, #8]
 8016aac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016aae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ab2:	18d3      	adds	r3, r2, r3
 8016ab4:	685b      	ldr	r3, [r3, #4]
 8016ab6:	f103 0208 	add.w	r2, r3, #8
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	4610      	mov	r0, r2
 8016abe:	4619      	mov	r1, r3
 8016ac0:	f7f0 fffa 	bl	8007ab8 <DWC_WRITE_REG32>
			}
		}
		epnum++;
 8016ac4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016ac6:	f103 0301 	add.w	r3, r3, #1
 8016aca:	65bb      	str	r3, [r7, #88]	; 0x58
		ep_intr >>= 1;
 8016acc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016ace:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8016ad2:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 8016ad4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	f47f adef 	bne.w	80166ba <dwc_otg_pcd_handle_in_ep_intr+0x36>
		}
		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 8016adc:	f04f 0301 	mov.w	r3, #1
#undef CLEAR_IN_EP_INTR
}
 8016ae0:	4618      	mov	r0, r3
 8016ae2:	f107 0760 	add.w	r7, r7, #96	; 0x60
 8016ae6:	46bd      	mov	sp, r7
 8016ae8:	bd80      	pop	{r7, pc}
 8016aea:	bf00      	nop

08016aec <dwc_otg_pcd_handle_out_ep_intr>:
 * -#	If "AHB Error Interrupt" log error
 * -#	If "Setup Phase Done" process Setup Packet (See Standard USB
 *		Command Processing)
 */
static int32_t dwc_otg_pcd_handle_out_ep_intr(dwc_otg_pcd_t * pcd)
{
 8016aec:	b580      	push	{r7, lr}
 8016aee:	b092      	sub	sp, #72	; 0x48
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	6078      	str	r0, [r7, #4]
		doepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->out_ep_regs[__epnum]->doepint, \
		doepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	689b      	ldr	r3, [r3, #8]
 8016af8:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	doepint_data_t doepint = {.d32 = 0 };
 8016afa:	f04f 0300 	mov.w	r3, #0
 8016afe:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t epnum = 0;
 8016b00:	f04f 0300 	mov.w	r3, #0
 8016b04:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_ep_t *dwc_ep;

	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);
 8016b06:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016b08:	f7fd f808 	bl	8013b1c <dwc_otg_read_dev_all_out_ep_intr>
 8016b0c:	6478      	str	r0, [r7, #68]	; 0x44

	while (ep_intr) {
 8016b0e:	e173      	b.n	8016df8 <dwc_otg_pcd_handle_out_ep_intr+0x30c>
		if (ep_intr & 0x1) {
 8016b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016b12:	f003 0301 	and.w	r3, r3, #1
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	f000 8166 	beq.w	8016de8 <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
			/* Get EP pointer */
			ep = get_out_ep(pcd, epnum);
 8016b1c:	6878      	ldr	r0, [r7, #4]
 8016b1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016b20:	f7fd f97a 	bl	8013e18 <get_out_ep>
 8016b24:	63b8      	str	r0, [r7, #56]	; 0x38
			dwc_ep = &ep->dwc_ep;
 8016b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b28:	f103 0310 	add.w	r3, r3, #16
 8016b2c:	637b      	str	r3, [r7, #52]	; 0x34
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);
 8016b2e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016b30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8016b32:	f7fd f89d 	bl	8013c70 <dwc_otg_read_dev_out_ep_intr>
 8016b36:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCDV,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
 8016b38:	633b      	str	r3, [r7, #48]	; 0x30
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);

			/* Transfer complete */
			if (doepint.b.xfercompl) {
 8016b3a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016b3e:	f003 0301 	and.w	r3, r3, #1
 8016b42:	b2db      	uxtb	r3, r3
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d040      	beq.n	8016bca <dwc_otg_pcd_handle_out_ep_intr+0xde>

				if (epnum == 0) {
 8016b48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d123      	bne.n	8016b96 <dwc_otg_pcd_handle_out_ep_intr+0xaa>
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 8016b4e:	f04f 0300 	mov.w	r3, #0
 8016b52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b56:	f043 0301 	orr.w	r3, r3, #1
 8016b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b5e:	689a      	ldr	r2, [r3, #8]
 8016b60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b62:	f103 0308 	add.w	r3, r3, #8
 8016b66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b6a:	18d3      	adds	r3, r2, r3
 8016b6c:	685b      	ldr	r3, [r3, #4]
 8016b6e:	f103 0208 	add.w	r2, r3, #8
 8016b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b74:	4610      	mov	r0, r2
 8016b76:	4619      	mov	r1, r3
 8016b78:	f7f0 ff9e 	bl	8007ab8 <DWC_WRITE_REG32>
							  xfercompl);
					if (core_if->dma_desc_enable == 0
 8016b7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b7e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d003      	beq.n	8016b8e <dwc_otg_pcd_handle_out_ep_intr+0xa2>
					    || pcd->ep0state != EP0_IDLE)
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	7b1b      	ldrb	r3, [r3, #12]
 8016b8a:	2b01      	cmp	r3, #1
 8016b8c:	d01d      	beq.n	8016bca <dwc_otg_pcd_handle_out_ep_intr+0xde>
						handle_ep0(pcd);
 8016b8e:	6878      	ldr	r0, [r7, #4]
 8016b90:	f7ff f9e2 	bl	8015f58 <handle_ep0>
 8016b94:	e019      	b.n	8016bca <dwc_otg_pcd_handle_out_ep_intr+0xde>
					if (!ep->stopped)
						complete_xiso_ep(ep);
#endif /* DWC_UTE_PER_IO */
				} else {
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 8016b96:	f04f 0300 	mov.w	r3, #0
 8016b9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8016b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b9e:	f043 0301 	orr.w	r3, r3, #1
 8016ba2:	62bb      	str	r3, [r7, #40]	; 0x28
 8016ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016ba6:	689a      	ldr	r2, [r3, #8]
 8016ba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016baa:	f103 0308 	add.w	r3, r3, #8
 8016bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016bb2:	18d3      	adds	r3, r2, r3
 8016bb4:	685b      	ldr	r3, [r3, #4]
 8016bb6:	f103 0208 	add.w	r2, r3, #8
 8016bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bbc:	4610      	mov	r0, r2
 8016bbe:	4619      	mov	r1, r3
 8016bc0:	f7f0 ff7a 	bl	8007ab8 <DWC_WRITE_REG32>
							  xfercompl);
					complete_ep(ep);
 8016bc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016bc6:	f7fe ff3d 	bl	8015a44 <complete_ep>
				}

			}

			/* Endpoint disable      */
			if (doepint.b.epdisabled) {
 8016bca:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016bce:	f003 0302 	and.w	r3, r3, #2
 8016bd2:	b2db      	uxtb	r3, r3
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d016      	beq.n	8016c06 <dwc_otg_pcd_handle_out_ep_intr+0x11a>

				/* Clear the bit in DOEPINTn for this interrupt */
				CLEAR_OUT_EP_INTR(core_if, epnum, epdisabled);
 8016bd8:	f04f 0300 	mov.w	r3, #0
 8016bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8016bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016be0:	f043 0302 	orr.w	r3, r3, #2
 8016be4:	627b      	str	r3, [r7, #36]	; 0x24
 8016be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016be8:	689a      	ldr	r2, [r3, #8]
 8016bea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016bec:	f103 0308 	add.w	r3, r3, #8
 8016bf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016bf4:	18d3      	adds	r3, r2, r3
 8016bf6:	685b      	ldr	r3, [r3, #4]
 8016bf8:	f103 0208 	add.w	r2, r3, #8
 8016bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bfe:	4610      	mov	r0, r2
 8016c00:	4619      	mov	r1, r3
 8016c02:	f7f0 ff59 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (doepint.b.ahberr) {
 8016c06:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016c0a:	f003 0304 	and.w	r3, r3, #4
 8016c0e:	b2db      	uxtb	r3, r3
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d016      	beq.n	8016c42 <dwc_otg_pcd_handle_out_ep_intr+0x156>
				DWC_ERROR("EP%d OUT AHB Error\n", epnum);
				DWC_ERROR("EP DMA REG	 %d \n",
					  core_if->
					  dev_if->out_ep_regs[epnum]->doepdma);
				CLEAR_OUT_EP_INTR(core_if, epnum, ahberr);
 8016c14:	f04f 0300 	mov.w	r3, #0
 8016c18:	623b      	str	r3, [r7, #32]
 8016c1a:	6a3b      	ldr	r3, [r7, #32]
 8016c1c:	f043 0304 	orr.w	r3, r3, #4
 8016c20:	623b      	str	r3, [r7, #32]
 8016c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016c24:	689a      	ldr	r2, [r3, #8]
 8016c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016c28:	f103 0308 	add.w	r3, r3, #8
 8016c2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c30:	18d3      	adds	r3, r2, r3
 8016c32:	685b      	ldr	r3, [r3, #4]
 8016c34:	f103 0208 	add.w	r2, r3, #8
 8016c38:	6a3b      	ldr	r3, [r7, #32]
 8016c3a:	4610      	mov	r0, r2
 8016c3c:	4619      	mov	r1, r3
 8016c3e:	f7f0 ff3b 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* Setup Phase Done (contorl EPs) */
			if (doepint.b.setup) {
 8016c42:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016c46:	f003 0308 	and.w	r3, r3, #8
 8016c4a:	b2db      	uxtb	r3, r3
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d019      	beq.n	8016c84 <dwc_otg_pcd_handle_out_ep_intr+0x198>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "EP%d SETUP Done\n",
					    epnum);
#endif
				CLEAR_OUT_EP_INTR(core_if, epnum, setup);
 8016c50:	f04f 0300 	mov.w	r3, #0
 8016c54:	61fb      	str	r3, [r7, #28]
 8016c56:	69fb      	ldr	r3, [r7, #28]
 8016c58:	f043 0308 	orr.w	r3, r3, #8
 8016c5c:	61fb      	str	r3, [r7, #28]
 8016c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016c60:	689a      	ldr	r2, [r3, #8]
 8016c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016c64:	f103 0308 	add.w	r3, r3, #8
 8016c68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c6c:	18d3      	adds	r3, r2, r3
 8016c6e:	685b      	ldr	r3, [r3, #4]
 8016c70:	f103 0208 	add.w	r2, r3, #8
 8016c74:	69fb      	ldr	r3, [r7, #28]
 8016c76:	4610      	mov	r0, r2
 8016c78:	4619      	mov	r1, r3
 8016c7a:	f7f0 ff1d 	bl	8007ab8 <DWC_WRITE_REG32>

				handle_ep0(pcd);
 8016c7e:	6878      	ldr	r0, [r7, #4]
 8016c80:	f7ff f96a 	bl	8015f58 <handle_ep0>
			}

			/** OUT EP BNA Intr */
			if (doepint.b.bna) {
 8016c84:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016c88:	f003 0302 	and.w	r3, r3, #2
 8016c8c:	b2db      	uxtb	r3, r3
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d01e      	beq.n	8016cd0 <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
				CLEAR_OUT_EP_INTR(core_if, epnum, bna);
 8016c92:	f04f 0300 	mov.w	r3, #0
 8016c96:	61bb      	str	r3, [r7, #24]
 8016c98:	69bb      	ldr	r3, [r7, #24]
 8016c9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8016c9e:	61bb      	str	r3, [r7, #24]
 8016ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016ca2:	689a      	ldr	r2, [r3, #8]
 8016ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016ca6:	f103 0308 	add.w	r3, r3, #8
 8016caa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016cae:	18d3      	adds	r3, r2, r3
 8016cb0:	685b      	ldr	r3, [r3, #4]
 8016cb2:	f103 0208 	add.w	r2, r3, #8
 8016cb6:	69bb      	ldr	r3, [r7, #24]
 8016cb8:	4610      	mov	r0, r2
 8016cba:	4619      	mov	r1, r3
 8016cbc:	f7f0 fefc 	bl	8007ab8 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016cc2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d002      	beq.n	8016cd0 <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 8016cca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016ccc:	f7ff f8e8 	bl	8015ea0 <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			if (doepint.b.stsphsercvd) {
 8016cd0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016cd4:	f003 0320 	and.w	r3, r3, #32
 8016cd8:	b2db      	uxtb	r3, r3
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d01e      	beq.n	8016d1c <dwc_otg_pcd_handle_out_ep_intr+0x230>
				CLEAR_OUT_EP_INTR(core_if, epnum, stsphsercvd);
 8016cde:	f04f 0300 	mov.w	r3, #0
 8016ce2:	617b      	str	r3, [r7, #20]
 8016ce4:	697b      	ldr	r3, [r7, #20]
 8016ce6:	f043 0320 	orr.w	r3, r3, #32
 8016cea:	617b      	str	r3, [r7, #20]
 8016cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016cee:	689a      	ldr	r2, [r3, #8]
 8016cf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016cf2:	f103 0308 	add.w	r3, r3, #8
 8016cf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016cfa:	18d3      	adds	r3, r2, r3
 8016cfc:	685b      	ldr	r3, [r3, #4]
 8016cfe:	f103 0208 	add.w	r2, r3, #8
 8016d02:	697b      	ldr	r3, [r7, #20]
 8016d04:	4610      	mov	r0, r2
 8016d06:	4619      	mov	r1, r3
 8016d08:	f7f0 fed6 	bl	8007ab8 <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016d0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d0e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d002      	beq.n	8016d1c <dwc_otg_pcd_handle_out_ep_intr+0x230>
					do_setup_in_status_phase(pcd);
 8016d16:	6878      	ldr	r0, [r7, #4]
 8016d18:	f7fe f9c8 	bl	80150ac <do_setup_in_status_phase>
				}
			}
			/* Babble Interrutp */
			if (doepint.b.babble) {
 8016d1c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016d20:	f003 0310 	and.w	r3, r3, #16
 8016d24:	b2db      	uxtb	r3, r3
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d01a      	beq.n	8016d60 <dwc_otg_pcd_handle_out_ep_intr+0x274>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT Babble\n",
					    epnum);
				handle_out_ep_babble_intr(pcd, epnum);
 8016d2a:	6878      	ldr	r0, [r7, #4]
 8016d2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016d2e:	f7ff fc01 	bl	8016534 <handle_out_ep_babble_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, babble);
 8016d32:	f04f 0300 	mov.w	r3, #0
 8016d36:	613b      	str	r3, [r7, #16]
 8016d38:	693b      	ldr	r3, [r7, #16]
 8016d3a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8016d3e:	613b      	str	r3, [r7, #16]
 8016d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d42:	689a      	ldr	r2, [r3, #8]
 8016d44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d46:	f103 0308 	add.w	r3, r3, #8
 8016d4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d4e:	18d3      	adds	r3, r2, r3
 8016d50:	685b      	ldr	r3, [r3, #4]
 8016d52:	f103 0208 	add.w	r2, r3, #8
 8016d56:	693b      	ldr	r3, [r7, #16]
 8016d58:	4610      	mov	r0, r2
 8016d5a:	4619      	mov	r1, r3
 8016d5c:	f7f0 feac 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* NAK Interrutp */
			if (doepint.b.nak) {
 8016d60:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016d64:	f003 0320 	and.w	r3, r3, #32
 8016d68:	b2db      	uxtb	r3, r3
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d01a      	beq.n	8016da4 <dwc_otg_pcd_handle_out_ep_intr+0x2b8>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NAK\n", epnum);
				handle_out_ep_nak_intr(pcd, epnum);
 8016d6e:	6878      	ldr	r0, [r7, #4]
 8016d70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016d72:	f7ff fc17 	bl	80165a4 <handle_out_ep_nak_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nak);
 8016d76:	f04f 0300 	mov.w	r3, #0
 8016d7a:	60fb      	str	r3, [r7, #12]
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016d82:	60fb      	str	r3, [r7, #12]
 8016d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d86:	689a      	ldr	r2, [r3, #8]
 8016d88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d8a:	f103 0308 	add.w	r3, r3, #8
 8016d8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d92:	18d3      	adds	r3, r2, r3
 8016d94:	685b      	ldr	r3, [r3, #4]
 8016d96:	f103 0208 	add.w	r2, r3, #8
 8016d9a:	68fb      	ldr	r3, [r7, #12]
 8016d9c:	4610      	mov	r0, r2
 8016d9e:	4619      	mov	r1, r3
 8016da0:	f7f0 fe8a 	bl	8007ab8 <DWC_WRITE_REG32>
			}
			/* NYET Interrutp */
			if (doepint.b.nyet) {
 8016da4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016dac:	b2db      	uxtb	r3, r3
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d01a      	beq.n	8016de8 <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NYET\n", epnum);
				handle_out_ep_nyet_intr(pcd, epnum);
 8016db2:	6878      	ldr	r0, [r7, #4]
 8016db4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016db6:	f7ff fc2d 	bl	8016614 <handle_out_ep_nyet_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nyet);
 8016dba:	f04f 0300 	mov.w	r3, #0
 8016dbe:	60bb      	str	r3, [r7, #8]
 8016dc0:	68bb      	ldr	r3, [r7, #8]
 8016dc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016dc6:	60bb      	str	r3, [r7, #8]
 8016dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016dca:	689a      	ldr	r2, [r3, #8]
 8016dcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016dce:	f103 0308 	add.w	r3, r3, #8
 8016dd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016dd6:	18d3      	adds	r3, r2, r3
 8016dd8:	685b      	ldr	r3, [r3, #4]
 8016dda:	f103 0208 	add.w	r2, r3, #8
 8016dde:	68bb      	ldr	r3, [r7, #8]
 8016de0:	4610      	mov	r0, r2
 8016de2:	4619      	mov	r1, r3
 8016de4:	f7f0 fe68 	bl	8007ab8 <DWC_WRITE_REG32>
			}
		}

		epnum++;
 8016de8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016dea:	f103 0301 	add.w	r3, r3, #1
 8016dee:	643b      	str	r3, [r7, #64]	; 0x40
		ep_intr >>= 1;
 8016df0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016df2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8016df6:	647b      	str	r3, [r7, #68]	; 0x44
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);

	while (ep_intr) {
 8016df8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	f47f ae88 	bne.w	8016b10 <dwc_otg_pcd_handle_out_ep_intr+0x24>

		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 8016e00:	f04f 0301 	mov.w	r3, #1

#undef CLEAR_OUT_EP_INTR
}
 8016e04:	4618      	mov	r0, r3
 8016e06:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8016e0a:	46bd      	mov	sp, r7
 8016e0c:	bd80      	pop	{r7, pc}
 8016e0e:	bf00      	nop

08016e10 <dwc_otg_pcd_handle_incomplete_isoc_in_intr>:
 *	-#	Set incomplete flag in dwc_ep structure
 *	-#	Disable EP; when "Endpoint Disabled" interrupt is received
 *		Flush FIFO
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_in_intr(dwc_otg_pcd_t * pcd)
{
 8016e10:	b580      	push	{r7, lr}
 8016e12:	b084      	sub	sp, #16
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	6078      	str	r0, [r7, #4]
			}
		}
	}

#else
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8016e18:	f04f 0300 	mov.w	r3, #0
 8016e1c:	60bb      	str	r3, [r7, #8]
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "IN ISOC Incomplete");

	intr_mask.b.incomplisoin = 1;
 8016e1e:	68bb      	ldr	r3, [r7, #8]
 8016e20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016e24:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	689b      	ldr	r3, [r3, #8]
 8016e2a:	685b      	ldr	r3, [r3, #4]
 8016e2c:	f103 0218 	add.w	r2, r3, #24
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	4610      	mov	r0, r2
 8016e34:	4619      	mov	r1, r3
 8016e36:	f04f 0200 	mov.w	r2, #0
 8016e3a:	f7f0 fe4b 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);
#endif				//DWC_EN_ISOC

	/* Clear interrupt */
	gintsts.d32 = 0;
 8016e3e:	f04f 0300 	mov.w	r3, #0
 8016e42:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoin = 1;
 8016e44:	68fb      	ldr	r3, [r7, #12]
 8016e46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016e4a:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	689b      	ldr	r3, [r3, #8]
 8016e50:	685b      	ldr	r3, [r3, #4]
 8016e52:	f103 0214 	add.w	r2, r3, #20
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	4610      	mov	r0, r2
 8016e5a:	4619      	mov	r1, r3
 8016e5c:	f7f0 fe2c 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8016e60:	f04f 0301 	mov.w	r3, #1
}
 8016e64:	4618      	mov	r0, r3
 8016e66:	f107 0710 	add.w	r7, r7, #16
 8016e6a:	46bd      	mov	sp, r7
 8016e6c:	bd80      	pop	{r7, pc}
 8016e6e:	bf00      	nop

08016e70 <dwc_otg_pcd_handle_incomplete_isoc_out_intr>:
 *	-#	Read any data from the FIFO
 *	-#	Disable EP. When "Endpoint Disabled" interrupt is received
 *		re-enable EP.
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_out_intr(dwc_otg_pcd_t * pcd)
{
 8016e70:	b580      	push	{r7, lr}
 8016e72:	b084      	sub	sp, #16
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	6078      	str	r0, [r7, #4]
			}
		}
	}
#else
	/** @todo implement ISR */
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8016e78:	f04f 0300 	mov.w	r3, #0
 8016e7c:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT ISOC Incomplete");

	intr_mask.b.incomplisoout = 1;
 8016e7e:	68bb      	ldr	r3, [r7, #8]
 8016e80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016e84:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	689b      	ldr	r3, [r3, #8]
 8016e8a:	685b      	ldr	r3, [r3, #4]
 8016e8c:	f103 0218 	add.w	r2, r3, #24
 8016e90:	68bb      	ldr	r3, [r7, #8]
 8016e92:	4610      	mov	r0, r2
 8016e94:	4619      	mov	r1, r3
 8016e96:	f04f 0200 	mov.w	r2, #0
 8016e9a:	f7f0 fe1b 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

#endif /* DWC_EN_ISOC */

	/* Clear interrupt */
	gintsts.d32 = 0;
 8016e9e:	f04f 0300 	mov.w	r3, #0
 8016ea2:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoout = 1;
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016eaa:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	689b      	ldr	r3, [r3, #8]
 8016eb0:	685b      	ldr	r3, [r3, #4]
 8016eb2:	f103 0214 	add.w	r2, r3, #20
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	4610      	mov	r0, r2
 8016eba:	4619      	mov	r1, r3
 8016ebc:	f7f0 fdfc 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8016ec0:	f04f 0301 	mov.w	r3, #1
}
 8016ec4:	4618      	mov	r0, r3
 8016ec6:	f107 0710 	add.w	r7, r7, #16
 8016eca:	46bd      	mov	sp, r7
 8016ecc:	bd80      	pop	{r7, pc}
 8016ece:	bf00      	nop

08016ed0 <dwc_otg_pcd_handle_in_nak_effective>:
/**
 * This function handles the Global IN NAK Effective interrupt.
 *
 */
int32_t dwc_otg_pcd_handle_in_nak_effective(dwc_otg_pcd_t * pcd)
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b088      	sub	sp, #32
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	689b      	ldr	r3, [r3, #8]
 8016edc:	689b      	ldr	r3, [r3, #8]
 8016ede:	61bb      	str	r3, [r7, #24]
	depctl_data_t diepctl = {.d32 = 0 };
 8016ee0:	f04f 0300 	mov.w	r3, #0
 8016ee4:	617b      	str	r3, [r7, #20]
	depctl_data_t diepctl_rd = {.d32 = 0 };
 8016ee6:	f04f 0300 	mov.w	r3, #0
 8016eea:	613b      	str	r3, [r7, #16]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8016eec:	f04f 0300 	mov.w	r3, #0
 8016ef0:	60fb      	str	r3, [r7, #12]
	int i;

	DWC_DEBUGPL(DBG_PCD, "Global IN NAK Effective\n");

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
 8016ef2:	697b      	ldr	r3, [r7, #20]
 8016ef4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016ef8:	617b      	str	r3, [r7, #20]
	diepctl.b.snak = 1;
 8016efa:	697b      	ldr	r3, [r7, #20]
 8016efc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016f00:	617b      	str	r3, [r7, #20]

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 8016f02:	f04f 0300 	mov.w	r3, #0
 8016f06:	61fb      	str	r3, [r7, #28]
 8016f08:	e020      	b.n	8016f4c <dwc_otg_pcd_handle_in_nak_effective+0x7c>
		diepctl_rd.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 8016f0a:	69ba      	ldr	r2, [r7, #24]
 8016f0c:	69fb      	ldr	r3, [r7, #28]
 8016f0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f12:	18d3      	adds	r3, r2, r3
 8016f14:	685b      	ldr	r3, [r3, #4]
 8016f16:	4618      	mov	r0, r3
 8016f18:	f7f0 fdc2 	bl	8007aa0 <DWC_READ_REG32>
 8016f1c:	4603      	mov	r3, r0
	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
		diepctl_rd.d32 =
 8016f1e:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
		if (diepctl_rd.b.epena) {
 8016f20:	7cfb      	ldrb	r3, [r7, #19]
 8016f22:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016f26:	b2db      	uxtb	r3, r3
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d00b      	beq.n	8016f44 <dwc_otg_pcd_handle_in_nak_effective+0x74>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
 8016f2c:	69ba      	ldr	r2, [r7, #24]
 8016f2e:	69fb      	ldr	r3, [r7, #28]
 8016f30:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f34:	18d3      	adds	r3, r2, r3
 8016f36:	685b      	ldr	r3, [r3, #4]
 8016f38:	461a      	mov	r2, r3
 8016f3a:	697b      	ldr	r3, [r7, #20]
 8016f3c:	4610      	mov	r0, r2
 8016f3e:	4619      	mov	r1, r3
 8016f40:	f7f0 fdba 	bl	8007ab8 <DWC_WRITE_REG32>

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 8016f44:	69fb      	ldr	r3, [r7, #28]
 8016f46:	f103 0301 	add.w	r3, r3, #1
 8016f4a:	61fb      	str	r3, [r7, #28]
 8016f4c:	69bb      	ldr	r3, [r7, #24]
 8016f4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016f52:	461a      	mov	r2, r3
 8016f54:	69fb      	ldr	r3, [r7, #28]
 8016f56:	429a      	cmp	r2, r3
 8016f58:	dad7      	bge.n	8016f0a <dwc_otg_pcd_handle_in_nak_effective+0x3a>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
					diepctl.d32);
		}
	}
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 8016f5a:	68fb      	ldr	r3, [r7, #12]
 8016f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016f60:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	689b      	ldr	r3, [r3, #8]
 8016f66:	685b      	ldr	r3, [r3, #4]
 8016f68:	f103 0218 	add.w	r2, r3, #24
 8016f6c:	68fb      	ldr	r3, [r7, #12]
 8016f6e:	4610      	mov	r0, r2
 8016f70:	4619      	mov	r1, r3
 8016f72:	f04f 0200 	mov.w	r2, #0
 8016f76:	f7f0 fdad 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8016f7a:	f04f 0300 	mov.w	r3, #0
 8016f7e:	60bb      	str	r3, [r7, #8]
	gintsts.b.ginnakeff = 1;
 8016f80:	68bb      	ldr	r3, [r7, #8]
 8016f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016f86:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	689b      	ldr	r3, [r3, #8]
 8016f8c:	685b      	ldr	r3, [r3, #4]
 8016f8e:	f103 0214 	add.w	r2, r3, #20
 8016f92:	68bb      	ldr	r3, [r7, #8]
 8016f94:	4610      	mov	r0, r2
 8016f96:	4619      	mov	r1, r3
 8016f98:	f7f0 fd8e 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8016f9c:	f04f 0301 	mov.w	r3, #1
}
 8016fa0:	4618      	mov	r0, r3
 8016fa2:	f107 0720 	add.w	r7, r7, #32
 8016fa6:	46bd      	mov	sp, r7
 8016fa8:	bd80      	pop	{r7, pc}
 8016faa:	bf00      	nop

08016fac <dwc_otg_pcd_handle_out_nak_effective>:
/**
 * OUT NAK Effective.
 *
 */
int32_t dwc_otg_pcd_handle_out_nak_effective(dwc_otg_pcd_t * pcd)
{
 8016fac:	b580      	push	{r7, lr}
 8016fae:	b084      	sub	sp, #16
 8016fb0:	af00      	add	r7, sp, #0
 8016fb2:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8016fb4:	f04f 0300 	mov.w	r3, #0
 8016fb8:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "Global IN NAK Effective\n");
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.goutnakeff = 1;
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fc0:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	689b      	ldr	r3, [r3, #8]
 8016fc6:	685b      	ldr	r3, [r3, #4]
 8016fc8:	f103 0218 	add.w	r2, r3, #24
 8016fcc:	68fb      	ldr	r3, [r7, #12]
 8016fce:	4610      	mov	r0, r2
 8016fd0:	4619      	mov	r1, r3
 8016fd2:	f04f 0200 	mov.w	r2, #0
 8016fd6:	f7f0 fd7d 	bl	8007ad4 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8016fda:	f04f 0300 	mov.w	r3, #0
 8016fde:	60bb      	str	r3, [r7, #8]
	gintsts.b.goutnakeff = 1;
 8016fe0:	68bb      	ldr	r3, [r7, #8]
 8016fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fe6:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	689b      	ldr	r3, [r3, #8]
 8016fec:	685b      	ldr	r3, [r3, #4]
 8016fee:	f103 0214 	add.w	r2, r3, #20
 8016ff2:	68bb      	ldr	r3, [r7, #8]
 8016ff4:	4610      	mov	r0, r2
 8016ff6:	4619      	mov	r1, r3
 8016ff8:	f7f0 fd5e 	bl	8007ab8 <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8016ffc:	f04f 0301 	mov.w	r3, #1
}
 8017000:	4618      	mov	r0, r3
 8017002:	f107 0710 	add.w	r7, r7, #16
 8017006:	46bd      	mov	sp, r7
 8017008:	bd80      	pop	{r7, pc}
 801700a:	bf00      	nop

0801700c <dwc_otg_pcd_handle_intr>:
 *
 * All interrupt registers are processed from LSB to MSB.
 *
 */
int32_t dwc_otg_pcd_handle_intr(dwc_otg_pcd_t * pcd)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b086      	sub	sp, #24
 8017010:	af00      	add	r7, sp, #0
 8017012:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	689b      	ldr	r3, [r3, #8]
 8017018:	613b      	str	r3, [r7, #16]
#ifdef VERBOSE
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
#endif
	gintsts_data_t gintr_status;
	int32_t retval = 0;
 801701a:	f04f 0300 	mov.w	r3, #0
 801701e:	617b      	str	r3, [r7, #20]

	/* Exit from ISR if core is hibernated */
	if (core_if->hibernation_suspend == 1) {
 8017020:	693b      	ldr	r3, [r7, #16]
 8017022:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8017026:	2b01      	cmp	r3, #1
 8017028:	d101      	bne.n	801702e <dwc_otg_pcd_handle_intr+0x22>
		return retval;
 801702a:	697b      	ldr	r3, [r7, #20]
 801702c:	e108      	b.n	8017240 <dwc_otg_pcd_handle_intr+0x234>
		    __func__,
		    DWC_READ_REG32(&global_regs->gintsts),
		    DWC_READ_REG32(&global_regs->gintmsk));
#endif

	if (dwc_otg_is_device_mode(core_if)) {
 801702e:	6938      	ldr	r0, [r7, #16]
 8017030:	f7f7 f898 	bl	800e164 <dwc_otg_is_device_mode>
 8017034:	4603      	mov	r3, r0
 8017036:	2b00      	cmp	r3, #0
 8017038:	f000 8101 	beq.w	801723e <dwc_otg_pcd_handle_intr+0x232>
		DWC_SPINLOCK(pcd->lock);
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8017042:	4618      	mov	r0, r3
 8017044:	f7f0 fd70 	bl	8007b28 <DWC_SPINLOCK>
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%08x  gintmsk=%08x\n",
			    __func__,
			    DWC_READ_REG32(&global_regs->gintsts),
			    DWC_READ_REG32(&global_regs->gintmsk));
#endif
		dwc_otg_handle_common_intr(core_if);
 8017048:	6938      	ldr	r0, [r7, #16]
 801704a:	f7fa fc63 	bl	8011914 <dwc_otg_handle_common_intr>
		gintr_status.d32 = dwc_otg_read_core_intr(core_if);
 801704e:	6938      	ldr	r0, [r7, #16]
 8017050:	f7fc fd0e 	bl	8013a70 <dwc_otg_read_core_intr>
 8017054:	4603      	mov	r3, r0
 8017056:	60fb      	str	r3, [r7, #12]

		DWC_DEBUGPL(DBG_PCDV, "%s: gintsts&gintmsk=%08x\n",
			    __func__, gintr_status.d32);

		if (gintr_status.b.sofintr) {
 8017058:	7b3b      	ldrb	r3, [r7, #12]
 801705a:	f003 0308 	and.w	r3, r3, #8
 801705e:	b2db      	uxtb	r3, r3
 8017060:	2b00      	cmp	r3, #0
 8017062:	d006      	beq.n	8017072 <dwc_otg_pcd_handle_intr+0x66>
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
 8017064:	6878      	ldr	r0, [r7, #4]
 8017066:	f7fd f81d 	bl	80140a4 <dwc_otg_pcd_handle_sof_intr>
 801706a:	4603      	mov	r3, r0
 801706c:	697a      	ldr	r2, [r7, #20]
 801706e:	4313      	orrs	r3, r2
 8017070:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.rxstsqlvl) {
 8017072:	7b3b      	ldrb	r3, [r7, #12]
 8017074:	f003 0310 	and.w	r3, r3, #16
 8017078:	b2db      	uxtb	r3, r3
 801707a:	2b00      	cmp	r3, #0
 801707c:	d006      	beq.n	801708c <dwc_otg_pcd_handle_intr+0x80>
			retval |=
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
 801707e:	6878      	ldr	r0, [r7, #4]
 8017080:	f7fd f82e 	bl	80140e0 <dwc_otg_pcd_handle_rx_status_q_level_intr>
 8017084:	4603      	mov	r3, r0

		if (gintr_status.b.sofintr) {
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
		}
		if (gintr_status.b.rxstsqlvl) {
			retval |=
 8017086:	697a      	ldr	r2, [r7, #20]
 8017088:	4313      	orrs	r3, r2
 801708a:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
		}
		if (gintr_status.b.nptxfempty) {
 801708c:	7b3b      	ldrb	r3, [r7, #12]
 801708e:	f003 0320 	and.w	r3, r3, #32
 8017092:	b2db      	uxtb	r3, r3
 8017094:	2b00      	cmp	r3, #0
 8017096:	d006      	beq.n	80170a6 <dwc_otg_pcd_handle_intr+0x9a>
			retval |= dwc_otg_pcd_handle_np_tx_fifo_empty_intr(pcd);
 8017098:	6878      	ldr	r0, [r7, #4]
 801709a:	f7fd f9a5 	bl	80143e8 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>
 801709e:	4603      	mov	r3, r0
 80170a0:	697a      	ldr	r2, [r7, #20]
 80170a2:	4313      	orrs	r3, r2
 80170a4:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.ginnakeff) {
 80170a6:	7b3b      	ldrb	r3, [r7, #12]
 80170a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80170ac:	b2db      	uxtb	r3, r3
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d006      	beq.n	80170c0 <dwc_otg_pcd_handle_intr+0xb4>
			retval |= dwc_otg_pcd_handle_in_nak_effective(pcd);
 80170b2:	6878      	ldr	r0, [r7, #4]
 80170b4:	f7ff ff0c 	bl	8016ed0 <dwc_otg_pcd_handle_in_nak_effective>
 80170b8:	4603      	mov	r3, r0
 80170ba:	697a      	ldr	r2, [r7, #20]
 80170bc:	4313      	orrs	r3, r2
 80170be:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.goutnakeff) {
 80170c0:	7b3b      	ldrb	r3, [r7, #12]
 80170c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80170c6:	b2db      	uxtb	r3, r3
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d006      	beq.n	80170da <dwc_otg_pcd_handle_intr+0xce>
			retval |= dwc_otg_pcd_handle_out_nak_effective(pcd);
 80170cc:	6878      	ldr	r0, [r7, #4]
 80170ce:	f7ff ff6d 	bl	8016fac <dwc_otg_pcd_handle_out_nak_effective>
 80170d2:	4603      	mov	r3, r0
 80170d4:	697a      	ldr	r2, [r7, #20]
 80170d6:	4313      	orrs	r3, r2
 80170d8:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.i2cintr) {
 80170da:	7b7b      	ldrb	r3, [r7, #13]
 80170dc:	f003 0302 	and.w	r3, r3, #2
 80170e0:	b2db      	uxtb	r3, r3
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	d006      	beq.n	80170f4 <dwc_otg_pcd_handle_intr+0xe8>
			retval |= dwc_otg_pcd_handle_i2c_intr(pcd);
 80170e6:	6878      	ldr	r0, [r7, #4]
 80170e8:	f7fd fb66 	bl	80147b8 <dwc_otg_pcd_handle_i2c_intr>
 80170ec:	4603      	mov	r3, r0
 80170ee:	697a      	ldr	r2, [r7, #20]
 80170f0:	4313      	orrs	r3, r2
 80170f2:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.erlysuspend) {
 80170f4:	7b7b      	ldrb	r3, [r7, #13]
 80170f6:	f003 0304 	and.w	r3, r3, #4
 80170fa:	b2db      	uxtb	r3, r3
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d006      	beq.n	801710e <dwc_otg_pcd_handle_intr+0x102>
			retval |= dwc_otg_pcd_handle_early_suspend_intr(pcd);
 8017100:	6878      	ldr	r0, [r7, #4]
 8017102:	f7fd fb89 	bl	8014818 <dwc_otg_pcd_handle_early_suspend_intr>
 8017106:	4603      	mov	r3, r0
 8017108:	697a      	ldr	r2, [r7, #20]
 801710a:	4313      	orrs	r3, r2
 801710c:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.usbreset) {
 801710e:	7b7b      	ldrb	r3, [r7, #13]
 8017110:	f003 0310 	and.w	r3, r3, #16
 8017114:	b2db      	uxtb	r3, r3
 8017116:	2b00      	cmp	r3, #0
 8017118:	d006      	beq.n	8017128 <dwc_otg_pcd_handle_intr+0x11c>
			retval |= dwc_otg_pcd_handle_usb_reset_intr(pcd);
 801711a:	6878      	ldr	r0, [r7, #4]
 801711c:	f7fd fc38 	bl	8014990 <dwc_otg_pcd_handle_usb_reset_intr>
 8017120:	4603      	mov	r3, r0
 8017122:	697a      	ldr	r2, [r7, #20]
 8017124:	4313      	orrs	r3, r2
 8017126:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.enumdone) {
 8017128:	7b7b      	ldrb	r3, [r7, #13]
 801712a:	f003 0320 	and.w	r3, r3, #32
 801712e:	b2db      	uxtb	r3, r3
 8017130:	2b00      	cmp	r3, #0
 8017132:	d006      	beq.n	8017142 <dwc_otg_pcd_handle_intr+0x136>
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
 8017134:	6878      	ldr	r0, [r7, #4]
 8017136:	f7fd fdd7 	bl	8014ce8 <dwc_otg_pcd_handle_enum_done_intr>
 801713a:	4603      	mov	r3, r0
 801713c:	697a      	ldr	r2, [r7, #20]
 801713e:	4313      	orrs	r3, r2
 8017140:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.isooutdrop) {
 8017142:	7b7b      	ldrb	r3, [r7, #13]
 8017144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017148:	b2db      	uxtb	r3, r3
 801714a:	2b00      	cmp	r3, #0
 801714c:	d006      	beq.n	801715c <dwc_otg_pcd_handle_intr+0x150>
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
 801714e:	6878      	ldr	r0, [r7, #4]
 8017150:	f7fd fed4 	bl	8014efc <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>
 8017154:	4603      	mov	r3, r0
		}
		if (gintr_status.b.enumdone) {
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
		}
		if (gintr_status.b.isooutdrop) {
			retval |=
 8017156:	697a      	ldr	r2, [r7, #20]
 8017158:	4313      	orrs	r3, r2
 801715a:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
 801715c:	7b7b      	ldrb	r3, [r7, #13]
 801715e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8017162:	b2db      	uxtb	r3, r3
 8017164:	2b00      	cmp	r3, #0
 8017166:	d006      	beq.n	8017176 <dwc_otg_pcd_handle_intr+0x16a>
			retval |=
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
 8017168:	6878      	ldr	r0, [r7, #4]
 801716a:	f7fd fef7 	bl	8014f5c <dwc_otg_pcd_handle_end_periodic_frame_intr>
 801716e:	4603      	mov	r3, r0
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
			retval |=
 8017170:	697a      	ldr	r2, [r7, #20]
 8017172:	4313      	orrs	r3, r2
 8017174:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
		}
		if (gintr_status.b.epmismatch) {
 8017176:	7bbb      	ldrb	r3, [r7, #14]
 8017178:	f003 0302 	and.w	r3, r3, #2
 801717c:	b2db      	uxtb	r3, r3
 801717e:	2b00      	cmp	r3, #0
 8017180:	d006      	beq.n	8017190 <dwc_otg_pcd_handle_intr+0x184>
			retval |= dwc_otg_pcd_handle_ep_mismatch_intr(core_if);
 8017182:	6938      	ldr	r0, [r7, #16]
 8017184:	f7fd ff1a 	bl	8014fbc <dwc_otg_pcd_handle_ep_mismatch_intr>
 8017188:	4603      	mov	r3, r0
 801718a:	697a      	ldr	r2, [r7, #20]
 801718c:	4313      	orrs	r3, r2
 801718e:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.inepint) {
 8017190:	7bbb      	ldrb	r3, [r7, #14]
 8017192:	f003 0304 	and.w	r3, r3, #4
 8017196:	b2db      	uxtb	r3, r3
 8017198:	2b00      	cmp	r3, #0
 801719a:	d00b      	beq.n	80171b4 <dwc_otg_pcd_handle_intr+0x1a8>
			if (!core_if->multiproc_int_enable) {
 801719c:	693b      	ldr	r3, [r7, #16]
 801719e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d106      	bne.n	80171b4 <dwc_otg_pcd_handle_intr+0x1a8>
				retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 80171a6:	6878      	ldr	r0, [r7, #4]
 80171a8:	f7ff fa6c 	bl	8016684 <dwc_otg_pcd_handle_in_ep_intr>
 80171ac:	4603      	mov	r3, r0
 80171ae:	697a      	ldr	r2, [r7, #20]
 80171b0:	4313      	orrs	r3, r2
 80171b2:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.outepintr) {
 80171b4:	7bbb      	ldrb	r3, [r7, #14]
 80171b6:	f003 0308 	and.w	r3, r3, #8
 80171ba:	b2db      	uxtb	r3, r3
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d00b      	beq.n	80171d8 <dwc_otg_pcd_handle_intr+0x1cc>
			if (!core_if->multiproc_int_enable) {
 80171c0:	693b      	ldr	r3, [r7, #16]
 80171c2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	d106      	bne.n	80171d8 <dwc_otg_pcd_handle_intr+0x1cc>
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 80171ca:	6878      	ldr	r0, [r7, #4]
 80171cc:	f7ff fc8e 	bl	8016aec <dwc_otg_pcd_handle_out_ep_intr>
 80171d0:	4603      	mov	r3, r0
 80171d2:	697a      	ldr	r2, [r7, #20]
 80171d4:	4313      	orrs	r3, r2
 80171d6:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.incomplisoin) {
 80171d8:	7bbb      	ldrb	r3, [r7, #14]
 80171da:	f003 0310 	and.w	r3, r3, #16
 80171de:	b2db      	uxtb	r3, r3
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d006      	beq.n	80171f2 <dwc_otg_pcd_handle_intr+0x1e6>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
 80171e4:	6878      	ldr	r0, [r7, #4]
 80171e6:	f7ff fe13 	bl	8016e10 <dwc_otg_pcd_handle_incomplete_isoc_in_intr>
 80171ea:	4603      	mov	r3, r0
			if (!core_if->multiproc_int_enable) {
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
			}
		}
		if (gintr_status.b.incomplisoin) {
			retval |=
 80171ec:	697a      	ldr	r2, [r7, #20]
 80171ee:	4313      	orrs	r3, r2
 80171f0:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
 80171f2:	7bbb      	ldrb	r3, [r7, #14]
 80171f4:	f003 0320 	and.w	r3, r3, #32
 80171f8:	b2db      	uxtb	r3, r3
 80171fa:	2b00      	cmp	r3, #0
 80171fc:	d006      	beq.n	801720c <dwc_otg_pcd_handle_intr+0x200>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_out_intr(pcd);
 80171fe:	6878      	ldr	r0, [r7, #4]
 8017200:	f7ff fe36 	bl	8016e70 <dwc_otg_pcd_handle_incomplete_isoc_out_intr>
 8017204:	4603      	mov	r3, r0
		if (gintr_status.b.incomplisoin) {
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
			retval |=
 8017206:	697a      	ldr	r2, [r7, #20]
 8017208:	4313      	orrs	r3, r2
 801720a:	617b      	str	r3, [r7, #20]

		/* In MPI mode De vice Endpoints intterrupts are asserted
		 * without setting outepintr and inepint bits set, so these
		 * Interrupt handlers are called without checking these bit-fields
		 */
		if (core_if->multiproc_int_enable) {
 801720c:	693b      	ldr	r3, [r7, #16]
 801720e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8017212:	2b00      	cmp	r3, #0
 8017214:	d00d      	beq.n	8017232 <dwc_otg_pcd_handle_intr+0x226>
			retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 8017216:	6878      	ldr	r0, [r7, #4]
 8017218:	f7ff fa34 	bl	8016684 <dwc_otg_pcd_handle_in_ep_intr>
 801721c:	4603      	mov	r3, r0
 801721e:	697a      	ldr	r2, [r7, #20]
 8017220:	4313      	orrs	r3, r2
 8017222:	617b      	str	r3, [r7, #20]
			retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 8017224:	6878      	ldr	r0, [r7, #4]
 8017226:	f7ff fc61 	bl	8016aec <dwc_otg_pcd_handle_out_ep_intr>
 801722a:	4603      	mov	r3, r0
 801722c:	697a      	ldr	r2, [r7, #20]
 801722e:	4313      	orrs	r3, r2
 8017230:	617b      	str	r3, [r7, #20]
		}
#ifdef VERBOSE
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%0x\n", __func__,
			    DWC_READ_REG32(&global_regs->gintsts));
#endif
		DWC_SPINUNLOCK(pcd->lock);
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8017238:	4618      	mov	r0, r3
 801723a:	f7f0 fc7f 	bl	8007b3c <DWC_SPINUNLOCK>
	}
	return retval;
 801723e:	697b      	ldr	r3, [r7, #20]
}
 8017240:	4618      	mov	r0, r3
 8017242:	f107 0718 	add.w	r7, r7, #24
 8017246:	46bd      	mov	sp, r7
 8017248:	bd80      	pop	{r7, pc}
 801724a:	bf00      	nop

0801724c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801724c:	b480      	push	{r7}
 801724e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8017250:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8017254:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8017258:	68db      	ldr	r3, [r3, #12]
 801725a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801725e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8017262:	4618      	mov	r0, r3
 8017264:	46bd      	mov	sp, r7
 8017266:	bc80      	pop	{r7}
 8017268:	4770      	bx	lr
 801726a:	bf00      	nop

0801726c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801726c:	b480      	push	{r7}
 801726e:	b083      	sub	sp, #12
 8017270:	af00      	add	r7, sp, #0
 8017272:	4603      	mov	r3, r0
 8017274:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8017276:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801727a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801727e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017282:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8017286:	79f9      	ldrb	r1, [r7, #7]
 8017288:	f001 011f 	and.w	r1, r1, #31
 801728c:	f04f 0001 	mov.w	r0, #1
 8017290:	fa00 f101 	lsl.w	r1, r0, r1
 8017294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8017298:	f107 070c 	add.w	r7, r7, #12
 801729c:	46bd      	mov	sp, r7
 801729e:	bc80      	pop	{r7}
 80172a0:	4770      	bx	lr
 80172a2:	bf00      	nop

080172a4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80172a4:	b480      	push	{r7}
 80172a6:	b083      	sub	sp, #12
 80172a8:	af00      	add	r7, sp, #0
 80172aa:	4603      	mov	r3, r0
 80172ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80172ae:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80172b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80172b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80172ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80172be:	79f9      	ldrb	r1, [r7, #7]
 80172c0:	f001 011f 	and.w	r1, r1, #31
 80172c4:	f04f 0001 	mov.w	r0, #1
 80172c8:	fa00 f101 	lsl.w	r1, r0, r1
 80172cc:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80172d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80172d4:	f107 070c 	add.w	r7, r7, #12
 80172d8:	46bd      	mov	sp, r7
 80172da:	bc80      	pop	{r7}
 80172dc:	4770      	bx	lr
 80172de:	bf00      	nop

080172e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80172e0:	b480      	push	{r7}
 80172e2:	b083      	sub	sp, #12
 80172e4:	af00      	add	r7, sp, #0
 80172e6:	4603      	mov	r3, r0
 80172e8:	6039      	str	r1, [r7, #0]
 80172ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80172ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80172f0:	2b00      	cmp	r3, #0
 80172f2:	da10      	bge.n	8017316 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80172f4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80172f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80172fc:	79fa      	ldrb	r2, [r7, #7]
 80172fe:	f002 020f 	and.w	r2, r2, #15
 8017302:	f1a2 0104 	sub.w	r1, r2, #4
 8017306:	683a      	ldr	r2, [r7, #0]
 8017308:	b2d2      	uxtb	r2, r2
 801730a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801730e:	b2d2      	uxtb	r2, r2
 8017310:	185b      	adds	r3, r3, r1
 8017312:	761a      	strb	r2, [r3, #24]
 8017314:	e00d      	b.n	8017332 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8017316:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801731a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801731e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8017322:	683a      	ldr	r2, [r7, #0]
 8017324:	b2d2      	uxtb	r2, r2
 8017326:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801732a:	b2d2      	uxtb	r2, r2
 801732c:	185b      	adds	r3, r3, r1
 801732e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8017332:	f107 070c 	add.w	r7, r7, #12
 8017336:	46bd      	mov	sp, r7
 8017338:	bc80      	pop	{r7}
 801733a:	4770      	bx	lr

0801733c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801733c:	b480      	push	{r7}
 801733e:	b089      	sub	sp, #36	; 0x24
 8017340:	af00      	add	r7, sp, #0
 8017342:	60f8      	str	r0, [r7, #12]
 8017344:	60b9      	str	r1, [r7, #8]
 8017346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	f003 0307 	and.w	r3, r3, #7
 801734e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8017350:	69fb      	ldr	r3, [r7, #28]
 8017352:	f1c3 0307 	rsb	r3, r3, #7
 8017356:	2b06      	cmp	r3, #6
 8017358:	bf28      	it	cs
 801735a:	2306      	movcs	r3, #6
 801735c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801735e:	69fb      	ldr	r3, [r7, #28]
 8017360:	f103 0306 	add.w	r3, r3, #6
 8017364:	2b06      	cmp	r3, #6
 8017366:	d903      	bls.n	8017370 <NVIC_EncodePriority+0x34>
 8017368:	69fb      	ldr	r3, [r7, #28]
 801736a:	f103 33ff 	add.w	r3, r3, #4294967295
 801736e:	e001      	b.n	8017374 <NVIC_EncodePriority+0x38>
 8017370:	f04f 0300 	mov.w	r3, #0
 8017374:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8017376:	69bb      	ldr	r3, [r7, #24]
 8017378:	f04f 0201 	mov.w	r2, #1
 801737c:	fa02 f303 	lsl.w	r3, r2, r3
 8017380:	f103 33ff 	add.w	r3, r3, #4294967295
 8017384:	461a      	mov	r2, r3
 8017386:	68bb      	ldr	r3, [r7, #8]
 8017388:	401a      	ands	r2, r3
 801738a:	697b      	ldr	r3, [r7, #20]
 801738c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8017390:	697b      	ldr	r3, [r7, #20]
 8017392:	f04f 0101 	mov.w	r1, #1
 8017396:	fa01 f303 	lsl.w	r3, r1, r3
 801739a:	f103 33ff 	add.w	r3, r3, #4294967295
 801739e:	4619      	mov	r1, r3
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80173a4:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80173a6:	4618      	mov	r0, r3
 80173a8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bc80      	pop	{r7}
 80173b0:	4770      	bx	lr
 80173b2:	bf00      	nop

080173b4 <USBCORE001_SetParameters>:

/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
 80173b4:	b580      	push	{r7, lr}
 80173b6:	b084      	sub	sp, #16
 80173b8:	af00      	add	r7, sp, #0
 80173ba:	6078      	str	r0, [r7, #4]
  int RetVal = 0; 
 80173bc:	f04f 0300 	mov.w	r3, #0
 80173c0:	60fb      	str	r3, [r7, #12]
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
 80173c2:	f240 0364 	movw	r3, #100	; 0x64
 80173c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80173ca:	685b      	ldr	r3, [r3, #4]
 80173cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80173d0:	d00c      	beq.n	80173ec <USBCORE001_SetParameters+0x38>
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
 80173d2:	f240 0364 	movw	r3, #100	; 0x64
 80173d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80173da:	685b      	ldr	r3, [r3, #4]
 80173dc:	6878      	ldr	r0, [r7, #4]
 80173de:	4619      	mov	r1, r3
 80173e0:	f7f7 f850 	bl	800e484 <dwc_otg_set_param_otg_cap>
 80173e4:	4603      	mov	r3, r0
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
  int RetVal = 0; 
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
    RetVal +=
 80173e6:	68fa      	ldr	r2, [r7, #12]
 80173e8:	18d3      	adds	r3, r2, r3
 80173ea:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
 80173ec:	f240 0364 	movw	r3, #100	; 0x64
 80173f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80173f4:	689b      	ldr	r3, [r3, #8]
 80173f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80173fa:	d00c      	beq.n	8017416 <USBCORE001_SetParameters+0x62>
    RetVal +=
        dwc_otg_set_param_dma_enable(CoreIfPtr,
 80173fc:	f240 0364 	movw	r3, #100	; 0x64
 8017400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017404:	689b      	ldr	r3, [r3, #8]
 8017406:	6878      	ldr	r0, [r7, #4]
 8017408:	4619      	mov	r1, r3
 801740a:	f7f7 f8ff 	bl	800e60c <dwc_otg_set_param_dma_enable>
 801740e:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
    RetVal +=
 8017410:	68fa      	ldr	r2, [r7, #12]
 8017412:	18d3      	adds	r3, r2, r3
 8017414:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
 8017416:	f240 0364 	movw	r3, #100	; 0x64
 801741a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801741e:	68db      	ldr	r3, [r3, #12]
 8017420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017424:	d00c      	beq.n	8017440 <USBCORE001_SetParameters+0x8c>
    RetVal +=
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
 8017426:	f240 0364 	movw	r3, #100	; 0x64
 801742a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801742e:	68db      	ldr	r3, [r3, #12]
 8017430:	6878      	ldr	r0, [r7, #4]
 8017432:	4619      	mov	r1, r3
 8017434:	f7f7 f932 	bl	800e69c <dwc_otg_set_param_dma_desc_enable>
 8017438:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
    RetVal +=
 801743a:	68fa      	ldr	r2, [r7, #12]
 801743c:	18d3      	adds	r3, r2, r3
 801743e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
 8017440:	f240 0364 	movw	r3, #100	; 0x64
 8017444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801744e:	d00c      	beq.n	801746a <USBCORE001_SetParameters+0xb6>
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
 8017450:	f240 0364 	movw	r3, #100	; 0x64
 8017454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017458:	681b      	ldr	r3, [r3, #0]
 801745a:	6878      	ldr	r0, [r7, #4]
 801745c:	4619      	mov	r1, r3
 801745e:	f7f7 f8ad 	bl	800e5bc <dwc_otg_set_param_opt>
 8017462:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
    RetVal +=
 8017464:	68fa      	ldr	r2, [r7, #12]
 8017466:	18d3      	adds	r3, r2, r3
 8017468:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
 801746a:	f240 0364 	movw	r3, #100	; 0x64
 801746e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017472:	691b      	ldr	r3, [r3, #16]
 8017474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017478:	d00c      	beq.n	8017494 <USBCORE001_SetParameters+0xe0>
    RetVal +=
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
 801747a:	f240 0364 	movw	r3, #100	; 0x64
 801747e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017482:	691b      	ldr	r3, [r3, #16]
 8017484:	6878      	ldr	r0, [r7, #4]
 8017486:	4619      	mov	r1, r3
 8017488:	f7f8 f8b6 	bl	800f5f8 <dwc_otg_set_param_dma_burst_size>
 801748c:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
    RetVal +=
 801748e:	68fa      	ldr	r2, [r7, #12]
 8017490:	18d3      	adds	r3, r2, r3
 8017492:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
 8017494:	f240 0364 	movw	r3, #100	; 0x64
 8017498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801749c:	699b      	ldr	r3, [r3, #24]
 801749e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174a2:	d00c      	beq.n	80174be <USBCORE001_SetParameters+0x10a>
    RetVal +=
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
 80174a4:	f240 0364 	movw	r3, #100	; 0x64
 80174a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80174ac:	699b      	ldr	r3, [r3, #24]
 80174ae:	6878      	ldr	r0, [r7, #4]
 80174b0:	4619      	mov	r1, r3
 80174b2:	f7f7 f939 	bl	800e728 <dwc_otg_set_param_host_support_fs_ls_low_power>
 80174b6:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
    RetVal +=
 80174b8:	68fa      	ldr	r2, [r7, #12]
 80174ba:	18d3      	adds	r3, r2, r3
 80174bc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
 80174be:	f240 0364 	movw	r3, #100	; 0x64
 80174c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80174c6:	6a1b      	ldr	r3, [r3, #32]
 80174c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174cc:	d00c      	beq.n	80174e8 <USBCORE001_SetParameters+0x134>
    RetVal +=
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
 80174ce:	f240 0364 	movw	r3, #100	; 0x64
 80174d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80174d6:	6a1b      	ldr	r3, [r3, #32]
 80174d8:	6878      	ldr	r0, [r7, #4]
 80174da:	4619      	mov	r1, r3
 80174dc:	f7f7 f94c 	bl	800e778 <dwc_otg_set_param_enable_dynamic_fifo>
 80174e0:	4603      	mov	r3, r0
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
    RetVal +=
 80174e2:	68fa      	ldr	r2, [r7, #12]
 80174e4:	18d3      	adds	r3, r2, r3
 80174e6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
 80174e8:	f240 0364 	movw	r3, #100	; 0x64
 80174ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80174f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80174f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174f6:	d00c      	beq.n	8017512 <USBCORE001_SetParameters+0x15e>
    RetVal +=
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
 80174f8:	f240 0364 	movw	r3, #100	; 0x64
 80174fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017502:	6878      	ldr	r0, [r7, #4]
 8017504:	4619      	mov	r1, r3
 8017506:	f7f7 f977 	bl	800e7f8 <dwc_otg_set_param_data_fifo_size>
 801750a:	4603      	mov	r3, r0
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
    RetVal +=
 801750c:	68fa      	ldr	r2, [r7, #12]
 801750e:	18d3      	adds	r3, r2, r3
 8017510:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
 8017512:	f240 0364 	movw	r3, #100	; 0x64
 8017516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801751a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801751c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017520:	d00c      	beq.n	801753c <USBCORE001_SetParameters+0x188>
    RetVal +=
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
 8017522:	f240 0364 	movw	r3, #100	; 0x64
 8017526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801752a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801752c:	6878      	ldr	r0, [r7, #4]
 801752e:	4619      	mov	r1, r3
 8017530:	f7f7 f9a0 	bl	800e874 <dwc_otg_set_param_dev_rx_fifo_size>
 8017534:	4603      	mov	r3, r0
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
    RetVal +=
 8017536:	68fa      	ldr	r2, [r7, #12]
 8017538:	18d3      	adds	r3, r2, r3
 801753a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
 801753c:	f240 0364 	movw	r3, #100	; 0x64
 8017540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017546:	f1b3 3fff 	cmp.w	r3, #4294967295
 801754a:	d00c      	beq.n	8017566 <USBCORE001_SetParameters+0x1b2>
    RetVal +=
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
 801754c:	f240 0364 	movw	r3, #100	; 0x64
 8017550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017556:	6878      	ldr	r0, [r7, #4]
 8017558:	4619      	mov	r1, r3
 801755a:	f7f7 f9d3 	bl	800e904 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
 801755e:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
    RetVal +=
 8017560:	68fa      	ldr	r2, [r7, #12]
 8017562:	18d3      	adds	r3, r2, r3
 8017564:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
 8017566:	f240 0364 	movw	r3, #100	; 0x64
 801756a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801756e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017574:	d00c      	beq.n	8017590 <USBCORE001_SetParameters+0x1dc>
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
 8017576:	f240 0364 	movw	r3, #100	; 0x64
 801757a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801757e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017580:	6878      	ldr	r0, [r7, #4]
 8017582:	4619      	mov	r1, r3
 8017584:	f7f7 fa0a 	bl	800e99c <dwc_otg_set_param_host_rx_fifo_size>
 8017588:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
    RetVal +=
 801758a:	68fa      	ldr	r2, [r7, #12]
 801758c:	18d3      	adds	r3, r2, r3
 801758e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
 8017590:	f240 0364 	movw	r3, #100	; 0x64
 8017594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801759a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801759e:	d00c      	beq.n	80175ba <USBCORE001_SetParameters+0x206>
    RetVal +=
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
 80175a0:	f240 0364 	movw	r3, #100	; 0x64
 80175a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80175aa:	6878      	ldr	r0, [r7, #4]
 80175ac:	4619      	mov	r1, r3
 80175ae:	f7f7 fa3d 	bl	800ea2c <dwc_otg_set_param_host_nperio_tx_fifo_size>
 80175b2:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
    RetVal +=
 80175b4:	68fa      	ldr	r2, [r7, #12]
 80175b6:	18d3      	adds	r3, r2, r3
 80175b8:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
 80175ba:	f240 0364 	movw	r3, #100	; 0x64
 80175be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80175c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175c8:	d00c      	beq.n	80175e4 <USBCORE001_SetParameters+0x230>
    RetVal +=
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
 80175ca:	f240 0364 	movw	r3, #100	; 0x64
 80175ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80175d4:	6878      	ldr	r0, [r7, #4]
 80175d6:	4619      	mov	r1, r3
 80175d8:	f7f7 fa74 	bl	800eac4 <dwc_otg_set_param_host_perio_tx_fifo_size>
 80175dc:	4603      	mov	r3, r0
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
    RetVal +=
 80175de:	68fa      	ldr	r2, [r7, #12]
 80175e0:	18d3      	adds	r3, r2, r3
 80175e2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
 80175e4:	f240 0364 	movw	r3, #100	; 0x64
 80175e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80175ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175f2:	d00c      	beq.n	801760e <USBCORE001_SetParameters+0x25a>
    RetVal +=
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
 80175f4:	f240 0364 	movw	r3, #100	; 0x64
 80175f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80175fe:	6878      	ldr	r0, [r7, #4]
 8017600:	4619      	mov	r1, r3
 8017602:	f7f7 faab 	bl	800eb5c <dwc_otg_set_param_max_transfer_size>
 8017606:	4603      	mov	r3, r0
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
    RetVal +=
 8017608:	68fa      	ldr	r2, [r7, #12]
 801760a:	18d3      	adds	r3, r2, r3
 801760c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
 801760e:	f240 0364 	movw	r3, #100	; 0x64
 8017612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017616:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017618:	f1b3 3fff 	cmp.w	r3, #4294967295
 801761c:	d00c      	beq.n	8017638 <USBCORE001_SetParameters+0x284>
    RetVal +=
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
 801761e:	f240 0364 	movw	r3, #100	; 0x64
 8017622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017626:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017628:	6878      	ldr	r0, [r7, #4]
 801762a:	4619      	mov	r1, r3
 801762c:	f7f7 faea 	bl	800ec04 <dwc_otg_set_param_max_packet_count>
 8017630:	4603      	mov	r3, r0
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
    RetVal +=
 8017632:	68fa      	ldr	r2, [r7, #12]
 8017634:	18d3      	adds	r3, r2, r3
 8017636:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
 8017638:	f240 0364 	movw	r3, #100	; 0x64
 801763c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8017644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017648:	d00d      	beq.n	8017666 <USBCORE001_SetParameters+0x2b2>
    RetVal +=
        dwc_otg_set_param_host_channels(CoreIfPtr,
 801764a:	f240 0364 	movw	r3, #100	; 0x64
 801764e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017652:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8017656:	6878      	ldr	r0, [r7, #4]
 8017658:	4619      	mov	r1, r3
 801765a:	f7f7 fb25 	bl	800eca8 <dwc_otg_set_param_host_channels>
 801765e:	4603      	mov	r3, r0
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
    RetVal +=
 8017660:	68fa      	ldr	r2, [r7, #12]
 8017662:	18d3      	adds	r3, r2, r3
 8017664:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
 8017666:	f240 0364 	movw	r3, #100	; 0x64
 801766a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801766e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017676:	d00d      	beq.n	8017694 <USBCORE001_SetParameters+0x2e0>
    RetVal +=
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
 8017678:	f240 0364 	movw	r3, #100	; 0x64
 801767c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017680:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017684:	6878      	ldr	r0, [r7, #4]
 8017686:	4619      	mov	r1, r3
 8017688:	f7f7 fb54 	bl	800ed34 <dwc_otg_set_param_dev_endpoints>
 801768c:	4603      	mov	r3, r0
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
    RetVal +=
 801768e:	68fa      	ldr	r2, [r7, #12]
 8017690:	18d3      	adds	r3, r2, r3
 8017692:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
 8017694:	f240 0364 	movw	r3, #100	; 0x64
 8017698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801769c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80176a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176a4:	d00d      	beq.n	80176c2 <USBCORE001_SetParameters+0x30e>
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
 80176a6:	f240 0364 	movw	r3, #100	; 0x64
 80176aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80176b2:	6878      	ldr	r0, [r7, #4]
 80176b4:	4619      	mov	r1, r3
 80176b6:	f7f7 fb83 	bl	800edc0 <dwc_otg_set_param_phy_type>
 80176ba:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
    RetVal +=
 80176bc:	68fa      	ldr	r2, [r7, #12]
 80176be:	18d3      	adds	r3, r2, r3
 80176c0:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
 80176c2:	f240 0364 	movw	r3, #100	; 0x64
 80176c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176ca:	695b      	ldr	r3, [r3, #20]
 80176cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176d0:	d00c      	beq.n	80176ec <USBCORE001_SetParameters+0x338>
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
 80176d2:	f240 0364 	movw	r3, #100	; 0x64
 80176d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176da:	695b      	ldr	r3, [r3, #20]
 80176dc:	6878      	ldr	r0, [r7, #4]
 80176de:	4619      	mov	r1, r3
 80176e0:	f7f7 fc04 	bl	800eeec <dwc_otg_set_param_speed>
 80176e4:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
    RetVal +=
 80176e6:	68fa      	ldr	r2, [r7, #12]
 80176e8:	18d3      	adds	r3, r2, r3
 80176ea:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
 80176ec:	f240 0364 	movw	r3, #100	; 0x64
 80176f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176f4:	69db      	ldr	r3, [r3, #28]
 80176f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176fa:	d00c      	beq.n	8017716 <USBCORE001_SetParameters+0x362>
    RetVal +=
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
 80176fc:	f240 0364 	movw	r3, #100	; 0x64
 8017700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017704:	69db      	ldr	r3, [r3, #28]
 8017706:	6878      	ldr	r0, [r7, #4]
 8017708:	4619      	mov	r1, r3
 801770a:	f7f7 fc35 	bl	800ef78 <dwc_otg_set_param_host_ls_low_power_phy_clk>
 801770e:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
    RetVal +=
 8017710:	68fa      	ldr	r2, [r7, #12]
 8017712:	18d3      	adds	r3, r2, r3
 8017714:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
 8017716:	f240 0364 	movw	r3, #100	; 0x64
 801771a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801771e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017726:	d00d      	beq.n	8017744 <USBCORE001_SetParameters+0x390>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
 8017728:	f240 0364 	movw	r3, #100	; 0x64
 801772c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017734:	6878      	ldr	r0, [r7, #4]
 8017736:	4619      	mov	r1, r3
 8017738:	f7f7 fc64 	bl	800f004 <dwc_otg_set_param_phy_ulpi_ddr>
 801773c:	4603      	mov	r3, r0
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
    RetVal +=
 801773e:	68fa      	ldr	r2, [r7, #12]
 8017740:	18d3      	adds	r3, r2, r3
 8017742:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
 8017744:	f240 0364 	movw	r3, #100	; 0x64
 8017748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801774c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8017750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017754:	d00d      	beq.n	8017772 <USBCORE001_SetParameters+0x3be>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
 8017756:	f240 0364 	movw	r3, #100	; 0x64
 801775a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801775e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8017762:	6878      	ldr	r0, [r7, #4]
 8017764:	4619      	mov	r1, r3
 8017766:	f7f7 fc77 	bl	800f058 <dwc_otg_set_param_phy_ulpi_ext_vbus>
 801776a:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
    RetVal +=
 801776c:	68fa      	ldr	r2, [r7, #12]
 801776e:	18d3      	adds	r3, r2, r3
 8017770:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
 8017772:	f240 0364 	movw	r3, #100	; 0x64
 8017776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801777a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801777e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017782:	d00d      	beq.n	80177a0 <USBCORE001_SetParameters+0x3ec>
    RetVal +=
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
 8017784:	f240 0364 	movw	r3, #100	; 0x64
 8017788:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801778c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8017790:	6878      	ldr	r0, [r7, #4]
 8017792:	4619      	mov	r1, r3
 8017794:	f7f7 fc8a 	bl	800f0ac <dwc_otg_set_param_phy_utmi_width>
 8017798:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
    RetVal +=
 801779a:	68fa      	ldr	r2, [r7, #12]
 801779c:	18d3      	adds	r3, r2, r3
 801779e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
 80177a0:	f240 0364 	movw	r3, #100	; 0x64
 80177a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80177ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177b0:	d00d      	beq.n	80177ce <USBCORE001_SetParameters+0x41a>
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
 80177b2:	f240 0364 	movw	r3, #100	; 0x64
 80177b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80177be:	6878      	ldr	r0, [r7, #4]
 80177c0:	4619      	mov	r1, r3
 80177c2:	f7f7 fca3 	bl	800f10c <dwc_otg_set_param_ulpi_fs_ls>
 80177c6:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
    RetVal +=
 80177c8:	68fa      	ldr	r2, [r7, #12]
 80177ca:	18d3      	adds	r3, r2, r3
 80177cc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
 80177ce:	f240 0364 	movw	r3, #100	; 0x64
 80177d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80177da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177de:	d00d      	beq.n	80177fc <USBCORE001_SetParameters+0x448>
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
 80177e0:	f240 0364 	movw	r3, #100	; 0x64
 80177e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80177ec:	6878      	ldr	r0, [r7, #4]
 80177ee:	4619      	mov	r1, r3
 80177f0:	f7f7 fcb6 	bl	800f160 <dwc_otg_set_param_ts_dline>
 80177f4:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
    RetVal +=
 80177f6:	68fa      	ldr	r2, [r7, #12]
 80177f8:	18d3      	adds	r3, r2, r3
 80177fa:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
 80177fc:	f240 0364 	movw	r3, #100	; 0x64
 8017800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017804:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8017808:	f1b3 3fff 	cmp.w	r3, #4294967295
 801780c:	d00d      	beq.n	801782a <USBCORE001_SetParameters+0x476>
    RetVal +=
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
 801780e:	f240 0364 	movw	r3, #100	; 0x64
 8017812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017816:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801781a:	6878      	ldr	r0, [r7, #4]
 801781c:	4619      	mov	r1, r3
 801781e:	f7f7 fcc9 	bl	800f1b4 <dwc_otg_set_param_i2c_enable>
 8017822:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
    RetVal +=
 8017824:	68fa      	ldr	r2, [r7, #12]
 8017826:	18d3      	adds	r3, r2, r3
 8017828:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
 801782a:	f240 0364 	movw	r3, #100	; 0x64
 801782e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017832:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8017836:	f1b3 3fff 	cmp.w	r3, #4294967295
 801783a:	d00d      	beq.n	8017858 <USBCORE001_SetParameters+0x4a4>
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
 801783c:	f240 0364 	movw	r3, #100	; 0x64
 8017840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017844:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8017848:	6878      	ldr	r0, [r7, #4]
 801784a:	4619      	mov	r1, r3
 801784c:	f7f7 fd54 	bl	800f2f8 <dwc_otg_set_param_en_multiple_tx_fifo>
 8017850:	4603      	mov	r3, r0
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
    RetVal +=
 8017852:	68fa      	ldr	r2, [r7, #12]
 8017854:	18d3      	adds	r3, r2, r3
 8017856:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 8017858:	f04f 0300 	mov.w	r3, #0
 801785c:	60bb      	str	r3, [r7, #8]
 801785e:	e021      	b.n	80178a4 <USBCORE001_SetParameters+0x4f0>
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
 8017860:	f240 0364 	movw	r3, #100	; 0x64
 8017864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017868:	68ba      	ldr	r2, [r7, #8]
 801786a:	f102 020c 	add.w	r2, r2, #12
 801786e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017876:	d011      	beq.n	801789c <USBCORE001_SetParameters+0x4e8>
      RetVal +=
          dwc_otg_set_param_dev_perio_tx_fifo_size(CoreIfPtr,
 8017878:	f240 0364 	movw	r3, #100	; 0x64
 801787c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017880:	68ba      	ldr	r2, [r7, #8]
 8017882:	f102 020c 	add.w	r2, r2, #12
 8017886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801788a:	6878      	ldr	r0, [r7, #4]
 801788c:	4619      	mov	r1, r3
 801788e:	68ba      	ldr	r2, [r7, #8]
 8017890:	f7f7 fcd2 	bl	800f238 <dwc_otg_set_param_dev_perio_tx_fifo_size>
 8017894:	4603      	mov	r3, r0
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
      RetVal +=
 8017896:	68fa      	ldr	r2, [r7, #12]
 8017898:	18d3      	adds	r3, r2, r3
 801789a:	60fb      	str	r3, [r7, #12]
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 801789c:	68bb      	ldr	r3, [r7, #8]
 801789e:	f103 0301 	add.w	r3, r3, #1
 80178a2:	60bb      	str	r3, [r7, #8]
 80178a4:	68bb      	ldr	r3, [r7, #8]
 80178a6:	2b0e      	cmp	r3, #14
 80178a8:	ddda      	ble.n	8017860 <USBCORE001_SetParameters+0x4ac>
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 80178aa:	f04f 0300 	mov.w	r3, #0
 80178ae:	60bb      	str	r3, [r7, #8]
 80178b0:	e021      	b.n	80178f6 <USBCORE001_SetParameters+0x542>
    if (USBCORE001_DriverParams.dev_tx_fifo_size[Count] != -1) {
 80178b2:	f240 0364 	movw	r3, #100	; 0x64
 80178b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178ba:	68ba      	ldr	r2, [r7, #8]
 80178bc:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 80178c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80178c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178c8:	d011      	beq.n	80178ee <USBCORE001_SetParameters+0x53a>
      RetVal += dwc_otg_set_param_dev_tx_fifo_size(CoreIfPtr,
 80178ca:	f240 0364 	movw	r3, #100	; 0x64
 80178ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178d2:	68ba      	ldr	r2, [r7, #8]
 80178d4:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 80178d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80178dc:	6878      	ldr	r0, [r7, #4]
 80178de:	4619      	mov	r1, r3
 80178e0:	68ba      	ldr	r2, [r7, #8]
 80178e2:	f7f7 fd4b 	bl	800f37c <dwc_otg_set_param_dev_tx_fifo_size>
 80178e6:	4603      	mov	r3, r0
 80178e8:	68fa      	ldr	r2, [r7, #12]
 80178ea:	18d3      	adds	r3, r2, r3
 80178ec:	60fb      	str	r3, [r7, #12]
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 80178ee:	68bb      	ldr	r3, [r7, #8]
 80178f0:	f103 0301 	add.w	r3, r3, #1
 80178f4:	60bb      	str	r3, [r7, #8]
 80178f6:	68bb      	ldr	r3, [r7, #8]
 80178f8:	2b0e      	cmp	r3, #14
 80178fa:	ddda      	ble.n	80178b2 <USBCORE001_SetParameters+0x4fe>
                     USBCORE001_DriverParams.
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
 80178fc:	f240 0364 	movw	r3, #100	; 0x64
 8017900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017904:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8017908:	f1b3 3fff 	cmp.w	r3, #4294967295
 801790c:	d00d      	beq.n	801792a <USBCORE001_SetParameters+0x576>
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
 801790e:	f240 0364 	movw	r3, #100	; 0x64
 8017912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017916:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
 801791a:	6878      	ldr	r0, [r7, #4]
 801791c:	4619      	mov	r1, r3
 801791e:	f7f7 fd8d 	bl	800f43c <dwc_otg_set_param_thr_ctl>
 8017922:	4603      	mov	r3, r0
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
 8017924:	68fa      	ldr	r2, [r7, #12]
 8017926:	18d3      	adds	r3, r2, r3
 8017928:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
 801792a:	f240 0364 	movw	r3, #100	; 0x64
 801792e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017932:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8017936:	f1b3 3fff 	cmp.w	r3, #4294967295
 801793a:	d00d      	beq.n	8017958 <USBCORE001_SetParameters+0x5a4>
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
 801793c:	f240 0364 	movw	r3, #100	; 0x64
 8017940:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017944:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8017948:	6878      	ldr	r0, [r7, #4]
 801794a:	4619      	mov	r1, r3
 801794c:	f7f7 feea 	bl	800f724 <dwc_otg_set_param_mpi_enable>
 8017950:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
    RetVal +=
 8017952:	68fa      	ldr	r2, [r7, #12]
 8017954:	18d3      	adds	r3, r2, r3
 8017956:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
 8017958:	f240 0364 	movw	r3, #100	; 0x64
 801795c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8017964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017968:	d00d      	beq.n	8017986 <USBCORE001_SetParameters+0x5d2>
    RetVal +=
        dwc_otg_set_param_pti_enable(CoreIfPtr,
 801796a:	f240 0364 	movw	r3, #100	; 0x64
 801796e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017972:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8017976:	6878      	ldr	r0, [r7, #4]
 8017978:	4619      	mov	r1, r3
 801797a:	f7f7 fe91 	bl	800f6a0 <dwc_otg_set_param_pti_enable>
 801797e:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
    RetVal +=
 8017980:	68fa      	ldr	r2, [r7, #12]
 8017982:	18d3      	adds	r3, r2, r3
 8017984:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
 8017986:	f240 0364 	movw	r3, #100	; 0x64
 801798a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801798e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8017992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017996:	d00d      	beq.n	80179b4 <USBCORE001_SetParameters+0x600>
    RetVal +=
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
 8017998:	f240 0364 	movw	r3, #100	; 0x64
 801799c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179a0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80179a4:	6878      	ldr	r0, [r7, #4]
 80179a6:	4619      	mov	r1, r3
 80179a8:	f7f7 fd90 	bl	800f4cc <dwc_otg_set_param_lpm_enable>
 80179ac:	4603      	mov	r3, r0
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
    RetVal +=
 80179ae:	68fa      	ldr	r2, [r7, #12]
 80179b0:	18d3      	adds	r3, r2, r3
 80179b2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
 80179b4:	f240 0364 	movw	r3, #100	; 0x64
 80179b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179bc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80179c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179c4:	d00d      	beq.n	80179e2 <USBCORE001_SetParameters+0x62e>
    RetVal +=
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
 80179c6:	f240 0364 	movw	r3, #100	; 0x64
 80179ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179ce:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80179d2:	6878      	ldr	r0, [r7, #4]
 80179d4:	4619      	mov	r1, r3
 80179d6:	f7f7 ff29 	bl	800f82c <dwc_otg_set_param_ic_usb_cap>
 80179da:	4603      	mov	r3, r0
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
    RetVal +=
 80179dc:	68fa      	ldr	r2, [r7, #12]
 80179de:	18d3      	adds	r3, r2, r3
 80179e0:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
 80179e2:	f240 0364 	movw	r3, #100	; 0x64
 80179e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80179ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179f2:	d00d      	beq.n	8017a10 <USBCORE001_SetParameters+0x65c>
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
 80179f4:	f240 0364 	movw	r3, #100	; 0x64
 80179f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
 8017a00:	6878      	ldr	r0, [r7, #4]
 8017a02:	4619      	mov	r1, r3
 8017a04:	f7f7 fda4 	bl	800f550 <dwc_otg_set_param_tx_thr_length>
 8017a08:	4603      	mov	r3, r0
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
 8017a0a:	68fa      	ldr	r2, [r7, #12]
 8017a0c:	18d3      	adds	r3, r2, r3
 8017a0e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
 8017a10:	f240 0364 	movw	r3, #100	; 0x64
 8017a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a18:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8017a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a20:	d00d      	beq.n	8017a3e <USBCORE001_SetParameters+0x68a>
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
 8017a22:	f240 0364 	movw	r3, #100	; 0x64
 8017a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a2a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
 8017a2e:	6878      	ldr	r0, [r7, #4]
 8017a30:	4619      	mov	r1, r3
 8017a32:	f7f7 fdb7 	bl	800f5a4 <dwc_otg_set_param_rx_thr_length>
 8017a36:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
 8017a38:	68fa      	ldr	r2, [r7, #12]
 8017a3a:	18d3      	adds	r3, r2, r3
 8017a3c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
 8017a3e:	f240 0364 	movw	r3, #100	; 0x64
 8017a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a46:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8017a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a4e:	d00d      	beq.n	8017a6c <USBCORE001_SetParameters+0x6b8>
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
 8017a50:	f240 0364 	movw	r3, #100	; 0x64
 8017a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a58:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8017a5c:	6878      	ldr	r0, [r7, #4]
 8017a5e:	4619      	mov	r1, r3
 8017a60:	f7f7 ff26 	bl	800f8b0 <dwc_otg_set_param_ahb_thr_ratio>
 8017a64:	4603      	mov	r3, r0
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
    RetVal +=
 8017a66:	68fa      	ldr	r2, [r7, #12]
 8017a68:	18d3      	adds	r3, r2, r3
 8017a6a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
 8017a6c:	f240 0364 	movw	r3, #100	; 0x64
 8017a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a74:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8017a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a7c:	d00d      	beq.n	8017a9a <USBCORE001_SetParameters+0x6e6>
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
 8017a7e:	f240 0364 	movw	r3, #100	; 0x64
 8017a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a86:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8017a8a:	6878      	ldr	r0, [r7, #4]
 8017a8c:	4619      	mov	r1, r3
 8017a8e:	f7f7 ff75 	bl	800f97c <dwc_otg_set_param_power_down>
 8017a92:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
    RetVal +=
 8017a94:	68fa      	ldr	r2, [r7, #12]
 8017a96:	18d3      	adds	r3, r2, r3
 8017a98:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
 8017a9a:	f240 0364 	movw	r3, #100	; 0x64
 8017a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017aa2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8017aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017aaa:	d00d      	beq.n	8017ac8 <USBCORE001_SetParameters+0x714>
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
 8017aac:	f240 0364 	movw	r3, #100	; 0x64
 8017ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ab4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8017ab8:	6878      	ldr	r0, [r7, #4]
 8017aba:	4619      	mov	r1, r3
 8017abc:	f7f7 ffaa 	bl	800fa14 <dwc_otg_set_param_reload_ctl>
 8017ac0:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
    RetVal +=
 8017ac2:	68fa      	ldr	r2, [r7, #12]
 8017ac4:	18d3      	adds	r3, r2, r3
 8017ac6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
 8017ac8:	f240 0364 	movw	r3, #100	; 0x64
 8017acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ad0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8017ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ad8:	d00d      	beq.n	8017af6 <USBCORE001_SetParameters+0x742>
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
 8017ada:	f240 0364 	movw	r3, #100	; 0x64
 8017ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ae2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8017ae6:	6878      	ldr	r0, [r7, #4]
 8017ae8:	4619      	mov	r1, r3
 8017aea:	f7f7 ffdf 	bl	800faac <dwc_otg_set_param_otg_ver>
 8017aee:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
    RetVal +=
 8017af0:	68fa      	ldr	r2, [r7, #12]
 8017af2:	18d3      	adds	r3, r2, r3
 8017af4:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
 8017af6:	f240 0364 	movw	r3, #100	; 0x64
 8017afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017afe:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8017b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b06:	d00d      	beq.n	8017b24 <USBCORE001_SetParameters+0x770>
    RetVal +=
        dwc_otg_set_param_adp_enable(CoreIfPtr,
 8017b08:	f240 0364 	movw	r3, #100	; 0x64
 8017b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b10:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8017b14:	6878      	ldr	r0, [r7, #4]
 8017b16:	4619      	mov	r1, r3
 8017b18:	f7f7 fe46 	bl	800f7a8 <dwc_otg_set_param_adp_enable>
 8017b1c:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
    RetVal +=
 8017b1e:	68fa      	ldr	r2, [r7, #12]
 8017b20:	18d3      	adds	r3, r2, r3
 8017b22:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_adp_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             adp_enable);
  }  
  return RetVal;
 8017b24:	68fb      	ldr	r3, [r7, #12]
}
 8017b26:	4618      	mov	r0, r3
 8017b28:	f107 0710 	add.w	r7, r7, #16
 8017b2c:	46bd      	mov	sp, r7
 8017b2e:	bd80      	pop	{r7, pc}

08017b30 <USBCORE001_EnableUSBInterrupt>:


/** This Enables and sets the priority of USB Interrupt */
static void USBCORE001_EnableUSBInterrupt(void)
{
 8017b30:	b580      	push	{r7, lr}
 8017b32:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 8017b34:	f7ff fb8a 	bl	801724c <NVIC_GetPriorityGrouping>
 8017b38:	4603      	mov	r3, r0
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8017b40:	f04f 0200 	mov.w	r2, #0
 8017b44:	f7ff fbfa 	bl	801733c <NVIC_EncodePriority>
 8017b48:	4603      	mov	r3, r0
 8017b4a:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017b4e:	4619      	mov	r1, r3
 8017b50:	f7ff fbc6 	bl	80172e0 <NVIC_SetPriority>
                                           USBCORE001_Host_PREEMPTION_PRIORITY,\
                                           USBCORE001_Host_SUB_PRIORITY));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8017b54:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017b58:	f7ff fba4 	bl	80172a4 <NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8017b5c:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017b60:	f7ff fb84 	bl	801726c <NVIC_EnableIRQ>
}
 8017b64:	bd80      	pop	{r7, pc}
 8017b66:	bf00      	nop

08017b68 <USBCORE001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/** This is Module init function. */
void USBCORE001_Init(void)
{
 8017b68:	b580      	push	{r7, lr}
 8017b6a:	af00      	add	r7, sp, #0
  RESET001_DeassertReset(PER2_USB);
 8017b6c:	f04f 0080 	mov.w	r0, #128	; 0x80
 8017b70:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8017b74:	f004 f922 	bl	801bdbc <RESET001_DeassertReset>
  USB0->DCTL |= USB_DCTL_SftDiscon_Msk; 
 8017b78:	f04f 0300 	mov.w	r3, #0
 8017b7c:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017b80:	f04f 0200 	mov.w	r2, #0
 8017b84:	f2c5 0204 	movt	r2, #20484	; 0x5004
 8017b88:	f8d2 2804 	ldr.w	r2, [r2, #2052]	; 0x804
 8017b8c:	f042 0202 	orr.w	r2, r2, #2
 8017b90:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  /* Disconnect device, so that we have time to initialize. */
}
 8017b94:	bd80      	pop	{r7, pc}
 8017b96:	bf00      	nop

08017b98 <USBCORE001_Initialize>:


/** Core initialization function. */
int USBCORE001_Initialize(USBCORE001_OtgDevice **OtgDevPtr)
{
 8017b98:	b590      	push	{r4, r7, lr}
 8017b9a:	b085      	sub	sp, #20
 8017b9c:	af00      	add	r7, sp, #0
 8017b9e:	6078      	str	r0, [r7, #4]
  int RetVal = 0;
 8017ba0:	f04f 0300 	mov.w	r3, #0
 8017ba4:	60fb      	str	r3, [r7, #12]

  *OtgDevPtr = NULL;
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	f04f 0200 	mov.w	r2, #0
 8017bac:	601a      	str	r2, [r3, #0]
                 
  SCU_POWER->PWRSET |= 
 8017bae:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8017bb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8017bb6:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8017bba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8017bbe:	6852      	ldr	r2, [r2, #4]
 8017bc0:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8017bc4:	605a      	str	r2, [r3, #4]
               SCU_POWER_PWRSTAT_USBOTGEN_Msk | SCU_POWER_PWRSTAT_USBPHYPDQ_Msk; 
  #ifdef DWC_DEVICE_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceDevMode_Pos);
 8017bc6:	f04f 0300 	mov.w	r3, #0
 8017bca:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017bce:	f04f 0200 	mov.w	r2, #0
 8017bd2:	f2c5 0204 	movt	r2, #20484	; 0x5004
 8017bd6:	68d2      	ldr	r2, [r2, #12]
 8017bd8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8017bdc:	60da      	str	r2, [r3, #12]
  #ifdef DWC_HOST_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceHstMode_Pos);
  #endif
    
    
  USBCORE001_EnableUSBInterrupt();
 8017bde:	f7ff ffa7 	bl	8017b30 <USBCORE001_EnableUSBInterrupt>

  if(!USBCORE001_OtgDevPtr)
 8017be2:	f640 0324 	movw	r3, #2084	; 0x824
 8017be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d124      	bne.n	8017c3a <USBCORE001_Initialize+0xa2>
  {
    /**Allocate memory to hold the global data*/
    USBCORE001_OtgDevPtr = DWC_ALLOC(sizeof(USBCORE001_OtgDevice));
 8017bf0:	f04f 0000 	mov.w	r0, #0
 8017bf4:	f04f 0118 	mov.w	r1, #24
 8017bf8:	f7ef fe24 	bl	8007844 <__DWC_ALLOC>
 8017bfc:	4602      	mov	r2, r0
 8017bfe:	f640 0324 	movw	r3, #2084	; 0x824
 8017c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c06:	601a      	str	r2, [r3, #0]

    if(!USBCORE001_OtgDevPtr)
 8017c08:	f640 0324 	movw	r3, #2084	; 0x824
 8017c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c10:	681b      	ldr	r3, [r3, #0]
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d105      	bne.n	8017c22 <USBCORE001_Initialize+0x8a>
    {
      RetVal = -DWC_E_NO_MEMORY;
 8017c16:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8017c1a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8017c1e:	60fb      	str	r3, [r7, #12]
      goto end;
 8017c20:	e08a      	b.n	8017d38 <USBCORE001_Initialize+0x1a0>
    }
    DWC_MEMSET(USBCORE001_OtgDevPtr,0,sizeof(USBCORE001_OtgDevice));
 8017c22:	f640 0324 	movw	r3, #2084	; 0x824
 8017c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	4618      	mov	r0, r3
 8017c2e:	f04f 0100 	mov.w	r1, #0
 8017c32:	f04f 0218 	mov.w	r2, #24
 8017c36:	f7ef fd25 	bl	8007684 <DWC_MEMSET>
  }

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;
 8017c3a:	f640 0324 	movw	r3, #2084	; 0x824
 8017c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c42:	681a      	ldr	r2, [r3, #0]
 8017c44:	f04f 0300 	mov.w	r3, #0
 8017c48:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017c4c:	6113      	str	r3, [r2, #16]

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8017c4e:	f640 0324 	movw	r3, #2084	; 0x824
 8017c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c56:	681c      	ldr	r4, [r3, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);
 8017c58:	f640 0324 	movw	r3, #2084	; 0x824
 8017c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	691b      	ldr	r3, [r3, #16]
 8017c64:	4618      	mov	r0, r3
 8017c66:	f7f1 f907 	bl	8008e78 <dwc_otg_cil_init>
 8017c6a:	4603      	mov	r3, r0

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8017c6c:	6023      	str	r3, [r4, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);

  if(!USBCORE001_OtgDevPtr->CoreIfPtr)
 8017c6e:	f640 0324 	movw	r3, #2084	; 0x824
 8017c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c76:	681b      	ldr	r3, [r3, #0]
 8017c78:	681b      	ldr	r3, [r3, #0]
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d105      	bne.n	8017c8a <USBCORE001_Initialize+0xf2>
  {
    RetVal = -DWC_E_UNKNOWN;
 8017c7e:	f24f 4348 	movw	r3, #62536	; 0xf448
 8017c82:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8017c86:	60fb      	str	r3, [r7, #12]
    goto end;
 8017c88:	e056      	b.n	8017d38 <USBCORE001_Initialize+0x1a0>
  /*
   * Step 3: Attempt to ensure this device is really a DWC_otg Controller.
   * Read and verify the SNPSID register contents. The value should be
   * 0x45F42XXX, which corresponds to "OT2", as in "OTG version 2.XX".
   */
  if ((dwc_otg_get_gsnpsid(USBCORE001_OtgDevPtr->CoreIfPtr) & 0xFFFFF000) !=
 8017c8a:	f640 0324 	movw	r3, #2084	; 0x824
 8017c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c92:	681b      	ldr	r3, [r3, #0]
 8017c94:	681b      	ldr	r3, [r3, #0]
 8017c96:	4618      	mov	r0, r3
 8017c98:	f7f7 ff94 	bl	800fbc4 <dwc_otg_get_gsnpsid>
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	f423 627f 	bic.w	r2, r3, #4080	; 0xff0
 8017ca2:	f022 020f 	bic.w	r2, r2, #15
 8017ca6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8017caa:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8017cae:	429a      	cmp	r2, r3
 8017cb0:	d003      	beq.n	8017cba <USBCORE001_Initialize+0x122>
      0x4F542000) {
    RetVal = -EINVAL;
 8017cb2:	f06f 0315 	mvn.w	r3, #21
 8017cb6:	60fb      	str	r3, [r7, #12]
    goto end;
 8017cb8:	e03e      	b.n	8017d38 <USBCORE001_Initialize+0x1a0>
  }

  /**Step 4:  Initialize the params*/
  RetVal = USBCORE001_SetParameters(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017cba:	f640 0324 	movw	r3, #2084	; 0x824
 8017cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	4618      	mov	r0, r3
 8017cc8:	f7ff fb74 	bl	80173b4 <USBCORE001_SetParameters>
 8017ccc:	60f8      	str	r0, [r7, #12]
  if(0 != RetVal)
 8017cce:	68fb      	ldr	r3, [r7, #12]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d003      	beq.n	8017cdc <USBCORE001_Initialize+0x144>
  {
    RetVal = -EINVAL;
 8017cd4:	f06f 0315 	mvn.w	r3, #21
 8017cd8:	60fb      	str	r3, [r7, #12]
    goto end;
 8017cda:	e02d      	b.n	8017d38 <USBCORE001_Initialize+0x1a0>

  /*
   * Step 5: Disable the global interrupts until all interrupt routines
   * are installed
  */
  dwc_otg_disable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017cdc:	f640 0324 	movw	r3, #2084	; 0x824
 8017ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	681b      	ldr	r3, [r3, #0]
 8017ce8:	4618      	mov	r0, r3
 8017cea:	f7f1 fac1 	bl	8009270 <dwc_otg_disable_global_interrupts>

  /**Step 5: Enable else init HCD/PCD */
  /** Initialize the DWC_otg core.*/
    dwc_otg_core_init(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017cee:	f640 0324 	movw	r3, #2084	; 0x824
 8017cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	681b      	ldr	r3, [r3, #0]
 8017cfa:	4618      	mov	r0, r3
 8017cfc:	f7f2 fcd8 	bl	800a6b0 <dwc_otg_core_init>

#ifndef DWC_HOST_ONLY
    if (RetVal != 0) {
 8017d00:	68fb      	ldr	r3, [r7, #12]
 8017d02:	2b00      	cmp	r3, #0
 8017d04:	d008      	beq.n	8017d18 <USBCORE001_Initialize+0x180>
      USBCORE001_OtgDevPtr->PcdData.PCDPtr = NULL;
 8017d06:	f640 0324 	movw	r3, #2084	; 0x824
 8017d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d0e:	681b      	ldr	r3, [r3, #0]
 8017d10:	f04f 0200 	mov.w	r2, #0
 8017d14:	605a      	str	r2, [r3, #4]
      goto end;
 8017d16:	e00f      	b.n	8017d38 <USBCORE001_Initialize+0x1a0>
    }
#endif
  
  dwc_otg_enable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017d18:	f640 0324 	movw	r3, #2084	; 0x824
 8017d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d20:	681b      	ldr	r3, [r3, #0]
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	4618      	mov	r0, r3
 8017d26:	f7f1 fa89 	bl	800923c <dwc_otg_enable_global_interrupts>
  
  *OtgDevPtr = USBCORE001_OtgDevPtr;
 8017d2a:	f640 0324 	movw	r3, #2084	; 0x824
 8017d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d32:	681a      	ldr	r2, [r3, #0]
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	601a      	str	r2, [r3, #0]

end:
  if(0 != RetVal)
 8017d38:	68fb      	ldr	r3, [r7, #12]
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d030      	beq.n	8017da0 <USBCORE001_Initialize+0x208>
  {
    /**Perform appropriate cleanup*/
    if(USBCORE001_OtgDevPtr)
 8017d3e:	f640 0324 	movw	r3, #2084	; 0x824
 8017d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d46:	681b      	ldr	r3, [r3, #0]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d029      	beq.n	8017da0 <USBCORE001_Initialize+0x208>
    {
      if(USBCORE001_OtgDevPtr->CoreIfPtr)
 8017d4c:	f640 0324 	movw	r3, #2084	; 0x824
 8017d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d54:	681b      	ldr	r3, [r3, #0]
 8017d56:	681b      	ldr	r3, [r3, #0]
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d010      	beq.n	8017d7e <USBCORE001_Initialize+0x1e6>
      {
        dwc_otg_cil_remove(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017d5c:	f640 0324 	movw	r3, #2084	; 0x824
 8017d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d64:	681b      	ldr	r3, [r3, #0]
 8017d66:	681b      	ldr	r3, [r3, #0]
 8017d68:	4618      	mov	r0, r3
 8017d6a:	f7f1 f9fb 	bl	8009164 <dwc_otg_cil_remove>
        USBCORE001_OtgDevPtr->CoreIfPtr = NULL;
 8017d6e:	f640 0324 	movw	r3, #2084	; 0x824
 8017d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	f04f 0200 	mov.w	r2, #0
 8017d7c:	601a      	str	r2, [r3, #0]
      }
      DWC_FREE(USBCORE001_OtgDevPtr);
 8017d7e:	f640 0324 	movw	r3, #2084	; 0x824
 8017d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	f04f 0000 	mov.w	r0, #0
 8017d8c:	4619      	mov	r1, r3
 8017d8e:	f7ef fd83 	bl	8007898 <__DWC_FREE>
      USBCORE001_OtgDevPtr = NULL;
 8017d92:	f640 0324 	movw	r3, #2084	; 0x824
 8017d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d9a:	f04f 0200 	mov.w	r2, #0
 8017d9e:	601a      	str	r2, [r3, #0]
    }
  }
  return RetVal;
 8017da0:	68fb      	ldr	r3, [r7, #12]
}
 8017da2:	4618      	mov	r0, r3
 8017da4:	f107 0714 	add.w	r7, r7, #20
 8017da8:	46bd      	mov	sp, r7
 8017daa:	bd90      	pop	{r4, r7, pc}

08017dac <USBCORE001_Intr>:


/** Global interrupt routine */
void USBCORE001_Intr(void)
{
 8017dac:	b580      	push	{r7, lr}
 8017dae:	af00      	add	r7, sp, #0
  if(NULL != USBCORE001_OtgDevPtr)
 8017db0:	f640 0324 	movw	r3, #2084	; 0x824
 8017db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017db8:	681b      	ldr	r3, [r3, #0]
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d008      	beq.n	8017dd0 <USBCORE001_Intr+0x24>
  {
#ifdef DWC_DEVICE_ONLY
    dwc_otg_pcd_handle_intr(USBCORE001_OtgDevPtr->PcdData.PCDPtr);
 8017dbe:	f640 0324 	movw	r3, #2084	; 0x824
 8017dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017dc6:	681b      	ldr	r3, [r3, #0]
 8017dc8:	685b      	ldr	r3, [r3, #4]
 8017dca:	4618      	mov	r0, r3
 8017dcc:	f7ff f91e 	bl	801700c <dwc_otg_pcd_handle_intr>
#endif
#ifdef DWC_HOST_ONLY
    dwc_otg_hcd_handle_intr(USBCORE001_OtgDevPtr->HCDPtr);
#endif
  }
}
 8017dd0:	bd80      	pop	{r7, pc}
 8017dd2:	bf00      	nop

08017dd4 <USB0_0_IRQHandler>:

/** USB interrupt Handler  */
void USB0_0_IRQHandler()
{
 8017dd4:	b580      	push	{r7, lr}
 8017dd6:	af00      	add	r7, sp, #0
  USBCORE001_Intr();
 8017dd8:	f7ff ffe8 	bl	8017dac <USBCORE001_Intr>
}
 8017ddc:	bd80      	pop	{r7, pc}
 8017dde:	bf00      	nop

08017de0 <USBCORE001_DevicePCDConnect>:
/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/

static int USBCORE001_DevicePCDConnect(dwc_otg_pcd_t * PCDPtr, int Speed)
{
 8017de0:	b580      	push	{r7, lr}
 8017de2:	b082      	sub	sp, #8
 8017de4:	af00      	add	r7, sp, #0
 8017de6:	6078      	str	r0, [r7, #4]
 8017de8:	6039      	str	r1, [r7, #0]
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Connect)
 8017dea:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017df2:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d006      	beq.n	8017e08 <USBCORE001_DevicePCDConnect+0x28>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Connect();
 8017dfa:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e02:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8017e06:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Default;
 8017e08:	f640 43c4 	movw	r3, #3268	; 0xcc4
 8017e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e10:	f04f 0202 	mov.w	r2, #2
 8017e14:	701a      	strb	r2, [r3, #0]
  return 0;
 8017e16:	f04f 0300 	mov.w	r3, #0
}
 8017e1a:	4618      	mov	r0, r3
 8017e1c:	f107 0708 	add.w	r7, r7, #8
 8017e20:	46bd      	mov	sp, r7
 8017e22:	bd80      	pop	{r7, pc}

08017e24 <USBCORE001_DevicePCDComplete>:


static int USBCORE001_DevicePCDComplete(dwc_otg_pcd_t * PCDPtr, void *EpHandle,
         void *ReqHandle, int32_t Status, uint32_t Actual)
{
 8017e24:	b590      	push	{r4, r7, lr}
 8017e26:	b08b      	sub	sp, #44	; 0x2c
 8017e28:	af04      	add	r7, sp, #16
 8017e2a:	60f8      	str	r0, [r7, #12]
 8017e2c:	60b9      	str	r1, [r7, #8]
 8017e2e:	607a      	str	r2, [r7, #4]
 8017e30:	603b      	str	r3, [r7, #0]

  USBCORE001_DeivceEndpoint   *EpPtr = (USBCORE001_DeivceEndpoint *)EpHandle;
 8017e32:	68bb      	ldr	r3, [r7, #8]
 8017e34:	617b      	str	r3, [r7, #20]

  if(ReqHandle == EpPtr->InBuffer)
 8017e36:	697b      	ldr	r3, [r7, #20]
 8017e38:	685a      	ldr	r2, [r3, #4]
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	429a      	cmp	r2, r3
 8017e3e:	d119      	bne.n	8017e74 <USBCORE001_DevicePCDComplete+0x50>
  {
    EpPtr->BytesAvailableIn -= Actual;
 8017e40:	697b      	ldr	r3, [r7, #20]
 8017e42:	8b9b      	ldrh	r3, [r3, #28]
 8017e44:	b29a      	uxth	r2, r3
 8017e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e48:	b29b      	uxth	r3, r3
 8017e4a:	1ad3      	subs	r3, r2, r3
 8017e4c:	b29a      	uxth	r2, r3
 8017e4e:	697b      	ldr	r3, [r7, #20]
 8017e50:	839a      	strh	r2, [r3, #28]
    EpPtr->CurrentInIndex -= Actual;
 8017e52:	697b      	ldr	r3, [r7, #20]
 8017e54:	8b1a      	ldrh	r2, [r3, #24]
 8017e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e58:	b29b      	uxth	r3, r3
 8017e5a:	1ad3      	subs	r3, r2, r3
 8017e5c:	b29a      	uxth	r2, r3
 8017e5e:	697b      	ldr	r3, [r7, #20]
 8017e60:	831a      	strh	r2, [r3, #24]

    {
      EpPtr->InBufferInUse = false;
 8017e62:	697b      	ldr	r3, [r7, #20]
 8017e64:	f04f 0200 	mov.w	r2, #0
 8017e68:	721a      	strb	r2, [r3, #8]
      EpPtr->InFlush = false;
 8017e6a:	697b      	ldr	r3, [r7, #20]
 8017e6c:	f04f 0200 	mov.w	r2, #0
 8017e70:	779a      	strb	r2, [r3, #30]
 8017e72:	e039      	b.n	8017ee8 <USBCORE001_DevicePCDComplete+0xc4>
    }
  }
  else if (ReqHandle == EpPtr->OutBuffer)
 8017e74:	697b      	ldr	r3, [r7, #20]
 8017e76:	68da      	ldr	r2, [r3, #12]
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	429a      	cmp	r2, r3
 8017e7c:	d12f      	bne.n	8017ede <USBCORE001_DevicePCDComplete+0xba>
  {
    if(Actual)
 8017e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d00d      	beq.n	8017ea0 <USBCORE001_DevicePCDComplete+0x7c>
    {
      EpPtr->BytesAvailableOut += Actual;
 8017e84:	697b      	ldr	r3, [r7, #20]
 8017e86:	8a5b      	ldrh	r3, [r3, #18]
 8017e88:	b29a      	uxth	r2, r3
 8017e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e8c:	b29b      	uxth	r3, r3
 8017e8e:	18d3      	adds	r3, r2, r3
 8017e90:	b29a      	uxth	r2, r3
 8017e92:	697b      	ldr	r3, [r7, #20]
 8017e94:	825a      	strh	r2, [r3, #18]
      EpPtr->OutBufferInUse = false;
 8017e96:	697b      	ldr	r3, [r7, #20]
 8017e98:	f04f 0200 	mov.w	r2, #0
 8017e9c:	741a      	strb	r2, [r3, #16]
 8017e9e:	e023      	b.n	8017ee8 <USBCORE001_DevicePCDComplete+0xc4>
    }
    else if(0 == Status)
 8017ea0:	683b      	ldr	r3, [r7, #0]
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d120      	bne.n	8017ee8 <USBCORE001_DevicePCDComplete+0xc4>
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8017ea6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017eae:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 8017eb2:	697b      	ldr	r3, [r7, #20]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8017eb4:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 8017eb6:	697b      	ldr	r3, [r7, #20]
 8017eb8:	68db      	ldr	r3, [r3, #12]
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 8017eba:	6978      	ldr	r0, [r7, #20]
 8017ebc:	8c00      	ldrh	r0, [r0, #32]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8017ebe:	4604      	mov	r4, r0
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 8017ec0:	6978      	ldr	r0, [r7, #20]
 8017ec2:	68c0      	ldr	r0, [r0, #12]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8017ec4:	9400      	str	r4, [sp, #0]
 8017ec6:	f04f 0400 	mov.w	r4, #0
 8017eca:	9401      	str	r4, [sp, #4]
 8017ecc:	9002      	str	r0, [sp, #8]
 8017ece:	f04f 0000 	mov.w	r0, #0
 8017ed2:	9003      	str	r0, [sp, #12]
 8017ed4:	4608      	mov	r0, r1
 8017ed6:	6979      	ldr	r1, [r7, #20]
 8017ed8:	f7fb f8aa 	bl	8013030 <dwc_otg_pcd_ep_queue>
 8017edc:	e004      	b.n	8017ee8 <USBCORE001_DevicePCDComplete+0xc4>
  else
  {
    /*
     * Get Descriptor completion. Need to free the memory here
     */
    DWC_FREE(ReqHandle);
 8017ede:	f04f 0000 	mov.w	r0, #0
 8017ee2:	6879      	ldr	r1, [r7, #4]
 8017ee4:	f7ef fcd8 	bl	8007898 <__DWC_FREE>

  }

  return 0;
 8017ee8:	f04f 0300 	mov.w	r3, #0
}
 8017eec:	4618      	mov	r0, r3
 8017eee:	f107 071c 	add.w	r7, r7, #28
 8017ef2:	46bd      	mov	sp, r7
 8017ef4:	bd90      	pop	{r4, r7, pc}
 8017ef6:	bf00      	nop

08017ef8 <USBCORE001_DevicePCDSetup>:

static int USBCORE001_DevicePCDSetup(dwc_otg_pcd_t * PCDPtr, uint8_t * Bytes)
{
 8017ef8:	b590      	push	{r4, r7, lr}
 8017efa:	b08d      	sub	sp, #52	; 0x34
 8017efc:	af04      	add	r7, sp, #16
 8017efe:	6078      	str	r0, [r7, #4]
 8017f00:	6039      	str	r1, [r7, #0]
  USB_Setup_Packet_t *RequestHeaderPtr;
  void*   DescriptorAddress;
  uint16_t ActualSize = 0;
 8017f02:	f04f 0300 	mov.w	r3, #0
 8017f06:	83fb      	strh	r3, [r7, #30]
  uint16_t ReqSize = 0;
 8017f08:	f04f 0300 	mov.w	r3, #0
 8017f0c:	83bb      	strh	r3, [r7, #28]
  uint8_t *TempBufferPtr = NULL;
 8017f0e:	f04f 0300 	mov.w	r3, #0
 8017f12:	61bb      	str	r3, [r7, #24]
  /*
   * The PCD driver calls back for the following cases
   * (a) All non standard control transfers (Class/Vendor etc)
   * (b) Set Config / Set Interface and Get Descriptor Synch Frame calls
   */
  RequestHeaderPtr = (USB_Setup_Packet_t*)Bytes;
 8017f14:	683b      	ldr	r3, [r7, #0]
 8017f16:	617b      	str	r3, [r7, #20]


  switch(RequestHeaderPtr->bRequest)
 8017f18:	697b      	ldr	r3, [r7, #20]
 8017f1a:	785b      	ldrb	r3, [r3, #1]
 8017f1c:	f1a3 0305 	sub.w	r3, r3, #5
 8017f20:	2b06      	cmp	r3, #6
 8017f22:	f200 8130 	bhi.w	8018186 <USBCORE001_DevicePCDSetup+0x28e>
 8017f26:	a201      	add	r2, pc, #4	; (adr r2, 8017f2c <USBCORE001_DevicePCDSetup+0x34>)
 8017f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f2c:	08018159 	.word	0x08018159
 8017f30:	08017f49 	.word	0x08017f49
 8017f34:	08018187 	.word	0x08018187
 8017f38:	08017ffd 	.word	0x08017ffd
 8017f3c:	080180f5 	.word	0x080180f5
 8017f40:	08018079 	.word	0x08018079
 8017f44:	08018127 	.word	0x08018127
  case REQ_TYPE_GetDescriptor:
  /*
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
 8017f48:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f50:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	f000 81b0 	beq.w	80182ba <USBCORE001_DevicePCDSetup+0x3c2>
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 8017f5a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017f66:	697a      	ldr	r2, [r7, #20]
 8017f68:	8852      	ldrh	r2, [r2, #2]
 8017f6a:	b290      	uxth	r0, r2
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
 8017f6c:	697a      	ldr	r2, [r7, #20]
 8017f6e:	8892      	ldrh	r2, [r2, #4]
 8017f70:	b292      	uxth	r2, r2
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 8017f72:	b2d1      	uxtb	r1, r2
 8017f74:	f107 0208 	add.w	r2, r7, #8
 8017f78:	4798      	blx	r3
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	83fb      	strh	r3, [r7, #30]
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
    ReqSize = (ActualSize < RequestHeaderPtr->wLength) 
 8017f7e:	697b      	ldr	r3, [r7, #20]
 8017f80:	88db      	ldrh	r3, [r3, #6]
 8017f82:	b29a      	uxth	r2, r3
 8017f84:	8bfb      	ldrh	r3, [r7, #30]
 8017f86:	429a      	cmp	r2, r3
 8017f88:	bf38      	it	cc
 8017f8a:	4613      	movcc	r3, r2
 8017f8c:	83bb      	strh	r3, [r7, #28]
                                    ? ActualSize : RequestHeaderPtr->wLength;
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would 
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8017f8e:	8bbb      	ldrh	r3, [r7, #28]
 8017f90:	f103 0303 	add.w	r3, r3, #3
 8017f94:	f04f 0000 	mov.w	r0, #0
 8017f98:	4619      	mov	r1, r3
 8017f9a:	f7ef fc53 	bl	8007844 <__DWC_ALLOC>
 8017f9e:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8017fa0:	69bb      	ldr	r3, [r7, #24]
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d102      	bne.n	8017fac <USBCORE001_DevicePCDSetup+0xb4>
    {
      return -1;
 8017fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8017faa:	e18b      	b.n	80182c4 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8017fac:	8bbb      	ldrh	r3, [r7, #28]
 8017fae:	69b8      	ldr	r0, [r7, #24]
 8017fb0:	f04f 0100 	mov.w	r1, #0
 8017fb4:	461a      	mov	r2, r3
 8017fb6:	f00e f96f 	bl	8026298 <memset>
    memcpy(TempBufferPtr, DescriptorAddress, ReqSize);
 8017fba:	68ba      	ldr	r2, [r7, #8]
 8017fbc:	8bbb      	ldrh	r3, [r7, #28]
 8017fbe:	69b8      	ldr	r0, [r7, #24]
 8017fc0:	4611      	mov	r1, r2
 8017fc2:	461a      	mov	r2, r3
 8017fc4:	f00d fffa 	bl	8025fbc <memcpy>

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8017fc8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8017fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017fd0:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8017fd4:	69bb      	ldr	r3, [r7, #24]
 8017fd6:	8bb9      	ldrh	r1, [r7, #28]
 8017fd8:	9100      	str	r1, [sp, #0]
 8017fda:	f04f 0100 	mov.w	r1, #0
 8017fde:	9101      	str	r1, [sp, #4]
 8017fe0:	69b9      	ldr	r1, [r7, #24]
 8017fe2:	9102      	str	r1, [sp, #8]
 8017fe4:	f04f 0100 	mov.w	r1, #0
 8017fe8:	9103      	str	r1, [sp, #12]
 8017fea:	4610      	mov	r0, r2
 8017fec:	f640 11e8 	movw	r1, #2536	; 0x9e8
 8017ff0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8017ff4:	69ba      	ldr	r2, [r7, #24]
 8017ff6:	f7fb f81b 	bl	8013030 <dwc_otg_pcd_ep_queue>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 8017ffa:	e15e      	b.n	80182ba <USBCORE001_DevicePCDSetup+0x3c2>
  * Get the device active configuration and queue the
  * the same on the control EP
  */


    ReqSize = RequestHeaderPtr->wLength;
 8017ffc:	697b      	ldr	r3, [r7, #20]
 8017ffe:	799a      	ldrb	r2, [r3, #6]
 8018000:	79db      	ldrb	r3, [r3, #7]
 8018002:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8018006:	4313      	orrs	r3, r2
 8018008:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 801800a:	8bbb      	ldrh	r3, [r7, #28]
 801800c:	f103 0303 	add.w	r3, r3, #3
 8018010:	f04f 0000 	mov.w	r0, #0
 8018014:	4619      	mov	r1, r3
 8018016:	f7ef fc15 	bl	8007844 <__DWC_ALLOC>
 801801a:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 801801c:	69bb      	ldr	r3, [r7, #24]
 801801e:	2b00      	cmp	r3, #0
 8018020:	d102      	bne.n	8018028 <USBCORE001_DevicePCDSetup+0x130>
    {
      return -1;
 8018022:	f04f 33ff 	mov.w	r3, #4294967295
 8018026:	e14d      	b.n	80182c4 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8018028:	8bbb      	ldrh	r3, [r7, #28]
 801802a:	69b8      	ldr	r0, [r7, #24]
 801802c:	f04f 0100 	mov.w	r1, #0
 8018030:	461a      	mov	r2, r3
 8018032:	f00e f931 	bl	8026298 <memset>
    memcpy(TempBufferPtr, &ConfigNumber, 1);
 8018036:	f640 032a 	movw	r3, #2090	; 0x82a
 801803a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801803e:	781a      	ldrb	r2, [r3, #0]
 8018040:	69bb      	ldr	r3, [r7, #24]
 8018042:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8018044:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801804c:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8018050:	69bb      	ldr	r3, [r7, #24]
 8018052:	8bb9      	ldrh	r1, [r7, #28]
 8018054:	9100      	str	r1, [sp, #0]
 8018056:	f04f 0100 	mov.w	r1, #0
 801805a:	9101      	str	r1, [sp, #4]
 801805c:	69b9      	ldr	r1, [r7, #24]
 801805e:	9102      	str	r1, [sp, #8]
 8018060:	f04f 0100 	mov.w	r1, #0
 8018064:	9103      	str	r1, [sp, #12]
 8018066:	4610      	mov	r0, r2
 8018068:	f640 11e8 	movw	r1, #2536	; 0x9e8
 801806c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8018070:	69ba      	ldr	r2, [r7, #24]
 8018072:	f7fa ffdd 	bl	8013030 <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );
 
  break;
 8018076:	e123      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>
  /*
   * Get the active interface number and queue the
   * the same on the control EP
   */
  
    ReqSize = RequestHeaderPtr->wLength;
 8018078:	697b      	ldr	r3, [r7, #20]
 801807a:	799a      	ldrb	r2, [r3, #6]
 801807c:	79db      	ldrb	r3, [r3, #7]
 801807e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8018082:	4313      	orrs	r3, r2
 8018084:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8018086:	8bbb      	ldrh	r3, [r7, #28]
 8018088:	f103 0303 	add.w	r3, r3, #3
 801808c:	f04f 0000 	mov.w	r0, #0
 8018090:	4619      	mov	r1, r3
 8018092:	f7ef fbd7 	bl	8007844 <__DWC_ALLOC>
 8018096:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8018098:	69bb      	ldr	r3, [r7, #24]
 801809a:	2b00      	cmp	r3, #0
 801809c:	d102      	bne.n	80180a4 <USBCORE001_DevicePCDSetup+0x1ac>
    {
      return -1;
 801809e:	f04f 33ff 	mov.w	r3, #4294967295
 80180a2:	e10f      	b.n	80182c4 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 80180a4:	8bbb      	ldrh	r3, [r7, #28]
 80180a6:	69b8      	ldr	r0, [r7, #24]
 80180a8:	f04f 0100 	mov.w	r1, #0
 80180ac:	461a      	mov	r2, r3
 80180ae:	f00e f8f3 	bl	8026298 <memset>
    memcpy(TempBufferPtr, &InterfaceNumber, 1);
 80180b2:	f640 032c 	movw	r3, #2092	; 0x82c
 80180b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80180ba:	781a      	ldrb	r2, [r3, #0]
 80180bc:	69bb      	ldr	r3, [r7, #24]
 80180be:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 80180c0:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80180c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80180c8:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 80180cc:	69bb      	ldr	r3, [r7, #24]
 80180ce:	8bb9      	ldrh	r1, [r7, #28]
 80180d0:	9100      	str	r1, [sp, #0]
 80180d2:	f04f 0100 	mov.w	r1, #0
 80180d6:	9101      	str	r1, [sp, #4]
 80180d8:	69b9      	ldr	r1, [r7, #24]
 80180da:	9102      	str	r1, [sp, #8]
 80180dc:	f04f 0100 	mov.w	r1, #0
 80180e0:	9103      	str	r1, [sp, #12]
 80180e2:	4610      	mov	r0, r2
 80180e4:	f640 11e8 	movw	r1, #2536	; 0x9e8
 80180e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80180ec:	69ba      	ldr	r2, [r7, #24]
 80180ee:	f7fa ff9f 	bl	8013030 <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );

  break;
 80180f2:	e0e5      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetConfiguration:
  /* Set active configuration */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 80180f4:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80180f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80180fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018100:	2b00      	cmp	r3, #0
 8018102:	d006      	beq.n	8018112 <USBCORE001_DevicePCDSetup+0x21a>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 8018104:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801810c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018110:	4798      	blx	r3
  }
  ConfigNumber = (uint8_t)RequestHeaderPtr->wValue;
 8018112:	697b      	ldr	r3, [r7, #20]
 8018114:	885b      	ldrh	r3, [r3, #2]
 8018116:	b29b      	uxth	r3, r3
 8018118:	b2da      	uxtb	r2, r3
 801811a:	f640 032a 	movw	r3, #2090	; 0x82a
 801811e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018122:	701a      	strb	r2, [r3, #0]
   break;
 8018124:	e0cc      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetInterface:
  /* Set active interface */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 8018126:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801812a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801812e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018132:	2b00      	cmp	r3, #0
 8018134:	d006      	beq.n	8018144 <USBCORE001_DevicePCDSetup+0x24c>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 8018136:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801813a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801813e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8018142:	4798      	blx	r3
  }
  InterfaceNumber = (uint8_t)RequestHeaderPtr->wValue;
 8018144:	697b      	ldr	r3, [r7, #20]
 8018146:	885b      	ldrh	r3, [r3, #2]
 8018148:	b29b      	uxth	r3, r3
 801814a:	b2da      	uxtb	r2, r3
 801814c:	f640 032c 	movw	r3, #2092	; 0x82c
 8018150:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018154:	701a      	strb	r2, [r3, #0]
  
  break;
 8018156:	e0b3      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetAddress:
  /* Set device address */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet)
 8018158:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801815c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018160:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018164:	2b00      	cmp	r3, #0
 8018166:	d006      	beq.n	8018176 <USBCORE001_DevicePCDSetup+0x27e>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet();
 8018168:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801816c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018170:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018174:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Addressed;
 8018176:	f640 43c4 	movw	r3, #3268	; 0xcc4
 801817a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801817e:	f04f 0203 	mov.w	r2, #3
 8018182:	701a      	strb	r2, [r3, #0]
  break;
 8018184:	e09c      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>

  default:
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 8018186:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801818a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801818e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018192:	2b00      	cmp	r3, #0
 8018194:	f000 8093 	beq.w	80182be <USBCORE001_DevicePCDSetup+0x3c6>
  {
    USBCORE001_DeivceEndpoint *EndpointPtr = &USBCORE001_DevicePCD.EndPoint0;
 8018198:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801819c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80181a0:	613b      	str	r3, [r7, #16]

    /*
     * If an OUT transaction follows, keep Buffer2 ready
     */
    if (!(RequestHeaderPtr->bmRequestType & CONTROL_REQ_DIR_DEVICETOHOST))
 80181a2:	697b      	ldr	r3, [r7, #20]
 80181a4:	781b      	ldrb	r3, [r3, #0]
 80181a6:	b2db      	uxtb	r3, r3
 80181a8:	b25b      	sxtb	r3, r3
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	db74      	blt.n	8018298 <USBCORE001_DevicePCDSetup+0x3a0>
    {
      if(RequestHeaderPtr->wLength)
 80181ae:	697b      	ldr	r3, [r7, #20]
 80181b0:	88db      	ldrh	r3, [r3, #6]
 80181b2:	b29b      	uxth	r3, r3
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d044      	beq.n	8018242 <USBCORE001_DevicePCDSetup+0x34a>
      {
        if(EndpointPtr->MaxPktSz <= RequestHeaderPtr->wLength)
 80181b8:	693b      	ldr	r3, [r7, #16]
 80181ba:	8c1a      	ldrh	r2, [r3, #32]
 80181bc:	697b      	ldr	r3, [r7, #20]
 80181be:	88db      	ldrh	r3, [r3, #6]
 80181c0:	b29b      	uxth	r3, r3
 80181c2:	429a      	cmp	r2, r3
 80181c4:	d820      	bhi.n	8018208 <USBCORE001_DevicePCDSetup+0x310>
        {
          /*Re-adjust the size*/
          void *temp = EndpointPtr->OutBuffer;
 80181c6:	693b      	ldr	r3, [r7, #16]
 80181c8:	68db      	ldr	r3, [r3, #12]
 80181ca:	60fb      	str	r3, [r7, #12]
          EndpointPtr->OutBuffer = DWC_ALLOC(RequestHeaderPtr->wLength+3);
 80181cc:	697b      	ldr	r3, [r7, #20]
 80181ce:	88db      	ldrh	r3, [r3, #6]
 80181d0:	b29b      	uxth	r3, r3
 80181d2:	f103 0303 	add.w	r3, r3, #3
 80181d6:	f04f 0000 	mov.w	r0, #0
 80181da:	4619      	mov	r1, r3
 80181dc:	f7ef fb32 	bl	8007844 <__DWC_ALLOC>
 80181e0:	4602      	mov	r2, r0
 80181e2:	693b      	ldr	r3, [r7, #16]
 80181e4:	60da      	str	r2, [r3, #12]
  
          if(!EndpointPtr->OutBuffer)
 80181e6:	693b      	ldr	r3, [r7, #16]
 80181e8:	68db      	ldr	r3, [r3, #12]
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d107      	bne.n	80181fe <USBCORE001_DevicePCDSetup+0x306>
          {
            EndpointPtr->OutBuffer = temp;
 80181ee:	693b      	ldr	r3, [r7, #16]
 80181f0:	68fa      	ldr	r2, [r7, #12]
 80181f2:	60da      	str	r2, [r3, #12]
            return -DWC_E_NO_MEMORY;
 80181f4:	f64f 4316 	movw	r3, #64534	; 0xfc16
 80181f8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80181fc:	e062      	b.n	80182c4 <USBCORE001_DevicePCDSetup+0x3cc>
          }
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
 80181fe:	697b      	ldr	r3, [r7, #20]
 8018200:	88db      	ldrh	r3, [r3, #6]
 8018202:	b29a      	uxth	r2, r3
 8018204:	693b      	ldr	r3, [r7, #16]
 8018206:	841a      	strh	r2, [r3, #32]
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8018208:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801820c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018210:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 8018214:	693b      	ldr	r3, [r7, #16]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8018216:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 8018218:	693b      	ldr	r3, [r7, #16]
 801821a:	68db      	ldr	r3, [r3, #12]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 801821c:	6978      	ldr	r0, [r7, #20]
 801821e:	88c0      	ldrh	r0, [r0, #6]
 8018220:	b280      	uxth	r0, r0
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8018222:	4604      	mov	r4, r0
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 8018224:	6938      	ldr	r0, [r7, #16]
 8018226:	68c0      	ldr	r0, [r0, #12]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 8018228:	9400      	str	r4, [sp, #0]
 801822a:	f04f 0400 	mov.w	r4, #0
 801822e:	9401      	str	r4, [sp, #4]
 8018230:	9002      	str	r0, [sp, #8]
 8018232:	f04f 0000 	mov.w	r0, #0
 8018236:	9003      	str	r0, [sp, #12]
 8018238:	4608      	mov	r0, r1
 801823a:	6939      	ldr	r1, [r7, #16]
 801823c:	f7fa fef8 	bl	8013030 <dwc_otg_pcd_ep_queue>
 8018240:	e019      	b.n	8018276 <USBCORE001_DevicePCDSetup+0x37e>
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 8018242:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801824a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
 801824e:	693a      	ldr	r2, [r7, #16]
 8018250:	6852      	ldr	r2, [r2, #4]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 8018252:	f04f 0100 	mov.w	r1, #0
 8018256:	9100      	str	r1, [sp, #0]
 8018258:	f04f 0101 	mov.w	r1, #1
 801825c:	9101      	str	r1, [sp, #4]
 801825e:	9202      	str	r2, [sp, #8]
 8018260:	f04f 0200 	mov.w	r2, #0
 8018264:	9203      	str	r2, [sp, #12]
 8018266:	4618      	mov	r0, r3
 8018268:	6939      	ldr	r1, [r7, #16]
 801826a:	f04f 0200 	mov.w	r2, #0
 801826e:	f04f 0300 	mov.w	r3, #0
 8018272:	f7fa fedd 	bl	8013030 <dwc_otg_pcd_ep_queue>
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
      }
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 8018276:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801827a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801827e:	f04f 0201 	mov.w	r2, #1
 8018282:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
 8018286:	f640 43bc 	movw	r3, #3260	; 0xcbc
 801828a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801828e:	697a      	ldr	r2, [r7, #20]
 8018290:	6810      	ldr	r0, [r2, #0]
 8018292:	6851      	ldr	r1, [r2, #4]
 8018294:	c303      	stmia	r3!, {r0, r1}
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 8018296:	e012      	b.n	80182be <USBCORE001_DevicePCDSetup+0x3c6>
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
                                            sizeof(USB_Setup_Packet_t));
    }
    else
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 8018298:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801829c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182a0:	f04f 0201 	mov.w	r2, #1
 80182a4:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
 80182a8:	f640 43bc 	movw	r3, #3260	; 0xcbc
 80182ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182b0:	697a      	ldr	r2, [r7, #20]
 80182b2:	6810      	ldr	r0, [r2, #0]
 80182b4:	6851      	ldr	r1, [r2, #4]
 80182b6:	c303      	stmia	r3!, {r0, r1}
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 80182b8:	e001      	b.n	80182be <USBCORE001_DevicePCDSetup+0x3c6>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 80182ba:	bf00      	nop
 80182bc:	e000      	b.n	80182c0 <USBCORE001_DevicePCDSetup+0x3c8>
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 80182be:	bf00      	nop
  }

  return 0;
 80182c0:	f04f 0300 	mov.w	r3, #0
}
 80182c4:	4618      	mov	r0, r3
 80182c6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80182ca:	46bd      	mov	sp, r7
 80182cc:	bd90      	pop	{r4, r7, pc}
 80182ce:	bf00      	nop

080182d0 <USBCORE001_DevicePCDDisconnect>:

static int USBCORE001_DevicePCDDisconnect(dwc_otg_pcd_t * PCDPtr)
{
 80182d0:	b580      	push	{r7, lr}
 80182d2:	b082      	sub	sp, #8
 80182d4:	af00      	add	r7, sp, #0
 80182d6:	6078      	str	r0, [r7, #4]
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Unattached;
 80182d8:	f640 43c4 	movw	r3, #3268	; 0xcc4
 80182dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182e0:	f04f 0200 	mov.w	r2, #0
 80182e4:	701a      	strb	r2, [r3, #0]

  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect)
 80182e6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80182ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80182f2:	2b00      	cmp	r3, #0
 80182f4:	d006      	beq.n	8018304 <USBCORE001_DevicePCDDisconnect+0x34>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect();
 80182f6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80182fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8018302:	4798      	blx	r3
  }
  return 0;
 8018304:	f04f 0300 	mov.w	r3, #0
}
 8018308:	4618      	mov	r0, r3
 801830a:	f107 0708 	add.w	r7, r7, #8
 801830e:	46bd      	mov	sp, r7
 8018310:	bd80      	pop	{r7, pc}
 8018312:	bf00      	nop

08018314 <USBCORE001_DevicePCDResume>:


static int USBCORE001_DevicePCDResume(dwc_otg_pcd_t * PCDPtr)
{
 8018314:	b480      	push	{r7}
 8018316:	b083      	sub	sp, #12
 8018318:	af00      	add	r7, sp, #0
 801831a:	6078      	str	r0, [r7, #4]
  return 0;
 801831c:	f04f 0300 	mov.w	r3, #0
}
 8018320:	4618      	mov	r0, r3
 8018322:	f107 070c 	add.w	r7, r7, #12
 8018326:	46bd      	mov	sp, r7
 8018328:	bc80      	pop	{r7}
 801832a:	4770      	bx	lr

0801832c <USBCORE001_DevicePCDSuspend>:


static int USBCORE001_DevicePCDSuspend(dwc_otg_pcd_t * PCDPtr)
{
 801832c:	b480      	push	{r7}
 801832e:	b083      	sub	sp, #12
 8018330:	af00      	add	r7, sp, #0
 8018332:	6078      	str	r0, [r7, #4]
  return 0;
 8018334:	f04f 0300 	mov.w	r3, #0
}
 8018338:	4618      	mov	r0, r3
 801833a:	f107 070c 	add.w	r7, r7, #12
 801833e:	46bd      	mov	sp, r7
 8018340:	bc80      	pop	{r7}
 8018342:	4770      	bx	lr

08018344 <USBCORE001_DevicePCDHnpChangedcb>:


static int USBCORE001_DevicePCDHnpChangedcb(dwc_otg_pcd_t * PCDPtr)
{
 8018344:	b480      	push	{r7}
 8018346:	b083      	sub	sp, #12
 8018348:	af00      	add	r7, sp, #0
 801834a:	6078      	str	r0, [r7, #4]
  return 0;
 801834c:	f04f 0300 	mov.w	r3, #0
}
 8018350:	4618      	mov	r0, r3
 8018352:	f107 070c 	add.w	r7, r7, #12
 8018356:	46bd      	mov	sp, r7
 8018358:	bc80      	pop	{r7}
 801835a:	4770      	bx	lr

0801835c <USBCORE001_DevicePCDReset>:


static int USBCORE001_DevicePCDReset(dwc_otg_pcd_t * PCDPtr)
{
 801835c:	b480      	push	{r7}
 801835e:	b083      	sub	sp, #12
 8018360:	af00      	add	r7, sp, #0
 8018362:	6078      	str	r0, [r7, #4]
  return 0;
 8018364:	f04f 0300 	mov.w	r3, #0
}
 8018368:	4618      	mov	r0, r3
 801836a:	f107 070c 	add.w	r7, r7, #12
 801836e:	46bd      	mov	sp, r7
 8018370:	bc80      	pop	{r7}
 8018372:	4770      	bx	lr

08018374 <USBCore001_DeviceStart>:
*******************************************************************************/

/* This function initializes the synopsys device controller driver. */
int USBCore001_DeviceStart(USBCORE001_OtgDevice *OtgDevPtr, 
                                       USBCORE001_DeviceCallBack *USBDEventsPtr)
{
 8018374:	b5b0      	push	{r4, r5, r7, lr}
 8018376:	b086      	sub	sp, #24
 8018378:	af00      	add	r7, sp, #0
 801837a:	6078      	str	r0, [r7, #4]
 801837c:	6039      	str	r1, [r7, #0]
  int Retval = 0;
 801837e:	f04f 0300 	mov.w	r3, #0
 8018382:	617b      	str	r3, [r7, #20]
  int EpCnt;

  if(!OtgDevPtr)
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	2b00      	cmp	r3, #0
 8018388:	d105      	bne.n	8018396 <USBCore001_DeviceStart+0x22>
  {
    Retval = -DWC_E_NO_MEMORY;
 801838a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 801838e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8018392:	617b      	str	r3, [r7, #20]
    goto end;
 8018394:	e124      	b.n	80185e0 <USBCore001_DeviceStart+0x26c>
  }

  dwc_otg_disable_global_interrupts(OtgDevPtr->CoreIfPtr);
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	681b      	ldr	r3, [r3, #0]
 801839a:	4618      	mov	r0, r3
 801839c:	f7f0 ff68 	bl	8009270 <dwc_otg_disable_global_interrupts>

  OtgDevPtr->PcdData.PCDPtr = dwc_otg_pcd_init(OtgDevPtr->CoreIfPtr);
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	681b      	ldr	r3, [r3, #0]
 80183a4:	4618      	mov	r0, r3
 80183a6:	f7fa f8a9 	bl	80124fc <dwc_otg_pcd_init>
 80183aa:	4602      	mov	r2, r0
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	605a      	str	r2, [r3, #4]

  if(!OtgDevPtr->PcdData.PCDPtr)
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	685b      	ldr	r3, [r3, #4]
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	d105      	bne.n	80183c4 <USBCore001_DeviceStart+0x50>
  {
    DWC_PRINTF("ifx_usb_device_init: dwc_otg_pcd_init failed\r\n");
    Retval = -DWC_E_NO_MEMORY;
 80183b8:	f64f 4316 	movw	r3, #64534	; 0xfc16
 80183bc:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80183c0:	617b      	str	r3, [r7, #20]
    goto end;
 80183c2:	e10d      	b.n	80185e0 <USBCore001_DeviceStart+0x26c>
  }
  USBCORE001_DevicePCD.GPCD = OtgDevPtr->PcdData.PCDPtr;
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	685a      	ldr	r2, [r3, #4]
 80183c8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80183cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183d0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
  dctl_data_t data = { .d32 = 0 };
 80183d4:	f04f 0300 	mov.w	r3, #0
 80183d8:	60fb      	str	r3, [r7, #12]
  data.d32 = DWC_READ_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl);
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	681b      	ldr	r3, [r3, #0]
 80183de:	689b      	ldr	r3, [r3, #8]
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	f103 0304 	add.w	r3, r3, #4
 80183e6:	4618      	mov	r0, r3
 80183e8:	f7ef fb5a 	bl	8007aa0 <DWC_READ_REG32>
 80183ec:	4603      	mov	r3, r0
 80183ee:	60fb      	str	r3, [r7, #12]
  data.b.sftdiscon = 0; /* Connect Device */
 80183f0:	68fb      	ldr	r3, [r7, #12]
 80183f2:	f36f 0341 	bfc	r3, #1, #1
 80183f6:	60fb      	str	r3, [r7, #12]
  DWC_WRITE_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl,data.d32);
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	689b      	ldr	r3, [r3, #8]
 80183fe:	681b      	ldr	r3, [r3, #0]
 8018400:	f103 0204 	add.w	r2, r3, #4
 8018404:	68fb      	ldr	r3, [r7, #12]
 8018406:	4610      	mov	r0, r2
 8018408:	4619      	mov	r1, r3
 801840a:	f7ef fb55 	bl	8007ab8 <DWC_WRITE_REG32>
  dwc_otg_pcd_start(OtgDevPtr->PcdData.PCDPtr,&USBCORE001_DevicePCDfops);
 801840e:	687b      	ldr	r3, [r7, #4]
 8018410:	685b      	ldr	r3, [r3, #4]
 8018412:	4618      	mov	r0, r3
 8018414:	f24c 01a8 	movw	r1, #49320	; 0xc0a8
 8018418:	f6c0 0102 	movt	r1, #2050	; 0x802
 801841c:	f7f9 fd62 	bl	8011ee4 <dwc_otg_pcd_start>

  USBCORE001_DevicePCD.USB_DeviceEvents = *USBDEventsPtr;
 8018420:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018428:	683a      	ldr	r2, [r7, #0]
 801842a:	f503 742b 	add.w	r4, r3, #684	; 0x2ac
 801842e:	4615      	mov	r5, r2
 8018430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018434:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018438:	e884 0003 	stmia.w	r4, {r0, r1}

  /*Initialize Endpoint 0*/
  USBCORE001_DevicePCD.EndPoint0.InBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 801843c:	f04f 0000 	mov.w	r0, #0
 8018440:	f44f 7120 	mov.w	r1, #640	; 0x280
 8018444:	f7ef f9fe 	bl	8007844 <__DWC_ALLOC>
 8018448:	4602      	mov	r2, r0
 801844a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801844e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018452:	605a      	str	r2, [r3, #4]
  USBCORE001_DevicePCD.EndPoint0.OutBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 8018454:	f04f 0000 	mov.w	r0, #0
 8018458:	f44f 7120 	mov.w	r1, #640	; 0x280
 801845c:	f7ef f9f2 	bl	8007844 <__DWC_ALLOC>
 8018460:	4602      	mov	r2, r0
 8018462:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801846a:	60da      	str	r2, [r3, #12]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
 801846c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018474:	f04f 0240 	mov.w	r2, #64	; 0x40
 8018478:	841a      	strh	r2, [r3, #32]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
 801847a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801847e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018482:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8018486:	4618      	mov	r0, r3
 8018488:	f04f 0100 	mov.w	r1, #0
 801848c:	f640 12e8 	movw	r2, #2536	; 0x9e8
 8018490:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018494:	f7fa fb48 	bl	8012b28 <dwc_otg_pcd_ep_enable>
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 8018498:	f04f 0300 	mov.w	r3, #0
 801849c:	613b      	str	r3, [r7, #16]
 801849e:	e04c      	b.n	801853a <USBCore001_DeviceStart+0x1c6>
  {
    USBCORE001_DevicePCD.InEps[EpCnt].EpNum = (EpCnt) | ENDPOINT_DIR_IN;
 80184a0:	693b      	ldr	r3, [r7, #16]
 80184a2:	b2db      	uxtb	r3, r3
 80184a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80184a8:	b2db      	uxtb	r3, r3
 80184aa:	b2d8      	uxtb	r0, r3
 80184ac:	f640 12e8 	movw	r2, #2536	; 0x9e8
 80184b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80184b4:	6939      	ldr	r1, [r7, #16]
 80184b6:	460b      	mov	r3, r1
 80184b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80184bc:	185b      	adds	r3, r3, r1
 80184be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80184c2:	18d3      	adds	r3, r2, r3
 80184c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80184c8:	4602      	mov	r2, r0
 80184ca:	701a      	strb	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InEp = true;
 80184cc:	f640 12e8 	movw	r2, #2536	; 0x9e8
 80184d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80184d4:	6939      	ldr	r1, [r7, #16]
 80184d6:	460b      	mov	r3, r1
 80184d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80184dc:	185b      	adds	r3, r3, r1
 80184de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80184e2:	18d3      	adds	r3, r2, r3
 80184e4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80184e8:	f04f 0201 	mov.w	r2, #1
 80184ec:	705a      	strb	r2, [r3, #1]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
 80184ee:	f640 12e8 	movw	r2, #2536	; 0x9e8
 80184f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80184f6:	6939      	ldr	r1, [r7, #16]
 80184f8:	460b      	mov	r3, r1
 80184fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80184fe:	185b      	adds	r3, r3, r1
 8018500:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018504:	18d3      	adds	r3, r2, r3
 8018506:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801850a:	f04f 0200 	mov.w	r2, #0
 801850e:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
 8018510:	f640 12e8 	movw	r2, #2536	; 0x9e8
 8018514:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018518:	6939      	ldr	r1, [r7, #16]
 801851a:	460b      	mov	r3, r1
 801851c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018520:	185b      	adds	r3, r3, r1
 8018522:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018526:	18d3      	adds	r3, r2, r3
 8018528:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 801852c:	f04f 0200 	mov.w	r2, #0
 8018530:	601a      	str	r2, [r3, #0]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 8018532:	693b      	ldr	r3, [r7, #16]
 8018534:	f103 0301 	add.w	r3, r3, #1
 8018538:	613b      	str	r3, [r7, #16]
 801853a:	693b      	ldr	r3, [r7, #16]
 801853c:	2b08      	cmp	r3, #8
 801853e:	ddaf      	ble.n	80184a0 <USBCore001_DeviceStart+0x12c>
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 8018540:	f04f 0300 	mov.w	r3, #0
 8018544:	613b      	str	r3, [r7, #16]
 8018546:	e048      	b.n	80185da <USBCore001_DeviceStart+0x266>
  {
    USBCORE001_DevicePCD.OutEps[EpCnt].EpNum = (EpCnt);
 8018548:	693b      	ldr	r3, [r7, #16]
 801854a:	b2d8      	uxtb	r0, r3
 801854c:	f640 12e8 	movw	r2, #2536	; 0x9e8
 8018550:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018554:	6939      	ldr	r1, [r7, #16]
 8018556:	460b      	mov	r3, r1
 8018558:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801855c:	185b      	adds	r3, r3, r1
 801855e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018562:	18d3      	adds	r3, r2, r3
 8018564:	f103 0320 	add.w	r3, r3, #32
 8018568:	4602      	mov	r2, r0
 801856a:	711a      	strb	r2, [r3, #4]
    USBCORE001_DevicePCD.OutEps[EpCnt].InEp = false;
 801856c:	f640 12e8 	movw	r2, #2536	; 0x9e8
 8018570:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018574:	6939      	ldr	r1, [r7, #16]
 8018576:	460b      	mov	r3, r1
 8018578:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801857c:	185b      	adds	r3, r3, r1
 801857e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018582:	18d3      	adds	r3, r2, r3
 8018584:	f103 0320 	add.w	r3, r3, #32
 8018588:	f04f 0200 	mov.w	r2, #0
 801858c:	715a      	strb	r2, [r3, #5]
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
 801858e:	f640 12e8 	movw	r2, #2536	; 0x9e8
 8018592:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018596:	6939      	ldr	r1, [r7, #16]
 8018598:	460b      	mov	r3, r1
 801859a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801859e:	185b      	adds	r3, r3, r1
 80185a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80185a4:	18d3      	adds	r3, r2, r3
 80185a6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80185aa:	f04f 0200 	mov.w	r2, #0
 80185ae:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
 80185b0:	f640 12e8 	movw	r2, #2536	; 0x9e8
 80185b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80185b8:	6939      	ldr	r1, [r7, #16]
 80185ba:	460b      	mov	r3, r1
 80185bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80185c0:	185b      	adds	r3, r3, r1
 80185c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80185c6:	18d3      	adds	r3, r2, r3
 80185c8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80185cc:	f04f 0200 	mov.w	r2, #0
 80185d0:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 80185d2:	693b      	ldr	r3, [r7, #16]
 80185d4:	f103 0301 	add.w	r3, r3, #1
 80185d8:	613b      	str	r3, [r7, #16]
 80185da:	693b      	ldr	r3, [r7, #16]
 80185dc:	2b08      	cmp	r3, #8
 80185de:	ddb3      	ble.n	8018548 <USBCore001_DeviceStart+0x1d4>
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
  }

end:
  dwc_otg_enable_global_interrupts(OtgDevPtr->CoreIfPtr);
 80185e0:	687b      	ldr	r3, [r7, #4]
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	4618      	mov	r0, r3
 80185e6:	f7f0 fe29 	bl	800923c <dwc_otg_enable_global_interrupts>
  return Retval;
 80185ea:	697b      	ldr	r3, [r7, #20]
}
 80185ec:	4618      	mov	r0, r3
 80185ee:	f107 0718 	add.w	r7, r7, #24
 80185f2:	46bd      	mov	sp, r7
 80185f4:	bdb0      	pop	{r4, r5, r7, pc}
 80185f6:	bf00      	nop

080185f8 <Endpoint_IsSETUPReceived>:


/* Checks whether a SETUP packet was received or not */
uint8_t Endpoint_IsSETUPReceived(void)
{
 80185f8:	b480      	push	{r7}
 80185fa:	af00      	add	r7, sp, #0
  return USBCORE001_DevicePCD.USB_SetupReceived;
 80185fc:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018604:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
}
 8018608:	4618      	mov	r0, r3
 801860a:	46bd      	mov	sp, r7
 801860c:	bc80      	pop	{r7}
 801860e:	4770      	bx	lr

08018610 <Endpoint_ClearSETUP>:

/* Clears the SETUP packet */
void Endpoint_ClearSETUP(void)
{
 8018610:	b480      	push	{r7}
 8018612:	af00      	add	r7, sp, #0
  USBCORE001_DevicePCD.USB_SetupReceived = false;
 8018614:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801861c:	f04f 0200 	mov.w	r2, #0
 8018620:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
  return;
 8018624:	bf00      	nop
}
 8018626:	46bd      	mov	sp, r7
 8018628:	bc80      	pop	{r7}
 801862a:	4770      	bx	lr

0801862c <Endpoint_ClearOUT>:

/* Clears the OUT endpoint. */
void Endpoint_ClearOUT(void)
{
 801862c:	b590      	push	{r4, r7, lr}
 801862e:	b087      	sub	sp, #28
 8018630:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 8018632:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801863a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801863e:	2b00      	cmp	r3, #0
 8018640:	d04b      	beq.n	80186da <Endpoint_ClearOUT+0xae>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018642:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801864a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801864e:	461a      	mov	r2, r3
 8018650:	4613      	mov	r3, r2
 8018652:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018656:	189b      	adds	r3, r3, r2
 8018658:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801865c:	f103 0220 	add.w	r2, r3, #32
 8018660:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018668:	18d3      	adds	r3, r2, r3
 801866a:	f103 0304 	add.w	r3, r3, #4
 801866e:	607b      	str	r3, [r7, #4]

    if(!EndPoint->OutBufferInUse)
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	7c1b      	ldrb	r3, [r3, #16]
 8018674:	b2db      	uxtb	r3, r3
 8018676:	2b00      	cmp	r3, #0
 8018678:	d134      	bne.n	80186e4 <Endpoint_ClearOUT+0xb8>
    {
      EndPoint->BytesAvailableOut = 0;
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	f04f 0200 	mov.w	r2, #0
 8018680:	825a      	strh	r2, [r3, #18]
      EndPoint->CurrentOutIndex = 0;
 8018682:	687b      	ldr	r3, [r7, #4]
 8018684:	f04f 0200 	mov.w	r2, #0
 8018688:	835a      	strh	r2, [r3, #26]
      EndPoint->OutBufferInUse = true;
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	f04f 0201 	mov.w	r2, #1
 8018690:	741a      	strb	r2, [r3, #16]

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018692:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018696:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801869a:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 801869e:	687b      	ldr	r3, [r7, #4]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 80186a0:	68da      	ldr	r2, [r3, #12]
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	68db      	ldr	r3, [r3, #12]
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 80186a6:	6878      	ldr	r0, [r7, #4]
 80186a8:	8c00      	ldrh	r0, [r0, #32]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 80186aa:	4604      	mov	r4, r0
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 80186ac:	6878      	ldr	r0, [r7, #4]
 80186ae:	68c0      	ldr	r0, [r0, #12]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 80186b0:	9400      	str	r4, [sp, #0]
 80186b2:	f04f 0400 	mov.w	r4, #0
 80186b6:	9401      	str	r4, [sp, #4]
 80186b8:	9002      	str	r0, [sp, #8]
 80186ba:	f04f 0000 	mov.w	r0, #0
 80186be:	9003      	str	r0, [sp, #12]
 80186c0:	4608      	mov	r0, r1
 80186c2:	6879      	ldr	r1, [r7, #4]
 80186c4:	f7fa fcb4 	bl	8013030 <dwc_otg_pcd_ep_queue>
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);

      if(EndPoint->MaxPktSz > 16)
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	8c1b      	ldrh	r3, [r3, #32]
 80186cc:	2b10      	cmp	r3, #16
 80186ce:	d909      	bls.n	80186e4 <Endpoint_ClearOUT+0xb8>
      {
        USB_1msDelay(2500);/*1.25 ms (count 2500) before next packet*/
 80186d0:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80186d4:	f000 f80c 	bl	80186f0 <USB_1msDelay>
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  return;
 80186d8:	e004      	b.n	80186e4 <Endpoint_ClearOUT+0xb8>

    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80186da:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80186de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80186e2:	607b      	str	r3, [r7, #4]
  }

  return;
 80186e4:	bf00      	nop
}
 80186e6:	f107 070c 	add.w	r7, r7, #12
 80186ea:	46bd      	mov	sp, r7
 80186ec:	bd90      	pop	{r4, r7, pc}
 80186ee:	bf00      	nop

080186f0 <USB_1msDelay>:

void USB_1msDelay(uint32_t delay_count)
{
 80186f0:	b480      	push	{r7}
 80186f2:	b085      	sub	sp, #20
 80186f4:	af00      	add	r7, sp, #0
 80186f6:	6078      	str	r0, [r7, #4]
    volatile uint32_t i;
    for (i = (uint32_t)delay_count; i > (uint32_t)0; i--)
 80186f8:	687b      	ldr	r3, [r7, #4]
 80186fa:	60fb      	str	r3, [r7, #12]
 80186fc:	e007      	b.n	801870e <USB_1msDelay+0x1e>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80186fe:	bf00      	nop
 8018700:	bf00      	nop
 8018702:	bf00      	nop
 8018704:	bf00      	nop
 8018706:	68fb      	ldr	r3, [r7, #12]
 8018708:	f103 33ff 	add.w	r3, r3, #4294967295
 801870c:	60fb      	str	r3, [r7, #12]
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	2b00      	cmp	r3, #0
 8018712:	d1f4      	bne.n	80186fe <USB_1msDelay+0xe>
    	__NOP();
    	__NOP();
    	__NOP();

    }
}
 8018714:	f107 0714 	add.w	r7, r7, #20
 8018718:	46bd      	mov	sp, r7
 801871a:	bc80      	pop	{r7}
 801871c:	4770      	bx	lr
 801871e:	bf00      	nop

08018720 <USB_Device_ProcessControlRequest>:
 * application. Any application thats using the device stack should be also 
 * making use of this call frequently to ensure that no notifications are 
 * missed.
 */
void USB_Device_ProcessControlRequest(void)
{
 8018720:	b580      	push	{r7, lr}
 8018722:	b082      	sub	sp, #8
 8018724:	af00      	add	r7, sp, #0
  
  if(USBCORE001_DevicePCD.USB_SetupReceived)
 8018726:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801872a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801872e:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 8018732:	2b00      	cmp	r3, #0
 8018734:	d028      	beq.n	8018788 <USB_Device_ProcessControlRequest+0x68>
  {
    if (USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 8018736:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801873a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801873e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018742:	2b00      	cmp	r3, #0
 8018744:	d020      	beq.n	8018788 <USB_Device_ProcessControlRequest+0x68>
    {
      uint8_t PrevEp = USBCORE001_DevicePCD.CurEpNum;
 8018746:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801874a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801874e:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018752:	71fb      	strb	r3, [r7, #7]
      USBCORE001_DevicePCD.CurEpNum = 0;
 8018754:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801875c:	f04f 0200 	mov.w	r2, #0
 8018760:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
      USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest(&USBCORE001_DeviceCurrentControlRequest);
 8018764:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801876c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018770:	f640 40bc 	movw	r0, #3260	; 0xcbc
 8018774:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8018778:	4798      	blx	r3
      USBCORE001_DevicePCD.CurEpNum = PrevEp;
 801877a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801877e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018782:	79fa      	ldrb	r2, [r7, #7]
 8018784:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
    }
  }
  return;
 8018788:	bf00      	nop
}
 801878a:	f107 0708 	add.w	r7, r7, #8
 801878e:	46bd      	mov	sp, r7
 8018790:	bd80      	pop	{r7, pc}
 8018792:	bf00      	nop

08018794 <Endpoint_ClearIN>:


/* Clears the IN endpoint */
void Endpoint_ClearIN(void)
{
 8018794:	b590      	push	{r4, r7, lr}
 8018796:	b087      	sub	sp, #28
 8018798:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t       Bytes;
  if(USBCORE001_DevicePCD.CurEpNum)
 801879a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801879e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187a2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80187a6:	2b00      	cmp	r3, #0
 80187a8:	d015      	beq.n	80187d6 <Endpoint_ClearIN+0x42>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80187aa:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80187ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187b2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80187b6:	461a      	mov	r2, r3
 80187b8:	4613      	mov	r3, r2
 80187ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80187be:	189b      	adds	r3, r3, r2
 80187c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80187c4:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80187c8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80187cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187d0:	18d3      	adds	r3, r2, r3
 80187d2:	607b      	str	r3, [r7, #4]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 80187d4:	e012      	b.n	80187fc <Endpoint_ClearIN+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80187d6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80187da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187de:	607b      	str	r3, [r7, #4]
  }

  while(EndPoint->InFlush)
 80187e0:	e00c      	b.n	80187fc <Endpoint_ClearIN+0x68>
  {
    USBCORE001_Waitval++;
 80187e2:	f640 0328 	movw	r3, #2088	; 0x828
 80187e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187ea:	881b      	ldrh	r3, [r3, #0]
 80187ec:	f103 0301 	add.w	r3, r3, #1
 80187f0:	b29a      	uxth	r2, r3
 80187f2:	f640 0328 	movw	r3, #2088	; 0x828
 80187f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187fa:	801a      	strh	r2, [r3, #0]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	7f9b      	ldrb	r3, [r3, #30]
 8018800:	b2db      	uxtb	r3, r3
 8018802:	2b00      	cmp	r3, #0
 8018804:	d1ed      	bne.n	80187e2 <Endpoint_ClearIN+0x4e>
  {
    USBCORE001_Waitval++;
  }

  USBCORE001_Waitval = 0;
 8018806:	f640 0328 	movw	r3, #2088	; 0x828
 801880a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801880e:	f04f 0200 	mov.w	r2, #0
 8018812:	801a      	strh	r2, [r3, #0]
  
  if(EndPoint->BytesAvailableIn)
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	8b9b      	ldrh	r3, [r3, #28]
 8018818:	b29b      	uxth	r3, r3
 801881a:	2b00      	cmp	r3, #0
 801881c:	f000 80a2 	beq.w	8018964 <Endpoint_ClearIN+0x1d0>
  {
    EndPoint->InFlush = true;
 8018820:	687b      	ldr	r3, [r7, #4]
 8018822:	f04f 0201 	mov.w	r2, #1
 8018826:	779a      	strb	r2, [r3, #30]
    Bytes = EndPoint->BytesAvailableIn;
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	8b9b      	ldrh	r3, [r3, #28]
 801882c:	b29b      	uxth	r3, r3
 801882e:	70fb      	strb	r3, [r7, #3]
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018830:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018834:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018838:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 801883c:	687b      	ldr	r3, [r7, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 801883e:	685a      	ldr	r2, [r3, #4]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	685b      	ldr	r3, [r3, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018844:	78fc      	ldrb	r4, [r7, #3]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);
 8018846:	6878      	ldr	r0, [r7, #4]
 8018848:	6840      	ldr	r0, [r0, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 801884a:	9400      	str	r4, [sp, #0]
 801884c:	f04f 0400 	mov.w	r4, #0
 8018850:	9401      	str	r4, [sp, #4]
 8018852:	9002      	str	r0, [sp, #8]
 8018854:	f04f 0000 	mov.w	r0, #0
 8018858:	9003      	str	r0, [sp, #12]
 801885a:	4608      	mov	r0, r1
 801885c:	6879      	ldr	r1, [r7, #4]
 801885e:	f7fa fbe7 	bl	8013030 <dwc_otg_pcd_ep_queue>
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
 8018862:	f640 032b 	movw	r3, #2091	; 0x82b
 8018866:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801886a:	781b      	ldrb	r3, [r3, #0]
 801886c:	b2db      	uxtb	r3, r3
 801886e:	2b01      	cmp	r3, #1
 8018870:	d13d      	bne.n	80188ee <Endpoint_ClearIN+0x15a>
 8018872:	687b      	ldr	r3, [r7, #4]
 8018874:	781b      	ldrb	r3, [r3, #0]
 8018876:	2b00      	cmp	r3, #0
 8018878:	d039      	beq.n	80188ee <Endpoint_ClearIN+0x15a>
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 801887a:	e00c      	b.n	8018896 <Endpoint_ClearIN+0x102>
	  {
		USBCORE001_Waitval++;
 801887c:	f640 0328 	movw	r3, #2088	; 0x828
 8018880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018884:	881b      	ldrh	r3, [r3, #0]
 8018886:	f103 0301 	add.w	r3, r3, #1
 801888a:	b29a      	uxth	r2, r3
 801888c:	f640 0328 	movw	r3, #2088	; 0x828
 8018890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018894:	801a      	strh	r2, [r3, #0]
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	7f9b      	ldrb	r3, [r3, #30]
 801889a:	b2db      	uxtb	r3, r3
 801889c:	2b00      	cmp	r3, #0
 801889e:	d1ed      	bne.n	801887c <Endpoint_ClearIN+0xe8>
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
 80188a0:	687b      	ldr	r3, [r7, #4]
 80188a2:	f04f 0201 	mov.w	r2, #1
 80188a6:	779a      	strb	r2, [r3, #30]
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 80188a8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80188ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80188b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
														EndPoint->InBuffer, 0);
 80188b4:	687a      	ldr	r2, [r7, #4]
 80188b6:	6852      	ldr	r2, [r2, #4]
	  while(EndPoint->InFlush)
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 80188b8:	f04f 0100 	mov.w	r1, #0
 80188bc:	9100      	str	r1, [sp, #0]
 80188be:	f04f 0101 	mov.w	r1, #1
 80188c2:	9101      	str	r1, [sp, #4]
 80188c4:	9202      	str	r2, [sp, #8]
 80188c6:	f04f 0200 	mov.w	r2, #0
 80188ca:	9203      	str	r2, [sp, #12]
 80188cc:	4618      	mov	r0, r3
 80188ce:	6879      	ldr	r1, [r7, #4]
 80188d0:	f04f 0200 	mov.w	r2, #0
 80188d4:	f04f 0300 	mov.w	r3, #0
 80188d8:	f7fa fbaa 	bl	8013030 <dwc_otg_pcd_ep_queue>
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
 80188dc:	f640 032b 	movw	r3, #2091	; 0x82b
 80188e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80188e4:	f04f 0200 	mov.w	r2, #0
 80188e8:	701a      	strb	r2, [r3, #0]
    {

    }

  }
  return;
 80188ea:	bf00      	nop
 80188ec:	e03a      	b.n	8018964 <Endpoint_ClearIN+0x1d0>
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
 80188ee:	78fb      	ldrb	r3, [r7, #3]
 80188f0:	b29a      	uxth	r2, r3
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	8c1b      	ldrh	r3, [r3, #32]
 80188f6:	429a      	cmp	r2, r3
 80188f8:	d134      	bne.n	8018964 <Endpoint_ClearIN+0x1d0>
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	781b      	ldrb	r3, [r3, #0]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d130      	bne.n	8018964 <Endpoint_ClearIN+0x1d0>
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 8018902:	e00c      	b.n	801891e <Endpoint_ClearIN+0x18a>
      {
        USBCORE001_Waitval++;
 8018904:	f640 0328 	movw	r3, #2088	; 0x828
 8018908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801890c:	881b      	ldrh	r3, [r3, #0]
 801890e:	f103 0301 	add.w	r3, r3, #1
 8018912:	b29a      	uxth	r2, r3
 8018914:	f640 0328 	movw	r3, #2088	; 0x828
 8018918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801891c:	801a      	strh	r2, [r3, #0]
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	7f9b      	ldrb	r3, [r3, #30]
 8018922:	b2db      	uxtb	r3, r3
 8018924:	2b00      	cmp	r3, #0
 8018926:	d1ed      	bne.n	8018904 <Endpoint_ClearIN+0x170>
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	f04f 0201 	mov.w	r2, #1
 801892e:	779a      	strb	r2, [r3, #30]
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 8018930:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018938:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                                                        EndPoint->InBuffer, 0);
 801893c:	687a      	ldr	r2, [r7, #4]
 801893e:	6852      	ldr	r2, [r2, #4]
      while(EndPoint->InFlush)
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 8018940:	f04f 0100 	mov.w	r1, #0
 8018944:	9100      	str	r1, [sp, #0]
 8018946:	f04f 0101 	mov.w	r1, #1
 801894a:	9101      	str	r1, [sp, #4]
 801894c:	9202      	str	r2, [sp, #8]
 801894e:	f04f 0200 	mov.w	r2, #0
 8018952:	9203      	str	r2, [sp, #12]
 8018954:	4618      	mov	r0, r3
 8018956:	6879      	ldr	r1, [r7, #4]
 8018958:	f04f 0200 	mov.w	r2, #0
 801895c:	f04f 0300 	mov.w	r3, #0
 8018960:	f7fa fb66 	bl	8013030 <dwc_otg_pcd_ep_queue>
    {

    }

  }
  return;
 8018964:	bf00      	nop
}
 8018966:	f107 070c 	add.w	r7, r7, #12
 801896a:	46bd      	mov	sp, r7
 801896c:	bd90      	pop	{r4, r7, pc}
 801896e:	bf00      	nop

08018970 <Endpoint_Write_Control_Stream_LE>:
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_LE(const void* const Buffer,
                                                                uint16_t Length)
{
 8018970:	b580      	push	{r7, lr}
 8018972:	b082      	sub	sp, #8
 8018974:	af00      	add	r7, sp, #0
 8018976:	6078      	str	r0, [r7, #4]
 8018978:	460b      	mov	r3, r1
 801897a:	807b      	strh	r3, [r7, #2]
  return Endpoint_Write_Control_Stream_BE(Buffer,Length);
 801897c:	887b      	ldrh	r3, [r7, #2]
 801897e:	6878      	ldr	r0, [r7, #4]
 8018980:	4619      	mov	r1, r3
 8018982:	f000 f807 	bl	8018994 <Endpoint_Write_Control_Stream_BE>
 8018986:	4603      	mov	r3, r0
}
 8018988:	4618      	mov	r0, r3
 801898a:	f107 0708 	add.w	r7, r7, #8
 801898e:	46bd      	mov	sp, r7
 8018990:	bd80      	pop	{r7, pc}
 8018992:	bf00      	nop

08018994 <Endpoint_Write_Control_Stream_BE>:
 * success states; The user is responsible manually clearing the setup OUT to
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_BE(const void* const Buffer,
                                                                uint16_t Length)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b084      	sub	sp, #16
 8018998:	af00      	add	r7, sp, #0
 801899a:	6078      	str	r0, [r7, #4]
 801899c:	460b      	mov	r3, r1
 801899e:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80189a0:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80189a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80189a8:	60fb      	str	r3, [r7, #12]
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
 80189aa:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80189ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80189b2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80189b6:	72fb      	strb	r3, [r7, #11]
  USBCORE001_DevicePCD.CurEpNum = 0;
 80189b8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80189bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80189c0:	f04f 0200 	mov.w	r2, #0
 80189c4:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  while(EndPoint->BytesAvailableIn)
 80189c8:	e001      	b.n	80189ce <Endpoint_Write_Control_Stream_BE+0x3a>
  {
    Endpoint_ClearIN();
 80189ca:	f7ff fee3 	bl	8018794 <Endpoint_ClearIN>
{
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
  USBCORE001_DevicePCD.CurEpNum = 0;

  while(EndPoint->BytesAvailableIn)
 80189ce:	68fb      	ldr	r3, [r7, #12]
 80189d0:	8b9b      	ldrh	r3, [r3, #28]
 80189d2:	b29b      	uxth	r3, r3
 80189d4:	2b00      	cmp	r3, #0
 80189d6:	d1f8      	bne.n	80189ca <Endpoint_Write_Control_Stream_BE+0x36>
  {
    Endpoint_ClearIN();
  }

  memcpy(EndPoint->InBuffer,Buffer,Length);
 80189d8:	68fb      	ldr	r3, [r7, #12]
 80189da:	685a      	ldr	r2, [r3, #4]
 80189dc:	887b      	ldrh	r3, [r7, #2]
 80189de:	4610      	mov	r0, r2
 80189e0:	6879      	ldr	r1, [r7, #4]
 80189e2:	461a      	mov	r2, r3
 80189e4:	f00d faea 	bl	8025fbc <memcpy>
  EndPoint->BytesAvailableIn += Length;
 80189e8:	68fb      	ldr	r3, [r7, #12]
 80189ea:	8b9b      	ldrh	r3, [r3, #28]
 80189ec:	b29a      	uxth	r2, r3
 80189ee:	887b      	ldrh	r3, [r7, #2]
 80189f0:	18d3      	adds	r3, r2, r3
 80189f2:	b29a      	uxth	r2, r3
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	839a      	strh	r2, [r3, #28]
  EndPoint->CurrentInIndex += Length;
 80189f8:	68fb      	ldr	r3, [r7, #12]
 80189fa:	8b1a      	ldrh	r2, [r3, #24]
 80189fc:	887b      	ldrh	r3, [r7, #2]
 80189fe:	18d3      	adds	r3, r2, r3
 8018a00:	b29a      	uxth	r2, r3
 8018a02:	68fb      	ldr	r3, [r7, #12]
 8018a04:	831a      	strh	r2, [r3, #24]

  USBCORE001_DevicePCD.CurEpNum = PrevEp;
 8018a06:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a0e:	7afa      	ldrb	r2, [r7, #11]
 8018a10:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  return ENDPOINT_RWCSTREAM_NoError;
 8018a14:	f04f 0300 	mov.w	r3, #0
}
 8018a18:	4618      	mov	r0, r3
 8018a1a:	f107 0710 	add.w	r7, r7, #16
 8018a1e:	46bd      	mov	sp, r7
 8018a20:	bd80      	pop	{r7, pc}
 8018a22:	bf00      	nop

08018a24 <Endpoint_Read_Control_Stream_BE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_BE(void* const Buffer,uint16_t Length)
{
 8018a24:	b580      	push	{r7, lr}
 8018a26:	b084      	sub	sp, #16
 8018a28:	af00      	add	r7, sp, #0
 8018a2a:	6078      	str	r0, [r7, #4]
 8018a2c:	460b      	mov	r3, r1
 8018a2e:	807b      	strh	r3, [r7, #2]
  volatile USBCORE001_DeivceEndpoint *EndPoint = 
 8018a30:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a38:	60bb      	str	r3, [r7, #8]
                                              &USBCORE001_DevicePCD.EndPoint0;
  bool Success = false;
 8018a3a:	f04f 0300 	mov.w	r3, #0
 8018a3e:	73fb      	strb	r3, [r7, #15]
    return ENDPOINT_RWCSTREAM_BusSuspended;
  }

  do
  {
    if(Length <= EndPoint->BytesAvailableOut)
 8018a40:	68bb      	ldr	r3, [r7, #8]
 8018a42:	8a5b      	ldrh	r3, [r3, #18]
 8018a44:	b29b      	uxth	r3, r3
 8018a46:	887a      	ldrh	r2, [r7, #2]
 8018a48:	429a      	cmp	r2, r3
 8018a4a:	d828      	bhi.n	8018a9e <Endpoint_Read_Control_Stream_BE+0x7a>
    {
      memcpy(Buffer,(void *)(EndPoint->OutBuffer + EndPoint->CurrentOutIndex),
 8018a4c:	68bb      	ldr	r3, [r7, #8]
 8018a4e:	68da      	ldr	r2, [r3, #12]
 8018a50:	68bb      	ldr	r3, [r7, #8]
 8018a52:	8b5b      	ldrh	r3, [r3, #26]
 8018a54:	b29b      	uxth	r3, r3
 8018a56:	18d2      	adds	r2, r2, r3
 8018a58:	887b      	ldrh	r3, [r7, #2]
 8018a5a:	6878      	ldr	r0, [r7, #4]
 8018a5c:	4611      	mov	r1, r2
 8018a5e:	461a      	mov	r2, r3
 8018a60:	f00d faac 	bl	8025fbc <memcpy>
                                                                        Length);
      EndPoint->BytesAvailableOut -= Length;
 8018a64:	68bb      	ldr	r3, [r7, #8]
 8018a66:	8a5b      	ldrh	r3, [r3, #18]
 8018a68:	b29a      	uxth	r2, r3
 8018a6a:	887b      	ldrh	r3, [r7, #2]
 8018a6c:	1ad3      	subs	r3, r2, r3
 8018a6e:	b29a      	uxth	r2, r3
 8018a70:	68bb      	ldr	r3, [r7, #8]
 8018a72:	825a      	strh	r2, [r3, #18]

      if(EndPoint->BytesAvailableOut)
 8018a74:	68bb      	ldr	r3, [r7, #8]
 8018a76:	8a5b      	ldrh	r3, [r3, #18]
 8018a78:	b29b      	uxth	r3, r3
 8018a7a:	2b00      	cmp	r3, #0
 8018a7c:	d008      	beq.n	8018a90 <Endpoint_Read_Control_Stream_BE+0x6c>
      {
        EndPoint->CurrentOutIndex += Length;
 8018a7e:	68bb      	ldr	r3, [r7, #8]
 8018a80:	8b5b      	ldrh	r3, [r3, #26]
 8018a82:	b29a      	uxth	r2, r3
 8018a84:	887b      	ldrh	r3, [r7, #2]
 8018a86:	18d3      	adds	r3, r2, r3
 8018a88:	b29a      	uxth	r2, r3
 8018a8a:	68bb      	ldr	r3, [r7, #8]
 8018a8c:	835a      	strh	r2, [r3, #26]
 8018a8e:	e006      	b.n	8018a9e <Endpoint_Read_Control_Stream_BE+0x7a>
      }
      else
      {
        EndPoint->CurrentOutIndex = 0;
 8018a90:	68bb      	ldr	r3, [r7, #8]
 8018a92:	f04f 0200 	mov.w	r2, #0
 8018a96:	835a      	strh	r2, [r3, #26]
        Success = true;
 8018a98:	f04f 0301 	mov.w	r3, #1
 8018a9c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }while(!Success);
 8018a9e:	7bfb      	ldrb	r3, [r7, #15]
 8018aa0:	2b00      	cmp	r3, #0
 8018aa2:	d0cd      	beq.n	8018a40 <Endpoint_Read_Control_Stream_BE+0x1c>

  return ENDPOINT_RWCSTREAM_NoError;
 8018aa4:	f04f 0300 	mov.w	r3, #0
}
 8018aa8:	4618      	mov	r0, r3
 8018aaa:	f107 0710 	add.w	r7, r7, #16
 8018aae:	46bd      	mov	sp, r7
 8018ab0:	bd80      	pop	{r7, pc}
 8018ab2:	bf00      	nop

08018ab4 <Endpoint_Read_Control_Stream_LE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and 
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_LE(void* const Buffer,uint16_t Length)
{
 8018ab4:	b580      	push	{r7, lr}
 8018ab6:	b082      	sub	sp, #8
 8018ab8:	af00      	add	r7, sp, #0
 8018aba:	6078      	str	r0, [r7, #4]
 8018abc:	460b      	mov	r3, r1
 8018abe:	807b      	strh	r3, [r7, #2]
  return Endpoint_Read_Control_Stream_BE(Buffer,Length);
 8018ac0:	887b      	ldrh	r3, [r7, #2]
 8018ac2:	6878      	ldr	r0, [r7, #4]
 8018ac4:	4619      	mov	r1, r3
 8018ac6:	f7ff ffad 	bl	8018a24 <Endpoint_Read_Control_Stream_BE>
 8018aca:	4603      	mov	r3, r0
}
 8018acc:	4618      	mov	r0, r3
 8018ace:	f107 0708 	add.w	r7, r7, #8
 8018ad2:	46bd      	mov	sp, r7
 8018ad4:	bd80      	pop	{r7, pc}
 8018ad6:	bf00      	nop

08018ad8 <Endpoint_ClearStatusStage>:
 * endpoint automatically with respect to the data direction. This is a 
 * convenience function which can be used to simplify user control request 
 * handling.
 */
void Endpoint_ClearStatusStage(void)
{
 8018ad8:	b480      	push	{r7}
 8018ada:	af00      	add	r7, sp, #0
  return;
 8018adc:	bf00      	nop
}
 8018ade:	46bd      	mov	sp, r7
 8018ae0:	bc80      	pop	{r7}
 8018ae2:	4770      	bx	lr

08018ae4 <Endpoint_SelectEndpoint>:


/* This function Selects the current endpoint */
void Endpoint_SelectEndpoint(const uint8_t EndpointNumber, 
                                                        const uint8_t Direction)
{
 8018ae4:	b480      	push	{r7}
 8018ae6:	b083      	sub	sp, #12
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	4602      	mov	r2, r0
 8018aec:	460b      	mov	r3, r1
 8018aee:	71fa      	strb	r2, [r7, #7]
 8018af0:	71bb      	strb	r3, [r7, #6]
  USBCORE001_DevicePCD.CurEpNum = EndpointNumber;
 8018af2:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018afa:	79fa      	ldrb	r2, [r7, #7]
 8018afc:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
  USBCORE001_DevicePCD.CurEpDir = Direction;
 8018b00:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b08:	79ba      	ldrb	r2, [r7, #6]
 8018b0a:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
  return;
 8018b0e:	bf00      	nop
}
 8018b10:	f107 070c 	add.w	r7, r7, #12
 8018b14:	46bd      	mov	sp, r7
 8018b16:	bc80      	pop	{r7}
 8018b18:	4770      	bx	lr
 8018b1a:	bf00      	nop

08018b1c <Endpoint_GetCurrentEndpoint>:

/* This function Returns the current endpoint */
void Endpoint_GetCurrentEndpoint(uint8_t *EndpointNumber, uint8_t *Direction)
{
 8018b1c:	b480      	push	{r7}
 8018b1e:	b083      	sub	sp, #12
 8018b20:	af00      	add	r7, sp, #0
 8018b22:	6078      	str	r0, [r7, #4]
 8018b24:	6039      	str	r1, [r7, #0]
	*EndpointNumber = USBCORE001_DevicePCD.CurEpNum;
 8018b26:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b2e:	f893 22d0 	ldrb.w	r2, [r3, #720]	; 0x2d0
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	701a      	strb	r2, [r3, #0]
	*Direction = USBCORE001_DevicePCD.CurEpDir;
 8018b36:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b3e:	f893 22d1 	ldrb.w	r2, [r3, #721]	; 0x2d1
 8018b42:	683b      	ldr	r3, [r7, #0]
 8018b44:	701a      	strb	r2, [r3, #0]
}
 8018b46:	f107 070c 	add.w	r7, r7, #12
 8018b4a:	46bd      	mov	sp, r7
 8018b4c:	bc80      	pop	{r7}
 8018b4e:	4770      	bx	lr

08018b50 <Endpoint_BytesInEndpoint>:
/* 
 * This function Returns the number of bytes available in 
 * the selected endpoint.
 */
uint16_t Endpoint_BytesInEndpoint(void)
{
 8018b50:	b480      	push	{r7}
 8018b52:	b083      	sub	sp, #12
 8018b54:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint16_t Bytes = 0;
 8018b56:	f04f 0300 	mov.w	r3, #0
 8018b5a:	80fb      	strh	r3, [r7, #6]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8018b5c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b64:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d105      	bne.n	8018b78 <Endpoint_BytesInEndpoint+0x28>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018b6c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b74:	603b      	str	r3, [r7, #0]
 8018b76:	e03a      	b.n	8018bee <Endpoint_BytesInEndpoint+0x9e>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8018b78:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b80:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d018      	beq.n	8018bba <Endpoint_BytesInEndpoint+0x6a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8018b88:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b90:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018b94:	461a      	mov	r2, r3
 8018b96:	4613      	mov	r3, r2
 8018b98:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018b9c:	189b      	adds	r3, r3, r2
 8018b9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018ba2:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018ba6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018bae:	18d3      	adds	r3, r2, r3
 8018bb0:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableIn;
 8018bb2:	683b      	ldr	r3, [r7, #0]
 8018bb4:	8b9b      	ldrh	r3, [r3, #28]
 8018bb6:	80fb      	strh	r3, [r7, #6]
 8018bb8:	e019      	b.n	8018bee <Endpoint_BytesInEndpoint+0x9e>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018bba:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018bc2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018bc6:	461a      	mov	r2, r3
 8018bc8:	4613      	mov	r3, r2
 8018bca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018bce:	189b      	adds	r3, r3, r2
 8018bd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018bd4:	f103 0220 	add.w	r2, r3, #32
 8018bd8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018be0:	18d3      	adds	r3, r2, r3
 8018be2:	f103 0304 	add.w	r3, r3, #4
 8018be6:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableOut;
 8018be8:	683b      	ldr	r3, [r7, #0]
 8018bea:	8a5b      	ldrh	r3, [r3, #18]
 8018bec:	80fb      	strh	r3, [r7, #6]
  }

  return Bytes;
 8018bee:	88fb      	ldrh	r3, [r7, #6]
}
 8018bf0:	4618      	mov	r0, r3
 8018bf2:	f107 070c 	add.w	r7, r7, #12
 8018bf6:	46bd      	mov	sp, r7
 8018bf8:	bc80      	pop	{r7}
 8018bfa:	4770      	bx	lr

08018bfc <Endpoint_IsOUTReceived>:
/* 
 * This function Determines if the selected OUT endpoint 
 * has received new packet.
 */
uint8_t Endpoint_IsOUTReceived(void)
{
 8018bfc:	b480      	push	{r7}
 8018bfe:	b083      	sub	sp, #12
 8018c00:	af00      	add	r7, sp, #0
  bool Status = false;
 8018c02:	f04f 0300 	mov.w	r3, #0
 8018c06:	71fb      	strb	r3, [r7, #7]

  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 8018c08:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c10:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	d017      	beq.n	8018c48 <Endpoint_IsOUTReceived+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018c18:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c20:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018c24:	461a      	mov	r2, r3
 8018c26:	4613      	mov	r3, r2
 8018c28:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018c2c:	189b      	adds	r3, r3, r2
 8018c2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018c32:	f103 0220 	add.w	r2, r3, #32
 8018c36:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c3e:	18d3      	adds	r3, r2, r3
 8018c40:	f103 0304 	add.w	r3, r3, #4
 8018c44:	603b      	str	r3, [r7, #0]
 8018c46:	e004      	b.n	8018c52 <Endpoint_IsOUTReceived+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018c48:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c50:	603b      	str	r3, [r7, #0]
  }

  if (!EndPoint->InEp)
 8018c52:	683b      	ldr	r3, [r7, #0]
 8018c54:	785b      	ldrb	r3, [r3, #1]
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	d108      	bne.n	8018c6c <Endpoint_IsOUTReceived+0x70>
  {
    Status = EndPoint->BytesAvailableOut ? true : false;
 8018c5a:	683b      	ldr	r3, [r7, #0]
 8018c5c:	8a5b      	ldrh	r3, [r3, #18]
 8018c5e:	b29b      	uxth	r3, r3
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	bf0c      	ite	eq
 8018c64:	2300      	moveq	r3, #0
 8018c66:	2301      	movne	r3, #1
 8018c68:	b2db      	uxtb	r3, r3
 8018c6a:	71fb      	strb	r3, [r7, #7]
  }

  return Status;
 8018c6c:	79fb      	ldrb	r3, [r7, #7]
}
 8018c6e:	4618      	mov	r0, r3
 8018c70:	f107 070c 	add.w	r7, r7, #12
 8018c74:	46bd      	mov	sp, r7
 8018c76:	bc80      	pop	{r7}
 8018c78:	4770      	bx	lr
 8018c7a:	bf00      	nop

08018c7c <Endpoint_Read_8>:

/*This function Reads one byte from the current endpoint.*/
uint8_t Endpoint_Read_8(void)
{
 8018c7c:	b480      	push	{r7}
 8018c7e:	b083      	sub	sp, #12
 8018c80:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t  Byte;
  bool Success = false;
 8018c82:	f04f 0300 	mov.w	r3, #0
 8018c86:	70bb      	strb	r3, [r7, #2]

  if(USBCORE001_DevicePCD.CurEpNum)
 8018c88:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c90:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	d017      	beq.n	8018cc8 <Endpoint_Read_8+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018c98:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ca0:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018ca4:	461a      	mov	r2, r3
 8018ca6:	4613      	mov	r3, r2
 8018ca8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018cac:	189b      	adds	r3, r3, r2
 8018cae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018cb2:	f103 0220 	add.w	r2, r3, #32
 8018cb6:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018cbe:	18d3      	adds	r3, r2, r3
 8018cc0:	f103 0304 	add.w	r3, r3, #4
 8018cc4:	607b      	str	r3, [r7, #4]
 8018cc6:	e004      	b.n	8018cd2 <Endpoint_Read_8+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018cc8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018cd0:	607b      	str	r3, [r7, #4]
  }

  do
  {
    if(EndPoint->BytesAvailableOut)
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	8a5b      	ldrh	r3, [r3, #18]
 8018cd6:	b29b      	uxth	r3, r3
 8018cd8:	2b00      	cmp	r3, #0
 8018cda:	d021      	beq.n	8018d20 <Endpoint_Read_8+0xa4>
    {
      Byte = EndPoint->OutBuffer[EndPoint->CurrentOutIndex];
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	68da      	ldr	r2, [r3, #12]
 8018ce0:	687b      	ldr	r3, [r7, #4]
 8018ce2:	8b5b      	ldrh	r3, [r3, #26]
 8018ce4:	18d3      	adds	r3, r2, r3
 8018ce6:	781b      	ldrb	r3, [r3, #0]
 8018ce8:	70fb      	strb	r3, [r7, #3]
      EndPoint->CurrentOutIndex++;
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	8b5b      	ldrh	r3, [r3, #26]
 8018cee:	f103 0301 	add.w	r3, r3, #1
 8018cf2:	b29a      	uxth	r2, r3
 8018cf4:	687b      	ldr	r3, [r7, #4]
 8018cf6:	835a      	strh	r2, [r3, #26]
      EndPoint->BytesAvailableOut--;
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	8a5b      	ldrh	r3, [r3, #18]
 8018cfc:	b29b      	uxth	r3, r3
 8018cfe:	f103 33ff 	add.w	r3, r3, #4294967295
 8018d02:	b29a      	uxth	r2, r3
 8018d04:	687b      	ldr	r3, [r7, #4]
 8018d06:	825a      	strh	r2, [r3, #18]
    
      if(!EndPoint->BytesAvailableOut)
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	8a5b      	ldrh	r3, [r3, #18]
 8018d0c:	b29b      	uxth	r3, r3
 8018d0e:	2b00      	cmp	r3, #0
 8018d10:	d103      	bne.n	8018d1a <Endpoint_Read_8+0x9e>
      {
        EndPoint->CurrentOutIndex = 0;
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	f04f 0200 	mov.w	r2, #0
 8018d18:	835a      	strh	r2, [r3, #26]
      }
      Success = true;
 8018d1a:	f04f 0301 	mov.w	r3, #1
 8018d1e:	70bb      	strb	r3, [r7, #2]
    }
  }while(!Success);
 8018d20:	78bb      	ldrb	r3, [r7, #2]
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d0d5      	beq.n	8018cd2 <Endpoint_Read_8+0x56>

  return Byte;
 8018d26:	78fb      	ldrb	r3, [r7, #3]
}
 8018d28:	4618      	mov	r0, r3
 8018d2a:	f107 070c 	add.w	r7, r7, #12
 8018d2e:	46bd      	mov	sp, r7
 8018d30:	bc80      	pop	{r7}
 8018d32:	4770      	bx	lr

08018d34 <Endpoint_ConfigureEndpoint>:
uint8_t Endpoint_ConfigureEndpoint(const uint8_t Number,
  const uint8_t Type,
  const uint8_t Direction,
  const uint16_t Size,
  const uint8_t Banks)
{
 8018d34:	b590      	push	{r4, r7, lr}
 8018d36:	b08b      	sub	sp, #44	; 0x2c
 8018d38:	af04      	add	r7, sp, #16
 8018d3a:	71f8      	strb	r0, [r7, #7]
 8018d3c:	71b9      	strb	r1, [r7, #6]
 8018d3e:	717a      	strb	r2, [r7, #5]
 8018d40:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint;
  usb_endpoint_descriptor_t Desc;

  if(!Number)
 8018d42:	79fb      	ldrb	r3, [r7, #7]
 8018d44:	2b00      	cmp	r3, #0
 8018d46:	d102      	bne.n	8018d4e <Endpoint_ConfigureEndpoint+0x1a>
  {
    return false;
 8018d48:	f04f 0300 	mov.w	r3, #0
 8018d4c:	e0b3      	b.n	8018eb6 <Endpoint_ConfigureEndpoint+0x182>
  }

  if(Direction)
 8018d4e:	797b      	ldrb	r3, [r7, #5]
 8018d50:	2b00      	cmp	r3, #0
 8018d52:	d01c      	beq.n	8018d8e <Endpoint_ConfigureEndpoint+0x5a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[Number];
 8018d54:	79fa      	ldrb	r2, [r7, #7]
 8018d56:	4613      	mov	r3, r2
 8018d58:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018d5c:	189b      	adds	r3, r3, r2
 8018d5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d62:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018d66:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d6e:	18d3      	adds	r3, r2, r3
 8018d70:	617b      	str	r3, [r7, #20]
    if(!EndPoint->InBuffer)
 8018d72:	697b      	ldr	r3, [r7, #20]
 8018d74:	685b      	ldr	r3, [r3, #4]
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d127      	bne.n	8018dca <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->InBuffer = (uint8_t *)DWC_ALLOC(Size);
 8018d7a:	887b      	ldrh	r3, [r7, #2]
 8018d7c:	f04f 0000 	mov.w	r0, #0
 8018d80:	4619      	mov	r1, r3
 8018d82:	f7ee fd5f 	bl	8007844 <__DWC_ALLOC>
 8018d86:	4602      	mov	r2, r0
 8018d88:	697b      	ldr	r3, [r7, #20]
 8018d8a:	605a      	str	r2, [r3, #4]
 8018d8c:	e01d      	b.n	8018dca <Endpoint_ConfigureEndpoint+0x96>
    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[Number];
 8018d8e:	79fa      	ldrb	r2, [r7, #7]
 8018d90:	4613      	mov	r3, r2
 8018d92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018d96:	189b      	adds	r3, r3, r2
 8018d98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d9c:	f103 0220 	add.w	r2, r3, #32
 8018da0:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018da8:	18d3      	adds	r3, r2, r3
 8018daa:	f103 0304 	add.w	r3, r3, #4
 8018dae:	617b      	str	r3, [r7, #20]
    if(!EndPoint->OutBuffer)
 8018db0:	697b      	ldr	r3, [r7, #20]
 8018db2:	68db      	ldr	r3, [r3, #12]
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d108      	bne.n	8018dca <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->OutBuffer = (uint8_t *)DWC_ALLOC(Size);
 8018db8:	887b      	ldrh	r3, [r7, #2]
 8018dba:	f04f 0000 	mov.w	r0, #0
 8018dbe:	4619      	mov	r1, r3
 8018dc0:	f7ee fd40 	bl	8007844 <__DWC_ALLOC>
 8018dc4:	4602      	mov	r2, r0
 8018dc6:	697b      	ldr	r3, [r7, #20]
 8018dc8:	60da      	str	r2, [r3, #12]
    }
  }

  /*In case the EP was previously enabled, disable it*/
  if(EndPoint->EpEnabled)
 8018dca:	697b      	ldr	r3, [r7, #20]
 8018dcc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d009      	beq.n	8018de8 <Endpoint_ConfigureEndpoint+0xb4>
  {
    dwc_otg_pcd_ep_disable(USBCORE001_DevicePCD.GPCD, EndPoint);
 8018dd4:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ddc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8018de0:	4618      	mov	r0, r3
 8018de2:	6979      	ldr	r1, [r7, #20]
 8018de4:	f7fa f858 	bl	8012e98 <dwc_otg_pcd_ep_disable>
  }

  /*Enable the EP*/
  Desc.bLength = sizeof(Desc);
 8018de8:	f04f 0307 	mov.w	r3, #7
 8018dec:	733b      	strb	r3, [r7, #12]
  Desc.bDescriptorType = UDESC_ENDPOINT;
 8018dee:	f04f 0305 	mov.w	r3, #5
 8018df2:	737b      	strb	r3, [r7, #13]
  Desc.bEndpointAddress = Number | Direction;
 8018df4:	79fa      	ldrb	r2, [r7, #7]
 8018df6:	797b      	ldrb	r3, [r7, #5]
 8018df8:	4313      	orrs	r3, r2
 8018dfa:	b2db      	uxtb	r3, r3
 8018dfc:	73bb      	strb	r3, [r7, #14]
  Desc.bmAttributes = Type;
 8018dfe:	79bb      	ldrb	r3, [r7, #6]
 8018e00:	73fb      	strb	r3, [r7, #15]
  USETW(Desc.wMaxPacketSize, Size);
 8018e02:	887b      	ldrh	r3, [r7, #2]
 8018e04:	b2db      	uxtb	r3, r3
 8018e06:	743b      	strb	r3, [r7, #16]
 8018e08:	887b      	ldrh	r3, [r7, #2]
 8018e0a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8018e0e:	b29b      	uxth	r3, r3
 8018e10:	b2db      	uxtb	r3, r3
 8018e12:	747b      	strb	r3, [r7, #17]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD,(uint8_t*)&Desc, EndPoint);
 8018e14:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e1c:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8018e20:	f107 030c 	add.w	r3, r7, #12
 8018e24:	4610      	mov	r0, r2
 8018e26:	4619      	mov	r1, r3
 8018e28:	697a      	ldr	r2, [r7, #20]
 8018e2a:	f7f9 fe7d 	bl	8012b28 <dwc_otg_pcd_ep_enable>

  EndPoint->EpEnabled = true;
 8018e2e:	697b      	ldr	r3, [r7, #20]
 8018e30:	f04f 0201 	mov.w	r2, #1
 8018e34:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  /*
  *@note If OUT Endpoint, queue the buffer so that we can 
  *recieve data
  */
  EndPoint->MaxPktSz = Size;
 8018e38:	697b      	ldr	r3, [r7, #20]
 8018e3a:	887a      	ldrh	r2, [r7, #2]
 8018e3c:	841a      	strh	r2, [r3, #32]
  EndPoint->InEp = true;
 8018e3e:	697b      	ldr	r3, [r7, #20]
 8018e40:	f04f 0201 	mov.w	r2, #1
 8018e44:	705a      	strb	r2, [r3, #1]
  if(!Direction)
 8018e46:	797b      	ldrb	r3, [r7, #5]
 8018e48:	2b00      	cmp	r3, #0
 8018e4a:	d132      	bne.n	8018eb2 <Endpoint_ConfigureEndpoint+0x17e>
  {
    if(EndPoint->OutBufferInUse)
 8018e4c:	697b      	ldr	r3, [r7, #20]
 8018e4e:	7c1b      	ldrb	r3, [r3, #16]
 8018e50:	b2db      	uxtb	r3, r3
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	d00c      	beq.n	8018e70 <Endpoint_ConfigureEndpoint+0x13c>
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018e56:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e5e:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer);
 8018e62:	697b      	ldr	r3, [r7, #20]
 8018e64:	68db      	ldr	r3, [r3, #12]
  EndPoint->InEp = true;
  if(!Direction)
  {
    if(EndPoint->OutBufferInUse)
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018e66:	4610      	mov	r0, r2
 8018e68:	6979      	ldr	r1, [r7, #20]
 8018e6a:	461a      	mov	r2, r3
 8018e6c:	f7fa fb24 	bl	80134b8 <dwc_otg_pcd_ep_dequeue>
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018e70:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e78:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer,
 8018e7c:	697b      	ldr	r3, [r7, #20]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018e7e:	68da      	ldr	r2, [r3, #12]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 8018e80:	697b      	ldr	r3, [r7, #20]
 8018e82:	68db      	ldr	r3, [r3, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018e84:	887c      	ldrh	r4, [r7, #2]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 8018e86:	6978      	ldr	r0, [r7, #20]
 8018e88:	68c0      	ldr	r0, [r0, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8018e8a:	9400      	str	r4, [sp, #0]
 8018e8c:	f04f 0400 	mov.w	r4, #0
 8018e90:	9401      	str	r4, [sp, #4]
 8018e92:	9002      	str	r0, [sp, #8]
 8018e94:	f04f 0000 	mov.w	r0, #0
 8018e98:	9003      	str	r0, [sp, #12]
 8018e9a:	4608      	mov	r0, r1
 8018e9c:	6979      	ldr	r1, [r7, #20]
 8018e9e:	f7fa f8c7 	bl	8013030 <dwc_otg_pcd_ep_queue>
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
    EndPoint->OutBufferInUse = true;
 8018ea2:	697b      	ldr	r3, [r7, #20]
 8018ea4:	f04f 0201 	mov.w	r2, #1
 8018ea8:	741a      	strb	r2, [r3, #16]
    EndPoint->InEp = false;
 8018eaa:	697b      	ldr	r3, [r7, #20]
 8018eac:	f04f 0200 	mov.w	r2, #0
 8018eb0:	705a      	strb	r2, [r3, #1]
  }

  return true;
 8018eb2:	f04f 0301 	mov.w	r3, #1
}
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	f107 071c 	add.w	r7, r7, #28
 8018ebc:	46bd      	mov	sp, r7
 8018ebe:	bd90      	pop	{r4, r7, pc}

08018ec0 <Endpoint_Write_Stream_LE>:

/* This function Writes the given number of bytes to the current endpoint. */
uint8_t Endpoint_Write_Stream_LE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 8018ec0:	b580      	push	{r7, lr}
 8018ec2:	b088      	sub	sp, #32
 8018ec4:	af00      	add	r7, sp, #0
 8018ec6:	60f8      	str	r0, [r7, #12]
 8018ec8:	460b      	mov	r3, r1
 8018eca:	607a      	str	r2, [r7, #4]
 8018ecc:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 8018ece:	f04f 0300 	mov.w	r3, #0
 8018ed2:	837b      	strh	r3, [r7, #26]
  uint16_t prev_length = 0;
 8018ed4:	f04f 0300 	mov.w	r3, #0
 8018ed8:	833b      	strh	r3, [r7, #24]
  
  if(USBCORE001_DevicePCD.CurEpNum)
 8018eda:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ee2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d015      	beq.n	8018f16 <Endpoint_Write_Stream_LE+0x56>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8018eea:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ef2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018ef6:	461a      	mov	r2, r3
 8018ef8:	4613      	mov	r3, r2
 8018efa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018efe:	189b      	adds	r3, r3, r2
 8018f00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018f04:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018f08:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018f10:	18d3      	adds	r3, r2, r3
 8018f12:	61fb      	str	r3, [r7, #28]
 8018f14:	e004      	b.n	8018f20 <Endpoint_Write_Stream_LE+0x60>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018f16:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8018f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018f1e:	61fb      	str	r3, [r7, #28]
  }

  if (BytesProcessed!=NULL) {
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d060      	beq.n	8018fe8 <Endpoint_Write_Stream_LE+0x128>
  	Length -= *BytesProcessed;
 8018f26:	687b      	ldr	r3, [r7, #4]
 8018f28:	881b      	ldrh	r3, [r3, #0]
 8018f2a:	897a      	ldrh	r2, [r7, #10]
 8018f2c:	1ad3      	subs	r3, r2, r3
 8018f2e:	817b      	strh	r3, [r7, #10]
  	BytesTransfered = *BytesProcessed;
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	881b      	ldrh	r3, [r3, #0]
 8018f34:	837b      	strh	r3, [r7, #26]
  }

   while (Length)
 8018f36:	e057      	b.n	8018fe8 <Endpoint_Write_Stream_LE+0x128>
   {
    if (Endpoint_IsReadWriteAllowed())
 8018f38:	f000 f8e0 	bl	80190fc <Endpoint_IsReadWriteAllowed>
 8018f3c:	4603      	mov	r3, r0
 8018f3e:	2b00      	cmp	r3, #0
 8018f40:	d03e      	beq.n	8018fc0 <Endpoint_Write_Stream_LE+0x100>
    {
      Bytes = EndPoint->MaxPktSz - EndPoint->BytesAvailableIn  > Length ? Length : EndPoint->MaxPktSz - EndPoint->BytesAvailableIn;
 8018f42:	69fb      	ldr	r3, [r7, #28]
 8018f44:	8c1b      	ldrh	r3, [r3, #32]
 8018f46:	461a      	mov	r2, r3
 8018f48:	69fb      	ldr	r3, [r7, #28]
 8018f4a:	8b9b      	ldrh	r3, [r3, #28]
 8018f4c:	b29b      	uxth	r3, r3
 8018f4e:	1ad2      	subs	r2, r2, r3
 8018f50:	897b      	ldrh	r3, [r7, #10]
 8018f52:	429a      	cmp	r2, r3
 8018f54:	dd01      	ble.n	8018f5a <Endpoint_Write_Stream_LE+0x9a>
 8018f56:	897b      	ldrh	r3, [r7, #10]
 8018f58:	e006      	b.n	8018f68 <Endpoint_Write_Stream_LE+0xa8>
 8018f5a:	69fb      	ldr	r3, [r7, #28]
 8018f5c:	8c1b      	ldrh	r3, [r3, #32]
 8018f5e:	461a      	mov	r2, r3
 8018f60:	69fb      	ldr	r3, [r7, #28]
 8018f62:	8b9b      	ldrh	r3, [r3, #28]
 8018f64:	b29b      	uxth	r3, r3
 8018f66:	1ad3      	subs	r3, r2, r3
 8018f68:	617b      	str	r3, [r7, #20]
      memcpy(EndPoint->InBuffer + EndPoint->CurrentInIndex,Buffer+BytesTransfered,Bytes);
 8018f6a:	69fb      	ldr	r3, [r7, #28]
 8018f6c:	685a      	ldr	r2, [r3, #4]
 8018f6e:	69fb      	ldr	r3, [r7, #28]
 8018f70:	8b1b      	ldrh	r3, [r3, #24]
 8018f72:	18d2      	adds	r2, r2, r3
 8018f74:	8b7b      	ldrh	r3, [r7, #26]
 8018f76:	68f9      	ldr	r1, [r7, #12]
 8018f78:	18cb      	adds	r3, r1, r3
 8018f7a:	4610      	mov	r0, r2
 8018f7c:	4619      	mov	r1, r3
 8018f7e:	697a      	ldr	r2, [r7, #20]
 8018f80:	f00d f81c 	bl	8025fbc <memcpy>
      EndPoint->BytesAvailableIn += Bytes;
 8018f84:	69fb      	ldr	r3, [r7, #28]
 8018f86:	8b9b      	ldrh	r3, [r3, #28]
 8018f88:	b29a      	uxth	r2, r3
 8018f8a:	697b      	ldr	r3, [r7, #20]
 8018f8c:	b29b      	uxth	r3, r3
 8018f8e:	18d3      	adds	r3, r2, r3
 8018f90:	b29a      	uxth	r2, r3
 8018f92:	69fb      	ldr	r3, [r7, #28]
 8018f94:	839a      	strh	r2, [r3, #28]
      EndPoint->CurrentInIndex += Bytes;
 8018f96:	69fb      	ldr	r3, [r7, #28]
 8018f98:	8b1a      	ldrh	r2, [r3, #24]
 8018f9a:	697b      	ldr	r3, [r7, #20]
 8018f9c:	b29b      	uxth	r3, r3
 8018f9e:	18d3      	adds	r3, r2, r3
 8018fa0:	b29a      	uxth	r2, r3
 8018fa2:	69fb      	ldr	r3, [r7, #28]
 8018fa4:	831a      	strh	r2, [r3, #24]
      BytesTransfered += Bytes;
 8018fa6:	697b      	ldr	r3, [r7, #20]
 8018fa8:	b29a      	uxth	r2, r3
 8018faa:	8b7b      	ldrh	r3, [r7, #26]
 8018fac:	18d3      	adds	r3, r2, r3
 8018fae:	837b      	strh	r3, [r7, #26]
      prev_length = Length;
 8018fb0:	897b      	ldrh	r3, [r7, #10]
 8018fb2:	833b      	strh	r3, [r7, #24]
      Length -= Bytes;
 8018fb4:	697b      	ldr	r3, [r7, #20]
 8018fb6:	b29b      	uxth	r3, r3
 8018fb8:	897a      	ldrh	r2, [r7, #10]
 8018fba:	1ad3      	subs	r3, r2, r3
 8018fbc:	817b      	strh	r3, [r7, #10]
 8018fbe:	e013      	b.n	8018fe8 <Endpoint_Write_Stream_LE+0x128>

    }
    else
    {
      Endpoint_ClearIN();
 8018fc0:	f7ff fbe8 	bl	8018794 <Endpoint_ClearIN>

      if(Length < EndPoint->MaxPktSz)
 8018fc4:	69fb      	ldr	r3, [r7, #28]
 8018fc6:	8c1b      	ldrh	r3, [r3, #32]
 8018fc8:	897a      	ldrh	r2, [r7, #10]
 8018fca:	429a      	cmp	r2, r3
 8018fcc:	d20c      	bcs.n	8018fe8 <Endpoint_Write_Stream_LE+0x128>
      {
		  if (BytesProcessed!=NULL)
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d009      	beq.n	8018fe8 <Endpoint_Write_Stream_LE+0x128>
		  {
			*BytesProcessed += BytesTransfered;
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	881a      	ldrh	r2, [r3, #0]
 8018fd8:	8b7b      	ldrh	r3, [r7, #26]
 8018fda:	18d3      	adds	r3, r2, r3
 8018fdc:	b29a      	uxth	r2, r3
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	801a      	strh	r2, [r3, #0]
			return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8018fe2:	f04f 0305 	mov.w	r3, #5
 8018fe6:	e013      	b.n	8019010 <Endpoint_Write_Stream_LE+0x150>
  if (BytesProcessed!=NULL) {
  	Length -= *BytesProcessed;
  	BytesTransfered = *BytesProcessed;
  }

   while (Length)
 8018fe8:	897b      	ldrh	r3, [r7, #10]
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	d1a4      	bne.n	8018f38 <Endpoint_Write_Stream_LE+0x78>
      
    }

   }

  if((Length == 0) && (prev_length == EndPoint->MaxPktSz))
 8018fee:	897b      	ldrh	r3, [r7, #10]
 8018ff0:	2b00      	cmp	r3, #0
 8018ff2:	d10b      	bne.n	801900c <Endpoint_Write_Stream_LE+0x14c>
 8018ff4:	69fb      	ldr	r3, [r7, #28]
 8018ff6:	8c1b      	ldrh	r3, [r3, #32]
 8018ff8:	8b3a      	ldrh	r2, [r7, #24]
 8018ffa:	429a      	cmp	r2, r3
 8018ffc:	d106      	bne.n	801900c <Endpoint_Write_Stream_LE+0x14c>
  {
#if (SEND_ZLP_FROM_APP == 1)
	zlp_flag = false;
#else
	zlp_flag = true;
 8018ffe:	f640 032b 	movw	r3, #2091	; 0x82b
 8019002:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019006:	f04f 0201 	mov.w	r2, #1
 801900a:	701a      	strb	r2, [r3, #0]
#endif
  }

  return ENDPOINT_RWSTREAM_NoError;
 801900c:	f04f 0300 	mov.w	r3, #0
}
 8019010:	4618      	mov	r0, r3
 8019012:	f107 0720 	add.w	r7, r7, #32
 8019016:	46bd      	mov	sp, r7
 8019018:	bd80      	pop	{r7, pc}
 801901a:	bf00      	nop

0801901c <Endpoint_SendZLP>:

/*This function sends zlp to USB host on the selected end point*/
void Endpoint_SendZLP(void)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b086      	sub	sp, #24
 8019020:	af04      	add	r7, sp, #16
	USBCORE001_DeivceEndpoint *EndPoint;

	if(USBCORE001_DevicePCD.CurEpNum)
 8019022:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801902a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801902e:	2b00      	cmp	r3, #0
 8019030:	d015      	beq.n	801905e <Endpoint_SendZLP+0x42>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8019032:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019036:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801903a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801903e:	461a      	mov	r2, r3
 8019040:	4613      	mov	r3, r2
 8019042:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019046:	189b      	adds	r3, r3, r2
 8019048:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801904c:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8019050:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019054:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019058:	18d3      	adds	r3, r2, r3
 801905a:	607b      	str	r3, [r7, #4]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 801905c:	e012      	b.n	8019084 <Endpoint_SendZLP+0x68>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801905e:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019066:	607b      	str	r3, [r7, #4]
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8019068:	e00c      	b.n	8019084 <Endpoint_SendZLP+0x68>
	{
	USBCORE001_Waitval++;
 801906a:	f640 0328 	movw	r3, #2088	; 0x828
 801906e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019072:	881b      	ldrh	r3, [r3, #0]
 8019074:	f103 0301 	add.w	r3, r3, #1
 8019078:	b29a      	uxth	r2, r3
 801907a:	f640 0328 	movw	r3, #2088	; 0x828
 801907e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019082:	801a      	strh	r2, [r3, #0]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	7f9b      	ldrb	r3, [r3, #30]
 8019088:	b2db      	uxtb	r3, r3
 801908a:	2b00      	cmp	r3, #0
 801908c:	d1ed      	bne.n	801906a <Endpoint_SendZLP+0x4e>
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	f04f 0201 	mov.w	r2, #1
 8019094:	779a      	strb	r2, [r3, #30]
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 8019096:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801909a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801909e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
													EndPoint->InBuffer, 0);
 80190a2:	687a      	ldr	r2, [r7, #4]
 80190a4:	6852      	ldr	r2, [r2, #4]
	while(EndPoint->InFlush)
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 80190a6:	f04f 0100 	mov.w	r1, #0
 80190aa:	9100      	str	r1, [sp, #0]
 80190ac:	f04f 0101 	mov.w	r1, #1
 80190b0:	9101      	str	r1, [sp, #4]
 80190b2:	9202      	str	r2, [sp, #8]
 80190b4:	f04f 0200 	mov.w	r2, #0
 80190b8:	9203      	str	r2, [sp, #12]
 80190ba:	4618      	mov	r0, r3
 80190bc:	6879      	ldr	r1, [r7, #4]
 80190be:	f04f 0200 	mov.w	r2, #0
 80190c2:	f04f 0300 	mov.w	r3, #0
 80190c6:	f7f9 ffb3 	bl	8013030 <dwc_otg_pcd_ep_queue>
													EndPoint->InBuffer, 0);
}
 80190ca:	f107 0708 	add.w	r7, r7, #8
 80190ce:	46bd      	mov	sp, r7
 80190d0:	bd80      	pop	{r7, pc}
 80190d2:	bf00      	nop

080190d4 <Endpoint_Write_Stream_BE>:

/*This function Writes the given number of bytes to the current endpoint.*/
uint8_t Endpoint_Write_Stream_BE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 80190d4:	b580      	push	{r7, lr}
 80190d6:	b084      	sub	sp, #16
 80190d8:	af00      	add	r7, sp, #0
 80190da:	60f8      	str	r0, [r7, #12]
 80190dc:	460b      	mov	r3, r1
 80190de:	607a      	str	r2, [r7, #4]
 80190e0:	817b      	strh	r3, [r7, #10]
  return Endpoint_Write_Stream_LE(Buffer, Length, BytesProcessed);
 80190e2:	897b      	ldrh	r3, [r7, #10]
 80190e4:	68f8      	ldr	r0, [r7, #12]
 80190e6:	4619      	mov	r1, r3
 80190e8:	687a      	ldr	r2, [r7, #4]
 80190ea:	f7ff fee9 	bl	8018ec0 <Endpoint_Write_Stream_LE>
 80190ee:	4603      	mov	r3, r0
}
 80190f0:	4618      	mov	r0, r3
 80190f2:	f107 0710 	add.w	r7, r7, #16
 80190f6:	46bd      	mov	sp, r7
 80190f8:	bd80      	pop	{r7, pc}
 80190fa:	bf00      	nop

080190fc <Endpoint_IsReadWriteAllowed>:
/*
 * This function Determines if the currently selected endpoint may be read 
 * from or written to.
 */
uint8_t Endpoint_IsReadWriteAllowed(void)
{
 80190fc:	b480      	push	{r7}
 80190fe:	b083      	sub	sp, #12
 8019100:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Retval = false;
 8019102:	f04f 0300 	mov.w	r3, #0
 8019106:	71fb      	strb	r3, [r7, #7]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8019108:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801910c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019110:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019114:	2b00      	cmp	r3, #0
 8019116:	d103      	bne.n	8019120 <Endpoint_IsReadWriteAllowed+0x24>
  {
    Retval = false;
 8019118:	f04f 0300 	mov.w	r3, #0
 801911c:	71fb      	strb	r3, [r7, #7]
 801911e:	e048      	b.n	80191b2 <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8019120:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019128:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 801912c:	2b00      	cmp	r3, #0
 801912e:	d020      	beq.n	8019172 <Endpoint_IsReadWriteAllowed+0x76>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8019130:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019138:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801913c:	461a      	mov	r2, r3
 801913e:	4613      	mov	r3, r2
 8019140:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019144:	189b      	adds	r3, r3, r2
 8019146:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801914a:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 801914e:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019156:	18d3      	adds	r3, r2, r3
 8019158:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableIn < EndPoint->MaxPktSz) ? true : false;
 801915a:	683b      	ldr	r3, [r7, #0]
 801915c:	8b9b      	ldrh	r3, [r3, #28]
 801915e:	b29a      	uxth	r2, r3
 8019160:	683b      	ldr	r3, [r7, #0]
 8019162:	8c1b      	ldrh	r3, [r3, #32]
 8019164:	429a      	cmp	r2, r3
 8019166:	bf2c      	ite	cs
 8019168:	2300      	movcs	r3, #0
 801916a:	2301      	movcc	r3, #1
 801916c:	b2db      	uxtb	r3, r3
 801916e:	71fb      	strb	r3, [r7, #7]
 8019170:	e01f      	b.n	80191b2 <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8019172:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801917a:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801917e:	461a      	mov	r2, r3
 8019180:	4613      	mov	r3, r2
 8019182:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019186:	189b      	adds	r3, r3, r2
 8019188:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801918c:	f103 0220 	add.w	r2, r3, #32
 8019190:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019194:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019198:	18d3      	adds	r3, r2, r3
 801919a:	f103 0304 	add.w	r3, r3, #4
 801919e:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableOut > 0) ? true : false;
 80191a0:	683b      	ldr	r3, [r7, #0]
 80191a2:	8a5b      	ldrh	r3, [r3, #18]
 80191a4:	b29b      	uxth	r3, r3
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	bf0c      	ite	eq
 80191aa:	2300      	moveq	r3, #0
 80191ac:	2301      	movne	r3, #1
 80191ae:	b2db      	uxtb	r3, r3
 80191b0:	71fb      	strb	r3, [r7, #7]
  }

  return Retval;
 80191b2:	79fb      	ldrb	r3, [r7, #7]
}
 80191b4:	4618      	mov	r0, r3
 80191b6:	f107 070c 	add.w	r7, r7, #12
 80191ba:	46bd      	mov	sp, r7
 80191bc:	bc80      	pop	{r7}
 80191be:	4770      	bx	lr

080191c0 <Endpoint_WaitUntilReady>:
/* 
 * This function Spin-loops until the currently selected non control endpoint 
 * is ready for the next packet of data.
 */
uint8_t Endpoint_WaitUntilReady(void)
{
 80191c0:	b480      	push	{r7}
 80191c2:	af00      	add	r7, sp, #0
  return ENDPOINT_READYWAIT_NoError;
 80191c4:	f04f 0300 	mov.w	r3, #0
}
 80191c8:	4618      	mov	r0, r3
 80191ca:	46bd      	mov	sp, r7
 80191cc:	bc80      	pop	{r7}
 80191ce:	4770      	bx	lr

080191d0 <Endpoint_Write_8>:

/*This function Writes the specified byte to the current endpoint.*/
void Endpoint_Write_8(const uint8_t Data)
{
 80191d0:	b480      	push	{r7}
 80191d2:	b085      	sub	sp, #20
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	4603      	mov	r3, r0
 80191d8:	71fb      	strb	r3, [r7, #7]
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Success = false;
 80191da:	f04f 0300 	mov.w	r3, #0
 80191de:	72fb      	strb	r3, [r7, #11]

  if(!USBCORE001_DevicePCD.CurEpNum)
 80191e0:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80191e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191e8:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d105      	bne.n	80191fc <Endpoint_Write_8+0x2c>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80191f0:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80191f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191f8:	60fb      	str	r3, [r7, #12]
 80191fa:	e034      	b.n	8019266 <Endpoint_Write_8+0x96>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 80191fc:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019204:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8019208:	2b00      	cmp	r3, #0
 801920a:	d015      	beq.n	8019238 <Endpoint_Write_8+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 801920c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019214:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019218:	461a      	mov	r2, r3
 801921a:	4613      	mov	r3, r2
 801921c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019220:	189b      	adds	r3, r3, r2
 8019222:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019226:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 801922a:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801922e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019232:	18d3      	adds	r3, r2, r3
 8019234:	60fb      	str	r3, [r7, #12]
 8019236:	e016      	b.n	8019266 <Endpoint_Write_8+0x96>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8019238:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801923c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019240:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019244:	461a      	mov	r2, r3
 8019246:	4613      	mov	r3, r2
 8019248:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801924c:	189b      	adds	r3, r3, r2
 801924e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019252:	f103 0220 	add.w	r2, r3, #32
 8019256:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801925a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801925e:	18d3      	adds	r3, r2, r3
 8019260:	f103 0304 	add.w	r3, r3, #4
 8019264:	60fb      	str	r3, [r7, #12]
  }

  do
  {
    if(EndPoint->BytesAvailableIn < (EndPoint->MaxPktSz - 1) )
 8019266:	68fb      	ldr	r3, [r7, #12]
 8019268:	8b9b      	ldrh	r3, [r3, #28]
 801926a:	b29b      	uxth	r3, r3
 801926c:	461a      	mov	r2, r3
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	8c1b      	ldrh	r3, [r3, #32]
 8019272:	f103 33ff 	add.w	r3, r3, #4294967295
 8019276:	429a      	cmp	r2, r3
 8019278:	da18      	bge.n	80192ac <Endpoint_Write_8+0xdc>
    {
      EndPoint->InBuffer[EndPoint->CurrentInIndex] = Data;
 801927a:	68fb      	ldr	r3, [r7, #12]
 801927c:	685a      	ldr	r2, [r3, #4]
 801927e:	68fb      	ldr	r3, [r7, #12]
 8019280:	8b1b      	ldrh	r3, [r3, #24]
 8019282:	18d3      	adds	r3, r2, r3
 8019284:	79fa      	ldrb	r2, [r7, #7]
 8019286:	701a      	strb	r2, [r3, #0]
      EndPoint->CurrentInIndex++;
 8019288:	68fb      	ldr	r3, [r7, #12]
 801928a:	8b1b      	ldrh	r3, [r3, #24]
 801928c:	f103 0301 	add.w	r3, r3, #1
 8019290:	b29a      	uxth	r2, r3
 8019292:	68fb      	ldr	r3, [r7, #12]
 8019294:	831a      	strh	r2, [r3, #24]
      EndPoint->BytesAvailableIn++;
 8019296:	68fb      	ldr	r3, [r7, #12]
 8019298:	8b9b      	ldrh	r3, [r3, #28]
 801929a:	b29b      	uxth	r3, r3
 801929c:	f103 0301 	add.w	r3, r3, #1
 80192a0:	b29a      	uxth	r2, r3
 80192a2:	68fb      	ldr	r3, [r7, #12]
 80192a4:	839a      	strh	r2, [r3, #28]
    
      Success = true;
 80192a6:	f04f 0301 	mov.w	r3, #1
 80192aa:	72fb      	strb	r3, [r7, #11]
    }
  }while(!Success);
 80192ac:	7afb      	ldrb	r3, [r7, #11]
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	d0d9      	beq.n	8019266 <Endpoint_Write_8+0x96>

  return ;
 80192b2:	bf00      	nop
}
 80192b4:	f107 0714 	add.w	r7, r7, #20
 80192b8:	46bd      	mov	sp, r7
 80192ba:	bc80      	pop	{r7}
 80192bc:	4770      	bx	lr
 80192be:	bf00      	nop

080192c0 <Endpoint_Read_Stream_LE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_LE(void* const Buffer, uint16_t Length, 
                                                uint16_t * const BytesProcessed)
{
 80192c0:	b580      	push	{r7, lr}
 80192c2:	b084      	sub	sp, #16
 80192c4:	af00      	add	r7, sp, #0
 80192c6:	60f8      	str	r0, [r7, #12]
 80192c8:	460b      	mov	r3, r1
 80192ca:	607a      	str	r2, [r7, #4]
 80192cc:	817b      	strh	r3, [r7, #10]
  return Endpoint_Read_Stream_BE(Buffer, Length,BytesProcessed);
 80192ce:	897b      	ldrh	r3, [r7, #10]
 80192d0:	68f8      	ldr	r0, [r7, #12]
 80192d2:	4619      	mov	r1, r3
 80192d4:	687a      	ldr	r2, [r7, #4]
 80192d6:	f000 f807 	bl	80192e8 <Endpoint_Read_Stream_BE>
 80192da:	4603      	mov	r3, r0
}
 80192dc:	4618      	mov	r0, r3
 80192de:	f107 0710 	add.w	r7, r7, #16
 80192e2:	46bd      	mov	sp, r7
 80192e4:	bd80      	pop	{r7, pc}
 80192e6:	bf00      	nop

080192e8 <Endpoint_Read_Stream_BE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_BE(void* const Buffer, uint16_t Length, 
                                              uint16_t * const BytesProcessed)
{
 80192e8:	b580      	push	{r7, lr}
 80192ea:	b088      	sub	sp, #32
 80192ec:	af00      	add	r7, sp, #0
 80192ee:	60f8      	str	r0, [r7, #12]
 80192f0:	460b      	mov	r3, r1
 80192f2:	607a      	str	r2, [r7, #4]
 80192f4:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 80192f6:	f04f 0300 	mov.w	r3, #0
 80192fa:	837b      	strh	r3, [r7, #26]
  
  if(!USBCORE001_DevicePCD.CurEpNum)
 80192fc:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019304:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019308:	2b00      	cmp	r3, #0
 801930a:	d105      	bne.n	8019318 <Endpoint_Read_Stream_BE+0x30>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801930c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019314:	61fb      	str	r3, [r7, #28]
 8019316:	e034      	b.n	8019382 <Endpoint_Read_Stream_BE+0x9a>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8019318:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801931c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019320:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8019324:	2b00      	cmp	r3, #0
 8019326:	d015      	beq.n	8019354 <Endpoint_Read_Stream_BE+0x6c>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8019328:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801932c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019330:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019334:	461a      	mov	r2, r3
 8019336:	4613      	mov	r3, r2
 8019338:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801933c:	189b      	adds	r3, r3, r2
 801933e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019342:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8019346:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801934a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801934e:	18d3      	adds	r3, r2, r3
 8019350:	61fb      	str	r3, [r7, #28]
 8019352:	e016      	b.n	8019382 <Endpoint_Read_Stream_BE+0x9a>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8019354:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019358:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801935c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019360:	461a      	mov	r2, r3
 8019362:	4613      	mov	r3, r2
 8019364:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019368:	189b      	adds	r3, r3, r2
 801936a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801936e:	f103 0220 	add.w	r2, r3, #32
 8019372:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801937a:	18d3      	adds	r3, r2, r3
 801937c:	f103 0304 	add.w	r3, r3, #4
 8019380:	61fb      	str	r3, [r7, #28]
  }

    if (BytesProcessed!=NULL) {
 8019382:	687b      	ldr	r3, [r7, #4]
 8019384:	2b00      	cmp	r3, #0
 8019386:	d050      	beq.n	801942a <Endpoint_Read_Stream_BE+0x142>
  		Length -= *BytesProcessed;
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	881b      	ldrh	r3, [r3, #0]
 801938c:	897a      	ldrh	r2, [r7, #10]
 801938e:	1ad3      	subs	r3, r2, r3
 8019390:	817b      	strh	r3, [r7, #10]
  		BytesTransfered = *BytesProcessed;
 8019392:	687b      	ldr	r3, [r7, #4]
 8019394:	881b      	ldrh	r3, [r3, #0]
 8019396:	837b      	strh	r3, [r7, #26]
  	}

  	while (Length) {
 8019398:	e047      	b.n	801942a <Endpoint_Read_Stream_BE+0x142>
  		if (Endpoint_IsReadWriteAllowed()) {
 801939a:	f7ff feaf 	bl	80190fc <Endpoint_IsReadWriteAllowed>
 801939e:	4603      	mov	r3, r0
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d037      	beq.n	8019414 <Endpoint_Read_Stream_BE+0x12c>
  			Bytes = EndPoint->BytesAvailableOut  > Length ? Length : EndPoint->BytesAvailableOut;
 80193a4:	69fb      	ldr	r3, [r7, #28]
 80193a6:	8a5b      	ldrh	r3, [r3, #18]
 80193a8:	b29b      	uxth	r3, r3
 80193aa:	897a      	ldrh	r2, [r7, #10]
 80193ac:	429a      	cmp	r2, r3
 80193ae:	d201      	bcs.n	80193b4 <Endpoint_Read_Stream_BE+0xcc>
 80193b0:	897b      	ldrh	r3, [r7, #10]
 80193b2:	e002      	b.n	80193ba <Endpoint_Read_Stream_BE+0xd2>
 80193b4:	69fb      	ldr	r3, [r7, #28]
 80193b6:	8a5b      	ldrh	r3, [r3, #18]
 80193b8:	b29b      	uxth	r3, r3
 80193ba:	617b      	str	r3, [r7, #20]
  			memcpy(Buffer + BytesTransfered,EndPoint->OutBuffer + EndPoint->CurrentOutIndex,Bytes);
 80193bc:	8b7b      	ldrh	r3, [r7, #26]
 80193be:	68fa      	ldr	r2, [r7, #12]
 80193c0:	18d2      	adds	r2, r2, r3
 80193c2:	69fb      	ldr	r3, [r7, #28]
 80193c4:	68d9      	ldr	r1, [r3, #12]
 80193c6:	69fb      	ldr	r3, [r7, #28]
 80193c8:	8b5b      	ldrh	r3, [r3, #26]
 80193ca:	18cb      	adds	r3, r1, r3
 80193cc:	4610      	mov	r0, r2
 80193ce:	4619      	mov	r1, r3
 80193d0:	697a      	ldr	r2, [r7, #20]
 80193d2:	f00c fdf3 	bl	8025fbc <memcpy>
  			EndPoint->BytesAvailableOut -= Bytes;
 80193d6:	69fb      	ldr	r3, [r7, #28]
 80193d8:	8a5b      	ldrh	r3, [r3, #18]
 80193da:	b29a      	uxth	r2, r3
 80193dc:	697b      	ldr	r3, [r7, #20]
 80193de:	b29b      	uxth	r3, r3
 80193e0:	1ad3      	subs	r3, r2, r3
 80193e2:	b29a      	uxth	r2, r3
 80193e4:	69fb      	ldr	r3, [r7, #28]
 80193e6:	825a      	strh	r2, [r3, #18]
  			EndPoint->CurrentOutIndex += Bytes;
 80193e8:	69fb      	ldr	r3, [r7, #28]
 80193ea:	8b5a      	ldrh	r2, [r3, #26]
 80193ec:	697b      	ldr	r3, [r7, #20]
 80193ee:	b29b      	uxth	r3, r3
 80193f0:	18d3      	adds	r3, r2, r3
 80193f2:	b29a      	uxth	r2, r3
 80193f4:	69fb      	ldr	r3, [r7, #28]
 80193f6:	835a      	strh	r2, [r3, #26]
  			BytesTransfered += Bytes;
 80193f8:	697b      	ldr	r3, [r7, #20]
 80193fa:	b29a      	uxth	r2, r3
 80193fc:	8b7b      	ldrh	r3, [r7, #26]
 80193fe:	18d3      	adds	r3, r2, r3
 8019400:	837b      	strh	r3, [r7, #26]
  			Length -= Bytes;
 8019402:	697b      	ldr	r3, [r7, #20]
 8019404:	b29b      	uxth	r3, r3
 8019406:	897a      	ldrh	r2, [r7, #10]
 8019408:	1ad3      	subs	r3, r2, r3
 801940a:	817b      	strh	r3, [r7, #10]
  			*BytesProcessed = BytesTransfered;
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	8b7a      	ldrh	r2, [r7, #26]
 8019410:	801a      	strh	r2, [r3, #0]
 8019412:	e00a      	b.n	801942a <Endpoint_Read_Stream_BE+0x142>
  		}
  		else {
  			Endpoint_ClearOUT();
 8019414:	f7ff f90a 	bl	801862c <Endpoint_ClearOUT>
  			if (BytesProcessed!=NULL) {
 8019418:	687b      	ldr	r3, [r7, #4]
 801941a:	2b00      	cmp	r3, #0
 801941c:	d005      	beq.n	801942a <Endpoint_Read_Stream_BE+0x142>
  				*BytesProcessed = BytesTransfered;
 801941e:	687b      	ldr	r3, [r7, #4]
 8019420:	8b7a      	ldrh	r2, [r7, #26]
 8019422:	801a      	strh	r2, [r3, #0]
  				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8019424:	f04f 0305 	mov.w	r3, #5
 8019428:	e004      	b.n	8019434 <Endpoint_Read_Stream_BE+0x14c>
    if (BytesProcessed!=NULL) {
  		Length -= *BytesProcessed;
  		BytesTransfered = *BytesProcessed;
  	}

  	while (Length) {
 801942a:	897b      	ldrh	r3, [r7, #10]
 801942c:	2b00      	cmp	r3, #0
 801942e:	d1b4      	bne.n	801939a <Endpoint_Read_Stream_BE+0xb2>
  		


  		}
  	}
  	return ENDPOINT_RWSTREAM_NoError;
 8019430:	f04f 0300 	mov.w	r3, #0
}
 8019434:	4618      	mov	r0, r3
 8019436:	f107 0720 	add.w	r7, r7, #32
 801943a:	46bd      	mov	sp, r7
 801943c:	bd80      	pop	{r7, pc}
 801943e:	bf00      	nop

08019440 <USBCORE001_EPHalt>:
/*
 * brief The API to set or clear stall on selected End point
 *
 * return 0 on success*/
int32_t USBCORE001_EPHalt(uint8_t set_stall)
{
 8019440:	b580      	push	{r7, lr}
 8019442:	b084      	sub	sp, #16
 8019444:	af00      	add	r7, sp, #0
 8019446:	4603      	mov	r3, r0
 8019448:	71fb      	strb	r3, [r7, #7]
	USBCORE001_DeivceEndpoint *EndPoint;
    int32_t status = (int32_t)0;
 801944a:	f04f 0300 	mov.w	r3, #0
 801944e:	60bb      	str	r3, [r7, #8]

	if(USBCORE001_DevicePCD.CurEpNum)
 8019450:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019458:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801945c:	2b00      	cmp	r3, #0
 801945e:	d015      	beq.n	801948c <USBCORE001_EPHalt+0x4c>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8019460:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019468:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801946c:	461a      	mov	r2, r3
 801946e:	4613      	mov	r3, r2
 8019470:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019474:	189b      	adds	r3, r3, r2
 8019476:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801947a:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 801947e:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019486:	18d3      	adds	r3, r2, r3
 8019488:	60fb      	str	r3, [r7, #12]
 801948a:	e004      	b.n	8019496 <USBCORE001_EPHalt+0x56>
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801948c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8019490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019494:	60fb      	str	r3, [r7, #12]
	}

	status = (int32_t)dwc_otg_pcd_ep_halt(
 8019496:	f640 13e8 	movw	r3, #2536	; 0x9e8
 801949a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801949e:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 80194a2:	79fb      	ldrb	r3, [r7, #7]
 80194a4:	4610      	mov	r0, r2
 80194a6:	68f9      	ldr	r1, [r7, #12]
 80194a8:	461a      	mov	r2, r3
 80194aa:	f7fa f877 	bl	801359c <dwc_otg_pcd_ep_halt>
 80194ae:	60b8      	str	r0, [r7, #8]
	        								USBCORE001_DevicePCD.GPCD,
	                                        EndPoint,(int32_t)set_stall);

    return status;
 80194b0:	68bb      	ldr	r3, [r7, #8]
}
 80194b2:	4618      	mov	r0, r3
 80194b4:	f107 0710 	add.w	r7, r7, #16
 80194b8:	46bd      	mov	sp, r7
 80194ba:	bd80      	pop	{r7, pc}

080194bc <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 80194bc:	b580      	push	{r7, lr}
 80194be:	af00      	add	r7, sp, #0
	#if defined(USB_HOST_ONLY)
		USB_HostTask();
	#elif defined(USB_DEVICE_ONLY)
		USB_DeviceTask();
 80194c0:	f000 f802 	bl	80194c8 <USB_DeviceTask>
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
 80194c4:	bd80      	pop	{r7, pc}
 80194c6:	bf00      	nop

080194c8 <USB_DeviceTask>:

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
 80194c8:	b580      	push	{r7, lr}
 80194ca:	b082      	sub	sp, #8
 80194cc:	af00      	add	r7, sp, #0
	if (USB_DeviceState != DEVICE_STATE_Unattached)
 80194ce:	f640 43c9 	movw	r3, #3273	; 0xcc9
 80194d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194d6:	781b      	ldrb	r3, [r3, #0]
 80194d8:	b2db      	uxtb	r3, r3
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d01a      	beq.n	8019514 <USB_DeviceTask+0x4c>
	{
		uint8_t PrevEndpoint;
		uint8_t PrevEndpointDir;
		Endpoint_GetCurrentEndpoint(&PrevEndpoint, &PrevEndpointDir);
 80194de:	f107 0207 	add.w	r2, r7, #7
 80194e2:	f107 0306 	add.w	r3, r7, #6
 80194e6:	4610      	mov	r0, r2
 80194e8:	4619      	mov	r1, r3
 80194ea:	f7ff fb17 	bl	8018b1c <Endpoint_GetCurrentEndpoint>

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP, ENDPOINT_DIR_IN);
 80194ee:	f04f 0000 	mov.w	r0, #0
 80194f2:	f04f 0180 	mov.w	r1, #128	; 0x80
 80194f6:	f7ff faf5 	bl	8018ae4 <Endpoint_SelectEndpoint>

		if (Endpoint_IsSETUPReceived())
 80194fa:	f7ff f87d 	bl	80185f8 <Endpoint_IsSETUPReceived>
 80194fe:	4603      	mov	r3, r0
 8019500:	2b00      	cmp	r3, #0
 8019502:	d001      	beq.n	8019508 <USB_DeviceTask+0x40>
		  USB_Device_ProcessControlRequest();
 8019504:	f7ff f90c 	bl	8018720 <USB_Device_ProcessControlRequest>

		Endpoint_SelectEndpoint(PrevEndpoint, PrevEndpointDir);
 8019508:	79fa      	ldrb	r2, [r7, #7]
 801950a:	79bb      	ldrb	r3, [r7, #6]
 801950c:	4610      	mov	r0, r2
 801950e:	4619      	mov	r1, r3
 8019510:	f7ff fae8 	bl	8018ae4 <Endpoint_SelectEndpoint>
	}
}
 8019514:	f107 0708 	add.w	r7, r7, #8
 8019518:	46bd      	mov	sp, r7
 801951a:	bd80      	pop	{r7, pc}

0801951c <CDC_Device_ProcessControlRequest>:

/* Stores CDC class line encoding */
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 801951c:	b580      	push	{r7, lr}
 801951e:	b082      	sub	sp, #8
 8019520:	af00      	add	r7, sp, #0
 8019522:	6078      	str	r0, [r7, #4]
  if (!(Endpoint_IsSETUPReceived()))
 8019524:	f7ff f868 	bl	80185f8 <Endpoint_IsSETUPReceived>
 8019528:	4603      	mov	r3, r0
 801952a:	2b00      	cmp	r3, #0
 801952c:	f000 8095 	beq.w	801965a <CDC_Device_ProcessControlRequest+0x13e>
    return;

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 8019530:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019534:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019538:	889a      	ldrh	r2, [r3, #4]
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	781b      	ldrb	r3, [r3, #0]
 801953e:	429a      	cmp	r2, r3
 8019540:	f040 808d 	bne.w	801965e <CDC_Device_ProcessControlRequest+0x142>
    return;

  switch (USB_ControlRequest.bRequest)
 8019544:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801954c:	785b      	ldrb	r3, [r3, #1]
 801954e:	f1a3 0320 	sub.w	r3, r3, #32
 8019552:	2b03      	cmp	r3, #3
 8019554:	f200 808c 	bhi.w	8019670 <CDC_Device_ProcessControlRequest+0x154>
 8019558:	a201      	add	r2, pc, #4	; (adr r2, 8019560 <CDC_Device_ProcessControlRequest+0x44>)
 801955a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801955e:	bf00      	nop
 8019560:	0801959d 	.word	0x0801959d
 8019564:	08019571 	.word	0x08019571
 8019568:	08019601 	.word	0x08019601
 801956c:	0801962f 	.word	0x0801962f
  {
    case CDC_REQ_GetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 8019570:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019578:	781b      	ldrb	r3, [r3, #0]
 801957a:	2ba1      	cmp	r3, #161	; 0xa1
 801957c:	d171      	bne.n	8019662 <CDC_Device_ProcessControlRequest+0x146>
      {
        Endpoint_ClearSETUP();
 801957e:	f7ff f847 	bl	8018610 <Endpoint_ClearSETUP>
        Endpoint_Write_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 8019582:	f640 40d4 	movw	r0, #3284	; 0xcd4
 8019586:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801958a:	f04f 0107 	mov.w	r1, #7
 801958e:	f7ff f9ef 	bl	8018970 <Endpoint_Write_Control_Stream_LE>
        Endpoint_ClearOUT();
 8019592:	f7ff f84b 	bl	801862c <Endpoint_ClearOUT>

        //++IFX
        Endpoint_ClearIN();
 8019596:	f7ff f8fd 	bl	8018794 <Endpoint_ClearIN>
      }

      break;
 801959a:	e062      	b.n	8019662 <CDC_Device_ProcessControlRequest+0x146>
    case CDC_REQ_SetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 801959c:	f640 43cc 	movw	r3, #3276	; 0xccc
 80195a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80195a4:	781b      	ldrb	r3, [r3, #0]
 80195a6:	2b21      	cmp	r3, #33	; 0x21
 80195a8:	d15d      	bne.n	8019666 <CDC_Device_ProcessControlRequest+0x14a>
      {
        Endpoint_ClearSETUP();
 80195aa:	f7ff f831 	bl	8018610 <Endpoint_ClearSETUP>
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 80195ae:	f640 40d4 	movw	r0, #3284	; 0xcd4
 80195b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80195b6:	f04f 0107 	mov.w	r1, #7
 80195ba:	f7ff fa7b 	bl	8018ab4 <Endpoint_Read_Control_Stream_LE>
        Endpoint_ClearIN();
 80195be:	f7ff f8e9 	bl	8018794 <Endpoint_ClearIN>

        if((LineEncodingRx.DataBits != 0) &&
 80195c2:	f640 43d4 	movw	r3, #3284	; 0xcd4
 80195c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80195ca:	799b      	ldrb	r3, [r3, #6]
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	d013      	beq.n	80195f8 <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
 80195d0:	f640 43d4 	movw	r3, #3284	; 0xcd4
 80195d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80195d8:	681b      	ldr	r3, [r3, #0]
      {
        Endpoint_ClearSETUP();
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
        Endpoint_ClearIN();

        if((LineEncodingRx.DataBits != 0) &&
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d00c      	beq.n	80195f8 <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
        {
          memcpy(&CDCInterfaceInfo->State.LineEncoding, &LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	f103 0310 	add.w	r3, r3, #16
 80195e4:	f640 42d4 	movw	r2, #3284	; 0xcd4
 80195e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80195ec:	6810      	ldr	r0, [r2, #0]
 80195ee:	6018      	str	r0, [r3, #0]
 80195f0:	8891      	ldrh	r1, [r2, #4]
 80195f2:	7992      	ldrb	r2, [r2, #6]
 80195f4:	8099      	strh	r1, [r3, #4]
 80195f6:	719a      	strb	r2, [r3, #6]
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 80195f8:	6878      	ldr	r0, [r7, #4]
 80195fa:	f000 fa39 	bl	8019a70 <CDC_Device_Event_Stub>
      }

      break;
 80195fe:	e032      	b.n	8019666 <CDC_Device_ProcessControlRequest+0x14a>
    case CDC_REQ_SetControlLineState:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8019600:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019608:	781b      	ldrb	r3, [r3, #0]
 801960a:	2b21      	cmp	r3, #33	; 0x21
 801960c:	d12d      	bne.n	801966a <CDC_Device_ProcessControlRequest+0x14e>
      {
        Endpoint_ClearSETUP();
 801960e:	f7fe ffff 	bl	8018610 <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 8019612:	f7ff fa61 	bl	8018ad8 <Endpoint_ClearStatusStage>

        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8019616:	f640 43cc 	movw	r3, #3276	; 0xccc
 801961a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801961e:	885b      	ldrh	r3, [r3, #2]
 8019620:	b2da      	uxtb	r2, r3
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	739a      	strb	r2, [r3, #14]

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 8019626:	6878      	ldr	r0, [r7, #4]
 8019628:	f000 fa22 	bl	8019a70 <CDC_Device_Event_Stub>
      }

      break;
 801962c:	e01d      	b.n	801966a <CDC_Device_ProcessControlRequest+0x14e>
    case CDC_REQ_SendBreak:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 801962e:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019636:	781b      	ldrb	r3, [r3, #0]
 8019638:	2b21      	cmp	r3, #33	; 0x21
 801963a:	d118      	bne.n	801966e <CDC_Device_ProcessControlRequest+0x152>
      {
        Endpoint_ClearSETUP();
 801963c:	f7fe ffe8 	bl	8018610 <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 8019640:	f7ff fa4a 	bl	8018ad8 <Endpoint_ClearStatusStage>

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 8019644:	f640 43cc 	movw	r3, #3276	; 0xccc
 8019648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801964c:	885b      	ldrh	r3, [r3, #2]
 801964e:	b2db      	uxtb	r3, r3
 8019650:	6878      	ldr	r0, [r7, #4]
 8019652:	4619      	mov	r1, r3
 8019654:	f000 fa0c 	bl	8019a70 <CDC_Device_Event_Stub>
      }

      break;
 8019658:	e009      	b.n	801966e <CDC_Device_ProcessControlRequest+0x152>
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if (!(Endpoint_IsSETUPReceived()))
    return;
 801965a:	bf00      	nop
 801965c:	e008      	b.n	8019670 <CDC_Device_ProcessControlRequest+0x154>

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
    return;
 801965e:	bf00      	nop
 8019660:	e006      	b.n	8019670 <CDC_Device_ProcessControlRequest+0x154>

        //++IFX
        Endpoint_ClearIN();
      }

      break;
 8019662:	bf00      	nop
 8019664:	e004      	b.n	8019670 <CDC_Device_ProcessControlRequest+0x154>
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
      }

      break;
 8019666:	bf00      	nop
 8019668:	e002      	b.n	8019670 <CDC_Device_ProcessControlRequest+0x154>
        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
      }

      break;
 801966a:	bf00      	nop
 801966c:	e000      	b.n	8019670 <CDC_Device_ProcessControlRequest+0x154>
        Endpoint_ClearStatusStage();

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
      }

      break;
 801966e:	bf00      	nop
  }
}
 8019670:	f107 0708 	add.w	r7, r7, #8
 8019674:	46bd      	mov	sp, r7
 8019676:	bd80      	pop	{r7, pc}

08019678 <CDC_Device_ConfigureEndpoints>:

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019678:	b590      	push	{r4, r7, lr}
 801967a:	b087      	sub	sp, #28
 801967c:	af02      	add	r7, sp, #8
 801967e:	6078      	str	r0, [r7, #4]
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	f103 030e 	add.w	r3, r3, #14
 8019686:	4618      	mov	r0, r3
 8019688:	f04f 0100 	mov.w	r1, #0
 801968c:	f04f 0209 	mov.w	r2, #9
 8019690:	f00c fe02 	bl	8026298 <memset>

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 8019694:	f04f 0301 	mov.w	r3, #1
 8019698:	73fb      	strb	r3, [r7, #15]
 801969a:	e04d      	b.n	8019738 <CDC_Device_ConfigureEndpoints+0xc0>
    uint16_t Size;
    uint8_t  Type;
    uint8_t  Direction;
    bool     DoubleBanked;

    if (EndpointNum == CDCInterfaceInfo->Config.DataINEndpointNumber)
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	785b      	ldrb	r3, [r3, #1]
 80196a0:	7bfa      	ldrb	r2, [r7, #15]
 80196a2:	429a      	cmp	r2, r3
 80196a4:	d10c      	bne.n	80196c0 <CDC_Device_ConfigureEndpoints+0x48>
    {
      Size         = CDCInterfaceInfo->Config.DataINEndpointSize;
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	885b      	ldrh	r3, [r3, #2]
 80196aa:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 80196ac:	f04f 0380 	mov.w	r3, #128	; 0x80
 80196b0:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 80196b2:	f04f 0302 	mov.w	r3, #2
 80196b6:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataINEndpointDoubleBank;
 80196b8:	687b      	ldr	r3, [r7, #4]
 80196ba:	791b      	ldrb	r3, [r3, #4]
 80196bc:	727b      	strb	r3, [r7, #9]
 80196be:	e022      	b.n	8019706 <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.DataOUTEndpointNumber)
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	795b      	ldrb	r3, [r3, #5]
 80196c4:	7bfa      	ldrb	r2, [r7, #15]
 80196c6:	429a      	cmp	r2, r3
 80196c8:	d10c      	bne.n	80196e4 <CDC_Device_ConfigureEndpoints+0x6c>
    {
      Size         = CDCInterfaceInfo->Config.DataOUTEndpointSize;
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	88db      	ldrh	r3, [r3, #6]
 80196ce:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_OUT;
 80196d0:	f04f 0300 	mov.w	r3, #0
 80196d4:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 80196d6:	f04f 0302 	mov.w	r3, #2
 80196da:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataOUTEndpointDoubleBank;
 80196dc:	687b      	ldr	r3, [r7, #4]
 80196de:	7a1b      	ldrb	r3, [r3, #8]
 80196e0:	727b      	strb	r3, [r7, #9]
 80196e2:	e010      	b.n	8019706 <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.NotificationEndpointNumber)
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	7a5b      	ldrb	r3, [r3, #9]
 80196e8:	7bfa      	ldrb	r2, [r7, #15]
 80196ea:	429a      	cmp	r2, r3
 80196ec:	d11f      	bne.n	801972e <CDC_Device_ConfigureEndpoints+0xb6>
    {
      Size         = CDCInterfaceInfo->Config.NotificationEndpointSize;
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	895b      	ldrh	r3, [r3, #10]
 80196f2:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 80196f4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80196f8:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_INTERRUPT;
 80196fa:	f04f 0303 	mov.w	r3, #3
 80196fe:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	7b1b      	ldrb	r3, [r3, #12]
 8019704:	727b      	strb	r3, [r7, #9]
    else
    {
      continue;
    }

    if (!(Endpoint_ConfigureEndpoint(EndpointNum, Type, Direction, Size,
 8019706:	7a7b      	ldrb	r3, [r7, #9]
 8019708:	2b00      	cmp	r3, #0
 801970a:	bf0c      	ite	eq
 801970c:	2300      	moveq	r3, #0
 801970e:	2301      	movne	r3, #1
 8019710:	b2db      	uxtb	r3, r3
 8019712:	461c      	mov	r4, r3
 8019714:	7bf8      	ldrb	r0, [r7, #15]
 8019716:	7af9      	ldrb	r1, [r7, #11]
 8019718:	7aba      	ldrb	r2, [r7, #10]
 801971a:	89bb      	ldrh	r3, [r7, #12]
 801971c:	9400      	str	r4, [sp, #0]
 801971e:	f7ff fb09 	bl	8018d34 <Endpoint_ConfigureEndpoint>
 8019722:	4603      	mov	r3, r0
 8019724:	2b00      	cmp	r3, #0
 8019726:	d103      	bne.n	8019730 <CDC_Device_ConfigureEndpoints+0xb8>
        DoubleBanked ? ENDPOINT_BANK_DOUBLE : ENDPOINT_BANK_SINGLE)))
    {
      return false;
 8019728:	f04f 0300 	mov.w	r3, #0
 801972c:	e009      	b.n	8019742 <CDC_Device_ConfigureEndpoints+0xca>
      Type         = EP_TYPE_INTERRUPT;
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
    }
    else
    {
      continue;
 801972e:	bf00      	nop

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 8019730:	7bfb      	ldrb	r3, [r7, #15]
 8019732:	f103 0301 	add.w	r3, r3, #1
 8019736:	73fb      	strb	r3, [r7, #15]
 8019738:	7bfb      	ldrb	r3, [r7, #15]
 801973a:	2b07      	cmp	r3, #7
 801973c:	d9ae      	bls.n	801969c <CDC_Device_ConfigureEndpoints+0x24>
    {
      return false;
    }
  }

  return true;
 801973e:	f04f 0301 	mov.w	r3, #1
}
 8019742:	4618      	mov	r0, r3
 8019744:	f107 0714 	add.w	r7, r7, #20
 8019748:	46bd      	mov	sp, r7
 801974a:	bd90      	pop	{r4, r7, pc}

0801974c <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 801974c:	b580      	push	{r7, lr}
 801974e:	b082      	sub	sp, #8
 8019750:	af00      	add	r7, sp, #0
 8019752:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019754:	f640 43c9 	movw	r3, #3273	; 0xcc9
 8019758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801975c:	781b      	ldrb	r3, [r3, #0]
 801975e:	b2db      	uxtb	r3, r3
 8019760:	2b04      	cmp	r3, #4
 8019762:	d107      	bne.n	8019774 <CDC_Device_USBTask+0x28>
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	691b      	ldr	r3, [r3, #16]
 8019768:	2b00      	cmp	r3, #0
 801976a:	d003      	beq.n	8019774 <CDC_Device_USBTask+0x28>
    return;

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
 801976c:	6878      	ldr	r0, [r7, #4]
 801976e:	f000 f895 	bl	801989c <CDC_Device_Flush>
 8019772:	e000      	b.n	8019776 <CDC_Device_USBTask+0x2a>
}

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
    return;
 8019774:	bf00      	nop

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
#endif
}
 8019776:	f107 0708 	add.w	r7, r7, #8
 801977a:	46bd      	mov	sp, r7
 801977c:	bd80      	pop	{r7, pc}
 801977e:	bf00      	nop

08019780 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const String)
{
 8019780:	b580      	push	{r7, lr}
 8019782:	b082      	sub	sp, #8
 8019784:	af00      	add	r7, sp, #0
 8019786:	6078      	str	r0, [r7, #4]
 8019788:	6039      	str	r1, [r7, #0]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 801978a:	f640 43c9 	movw	r3, #3273	; 0xcc9
 801978e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019792:	781b      	ldrb	r3, [r3, #0]
 8019794:	b2db      	uxtb	r3, r3
 8019796:	2b04      	cmp	r3, #4
 8019798:	d103      	bne.n	80197a2 <CDC_Device_SendString+0x22>
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	691b      	ldr	r3, [r3, #16]
 801979e:	2b00      	cmp	r3, #0
 80197a0:	d102      	bne.n	80197a8 <CDC_Device_SendString+0x28>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80197a2:	f04f 0302 	mov.w	r3, #2
 80197a6:	e012      	b.n	80197ce <CDC_Device_SendString+0x4e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	785b      	ldrb	r3, [r3, #1]
 80197ac:	4618      	mov	r0, r3
 80197ae:	f04f 0180 	mov.w	r1, #128	; 0x80
 80197b2:	f7ff f997 	bl	8018ae4 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 80197b6:	6838      	ldr	r0, [r7, #0]
 80197b8:	f00c ff9a 	bl	80266f0 <strlen>
 80197bc:	4603      	mov	r3, r0
 80197be:	b29b      	uxth	r3, r3
 80197c0:	6838      	ldr	r0, [r7, #0]
 80197c2:	4619      	mov	r1, r3
 80197c4:	f04f 0200 	mov.w	r2, #0
 80197c8:	f7ff fb7a 	bl	8018ec0 <Endpoint_Write_Stream_LE>
 80197cc:	4603      	mov	r3, r0
}
 80197ce:	4618      	mov	r0, r3
 80197d0:	f107 0708 	add.w	r7, r7, #8
 80197d4:	46bd      	mov	sp, r7
 80197d6:	bd80      	pop	{r7, pc}

080197d8 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const Buffer,
    const uint16_t Length)
{
 80197d8:	b580      	push	{r7, lr}
 80197da:	b084      	sub	sp, #16
 80197dc:	af00      	add	r7, sp, #0
 80197de:	60f8      	str	r0, [r7, #12]
 80197e0:	60b9      	str	r1, [r7, #8]
 80197e2:	4613      	mov	r3, r2
 80197e4:	80fb      	strh	r3, [r7, #6]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80197e6:	f640 43c9 	movw	r3, #3273	; 0xcc9
 80197ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197ee:	781b      	ldrb	r3, [r3, #0]
 80197f0:	b2db      	uxtb	r3, r3
 80197f2:	2b04      	cmp	r3, #4
 80197f4:	d103      	bne.n	80197fe <CDC_Device_SendData+0x26>
 80197f6:	68fb      	ldr	r3, [r7, #12]
 80197f8:	691b      	ldr	r3, [r3, #16]
 80197fa:	2b00      	cmp	r3, #0
 80197fc:	d102      	bne.n	8019804 <CDC_Device_SendData+0x2c>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80197fe:	f04f 0302 	mov.w	r3, #2
 8019802:	e00e      	b.n	8019822 <CDC_Device_SendData+0x4a>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 8019804:	68fb      	ldr	r3, [r7, #12]
 8019806:	785b      	ldrb	r3, [r3, #1]
 8019808:	4618      	mov	r0, r3
 801980a:	f04f 0180 	mov.w	r1, #128	; 0x80
 801980e:	f7ff f969 	bl	8018ae4 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 8019812:	88fb      	ldrh	r3, [r7, #6]
 8019814:	68b8      	ldr	r0, [r7, #8]
 8019816:	4619      	mov	r1, r3
 8019818:	f04f 0200 	mov.w	r2, #0
 801981c:	f7ff fb50 	bl	8018ec0 <Endpoint_Write_Stream_LE>
 8019820:	4603      	mov	r3, r0
}
 8019822:	4618      	mov	r0, r3
 8019824:	f107 0710 	add.w	r7, r7, #16
 8019828:	46bd      	mov	sp, r7
 801982a:	bd80      	pop	{r7, pc}

0801982c <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const uint8_t Data)
{
 801982c:	b580      	push	{r7, lr}
 801982e:	b084      	sub	sp, #16
 8019830:	af00      	add	r7, sp, #0
 8019832:	6078      	str	r0, [r7, #4]
 8019834:	460b      	mov	r3, r1
 8019836:	70fb      	strb	r3, [r7, #3]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019838:	f640 43c9 	movw	r3, #3273	; 0xcc9
 801983c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019840:	781b      	ldrb	r3, [r3, #0]
 8019842:	b2db      	uxtb	r3, r3
 8019844:	2b04      	cmp	r3, #4
 8019846:	d103      	bne.n	8019850 <CDC_Device_SendByte+0x24>
 8019848:	687b      	ldr	r3, [r7, #4]
 801984a:	691b      	ldr	r3, [r3, #16]
 801984c:	2b00      	cmp	r3, #0
 801984e:	d102      	bne.n	8019856 <CDC_Device_SendByte+0x2a>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8019850:	f04f 0302 	mov.w	r3, #2
 8019854:	e01c      	b.n	8019890 <CDC_Device_SendByte+0x64>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	785b      	ldrb	r3, [r3, #1]
 801985a:	4618      	mov	r0, r3
 801985c:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019860:	f7ff f940 	bl	8018ae4 <Endpoint_SelectEndpoint>

  if (!(Endpoint_IsReadWriteAllowed()))
 8019864:	f7ff fc4a 	bl	80190fc <Endpoint_IsReadWriteAllowed>
 8019868:	4603      	mov	r3, r0
 801986a:	2b00      	cmp	r3, #0
 801986c:	d10a      	bne.n	8019884 <CDC_Device_SendByte+0x58>
  {
    Endpoint_ClearIN();
 801986e:	f7fe ff91 	bl	8018794 <Endpoint_ClearIN>

    uint8_t ErrorCode;

    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8019872:	f7ff fca5 	bl	80191c0 <Endpoint_WaitUntilReady>
 8019876:	4603      	mov	r3, r0
 8019878:	73fb      	strb	r3, [r7, #15]
 801987a:	7bfb      	ldrb	r3, [r7, #15]
 801987c:	2b00      	cmp	r3, #0
 801987e:	d001      	beq.n	8019884 <CDC_Device_SendByte+0x58>
      return ErrorCode;
 8019880:	7bfb      	ldrb	r3, [r7, #15]
 8019882:	e005      	b.n	8019890 <CDC_Device_SendByte+0x64>
  }

  Endpoint_Write_8(Data);
 8019884:	78fb      	ldrb	r3, [r7, #3]
 8019886:	4618      	mov	r0, r3
 8019888:	f7ff fca2 	bl	80191d0 <Endpoint_Write_8>
  return ENDPOINT_READYWAIT_NoError;
 801988c:	f04f 0300 	mov.w	r3, #0
}
 8019890:	4618      	mov	r0, r3
 8019892:	f107 0710 	add.w	r7, r7, #16
 8019896:	46bd      	mov	sp, r7
 8019898:	bd80      	pop	{r7, pc}
 801989a:	bf00      	nop

0801989c <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 801989c:	b580      	push	{r7, lr}
 801989e:	b084      	sub	sp, #16
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80198a4:	f640 43c9 	movw	r3, #3273	; 0xcc9
 80198a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80198ac:	781b      	ldrb	r3, [r3, #0]
 80198ae:	b2db      	uxtb	r3, r3
 80198b0:	2b04      	cmp	r3, #4
 80198b2:	d103      	bne.n	80198bc <CDC_Device_Flush+0x20>
 80198b4:	687b      	ldr	r3, [r7, #4]
 80198b6:	691b      	ldr	r3, [r3, #16]
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	d102      	bne.n	80198c2 <CDC_Device_Flush+0x26>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80198bc:	f04f 0302 	mov.w	r3, #2
 80198c0:	e029      	b.n	8019916 <CDC_Device_Flush+0x7a>

  uint8_t ErrorCode;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80198c2:	687b      	ldr	r3, [r7, #4]
 80198c4:	785b      	ldrb	r3, [r3, #1]
 80198c6:	4618      	mov	r0, r3
 80198c8:	f04f 0180 	mov.w	r1, #128	; 0x80
 80198cc:	f7ff f90a 	bl	8018ae4 <Endpoint_SelectEndpoint>

  if (!(Endpoint_BytesInEndpoint()))
 80198d0:	f7ff f93e 	bl	8018b50 <Endpoint_BytesInEndpoint>
 80198d4:	4603      	mov	r3, r0
 80198d6:	2b00      	cmp	r3, #0
 80198d8:	d102      	bne.n	80198e0 <CDC_Device_Flush+0x44>
    return ENDPOINT_READYWAIT_NoError;
 80198da:	f04f 0300 	mov.w	r3, #0
 80198de:	e01a      	b.n	8019916 <CDC_Device_Flush+0x7a>

  bool BankFull = !(Endpoint_IsReadWriteAllowed());
 80198e0:	f7ff fc0c 	bl	80190fc <Endpoint_IsReadWriteAllowed>
 80198e4:	4603      	mov	r3, r0
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	bf14      	ite	ne
 80198ea:	2300      	movne	r3, #0
 80198ec:	2301      	moveq	r3, #1
 80198ee:	b2db      	uxtb	r3, r3
 80198f0:	73fb      	strb	r3, [r7, #15]

  Endpoint_ClearIN();
 80198f2:	f7fe ff4f 	bl	8018794 <Endpoint_ClearIN>

  if (BankFull)
 80198f6:	7bfb      	ldrb	r3, [r7, #15]
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	d00a      	beq.n	8019912 <CDC_Device_Flush+0x76>
  {
    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 80198fc:	f7ff fc60 	bl	80191c0 <Endpoint_WaitUntilReady>
 8019900:	4603      	mov	r3, r0
 8019902:	73bb      	strb	r3, [r7, #14]
 8019904:	7bbb      	ldrb	r3, [r7, #14]
 8019906:	2b00      	cmp	r3, #0
 8019908:	d001      	beq.n	801990e <CDC_Device_Flush+0x72>
      return ErrorCode;
 801990a:	7bbb      	ldrb	r3, [r7, #14]
 801990c:	e003      	b.n	8019916 <CDC_Device_Flush+0x7a>

    Endpoint_ClearIN();
 801990e:	f7fe ff41 	bl	8018794 <Endpoint_ClearIN>
  }

  return ENDPOINT_READYWAIT_NoError;
 8019912:	f04f 0300 	mov.w	r3, #0
}
 8019916:	4618      	mov	r0, r3
 8019918:	f107 0710 	add.w	r7, r7, #16
 801991c:	46bd      	mov	sp, r7
 801991e:	bd80      	pop	{r7, pc}

08019920 <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019920:	b580      	push	{r7, lr}
 8019922:	b082      	sub	sp, #8
 8019924:	af00      	add	r7, sp, #0
 8019926:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019928:	f640 43c9 	movw	r3, #3273	; 0xcc9
 801992c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019930:	781b      	ldrb	r3, [r3, #0]
 8019932:	b2db      	uxtb	r3, r3
 8019934:	2b04      	cmp	r3, #4
 8019936:	d103      	bne.n	8019940 <CDC_Device_BytesReceived+0x20>
 8019938:	687b      	ldr	r3, [r7, #4]
 801993a:	691b      	ldr	r3, [r3, #16]
 801993c:	2b00      	cmp	r3, #0
 801993e:	d102      	bne.n	8019946 <CDC_Device_BytesReceived+0x26>
    return 0;
 8019940:	f04f 0300 	mov.w	r3, #0
 8019944:	e01b      	b.n	801997e <CDC_Device_BytesReceived+0x5e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 8019946:	687b      	ldr	r3, [r7, #4]
 8019948:	795b      	ldrb	r3, [r3, #5]
 801994a:	4618      	mov	r0, r3
 801994c:	f04f 0100 	mov.w	r1, #0
 8019950:	f7ff f8c8 	bl	8018ae4 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 8019954:	f7ff f952 	bl	8018bfc <Endpoint_IsOUTReceived>
 8019958:	4603      	mov	r3, r0
 801995a:	2b00      	cmp	r3, #0
 801995c:	d00d      	beq.n	801997a <CDC_Device_BytesReceived+0x5a>
  {
    if (!(Endpoint_BytesInEndpoint()))
 801995e:	f7ff f8f7 	bl	8018b50 <Endpoint_BytesInEndpoint>
 8019962:	4603      	mov	r3, r0
 8019964:	2b00      	cmp	r3, #0
 8019966:	d104      	bne.n	8019972 <CDC_Device_BytesReceived+0x52>
    {
      Endpoint_ClearOUT();
 8019968:	f7fe fe60 	bl	801862c <Endpoint_ClearOUT>
      return 0;
 801996c:	f04f 0300 	mov.w	r3, #0
 8019970:	e005      	b.n	801997e <CDC_Device_BytesReceived+0x5e>
    }
    else
    {
      return Endpoint_BytesInEndpoint();
 8019972:	f7ff f8ed 	bl	8018b50 <Endpoint_BytesInEndpoint>
 8019976:	4603      	mov	r3, r0
 8019978:	e001      	b.n	801997e <CDC_Device_BytesReceived+0x5e>
    }
  }
  else
  {
    return 0;
 801997a:	f04f 0300 	mov.w	r3, #0
  }
}
 801997e:	4618      	mov	r0, r3
 8019980:	f107 0708 	add.w	r7, r7, #8
 8019984:	46bd      	mov	sp, r7
 8019986:	bd80      	pop	{r7, pc}

08019988 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019988:	b580      	push	{r7, lr}
 801998a:	b084      	sub	sp, #16
 801998c:	af00      	add	r7, sp, #0
 801998e:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019990:	f640 43c9 	movw	r3, #3273	; 0xcc9
 8019994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019998:	781b      	ldrb	r3, [r3, #0]
 801999a:	b2db      	uxtb	r3, r3
 801999c:	2b04      	cmp	r3, #4
 801999e:	d103      	bne.n	80199a8 <CDC_Device_ReceiveByte+0x20>
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	691b      	ldr	r3, [r3, #16]
 80199a4:	2b00      	cmp	r3, #0
 80199a6:	d102      	bne.n	80199ae <CDC_Device_ReceiveByte+0x26>
    return -1;
 80199a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80199ac:	e01f      	b.n	80199ee <CDC_Device_ReceiveByte+0x66>

  int16_t ReceivedByte = -1;
 80199ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80199b2:	81fb      	strh	r3, [r7, #14]

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	795b      	ldrb	r3, [r3, #5]
 80199b8:	4618      	mov	r0, r3
 80199ba:	f04f 0100 	mov.w	r1, #0
 80199be:	f7ff f891 	bl	8018ae4 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 80199c2:	f7ff f91b 	bl	8018bfc <Endpoint_IsOUTReceived>
 80199c6:	4603      	mov	r3, r0
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d00f      	beq.n	80199ec <CDC_Device_ReceiveByte+0x64>
  {
    if (Endpoint_BytesInEndpoint())
 80199cc:	f7ff f8c0 	bl	8018b50 <Endpoint_BytesInEndpoint>
 80199d0:	4603      	mov	r3, r0
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	d003      	beq.n	80199de <CDC_Device_ReceiveByte+0x56>
      ReceivedByte = Endpoint_Read_8();
 80199d6:	f7ff f951 	bl	8018c7c <Endpoint_Read_8>
 80199da:	4603      	mov	r3, r0
 80199dc:	81fb      	strh	r3, [r7, #14]

    if (!(Endpoint_BytesInEndpoint()))
 80199de:	f7ff f8b7 	bl	8018b50 <Endpoint_BytesInEndpoint>
 80199e2:	4603      	mov	r3, r0
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d101      	bne.n	80199ec <CDC_Device_ReceiveByte+0x64>
      Endpoint_ClearOUT();
 80199e8:	f7fe fe20 	bl	801862c <Endpoint_ClearOUT>
  }

  return ReceivedByte;
 80199ec:	89fb      	ldrh	r3, [r7, #14]
 80199ee:	b21b      	sxth	r3, r3
}
 80199f0:	4618      	mov	r0, r3
 80199f2:	f107 0710 	add.w	r7, r7, #16
 80199f6:	46bd      	mov	sp, r7
 80199f8:	bd80      	pop	{r7, pc}
 80199fa:	bf00      	nop

080199fc <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80199fc:	b580      	push	{r7, lr}
 80199fe:	b084      	sub	sp, #16
 8019a00:	af00      	add	r7, sp, #0
 8019a02:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019a04:	f640 43c9 	movw	r3, #3273	; 0xcc9
 8019a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019a0c:	781b      	ldrb	r3, [r3, #0]
 8019a0e:	b2db      	uxtb	r3, r3
 8019a10:	2b04      	cmp	r3, #4
 8019a12:	d128      	bne.n	8019a66 <CDC_Device_SendControlLineStateChange+0x6a>
 8019a14:	687b      	ldr	r3, [r7, #4]
 8019a16:	691b      	ldr	r3, [r3, #16]
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d024      	beq.n	8019a66 <CDC_Device_SendControlLineStateChange+0x6a>
    return;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpointNumber, ENDPOINT_DIR_IN);
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	7a5b      	ldrb	r3, [r3, #9]
 8019a20:	4618      	mov	r0, r3
 8019a22:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019a26:	f7ff f85d 	bl	8018ae4 <Endpoint_SelectEndpoint>

  USB_Request_Header_t Notification = (USB_Request_Header_t)
 8019a2a:	f24c 02d4 	movw	r2, #49364	; 0xc0d4
 8019a2e:	f6c0 0202 	movt	r2, #2050	; 0x802
 8019a32:	f107 0308 	add.w	r3, r7, #8
 8019a36:	6810      	ldr	r0, [r2, #0]
 8019a38:	6851      	ldr	r1, [r2, #4]
 8019a3a:	c303      	stmia	r3!, {r0, r1}
        .wValue        = 0,
        .wIndex        = 0,
        .wLength       = sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
        };

  Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 8019a3c:	f107 0308 	add.w	r3, r7, #8
 8019a40:	4618      	mov	r0, r3
 8019a42:	f04f 0108 	mov.w	r1, #8
 8019a46:	f04f 0200 	mov.w	r2, #0
 8019a4a:	f7ff fa39 	bl	8018ec0 <Endpoint_Write_Stream_LE>
  Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	f103 030f 	add.w	r3, r3, #15
 8019a54:	4618      	mov	r0, r3
 8019a56:	f04f 0101 	mov.w	r1, #1
 8019a5a:	f04f 0200 	mov.w	r2, #0
 8019a5e:	f7ff fa2f 	bl	8018ec0 <Endpoint_Write_Stream_LE>
      sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
      NULL);
  Endpoint_ClearIN();
 8019a62:	f7fe fe97 	bl	8018794 <Endpoint_ClearIN>
}
 8019a66:	f107 0710 	add.w	r7, r7, #16
 8019a6a:	46bd      	mov	sp, r7
 8019a6c:	bd80      	pop	{r7, pc}
 8019a6e:	bf00      	nop

08019a70 <CDC_Device_Event_Stub>:
  return ReceivedByte;
}
#endif

void CDC_Device_Event_Stub(void)
{
 8019a70:	b480      	push	{r7}
 8019a72:	af00      	add	r7, sp, #0

}
 8019a74:	46bd      	mov	sp, r7
 8019a76:	bc80      	pop	{r7}
 8019a78:	4770      	bx	lr
 8019a7a:	bf00      	nop

08019a7c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8019a7c:	b480      	push	{r7}
 8019a7e:	b085      	sub	sp, #20
 8019a80:	af00      	add	r7, sp, #0
 8019a82:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8019a8a:	68fb      	ldr	r3, [r7, #12]
 8019a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8019a8e:	f023 0202 	bic.w	r2, r3, #2
 8019a92:	68fb      	ldr	r3, [r7, #12]
 8019a94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8019a96:	68fb      	ldr	r3, [r7, #12]
 8019a98:	68db      	ldr	r3, [r3, #12]
 8019a9a:	f043 0203 	orr.w	r2, r3, #3
 8019a9e:	68fb      	ldr	r3, [r7, #12]
 8019aa0:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8019aa2:	68fb      	ldr	r3, [r7, #12]
 8019aa4:	691b      	ldr	r3, [r3, #16]
 8019aa6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8019aaa:	68fb      	ldr	r3, [r7, #12]
 8019aac:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8019aae:	68fb      	ldr	r3, [r7, #12]
 8019ab0:	691a      	ldr	r2, [r3, #16]
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019ab6:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8019aba:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8019abe:	431a      	orrs	r2, r3
 8019ac0:	68fb      	ldr	r3, [r7, #12]
 8019ac2:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8019ac4:	68fb      	ldr	r3, [r7, #12]
 8019ac6:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019ace:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019ad2:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8019ad6:	687b      	ldr	r3, [r7, #4]
 8019ad8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8019ada:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8019ade:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8019ae2:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8019ae8:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8019aec:	f04f 0300 	mov.w	r3, #0
 8019af0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8019af4:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8019af6:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8019af8:	431a      	orrs	r2, r3
 8019afa:	68fb      	ldr	r3, [r7, #12]
 8019afc:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8019afe:	68fb      	ldr	r3, [r7, #12]
 8019b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019b02:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8019b0a:	68fb      	ldr	r3, [r7, #12]
 8019b0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8019b0e:	687b      	ldr	r3, [r7, #4]
 8019b10:	8b9b      	ldrh	r3, [r3, #28]
 8019b12:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8019b16:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8019b1a:	687b      	ldr	r3, [r7, #4]
 8019b1c:	8b9b      	ldrh	r3, [r3, #28]
 8019b1e:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8019b22:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8019b26:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8019b28:	431a      	orrs	r2, r3
 8019b2a:	68fb      	ldr	r3, [r7, #12]
 8019b2c:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8019b32:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8019b36:	68fb      	ldr	r3, [r7, #12]
 8019b38:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8019b3e:	687b      	ldr	r3, [r7, #4]
 8019b40:	7d5b      	ldrb	r3, [r3, #21]
 8019b42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8019b46:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8019b4a:	687b      	ldr	r3, [r7, #4]
 8019b4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8019b4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019b52:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8019b56:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8019b58:	4313      	orrs	r3, r2
 8019b5a:	f043 0201 	orr.w	r2, r3, #1
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8019b62:	687b      	ldr	r3, [r7, #4]
 8019b64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8019b68:	2b00      	cmp	r3, #0
 8019b6a:	d005      	beq.n	8019b78 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8019b6c:	68fb      	ldr	r3, [r7, #12]
 8019b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019b70:	f043 0220 	orr.w	r2, r3, #32
 8019b74:	68fb      	ldr	r3, [r7, #12]
 8019b76:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8019b78:	687b      	ldr	r3, [r7, #4]
 8019b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d005      	beq.n	8019b8e <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8019b82:	68fb      	ldr	r3, [r7, #12]
 8019b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019b86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8019b8a:	68fb      	ldr	r3, [r7, #12]
 8019b8c:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8019b8e:	687b      	ldr	r3, [r7, #4]
 8019b90:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d005      	beq.n	8019ba4 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8019b98:	68fb      	ldr	r3, [r7, #12]
 8019b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019b9c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8019ba0:	68fb      	ldr	r3, [r7, #12]
 8019ba2:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	7f9b      	ldrb	r3, [r3, #30]
 8019ba8:	2b00      	cmp	r3, #0
 8019baa:	d00e      	beq.n	8019bca <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8019bac:	68fb      	ldr	r3, [r7, #12]
 8019bae:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8019bb8:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8019bbc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8019bc0:	431a      	orrs	r2, r3
 8019bc2:	68fb      	ldr	r3, [r7, #12]
 8019bc4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8019bc8:	e005      	b.n	8019bd6 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8019bca:	68fb      	ldr	r3, [r7, #12]
 8019bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8019bce:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8019bd2:	68fb      	ldr	r3, [r7, #12]
 8019bd4:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8019bd6:	687b      	ldr	r3, [r7, #4]
 8019bd8:	7fdb      	ldrb	r3, [r3, #31]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d00f      	beq.n	8019bfe <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8019bde:	68fb      	ldr	r3, [r7, #12]
 8019be0:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8019bea:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8019bee:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8019bf2:	4313      	orrs	r3, r2
 8019bf4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8019bf8:	68fb      	ldr	r3, [r7, #12]
 8019bfa:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8019bfe:	68fb      	ldr	r3, [r7, #12]
 8019c00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8019c02:	687b      	ldr	r3, [r7, #4]
 8019c04:	7d9b      	ldrb	r3, [r3, #22]
 8019c06:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8019c0e:	4313      	orrs	r3, r2
 8019c10:	f043 0202 	orr.w	r2, r3, #2
 8019c14:	68fb      	ldr	r3, [r7, #12]
 8019c16:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8019c18:	f107 0714 	add.w	r7, r7, #20
 8019c1c:	46bd      	mov	sp, r7
 8019c1e:	bc80      	pop	{r7}
 8019c20:	4770      	bx	lr
 8019c22:	bf00      	nop

08019c24 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8019c24:	b480      	push	{r7}
 8019c26:	b085      	sub	sp, #20
 8019c28:	af00      	add	r7, sp, #0
 8019c2a:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	685b      	ldr	r3, [r3, #4]
 8019c30:	687a      	ldr	r2, [r7, #4]
 8019c32:	6852      	ldr	r2, [r2, #4]
 8019c34:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8019c36:	687a      	ldr	r2, [r7, #4]
 8019c38:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8019c3a:	f04f 0001 	mov.w	r0, #1
 8019c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8019c42:	430a      	orrs	r2, r1
 8019c44:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8019c46:	687b      	ldr	r3, [r7, #4]
 8019c48:	7a1b      	ldrb	r3, [r3, #8]
 8019c4a:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8019c4c:	68fb      	ldr	r3, [r7, #12]
 8019c4e:	2b03      	cmp	r3, #3
 8019c50:	d810      	bhi.n	8019c74 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8019c52:	687b      	ldr	r3, [r7, #4]
 8019c54:	685b      	ldr	r3, [r3, #4]
 8019c56:	687a      	ldr	r2, [r7, #4]
 8019c58:	6852      	ldr	r2, [r2, #4]
 8019c5a:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019c5c:	68fa      	ldr	r2, [r7, #12]
 8019c5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019c62:	f102 0203 	add.w	r2, r2, #3
 8019c66:	f04f 0018 	mov.w	r0, #24
 8019c6a:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8019c6e:	430a      	orrs	r2, r1
 8019c70:	611a      	str	r2, [r3, #16]
 8019c72:	e04f      	b.n	8019d14 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8019c74:	68fb      	ldr	r3, [r7, #12]
 8019c76:	2b03      	cmp	r3, #3
 8019c78:	d917      	bls.n	8019caa <UART001_lConfigTXPin+0x86>
 8019c7a:	68fb      	ldr	r3, [r7, #12]
 8019c7c:	2b07      	cmp	r3, #7
 8019c7e:	d814      	bhi.n	8019caa <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8019c80:	68fb      	ldr	r3, [r7, #12]
 8019c82:	f1a3 0304 	sub.w	r3, r3, #4
 8019c86:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	685b      	ldr	r3, [r3, #4]
 8019c8c:	687a      	ldr	r2, [r7, #4]
 8019c8e:	6852      	ldr	r2, [r2, #4]
 8019c90:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019c92:	68fa      	ldr	r2, [r7, #12]
 8019c94:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019c98:	f102 0203 	add.w	r2, r2, #3
 8019c9c:	f04f 0018 	mov.w	r0, #24
 8019ca0:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8019ca4:	430a      	orrs	r2, r1
 8019ca6:	615a      	str	r2, [r3, #20]
 8019ca8:	e034      	b.n	8019d14 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8019caa:	68fb      	ldr	r3, [r7, #12]
 8019cac:	2b07      	cmp	r3, #7
 8019cae:	d917      	bls.n	8019ce0 <UART001_lConfigTXPin+0xbc>
 8019cb0:	68fb      	ldr	r3, [r7, #12]
 8019cb2:	2b0b      	cmp	r3, #11
 8019cb4:	d814      	bhi.n	8019ce0 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8019cb6:	68fb      	ldr	r3, [r7, #12]
 8019cb8:	f1a3 0308 	sub.w	r3, r3, #8
 8019cbc:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	685b      	ldr	r3, [r3, #4]
 8019cc2:	687a      	ldr	r2, [r7, #4]
 8019cc4:	6852      	ldr	r2, [r2, #4]
 8019cc6:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019cc8:	68fa      	ldr	r2, [r7, #12]
 8019cca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019cce:	f102 0203 	add.w	r2, r2, #3
 8019cd2:	f04f 0018 	mov.w	r0, #24
 8019cd6:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8019cda:	430a      	orrs	r2, r1
 8019cdc:	619a      	str	r2, [r3, #24]
 8019cde:	e019      	b.n	8019d14 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8019ce0:	68fb      	ldr	r3, [r7, #12]
 8019ce2:	2b0b      	cmp	r3, #11
 8019ce4:	d916      	bls.n	8019d14 <UART001_lConfigTXPin+0xf0>
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	2b0f      	cmp	r3, #15
 8019cea:	d813      	bhi.n	8019d14 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8019cec:	68fb      	ldr	r3, [r7, #12]
 8019cee:	f1a3 030c 	sub.w	r3, r3, #12
 8019cf2:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8019cf4:	687b      	ldr	r3, [r7, #4]
 8019cf6:	685b      	ldr	r3, [r3, #4]
 8019cf8:	687a      	ldr	r2, [r7, #4]
 8019cfa:	6852      	ldr	r2, [r2, #4]
 8019cfc:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019cfe:	68fa      	ldr	r2, [r7, #12]
 8019d00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019d04:	f102 0203 	add.w	r2, r2, #3
 8019d08:	f04f 0018 	mov.w	r0, #24
 8019d0c:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8019d10:	430a      	orrs	r2, r1
 8019d12:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8019d14:	f107 0714 	add.w	r7, r7, #20
 8019d18:	46bd      	mov	sp, r7
 8019d1a:	bc80      	pop	{r7}
 8019d1c:	4770      	bx	lr
 8019d1e:	bf00      	nop

08019d20 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8019d20:	b480      	push	{r7}
 8019d22:	b085      	sub	sp, #20
 8019d24:	af00      	add	r7, sp, #0
 8019d26:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8019d28:	edd7 7a01 	vldr	s15, [r7, #4]
 8019d2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d34:	d506      	bpl.n	8019d44 <UART001_labsRealType+0x24>
		return_value = -Number;
 8019d36:	edd7 7a01 	vldr	s15, [r7, #4]
 8019d3a:	eef1 7a67 	vneg.f32	s15, s15
 8019d3e:	edc7 7a03 	vstr	s15, [r7, #12]
 8019d42:	e001      	b.n	8019d48 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8019d48:	68fb      	ldr	r3, [r7, #12]
}
 8019d4a:	4618      	mov	r0, r3
 8019d4c:	f107 0714 	add.w	r7, r7, #20
 8019d50:	46bd      	mov	sp, r7
 8019d52:	bc80      	pop	{r7}
 8019d54:	4770      	bx	lr
 8019d56:	bf00      	nop

08019d58 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8019d58:	b580      	push	{r7, lr}
 8019d5a:	ed2d 8b02 	vpush	{d8}
 8019d5e:	b0ae      	sub	sp, #184	; 0xb8
 8019d60:	af00      	add	r7, sp, #0
 8019d62:	60f8      	str	r0, [r7, #12]
 8019d64:	60b9      	str	r1, [r7, #8]
 8019d66:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8019d68:	f04f 0300 	mov.w	r3, #0
 8019d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8019d70:	f04f 0300 	mov.w	r3, #0
 8019d74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8019d78:	68fb      	ldr	r3, [r7, #12]
 8019d7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8019d7e:	f04f 0300 	mov.w	r3, #0
 8019d82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8019d86:	f04f 0300 	mov.w	r3, #0
 8019d8a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8019d8e:	f04f 0300 	mov.w	r3, #0
 8019d92:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8019d94:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8019d98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8019d9c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8019da0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8019da4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8019da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019dac:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8019db0:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8019db4:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8019db8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8019dbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8019dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019dc4:	dd12      	ble.n	8019dec <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8019dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019dca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8019dce:	f04f 0301 	mov.w	r3, #1
 8019dd2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8019dd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8019dda:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8019ddc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8019de0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8019de4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8019de6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8019dea:	e007      	b.n	8019dfc <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8019dec:	f04f 0300 	mov.w	r3, #0
 8019df0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8019df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019df8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8019dfc:	f04f 0300 	mov.w	r3, #0
 8019e00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8019e04:	f04f 0300 	mov.w	r3, #0
 8019e08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8019e0c:	f04f 0300 	mov.w	r3, #0
 8019e10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8019e14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8019e18:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8019e1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8019e1e:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8019e20:	f04f 0301 	mov.w	r3, #1
 8019e24:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8019e26:	f04f 0300 	mov.w	r3, #0
 8019e2a:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8019e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8019e30:	f103 0301 	add.w	r3, r3, #1
 8019e34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8019e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019e3c:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8019e3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019e42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8019e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8019e4a:	f003 0303 	and.w	r3, r3, #3
 8019e4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8019e52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019e56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019e5a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019e5e:	18cb      	adds	r3, r1, r3
 8019e60:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8019e64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019e68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019e6c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019e70:	18cb      	adds	r3, r1, r3
 8019e72:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8019e76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019e7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019e7e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019e82:	18d3      	adds	r3, r2, r3
 8019e84:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8019e88:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019e8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019e90:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019e94:	18cb      	adds	r3, r1, r3
 8019e96:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8019e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019e9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019ea2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019ea6:	18d3      	adds	r3, r2, r3
 8019ea8:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8019eac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019eb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019eb4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019eb8:	18cb      	adds	r3, r1, r3
 8019eba:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8019ebe:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8019ec2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019ec6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019eca:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019ece:	18cb      	adds	r3, r1, r3
 8019ed0:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8019ed4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019ed8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019edc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019ee0:	18d3      	adds	r3, r2, r3
 8019ee2:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8019ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019eea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019eee:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019ef2:	18cb      	adds	r3, r1, r3
 8019ef4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8019ef8:	fbb2 f1f3 	udiv	r1, r2, r3
 8019efc:	fb03 f301 	mul.w	r3, r3, r1
 8019f00:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8019f02:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019f06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f0a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019f0e:	18cb      	adds	r3, r1, r3
 8019f10:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8019f14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8019f18:	2b01      	cmp	r3, #1
 8019f1a:	d105      	bne.n	8019f28 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8019f1c:	697b      	ldr	r3, [r7, #20]
 8019f1e:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8019f20:	f04f 0301 	mov.w	r3, #1
 8019f24:	627b      	str	r3, [r7, #36]	; 0x24
 8019f26:	e04b      	b.n	8019fc0 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8019f28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019f2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f30:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019f34:	18d3      	adds	r3, r2, r3
 8019f36:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8019f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019f3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f42:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019f46:	18cb      	adds	r3, r1, r3
 8019f48:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8019f4c:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8019f50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8019f52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f56:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019f5a:	18cb      	adds	r3, r1, r3
 8019f5c:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8019f60:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8019f62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019f66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f6a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019f6e:	18cb      	adds	r3, r1, r3
 8019f70:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8019f74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019f78:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f7c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019f80:	18d3      	adds	r3, r2, r3
 8019f82:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8019f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019f8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019f8e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019f92:	18cb      	adds	r3, r1, r3
 8019f94:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8019f98:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8019f9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8019f9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019fa2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019fa6:	18cb      	adds	r3, r1, r3
 8019fa8:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8019fac:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8019fae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019fb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019fb6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019fba:	18cb      	adds	r3, r1, r3
 8019fbc:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8019fc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019fc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019fc8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019fcc:	18d3      	adds	r3, r2, r3
 8019fce:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8019fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8019fd6:	429a      	cmp	r2, r3
 8019fd8:	f240 80df 	bls.w	801a19a <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8019fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019fe0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019fe4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019fe8:	18cb      	adds	r3, r1, r3
 8019fea:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8019fee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8019ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019ff6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019ffa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019ffe:	18d3      	adds	r3, r2, r3
 801a000:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a004:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 801a008:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a00a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a00e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a012:	18cb      	adds	r3, r1, r3
 801a014:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a018:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801a01c:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 801a01e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a022:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a026:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a02a:	18cb      	adds	r3, r1, r3
 801a02c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 801a030:	fbb2 f3f3 	udiv	r3, r2, r3
 801a034:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 801a036:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a03a:	f103 33ff 	add.w	r3, r3, #4294967295
 801a03e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a042:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a046:	18d3      	adds	r3, r2, r3
 801a048:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a04c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801a04e:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 801a052:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a056:	f1a3 0302 	sub.w	r3, r3, #2
 801a05a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a05e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a062:	18cb      	adds	r3, r1, r3
 801a064:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 801a068:	18d3      	adds	r3, r2, r3
 801a06a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 801a06e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a072:	f103 33ff 	add.w	r3, r3, #4294967295
 801a076:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a07a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a07e:	18d3      	adds	r3, r2, r3
 801a080:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a084:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801a086:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 801a08a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a08c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a090:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a094:	18cb      	adds	r3, r1, r3
 801a096:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 801a09a:	18d3      	adds	r3, r2, r3
 801a09c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 801a0a0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801a0a4:	2b00      	cmp	r3, #0
 801a0a6:	d013      	beq.n	801a0d0 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 801a0a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a0ac:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 801a0ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a0b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 801a0b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a0b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 801a0bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a0c0:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 801a0c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a0c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 801a0ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a0cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 801a0d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d003      	beq.n	801a0e0 <UART001_lConfigureBaudRate+0x388>
 801a0d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	d108      	bne.n	801a0f2 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 801a0e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a0e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 801a0e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a0ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a0f0:	e04e      	b.n	801a190 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 801a0f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a0f6:	2b00      	cmp	r3, #0
 801a0f8:	d003      	beq.n	801a102 <UART001_lConfigureBaudRate+0x3aa>
 801a0fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d108      	bne.n	801a114 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 801a102:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a106:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 801a10a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a10e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a112:	e03d      	b.n	801a190 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 801a114:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 801a118:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801a11c:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 801a120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801a124:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 801a128:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 801a12c:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a130:	ee17 0a90 	vmov	r0, s15
 801a134:	f7ff fdf4 	bl	8019d20 <UART001_labsRealType>
 801a138:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 801a13c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 801a140:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801a144:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 801a148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801a14c:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 801a150:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 801a154:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a158:	ee17 0a90 	vmov	r0, s15
 801a15c:	f7ff fde0 	bl	8019d20 <UART001_labsRealType>
 801a160:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 801a164:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801a168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a16c:	dd08      	ble.n	801a180 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 801a16e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a172:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 801a176:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a17a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a17e:	e007      	b.n	801a190 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 801a180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a184:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 801a188:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a18c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 801a190:	f04f 0305 	mov.w	r3, #5
 801a194:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801a198:	e032      	b.n	801a200 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 801a19a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a19e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1a2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a1a6:	18d3      	adds	r3, r2, r3
 801a1a8:	f853 3c78 	ldr.w	r3, [r3, #-120]
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d127      	bne.n	801a200 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 801a1b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a1b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1b8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a1bc:	18cb      	adds	r3, r1, r3
 801a1be:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a1c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 801a1c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a1ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1ce:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a1d2:	18d3      	adds	r3, r2, r3
 801a1d4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a1d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 801a1dc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d009      	beq.n	801a1f8 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 801a1e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801a1e8:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 801a1ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801a1ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 801a1f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a1f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 801a1f8:	f04f 0305 	mov.w	r3, #5
 801a1fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 801a200:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801a204:	2b05      	cmp	r3, #5
 801a206:	f47f ae11 	bne.w	8019e2c <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 801a20a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801a20e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 801a212:	429a      	cmp	r2, r3
 801a214:	d903      	bls.n	801a21e <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 801a216:	f240 33ff 	movw	r3, #1023	; 0x3ff
 801a21a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 801a21e:	687b      	ldr	r3, [r7, #4]
 801a220:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801a224:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 801a226:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801a22a:	f103 32ff 	add.w	r2, r3, #4294967295
 801a22e:	68bb      	ldr	r3, [r7, #8]
 801a230:	601a      	str	r2, [r3, #0]
}
 801a232:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 801a236:	46bd      	mov	sp, r7
 801a238:	ecbd 8b02 	vpop	{d8}
 801a23c:	bd80      	pop	{r7, pc}
 801a23e:	bf00      	nop

0801a240 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 801a240:	b580      	push	{r7, lr}
 801a242:	b082      	sub	sp, #8
 801a244:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 801a246:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801a24a:	f001 fdb7 	bl	801bdbc <RESET001_DeassertReset>
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 801a24e:	f04f 0080 	mov.w	r0, #128	; 0x80
 801a252:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801a256:	f001 fdb1 	bl	801bdbc <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 801a25a:	f04f 0300 	mov.w	r3, #0
 801a25e:	607b      	str	r3, [r7, #4]
 801a260:	e021      	b.n	801a2a6 <UART001_Init+0x66>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 801a262:	f240 1378 	movw	r3, #376	; 0x178
 801a266:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a26a:	687a      	ldr	r2, [r7, #4]
 801a26c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a270:	7d1b      	ldrb	r3, [r3, #20]
 801a272:	2b01      	cmp	r3, #1
 801a274:	d109      	bne.n	801a28a <UART001_Init+0x4a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 801a276:	f240 1378 	movw	r3, #376	; 0x178
 801a27a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a27e:	687a      	ldr	r2, [r7, #4]
 801a280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a284:	4618      	mov	r0, r3
 801a286:	f7ff fccd 	bl	8019c24 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 801a28a:	f240 1378 	movw	r3, #376	; 0x178
 801a28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a292:	687a      	ldr	r2, [r7, #4]
 801a294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a298:	4618      	mov	r0, r3
 801a29a:	f7ff fbef 	bl	8019a7c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 801a29e:	687b      	ldr	r3, [r7, #4]
 801a2a0:	f103 0301 	add.w	r3, r3, #1
 801a2a4:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 801a2a6:	687b      	ldr	r3, [r7, #4]
 801a2a8:	2b02      	cmp	r3, #2
 801a2aa:	d9da      	bls.n	801a262 <UART001_Init+0x22>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 801a2ac:	f107 0708 	add.w	r7, r7, #8
 801a2b0:	46bd      	mov	sp, r7
 801a2b2:	bd80      	pop	{r7, pc}

0801a2b4 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 801a2b4:	b480      	push	{r7}
 801a2b6:	b083      	sub	sp, #12
 801a2b8:	af00      	add	r7, sp, #0
 801a2ba:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 801a2bc:	f107 070c 	add.w	r7, r7, #12
 801a2c0:	46bd      	mov	sp, r7
 801a2c2:	bc80      	pop	{r7}
 801a2c4:	4770      	bx	lr
 801a2c6:	bf00      	nop

0801a2c8 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 801a2c8:	b580      	push	{r7, lr}
 801a2ca:	b08a      	sub	sp, #40	; 0x28
 801a2cc:	af00      	add	r7, sp, #0
 801a2ce:	60f8      	str	r0, [r7, #12]
 801a2d0:	60b9      	str	r1, [r7, #8]
 801a2d2:	71fa      	strb	r2, [r7, #7]
 801a2d4:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 801a2d6:	f04f 0300 	mov.w	r3, #0
 801a2da:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 801a2dc:	f04f 0300 	mov.w	r3, #0
 801a2e0:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a2e2:	68fb      	ldr	r3, [r7, #12]
 801a2e4:	681b      	ldr	r3, [r3, #0]
 801a2e6:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 801a2e8:	f04f 0305 	mov.w	r3, #5
 801a2ec:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 801a2ee:	6a3b      	ldr	r3, [r7, #32]
 801a2f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 801a2f2:	f003 0301 	and.w	r3, r3, #1
 801a2f6:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 801a2f8:	6a3b      	ldr	r3, [r7, #32]
 801a2fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801a2fc:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 801a300:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801a304:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 801a306:	69fa      	ldr	r2, [r7, #28]
 801a308:	69bb      	ldr	r3, [r7, #24]
 801a30a:	4013      	ands	r3, r2
 801a30c:	2b01      	cmp	r3, #1
 801a30e:	d15b      	bne.n	801a3c8 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 801a310:	6a3b      	ldr	r3, [r7, #32]
 801a312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a314:	f023 0202 	bic.w	r2, r3, #2
 801a318:	6a3b      	ldr	r3, [r7, #32]
 801a31a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 801a31c:	f107 0214 	add.w	r2, r7, #20
 801a320:	f107 0310 	add.w	r3, r7, #16
 801a324:	68b8      	ldr	r0, [r7, #8]
 801a326:	4611      	mov	r1, r2
 801a328:	461a      	mov	r2, r3
 801a32a:	f7ff fd15 	bl	8019d58 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801a32e:	6a3b      	ldr	r3, [r7, #32]
 801a330:	691b      	ldr	r3, [r3, #16]
 801a332:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801a336:	f023 0303 	bic.w	r3, r3, #3
 801a33a:	6a3a      	ldr	r2, [r7, #32]
 801a33c:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 801a33e:	6a3b      	ldr	r3, [r7, #32]
 801a340:	691a      	ldr	r2, [r3, #16]
 801a342:	693b      	ldr	r3, [r7, #16]
 801a344:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801a348:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801a34c:	431a      	orrs	r2, r3
 801a34e:	6a3b      	ldr	r3, [r7, #32]
 801a350:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 801a352:	6a3b      	ldr	r3, [r7, #32]
 801a354:	695b      	ldr	r3, [r3, #20]
 801a356:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 801a35a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801a35e:	6a3a      	ldr	r2, [r7, #32]
 801a360:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 801a362:	6a3b      	ldr	r3, [r7, #32]
 801a364:	695a      	ldr	r2, [r3, #20]
 801a366:	697b      	ldr	r3, [r7, #20]
 801a368:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 801a36c:	f04f 0300 	mov.w	r3, #0
 801a370:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801a374:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 801a376:	431a      	orrs	r2, r3
 801a378:	6a3b      	ldr	r3, [r7, #32]
 801a37a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 801a37c:	6a3b      	ldr	r3, [r7, #32]
 801a37e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a380:	f023 0202 	bic.w	r2, r3, #2
 801a384:	6a3b      	ldr	r3, [r7, #32]
 801a386:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 801a388:	6a3b      	ldr	r3, [r7, #32]
 801a38a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 801a38c:	79bb      	ldrb	r3, [r7, #6]
 801a38e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a392:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 801a396:	431a      	orrs	r2, r3
 801a398:	6a3b      	ldr	r3, [r7, #32]
 801a39a:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 801a39c:	6a3b      	ldr	r3, [r7, #32]
 801a39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a3a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801a3a4:	6a3b      	ldr	r3, [r7, #32]
 801a3a6:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 801a3a8:	6a3b      	ldr	r3, [r7, #32]
 801a3aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 801a3ac:	79fb      	ldrb	r3, [r7, #7]
 801a3ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801a3b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 801a3b6:	4313      	orrs	r3, r2
 801a3b8:	f043 0202 	orr.w	r2, r3, #2
 801a3bc:	6a3b      	ldr	r3, [r7, #32]
 801a3be:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 801a3c0:	f04f 0300 	mov.w	r3, #0
 801a3c4:	627b      	str	r3, [r7, #36]	; 0x24
 801a3c6:	e002      	b.n	801a3ce <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 801a3c8:	f04f 0303 	mov.w	r3, #3
 801a3cc:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 801a3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801a3d0:	4618      	mov	r0, r3
 801a3d2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801a3d6:	46bd      	mov	sp, r7
 801a3d8:	bd80      	pop	{r7, pc}
 801a3da:	bf00      	nop

0801a3dc <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 801a3dc:	b480      	push	{r7}
 801a3de:	b087      	sub	sp, #28
 801a3e0:	af00      	add	r7, sp, #0
 801a3e2:	60f8      	str	r0, [r7, #12]
 801a3e4:	60b9      	str	r1, [r7, #8]
 801a3e6:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 801a3e8:	f04f 0300 	mov.w	r3, #0
 801a3ec:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 801a3ee:	68fb      	ldr	r3, [r7, #12]
 801a3f0:	681b      	ldr	r3, [r3, #0]
 801a3f2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 801a3f4:	68fb      	ldr	r3, [r7, #12]
 801a3f6:	7fdb      	ldrb	r3, [r3, #31]
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	d01f      	beq.n	801a43c <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a3fc:	e011      	b.n	801a422 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 801a3fe:	693b      	ldr	r3, [r7, #16]
 801a400:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801a404:	b29a      	uxth	r2, r3
 801a406:	68bb      	ldr	r3, [r7, #8]
 801a408:	801a      	strh	r2, [r3, #0]
		Count--;
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	f103 33ff 	add.w	r3, r3, #4294967295
 801a410:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801a412:	697b      	ldr	r3, [r7, #20]
 801a414:	f103 0301 	add.w	r3, r3, #1
 801a418:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a41a:	68bb      	ldr	r3, [r7, #8]
 801a41c:	f103 0302 	add.w	r3, r3, #2
 801a420:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a422:	693b      	ldr	r3, [r7, #16]
 801a424:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a428:	f003 0308 	and.w	r3, r3, #8
 801a42c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801a430:	2b00      	cmp	r3, #0
 801a432:	d10c      	bne.n	801a44e <UART001_ReadDataMultiple+0x72>
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	2b00      	cmp	r3, #0
 801a438:	d1e1      	bne.n	801a3fe <UART001_ReadDataMultiple+0x22>
 801a43a:	e008      	b.n	801a44e <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 801a43c:	693b      	ldr	r3, [r7, #16]
 801a43e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a440:	b29a      	uxth	r2, r3
 801a442:	68bb      	ldr	r3, [r7, #8]
 801a444:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 801a446:	697b      	ldr	r3, [r7, #20]
 801a448:	f103 0301 	add.w	r3, r3, #1
 801a44c:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 801a44e:	697b      	ldr	r3, [r7, #20]
}
 801a450:	4618      	mov	r0, r3
 801a452:	f107 071c 	add.w	r7, r7, #28
 801a456:	46bd      	mov	sp, r7
 801a458:	bc80      	pop	{r7}
 801a45a:	4770      	bx	lr

0801a45c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 801a45c:	b480      	push	{r7}
 801a45e:	b087      	sub	sp, #28
 801a460:	af00      	add	r7, sp, #0
 801a462:	60f8      	str	r0, [r7, #12]
 801a464:	60b9      	str	r1, [r7, #8]
 801a466:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 801a468:	f04f 0300 	mov.w	r3, #0
 801a46c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 801a46e:	68fb      	ldr	r3, [r7, #12]
 801a470:	681b      	ldr	r3, [r3, #0]
 801a472:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 801a474:	68fb      	ldr	r3, [r7, #12]
 801a476:	7fdb      	ldrb	r3, [r3, #31]
 801a478:	2b00      	cmp	r3, #0
 801a47a:	d01f      	beq.n	801a4bc <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a47c:	e011      	b.n	801a4a2 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 801a47e:	693b      	ldr	r3, [r7, #16]
 801a480:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801a484:	b2da      	uxtb	r2, r3
 801a486:	68bb      	ldr	r3, [r7, #8]
 801a488:	701a      	strb	r2, [r3, #0]
		Count--;
 801a48a:	687b      	ldr	r3, [r7, #4]
 801a48c:	f103 33ff 	add.w	r3, r3, #4294967295
 801a490:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801a492:	697b      	ldr	r3, [r7, #20]
 801a494:	f103 0301 	add.w	r3, r3, #1
 801a498:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a49a:	68bb      	ldr	r3, [r7, #8]
 801a49c:	f103 0301 	add.w	r3, r3, #1
 801a4a0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a4a2:	693b      	ldr	r3, [r7, #16]
 801a4a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a4a8:	f003 0308 	and.w	r3, r3, #8
 801a4ac:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d10c      	bne.n	801a4ce <UART001_ReadDataBytes+0x72>
 801a4b4:	687b      	ldr	r3, [r7, #4]
 801a4b6:	2b00      	cmp	r3, #0
 801a4b8:	d1e1      	bne.n	801a47e <UART001_ReadDataBytes+0x22>
 801a4ba:	e008      	b.n	801a4ce <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 801a4bc:	693b      	ldr	r3, [r7, #16]
 801a4be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a4c0:	b2da      	uxtb	r2, r3
 801a4c2:	68bb      	ldr	r3, [r7, #8]
 801a4c4:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 801a4c6:	697b      	ldr	r3, [r7, #20]
 801a4c8:	f103 0301 	add.w	r3, r3, #1
 801a4cc:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 801a4ce:	697b      	ldr	r3, [r7, #20]
}
 801a4d0:	4618      	mov	r0, r3
 801a4d2:	f107 071c 	add.w	r7, r7, #28
 801a4d6:	46bd      	mov	sp, r7
 801a4d8:	bc80      	pop	{r7}
 801a4da:	4770      	bx	lr

0801a4dc <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 801a4dc:	b480      	push	{r7}
 801a4de:	b087      	sub	sp, #28
 801a4e0:	af00      	add	r7, sp, #0
 801a4e2:	60f8      	str	r0, [r7, #12]
 801a4e4:	60b9      	str	r1, [r7, #8]
 801a4e6:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 801a4e8:	f04f 0300 	mov.w	r3, #0
 801a4ec:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 801a4ee:	68fb      	ldr	r3, [r7, #12]
 801a4f0:	681b      	ldr	r3, [r3, #0]
 801a4f2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 801a4f4:	68fb      	ldr	r3, [r7, #12]
 801a4f6:	7f9b      	ldrb	r3, [r3, #30]
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	d01f      	beq.n	801a53c <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a4fc:	e011      	b.n	801a522 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 801a4fe:	68bb      	ldr	r3, [r7, #8]
 801a500:	881b      	ldrh	r3, [r3, #0]
 801a502:	461a      	mov	r2, r3
 801a504:	693b      	ldr	r3, [r7, #16]
 801a506:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 801a50a:	687b      	ldr	r3, [r7, #4]
 801a50c:	f103 33ff 	add.w	r3, r3, #4294967295
 801a510:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801a512:	697b      	ldr	r3, [r7, #20]
 801a514:	f103 0301 	add.w	r3, r3, #1
 801a518:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a51a:	68bb      	ldr	r3, [r7, #8]
 801a51c:	f103 0302 	add.w	r3, r3, #2
 801a520:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a522:	693b      	ldr	r3, [r7, #16]
 801a524:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801a52c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801a530:	2b00      	cmp	r3, #0
 801a532:	d113      	bne.n	801a55c <UART001_WriteDataMultiple+0x80>
 801a534:	687b      	ldr	r3, [r7, #4]
 801a536:	2b00      	cmp	r3, #0
 801a538:	d1e1      	bne.n	801a4fe <UART001_WriteDataMultiple+0x22>
 801a53a:	e00f      	b.n	801a55c <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 801a53c:	693b      	ldr	r3, [r7, #16]
 801a53e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801a540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a544:	2b00      	cmp	r3, #0
 801a546:	d109      	bne.n	801a55c <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 801a548:	68bb      	ldr	r3, [r7, #8]
 801a54a:	881b      	ldrh	r3, [r3, #0]
 801a54c:	461a      	mov	r2, r3
 801a54e:	693b      	ldr	r3, [r7, #16]
 801a550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 801a554:	697b      	ldr	r3, [r7, #20]
 801a556:	f103 0301 	add.w	r3, r3, #1
 801a55a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 801a55c:	697b      	ldr	r3, [r7, #20]
}
 801a55e:	4618      	mov	r0, r3
 801a560:	f107 071c 	add.w	r7, r7, #28
 801a564:	46bd      	mov	sp, r7
 801a566:	bc80      	pop	{r7}
 801a568:	4770      	bx	lr
 801a56a:	bf00      	nop

0801a56c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 801a56c:	b480      	push	{r7}
 801a56e:	b087      	sub	sp, #28
 801a570:	af00      	add	r7, sp, #0
 801a572:	60f8      	str	r0, [r7, #12]
 801a574:	60b9      	str	r1, [r7, #8]
 801a576:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 801a578:	f04f 0300 	mov.w	r3, #0
 801a57c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 801a57e:	68fb      	ldr	r3, [r7, #12]
 801a580:	681b      	ldr	r3, [r3, #0]
 801a582:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 801a584:	68fb      	ldr	r3, [r7, #12]
 801a586:	7f9b      	ldrb	r3, [r3, #30]
 801a588:	2b00      	cmp	r3, #0
 801a58a:	d01f      	beq.n	801a5cc <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a58c:	e011      	b.n	801a5b2 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 801a58e:	68bb      	ldr	r3, [r7, #8]
 801a590:	781b      	ldrb	r3, [r3, #0]
 801a592:	461a      	mov	r2, r3
 801a594:	693b      	ldr	r3, [r7, #16]
 801a596:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	f103 33ff 	add.w	r3, r3, #4294967295
 801a5a0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801a5a2:	697b      	ldr	r3, [r7, #20]
 801a5a4:	f103 0301 	add.w	r3, r3, #1
 801a5a8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a5aa:	68bb      	ldr	r3, [r7, #8]
 801a5ac:	f103 0301 	add.w	r3, r3, #1
 801a5b0:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a5b2:	693b      	ldr	r3, [r7, #16]
 801a5b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a5b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801a5bc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d113      	bne.n	801a5ec <UART001_WriteDataBytes+0x80>
 801a5c4:	687b      	ldr	r3, [r7, #4]
 801a5c6:	2b00      	cmp	r3, #0
 801a5c8:	d1e1      	bne.n	801a58e <UART001_WriteDataBytes+0x22>
 801a5ca:	e00f      	b.n	801a5ec <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 801a5cc:	693b      	ldr	r3, [r7, #16]
 801a5ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801a5d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a5d4:	2b00      	cmp	r3, #0
 801a5d6:	d109      	bne.n	801a5ec <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 801a5d8:	68bb      	ldr	r3, [r7, #8]
 801a5da:	781b      	ldrb	r3, [r3, #0]
 801a5dc:	461a      	mov	r2, r3
 801a5de:	693b      	ldr	r3, [r7, #16]
 801a5e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 801a5e4:	697b      	ldr	r3, [r7, #20]
 801a5e6:	f103 0301 	add.w	r3, r3, #1
 801a5ea:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 801a5ec:	697b      	ldr	r3, [r7, #20]
}
 801a5ee:	4618      	mov	r0, r3
 801a5f0:	f107 071c 	add.w	r7, r7, #28
 801a5f4:	46bd      	mov	sp, r7
 801a5f6:	bc80      	pop	{r7}
 801a5f8:	4770      	bx	lr
 801a5fa:	bf00      	nop

0801a5fc <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 801a5fc:	b480      	push	{r7}
 801a5fe:	b087      	sub	sp, #28
 801a600:	af00      	add	r7, sp, #0
 801a602:	6078      	str	r0, [r7, #4]
 801a604:	460b      	mov	r3, r1
 801a606:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 801a608:	f04f 0301 	mov.w	r3, #1
 801a60c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801a60e:	f04f 0300 	mov.w	r3, #0
 801a612:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a614:	687b      	ldr	r3, [r7, #4]
 801a616:	681b      	ldr	r3, [r3, #0]
 801a618:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 801a61a:	78fb      	ldrb	r3, [r7, #3]
 801a61c:	2b0f      	cmp	r3, #15
 801a61e:	d80b      	bhi.n	801a638 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 801a620:	68fb      	ldr	r3, [r7, #12]
 801a622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801a624:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 801a626:	78fb      	ldrb	r3, [r7, #3]
 801a628:	f04f 0201 	mov.w	r2, #1
 801a62c:	fa02 f303 	lsl.w	r3, r2, r3
 801a630:	693a      	ldr	r2, [r7, #16]
 801a632:	4013      	ands	r3, r2
 801a634:	613b      	str	r3, [r7, #16]
 801a636:	e01f      	b.n	801a678 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 801a638:	78fb      	ldrb	r3, [r7, #3]
 801a63a:	2b12      	cmp	r3, #18
 801a63c:	d80e      	bhi.n	801a65c <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 801a63e:	68fb      	ldr	r3, [r7, #12]
 801a640:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a644:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 801a646:	78fb      	ldrb	r3, [r7, #3]
 801a648:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 801a64c:	f04f 0201 	mov.w	r2, #1
 801a650:	fa02 f303 	lsl.w	r3, r2, r3
 801a654:	693a      	ldr	r2, [r7, #16]
 801a656:	4013      	ands	r3, r2
 801a658:	613b      	str	r3, [r7, #16]
 801a65a:	e00d      	b.n	801a678 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 801a65c:	68fb      	ldr	r3, [r7, #12]
 801a65e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a662:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 801a664:	78fb      	ldrb	r3, [r7, #3]
 801a666:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 801a66a:	f04f 0201 	mov.w	r2, #1
 801a66e:	fa02 f303 	lsl.w	r3, r2, r3
 801a672:	693a      	ldr	r2, [r7, #16]
 801a674:	4013      	ands	r3, r2
 801a676:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 801a678:	693b      	ldr	r3, [r7, #16]
 801a67a:	2b00      	cmp	r3, #0
 801a67c:	d002      	beq.n	801a684 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 801a67e:	f04f 0302 	mov.w	r3, #2
 801a682:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801a684:	697b      	ldr	r3, [r7, #20]
}
 801a686:	4618      	mov	r0, r3
 801a688:	f107 071c 	add.w	r7, r7, #28
 801a68c:	46bd      	mov	sp, r7
 801a68e:	bc80      	pop	{r7}
 801a690:	4770      	bx	lr
 801a692:	bf00      	nop

0801a694 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 801a694:	b480      	push	{r7}
 801a696:	b085      	sub	sp, #20
 801a698:	af00      	add	r7, sp, #0
 801a69a:	6078      	str	r0, [r7, #4]
 801a69c:	460b      	mov	r3, r1
 801a69e:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a6a0:	687b      	ldr	r3, [r7, #4]
 801a6a2:	681b      	ldr	r3, [r3, #0]
 801a6a4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 801a6a6:	78fb      	ldrb	r3, [r7, #3]
 801a6a8:	2b0f      	cmp	r3, #15
 801a6aa:	d80a      	bhi.n	801a6c2 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 801a6ac:	68fb      	ldr	r3, [r7, #12]
 801a6ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801a6b0:	78fb      	ldrb	r3, [r7, #3]
 801a6b2:	f04f 0101 	mov.w	r1, #1
 801a6b6:	fa01 f303 	lsl.w	r3, r1, r3
 801a6ba:	431a      	orrs	r2, r3
 801a6bc:	68fb      	ldr	r3, [r7, #12]
 801a6be:	64da      	str	r2, [r3, #76]	; 0x4c
 801a6c0:	e01f      	b.n	801a702 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 801a6c2:	78fb      	ldrb	r3, [r7, #3]
 801a6c4:	2b12      	cmp	r3, #18
 801a6c6:	d80e      	bhi.n	801a6e6 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a6c8:	68fb      	ldr	r3, [r7, #12]
 801a6ca:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 801a6ce:	78fb      	ldrb	r3, [r7, #3]
 801a6d0:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a6d4:	f04f 0101 	mov.w	r1, #1
 801a6d8:	fa01 f303 	lsl.w	r3, r1, r3
 801a6dc:	431a      	orrs	r2, r3
 801a6de:	68fb      	ldr	r3, [r7, #12]
 801a6e0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 801a6e4:	e00d      	b.n	801a702 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a6e6:	68fb      	ldr	r3, [r7, #12]
 801a6e8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 801a6ec:	78fb      	ldrb	r3, [r7, #3]
 801a6ee:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a6f2:	f04f 0101 	mov.w	r1, #1
 801a6f6:	fa01 f303 	lsl.w	r3, r1, r3
 801a6fa:	431a      	orrs	r2, r3
 801a6fc:	68fb      	ldr	r3, [r7, #12]
 801a6fe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 801a702:	f107 0714 	add.w	r7, r7, #20
 801a706:	46bd      	mov	sp, r7
 801a708:	bc80      	pop	{r7}
 801a70a:	4770      	bx	lr

0801a70c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801a70c:	b480      	push	{r7}
 801a70e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801a710:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801a714:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a718:	68db      	ldr	r3, [r3, #12]
 801a71a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801a71e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801a722:	4618      	mov	r0, r3
 801a724:	46bd      	mov	sp, r7
 801a726:	bc80      	pop	{r7}
 801a728:	4770      	bx	lr
 801a72a:	bf00      	nop

0801a72c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801a72c:	b480      	push	{r7}
 801a72e:	b083      	sub	sp, #12
 801a730:	af00      	add	r7, sp, #0
 801a732:	4603      	mov	r3, r0
 801a734:	6039      	str	r1, [r7, #0]
 801a736:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801a738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a73c:	2b00      	cmp	r3, #0
 801a73e:	da10      	bge.n	801a762 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801a740:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801a744:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a748:	79fa      	ldrb	r2, [r7, #7]
 801a74a:	f002 020f 	and.w	r2, r2, #15
 801a74e:	f1a2 0104 	sub.w	r1, r2, #4
 801a752:	683a      	ldr	r2, [r7, #0]
 801a754:	b2d2      	uxtb	r2, r2
 801a756:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801a75a:	b2d2      	uxtb	r2, r2
 801a75c:	185b      	adds	r3, r3, r1
 801a75e:	761a      	strb	r2, [r3, #24]
 801a760:	e00d      	b.n	801a77e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801a762:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801a766:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a76a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801a76e:	683a      	ldr	r2, [r7, #0]
 801a770:	b2d2      	uxtb	r2, r2
 801a772:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801a776:	b2d2      	uxtb	r2, r2
 801a778:	185b      	adds	r3, r3, r1
 801a77a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801a77e:	f107 070c 	add.w	r7, r7, #12
 801a782:	46bd      	mov	sp, r7
 801a784:	bc80      	pop	{r7}
 801a786:	4770      	bx	lr

0801a788 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801a788:	b480      	push	{r7}
 801a78a:	b089      	sub	sp, #36	; 0x24
 801a78c:	af00      	add	r7, sp, #0
 801a78e:	60f8      	str	r0, [r7, #12]
 801a790:	60b9      	str	r1, [r7, #8]
 801a792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801a794:	68fb      	ldr	r3, [r7, #12]
 801a796:	f003 0307 	and.w	r3, r3, #7
 801a79a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801a79c:	69fb      	ldr	r3, [r7, #28]
 801a79e:	f1c3 0307 	rsb	r3, r3, #7
 801a7a2:	2b06      	cmp	r3, #6
 801a7a4:	bf28      	it	cs
 801a7a6:	2306      	movcs	r3, #6
 801a7a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801a7aa:	69fb      	ldr	r3, [r7, #28]
 801a7ac:	f103 0306 	add.w	r3, r3, #6
 801a7b0:	2b06      	cmp	r3, #6
 801a7b2:	d903      	bls.n	801a7bc <NVIC_EncodePriority+0x34>
 801a7b4:	69fb      	ldr	r3, [r7, #28]
 801a7b6:	f103 33ff 	add.w	r3, r3, #4294967295
 801a7ba:	e001      	b.n	801a7c0 <NVIC_EncodePriority+0x38>
 801a7bc:	f04f 0300 	mov.w	r3, #0
 801a7c0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801a7c2:	69bb      	ldr	r3, [r7, #24]
 801a7c4:	f04f 0201 	mov.w	r2, #1
 801a7c8:	fa02 f303 	lsl.w	r3, r2, r3
 801a7cc:	f103 33ff 	add.w	r3, r3, #4294967295
 801a7d0:	461a      	mov	r2, r3
 801a7d2:	68bb      	ldr	r3, [r7, #8]
 801a7d4:	401a      	ands	r2, r3
 801a7d6:	697b      	ldr	r3, [r7, #20]
 801a7d8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801a7dc:	697b      	ldr	r3, [r7, #20]
 801a7de:	f04f 0101 	mov.w	r1, #1
 801a7e2:	fa01 f303 	lsl.w	r3, r1, r3
 801a7e6:	f103 33ff 	add.w	r3, r3, #4294967295
 801a7ea:	4619      	mov	r1, r3
 801a7ec:	687b      	ldr	r3, [r7, #4]
 801a7ee:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801a7f0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801a7f2:	4618      	mov	r0, r3
 801a7f4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801a7f8:	46bd      	mov	sp, r7
 801a7fa:	bc80      	pop	{r7}
 801a7fc:	4770      	bx	lr
 801a7fe:	bf00      	nop

0801a800 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801a800:	b580      	push	{r7, lr}
 801a802:	b082      	sub	sp, #8
 801a804:	af00      	add	r7, sp, #0
 801a806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 801a808:	687b      	ldr	r3, [r7, #4]
 801a80a:	f103 32ff 	add.w	r2, r3, #4294967295
 801a80e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801a812:	429a      	cmp	r2, r3
 801a814:	d902      	bls.n	801a81c <SysTick_Config+0x1c>
 801a816:	f04f 0301 	mov.w	r3, #1
 801a81a:	e01d      	b.n	801a858 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 801a81c:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a820:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a824:	687a      	ldr	r2, [r7, #4]
 801a826:	f102 32ff 	add.w	r2, r2, #4294967295
 801a82a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 801a82c:	f04f 30ff 	mov.w	r0, #4294967295
 801a830:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801a834:	f7ff ff7a 	bl	801a72c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 801a838:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a83c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a840:	f04f 0200 	mov.w	r2, #0
 801a844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801a846:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a84a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a84e:	f04f 0207 	mov.w	r2, #7
 801a852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 801a854:	f04f 0300 	mov.w	r3, #0
}
 801a858:	4618      	mov	r0, r3
 801a85a:	f107 0708 	add.w	r7, r7, #8
 801a85e:	46bd      	mov	sp, r7
 801a860:	bd80      	pop	{r7, pc}
 801a862:	bf00      	nop

0801a864 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 801a864:	b480      	push	{r7}
 801a866:	b087      	sub	sp, #28
 801a868:	af00      	add	r7, sp, #0
 801a86a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 801a86c:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a874:	687a      	ldr	r2, [r7, #4]
 801a876:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801a87a:	189b      	adds	r3, r3, r2
 801a87c:	f103 0308 	add.w	r3, r3, #8
 801a880:	681b      	ldr	r3, [r3, #0]
 801a882:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 801a884:	f640 0330 	movw	r3, #2096	; 0x830
 801a888:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a88c:	681b      	ldr	r3, [r3, #0]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d10d      	bne.n	801a8ae <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 801a892:	687b      	ldr	r3, [r7, #4]
 801a894:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801a898:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a8a0:	18d2      	adds	r2, r2, r3
 801a8a2:	f640 0330 	movw	r3, #2096	; 0x830
 801a8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a8aa:	601a      	str	r2, [r3, #0]
 801a8ac:	e0de      	b.n	801aa6c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 801a8ae:	f640 0330 	movw	r3, #2096	; 0x830
 801a8b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a8b6:	681b      	ldr	r3, [r3, #0]
 801a8b8:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 801a8ba:	68fb      	ldr	r3, [r7, #12]
 801a8bc:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 801a8be:	e0d1      	b.n	801aa64 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 801a8c0:	697b      	ldr	r3, [r7, #20]
 801a8c2:	689b      	ldr	r3, [r3, #8]
 801a8c4:	693a      	ldr	r2, [r7, #16]
 801a8c6:	1ad3      	subs	r3, r2, r3
 801a8c8:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 801a8ca:	693b      	ldr	r3, [r7, #16]
 801a8cc:	2b00      	cmp	r3, #0
 801a8ce:	f280 809c 	bge.w	801aa0a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 801a8d2:	697b      	ldr	r3, [r7, #20]
 801a8d4:	69db      	ldr	r3, [r3, #28]
 801a8d6:	2b00      	cmp	r3, #0
 801a8d8:	d02e      	beq.n	801a938 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 801a8da:	697b      	ldr	r3, [r7, #20]
 801a8dc:	69da      	ldr	r2, [r3, #28]
 801a8de:	687b      	ldr	r3, [r7, #4]
 801a8e0:	ea4f 1143 	mov.w	r1, r3, lsl #5
 801a8e4:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a8ec:	18cb      	adds	r3, r1, r3
 801a8ee:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 801a8f0:	697b      	ldr	r3, [r7, #20]
 801a8f2:	69da      	ldr	r2, [r3, #28]
 801a8f4:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a8fc:	6879      	ldr	r1, [r7, #4]
 801a8fe:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801a902:	185b      	adds	r3, r3, r1
 801a904:	f103 031c 	add.w	r3, r3, #28
 801a908:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 801a90a:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a912:	687a      	ldr	r2, [r7, #4]
 801a914:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801a918:	189b      	adds	r3, r3, r2
 801a91a:	f103 0318 	add.w	r3, r3, #24
 801a91e:	697a      	ldr	r2, [r7, #20]
 801a920:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801a928:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a92c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a930:	18d2      	adds	r2, r2, r3
 801a932:	697b      	ldr	r3, [r7, #20]
 801a934:	61da      	str	r2, [r3, #28]
 801a936:	e02a      	b.n	801a98e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 801a938:	f640 0330 	movw	r3, #2096	; 0x830
 801a93c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a940:	681a      	ldr	r2, [r3, #0]
 801a942:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a94a:	6879      	ldr	r1, [r7, #4]
 801a94c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801a950:	185b      	adds	r3, r3, r1
 801a952:	f103 0318 	add.w	r3, r3, #24
 801a956:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 801a958:	f640 0330 	movw	r3, #2096	; 0x830
 801a95c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a960:	681a      	ldr	r2, [r3, #0]
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	ea4f 1143 	mov.w	r1, r3, lsl #5
 801a968:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a96c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a970:	18cb      	adds	r3, r1, r3
 801a972:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 801a974:	687b      	ldr	r3, [r7, #4]
 801a976:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801a97a:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a97e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a982:	18d2      	adds	r2, r2, r3
 801a984:	f640 0330 	movw	r3, #2096	; 0x830
 801a988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a98c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 801a98e:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a996:	687a      	ldr	r2, [r7, #4]
 801a998:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801a99c:	189b      	adds	r3, r3, r2
 801a99e:	f103 0318 	add.w	r3, r3, #24
 801a9a2:	681b      	ldr	r3, [r3, #0]
 801a9a4:	689a      	ldr	r2, [r3, #8]
 801a9a6:	693b      	ldr	r3, [r7, #16]
 801a9a8:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 801a9aa:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a9ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a9b2:	6879      	ldr	r1, [r7, #4]
 801a9b4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801a9b8:	185b      	adds	r3, r3, r1
 801a9ba:	f103 0308 	add.w	r3, r3, #8
 801a9be:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 801a9c0:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a9c8:	687a      	ldr	r2, [r7, #4]
 801a9ca:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801a9ce:	189b      	adds	r3, r3, r2
 801a9d0:	f103 0318 	add.w	r3, r3, #24
 801a9d4:	681a      	ldr	r2, [r3, #0]
 801a9d6:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a9da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a9de:	6879      	ldr	r1, [r7, #4]
 801a9e0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801a9e4:	185b      	adds	r3, r3, r1
 801a9e6:	f103 0318 	add.w	r3, r3, #24
 801a9ea:	681b      	ldr	r3, [r3, #0]
 801a9ec:	6899      	ldr	r1, [r3, #8]
 801a9ee:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801a9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a9f6:	6878      	ldr	r0, [r7, #4]
 801a9f8:	ea4f 1040 	mov.w	r0, r0, lsl #5
 801a9fc:	181b      	adds	r3, r3, r0
 801a9fe:	f103 0308 	add.w	r3, r3, #8
 801aa02:	681b      	ldr	r3, [r3, #0]
 801aa04:	1acb      	subs	r3, r1, r3
 801aa06:	6093      	str	r3, [r2, #8]
        break;
 801aa08:	e030      	b.n	801aa6c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 801aa0a:	693b      	ldr	r3, [r7, #16]
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	db26      	blt.n	801aa5e <SYSTM001_lInsertTimerList+0x1fa>
 801aa10:	697b      	ldr	r3, [r7, #20]
 801aa12:	699b      	ldr	r3, [r3, #24]
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	d122      	bne.n	801aa5e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 801aa18:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aa1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa20:	687a      	ldr	r2, [r7, #4]
 801aa22:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aa26:	189b      	adds	r3, r3, r2
 801aa28:	f103 031c 	add.w	r3, r3, #28
 801aa2c:	697a      	ldr	r2, [r7, #20]
 801aa2e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 801aa30:	687b      	ldr	r3, [r7, #4]
 801aa32:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801aa36:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aa3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa3e:	18d2      	adds	r2, r2, r3
 801aa40:	697b      	ldr	r3, [r7, #20]
 801aa42:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 801aa44:	693a      	ldr	r2, [r7, #16]
 801aa46:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aa4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa4e:	6879      	ldr	r1, [r7, #4]
 801aa50:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801aa54:	185b      	adds	r3, r3, r1
 801aa56:	f103 0308 	add.w	r3, r3, #8
 801aa5a:	601a      	str	r2, [r3, #0]
          break;
 801aa5c:	e006      	b.n	801aa6c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 801aa5e:	697b      	ldr	r3, [r7, #20]
 801aa60:	699b      	ldr	r3, [r3, #24]
 801aa62:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 801aa64:	697b      	ldr	r3, [r7, #20]
 801aa66:	2b00      	cmp	r3, #0
 801aa68:	f47f af2a 	bne.w	801a8c0 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 801aa6c:	f107 071c 	add.w	r7, r7, #28
 801aa70:	46bd      	mov	sp, r7
 801aa72:	bc80      	pop	{r7}
 801aa74:	4770      	bx	lr
 801aa76:	bf00      	nop

0801aa78 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 801aa78:	b480      	push	{r7}
 801aa7a:	b085      	sub	sp, #20
 801aa7c:	af00      	add	r7, sp, #0
 801aa7e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 801aa80:	687b      	ldr	r3, [r7, #4]
 801aa82:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801aa86:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aa8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa8e:	18d3      	adds	r3, r2, r3
 801aa90:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 801aa92:	68fb      	ldr	r3, [r7, #12]
 801aa94:	69db      	ldr	r3, [r3, #28]
 801aa96:	2b00      	cmp	r3, #0
 801aa98:	d10b      	bne.n	801aab2 <SYSTM001_lRemoveTimerList+0x3a>
 801aa9a:	68fb      	ldr	r3, [r7, #12]
 801aa9c:	699b      	ldr	r3, [r3, #24]
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d107      	bne.n	801aab2 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 801aaa2:	f640 0330 	movw	r3, #2096	; 0x830
 801aaa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aaaa:	f04f 0200 	mov.w	r2, #0
 801aaae:	601a      	str	r2, [r3, #0]
 801aab0:	e049      	b.n	801ab46 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 801aab2:	68fb      	ldr	r3, [r7, #12]
 801aab4:	69db      	ldr	r3, [r3, #28]
 801aab6:	2b00      	cmp	r3, #0
 801aab8:	d11c      	bne.n	801aaf4 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 801aaba:	68fb      	ldr	r3, [r7, #12]
 801aabc:	699a      	ldr	r2, [r3, #24]
 801aabe:	f640 0330 	movw	r3, #2096	; 0x830
 801aac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aac6:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 801aac8:	f640 0330 	movw	r3, #2096	; 0x830
 801aacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aad0:	681b      	ldr	r3, [r3, #0]
 801aad2:	f04f 0200 	mov.w	r2, #0
 801aad6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 801aad8:	68fb      	ldr	r3, [r7, #12]
 801aada:	699b      	ldr	r3, [r3, #24]
 801aadc:	68fa      	ldr	r2, [r7, #12]
 801aade:	6992      	ldr	r2, [r2, #24]
 801aae0:	6891      	ldr	r1, [r2, #8]
 801aae2:	68fa      	ldr	r2, [r7, #12]
 801aae4:	6892      	ldr	r2, [r2, #8]
 801aae6:	188a      	adds	r2, r1, r2
 801aae8:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 801aaea:	68fb      	ldr	r3, [r7, #12]
 801aaec:	f04f 0200 	mov.w	r2, #0
 801aaf0:	619a      	str	r2, [r3, #24]
 801aaf2:	e028      	b.n	801ab46 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 801aaf4:	68fb      	ldr	r3, [r7, #12]
 801aaf6:	699b      	ldr	r3, [r3, #24]
 801aaf8:	2b00      	cmp	r3, #0
 801aafa:	d109      	bne.n	801ab10 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 801aafc:	68fb      	ldr	r3, [r7, #12]
 801aafe:	69db      	ldr	r3, [r3, #28]
 801ab00:	f04f 0200 	mov.w	r2, #0
 801ab04:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 801ab06:	68fb      	ldr	r3, [r7, #12]
 801ab08:	f04f 0200 	mov.w	r2, #0
 801ab0c:	61da      	str	r2, [r3, #28]
 801ab0e:	e01a      	b.n	801ab46 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 801ab10:	68fb      	ldr	r3, [r7, #12]
 801ab12:	69db      	ldr	r3, [r3, #28]
 801ab14:	68fa      	ldr	r2, [r7, #12]
 801ab16:	6992      	ldr	r2, [r2, #24]
 801ab18:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 801ab1a:	68fb      	ldr	r3, [r7, #12]
 801ab1c:	699b      	ldr	r3, [r3, #24]
 801ab1e:	68fa      	ldr	r2, [r7, #12]
 801ab20:	69d2      	ldr	r2, [r2, #28]
 801ab22:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 801ab24:	68fb      	ldr	r3, [r7, #12]
 801ab26:	699b      	ldr	r3, [r3, #24]
 801ab28:	68fa      	ldr	r2, [r7, #12]
 801ab2a:	6992      	ldr	r2, [r2, #24]
 801ab2c:	6891      	ldr	r1, [r2, #8]
 801ab2e:	68fa      	ldr	r2, [r7, #12]
 801ab30:	6892      	ldr	r2, [r2, #8]
 801ab32:	188a      	adds	r2, r1, r2
 801ab34:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 801ab36:	68fb      	ldr	r3, [r7, #12]
 801ab38:	f04f 0200 	mov.w	r2, #0
 801ab3c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	f04f 0200 	mov.w	r2, #0
 801ab44:	61da      	str	r2, [r3, #28]
  }
}
 801ab46:	f107 0714 	add.w	r7, r7, #20
 801ab4a:	46bd      	mov	sp, r7
 801ab4c:	bc80      	pop	{r7}
 801ab4e:	4770      	bx	lr

0801ab50 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 801ab50:	b580      	push	{r7, lr}
 801ab52:	b082      	sub	sp, #8
 801ab54:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 801ab56:	f640 0330 	movw	r3, #2096	; 0x830
 801ab5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab5e:	681b      	ldr	r3, [r3, #0]
 801ab60:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 801ab62:	e031      	b.n	801abc8 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 801ab64:	687b      	ldr	r3, [r7, #4]
 801ab66:	791b      	ldrb	r3, [r3, #4]
 801ab68:	2b00      	cmp	r3, #0
 801ab6a:	d10f      	bne.n	801ab8c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 801ab6c:	687b      	ldr	r3, [r7, #4]
 801ab6e:	681b      	ldr	r3, [r3, #0]
 801ab70:	4618      	mov	r0, r3
 801ab72:	f7ff ff81 	bl	801aa78 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 801ab76:	687b      	ldr	r3, [r7, #4]
 801ab78:	f04f 0201 	mov.w	r2, #1
 801ab7c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 801ab7e:	687b      	ldr	r3, [r7, #4]
 801ab80:	691b      	ldr	r3, [r3, #16]
 801ab82:	687a      	ldr	r2, [r7, #4]
 801ab84:	6952      	ldr	r2, [r2, #20]
 801ab86:	4610      	mov	r0, r2
 801ab88:	4798      	blx	r3
 801ab8a:	e017      	b.n	801abbc <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	791b      	ldrb	r3, [r3, #4]
 801ab90:	2b01      	cmp	r3, #1
 801ab92:	d121      	bne.n	801abd8 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 801ab94:	687b      	ldr	r3, [r7, #4]
 801ab96:	681b      	ldr	r3, [r3, #0]
 801ab98:	4618      	mov	r0, r3
 801ab9a:	f7ff ff6d 	bl	801aa78 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 801ab9e:	687b      	ldr	r3, [r7, #4]
 801aba0:	68da      	ldr	r2, [r3, #12]
 801aba2:	687b      	ldr	r3, [r7, #4]
 801aba4:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 801aba6:	687b      	ldr	r3, [r7, #4]
 801aba8:	681b      	ldr	r3, [r3, #0]
 801abaa:	4618      	mov	r0, r3
 801abac:	f7ff fe5a 	bl	801a864 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 801abb0:	687b      	ldr	r3, [r7, #4]
 801abb2:	691b      	ldr	r3, [r3, #16]
 801abb4:	687a      	ldr	r2, [r7, #4]
 801abb6:	6952      	ldr	r2, [r2, #20]
 801abb8:	4610      	mov	r0, r2
 801abba:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 801abbc:	f640 0330 	movw	r3, #2096	; 0x830
 801abc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abc4:	681b      	ldr	r3, [r3, #0]
 801abc6:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	2b00      	cmp	r3, #0
 801abcc:	d005      	beq.n	801abda <SYSTM001_lTimerHandler+0x8a>
 801abce:	687b      	ldr	r3, [r7, #4]
 801abd0:	689b      	ldr	r3, [r3, #8]
 801abd2:	2b00      	cmp	r3, #0
 801abd4:	d0c6      	beq.n	801ab64 <SYSTM001_lTimerHandler+0x14>
 801abd6:	e000      	b.n	801abda <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 801abd8:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 801abda:	f107 0708 	add.w	r7, r7, #8
 801abde:	46bd      	mov	sp, r7
 801abe0:	bd80      	pop	{r7, pc}
 801abe2:	bf00      	nop

0801abe4 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 801abe4:	b580      	push	{r7, lr}
 801abe6:	b082      	sub	sp, #8
 801abe8:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 801abea:	f640 0330 	movw	r3, #2096	; 0x830
 801abee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abf2:	681b      	ldr	r3, [r3, #0]
 801abf4:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 801abf6:	f640 0338 	movw	r3, #2104	; 0x838
 801abfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abfe:	681b      	ldr	r3, [r3, #0]
 801ac00:	f103 0201 	add.w	r2, r3, #1
 801ac04:	f640 0338 	movw	r3, #2104	; 0x838
 801ac08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac0c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	2b00      	cmp	r3, #0
 801ac12:	d010      	beq.n	801ac36 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 801ac14:	687b      	ldr	r3, [r7, #4]
 801ac16:	689b      	ldr	r3, [r3, #8]
 801ac18:	2b01      	cmp	r3, #1
 801ac1a:	d906      	bls.n	801ac2a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	689b      	ldr	r3, [r3, #8]
 801ac20:	f103 32ff 	add.w	r2, r3, #4294967295
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	609a      	str	r2, [r3, #8]
 801ac28:	e005      	b.n	801ac36 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	f04f 0200 	mov.w	r2, #0
 801ac30:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 801ac32:	f7ff ff8d 	bl	801ab50 <SYSTM001_lTimerHandler>
    }
  }
}
 801ac36:	f107 0708 	add.w	r7, r7, #8
 801ac3a:	46bd      	mov	sp, r7
 801ac3c:	bd80      	pop	{r7, pc}
 801ac3e:	bf00      	nop

0801ac40 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 801ac40:	b580      	push	{r7, lr}
 801ac42:	b082      	sub	sp, #8
 801ac44:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 801ac46:	f04f 0300 	mov.w	r3, #0
 801ac4a:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 801ac4c:	f640 0330 	movw	r3, #2096	; 0x830
 801ac50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac54:	f04f 0200 	mov.w	r2, #0
 801ac58:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 801ac5a:	f006 f949 	bl	8020ef0 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 801ac5e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 801ac62:	f2c0 0001 	movt	r0, #1
 801ac66:	f7ff fdcb 	bl	801a800 <SysTick_Config>
 801ac6a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 801ac6c:	f7ff fd4e 	bl	801a70c <NVIC_GetPriorityGrouping>
 801ac70:	4603      	mov	r3, r0
 801ac72:	4618      	mov	r0, r3
 801ac74:	f04f 010a 	mov.w	r1, #10
 801ac78:	f04f 0200 	mov.w	r2, #0
 801ac7c:	f7ff fd84 	bl	801a788 <NVIC_EncodePriority>
 801ac80:	4603      	mov	r3, r0
 801ac82:	f04f 30ff 	mov.w	r0, #4294967295
 801ac86:	4619      	mov	r1, r3
 801ac88:	f7ff fd50 	bl	801a72c <NVIC_SetPriority>
  TimerTracker = 0UL;
 801ac8c:	f640 0334 	movw	r3, #2100	; 0x834
 801ac90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac94:	f04f 0200 	mov.w	r2, #0
 801ac98:	601a      	str	r2, [r3, #0]

}
 801ac9a:	f107 0708 	add.w	r7, r7, #8
 801ac9e:	46bd      	mov	sp, r7
 801aca0:	bd80      	pop	{r7, pc}
 801aca2:	bf00      	nop

0801aca4 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 801aca4:	b480      	push	{r7}
 801aca6:	b089      	sub	sp, #36	; 0x24
 801aca8:	af00      	add	r7, sp, #0
 801acaa:	60f8      	str	r0, [r7, #12]
 801acac:	607a      	str	r2, [r7, #4]
 801acae:	603b      	str	r3, [r7, #0]
 801acb0:	460b      	mov	r3, r1
 801acb2:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 801acb4:	f04f 0300 	mov.w	r3, #0
 801acb8:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 801acba:	f04f 0300 	mov.w	r3, #0
 801acbe:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 801acc0:	f04f 0300 	mov.w	r3, #0
 801acc4:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 801acc6:	7afb      	ldrb	r3, [r7, #11]
 801acc8:	2b00      	cmp	r3, #0
 801acca:	d005      	beq.n	801acd8 <SYSTM001_CreateTimer+0x34>
 801accc:	7afb      	ldrb	r3, [r7, #11]
 801acce:	2b01      	cmp	r3, #1
 801acd0:	d002      	beq.n	801acd8 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 801acd2:	f04f 0301 	mov.w	r3, #1
 801acd6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 801acd8:	68fb      	ldr	r3, [r7, #12]
 801acda:	2b00      	cmp	r3, #0
 801acdc:	d102      	bne.n	801ace4 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 801acde:	f04f 0301 	mov.w	r3, #1
 801ace2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 801ace4:	68fb      	ldr	r3, [r7, #12]
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d102      	bne.n	801acf0 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 801acea:	f04f 0301 	mov.w	r3, #1
 801acee:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 801acf0:	687b      	ldr	r3, [r7, #4]
 801acf2:	2b00      	cmp	r3, #0
 801acf4:	d102      	bne.n	801acfc <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 801acf6:	f04f 0301 	mov.w	r3, #1
 801acfa:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 801acfc:	697b      	ldr	r3, [r7, #20]
 801acfe:	2b00      	cmp	r3, #0
 801ad00:	f040 8098 	bne.w	801ae34 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 801ad04:	f04f 0300 	mov.w	r3, #0
 801ad08:	61bb      	str	r3, [r7, #24]
 801ad0a:	e08f      	b.n	801ae2c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 801ad0c:	f640 0334 	movw	r3, #2100	; 0x834
 801ad10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad14:	681a      	ldr	r2, [r3, #0]
 801ad16:	69bb      	ldr	r3, [r7, #24]
 801ad18:	fa22 f303 	lsr.w	r3, r2, r3
 801ad1c:	f003 0301 	and.w	r3, r3, #1
 801ad20:	2b00      	cmp	r3, #0
 801ad22:	d17f      	bne.n	801ae24 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 801ad24:	69bb      	ldr	r3, [r7, #24]
 801ad26:	f04f 0201 	mov.w	r2, #1
 801ad2a:	fa02 f203 	lsl.w	r2, r2, r3
 801ad2e:	f640 0334 	movw	r3, #2100	; 0x834
 801ad32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad36:	681b      	ldr	r3, [r3, #0]
 801ad38:	431a      	orrs	r2, r3
 801ad3a:	f640 0334 	movw	r3, #2100	; 0x834
 801ad3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad42:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 801ad44:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ad48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad4c:	69ba      	ldr	r2, [r7, #24]
 801ad4e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ad52:	189b      	adds	r3, r3, r2
 801ad54:	69ba      	ldr	r2, [r7, #24]
 801ad56:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 801ad58:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ad5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad60:	69ba      	ldr	r2, [r7, #24]
 801ad62:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ad66:	189b      	adds	r3, r3, r2
 801ad68:	7afa      	ldrb	r2, [r7, #11]
 801ad6a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 801ad6c:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ad70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad74:	69ba      	ldr	r2, [r7, #24]
 801ad76:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ad7a:	189b      	adds	r3, r3, r2
 801ad7c:	f04f 0201 	mov.w	r2, #1
 801ad80:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 801ad82:	68fb      	ldr	r3, [r7, #12]
 801ad84:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 801ad88:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ad8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad90:	69b9      	ldr	r1, [r7, #24]
 801ad92:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801ad96:	185b      	adds	r3, r3, r1
 801ad98:	f103 0308 	add.w	r3, r3, #8
 801ad9c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 801ad9e:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ada2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ada6:	69ba      	ldr	r2, [r7, #24]
 801ada8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801adac:	189b      	adds	r3, r3, r2
 801adae:	f103 030c 	add.w	r3, r3, #12
 801adb2:	68fa      	ldr	r2, [r7, #12]
 801adb4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 801adb6:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801adba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801adbe:	69ba      	ldr	r2, [r7, #24]
 801adc0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801adc4:	189b      	adds	r3, r3, r2
 801adc6:	f103 0310 	add.w	r3, r3, #16
 801adca:	687a      	ldr	r2, [r7, #4]
 801adcc:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 801adce:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801add2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801add6:	69ba      	ldr	r2, [r7, #24]
 801add8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801addc:	189b      	adds	r3, r3, r2
 801adde:	f103 0314 	add.w	r3, r3, #20
 801ade2:	683a      	ldr	r2, [r7, #0]
 801ade4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 801ade6:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801adea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801adee:	69ba      	ldr	r2, [r7, #24]
 801adf0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801adf4:	189b      	adds	r3, r3, r2
 801adf6:	f103 031c 	add.w	r3, r3, #28
 801adfa:	f04f 0200 	mov.w	r2, #0
 801adfe:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 801ae00:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ae04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ae08:	69ba      	ldr	r2, [r7, #24]
 801ae0a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ae0e:	189b      	adds	r3, r3, r2
 801ae10:	f103 0318 	add.w	r3, r3, #24
 801ae14:	f04f 0200 	mov.w	r2, #0
 801ae18:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 801ae1a:	69bb      	ldr	r3, [r7, #24]
 801ae1c:	f103 0301 	add.w	r3, r3, #1
 801ae20:	61fb      	str	r3, [r7, #28]
               break;
 801ae22:	e007      	b.n	801ae34 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 801ae24:	69bb      	ldr	r3, [r7, #24]
 801ae26:	f103 0301 	add.w	r3, r3, #1
 801ae2a:	61bb      	str	r3, [r7, #24]
 801ae2c:	69bb      	ldr	r3, [r7, #24]
 801ae2e:	2b1f      	cmp	r3, #31
 801ae30:	f67f af6c 	bls.w	801ad0c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 801ae34:	69fb      	ldr	r3, [r7, #28]
}  
 801ae36:	4618      	mov	r0, r3
 801ae38:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801ae3c:	46bd      	mov	sp, r7
 801ae3e:	bc80      	pop	{r7}
 801ae40:	4770      	bx	lr
 801ae42:	bf00      	nop

0801ae44 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 801ae44:	b580      	push	{r7, lr}
 801ae46:	b084      	sub	sp, #16
 801ae48:	af00      	add	r7, sp, #0
 801ae4a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801ae4c:	f04f 0300 	mov.w	r3, #0
 801ae50:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	2b20      	cmp	r3, #32
 801ae56:	d902      	bls.n	801ae5e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 801ae58:	f04f 0301 	mov.w	r3, #1
 801ae5c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801ae5e:	f640 0334 	movw	r3, #2100	; 0x834
 801ae62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ae66:	681a      	ldr	r2, [r3, #0]
 801ae68:	687b      	ldr	r3, [r7, #4]
 801ae6a:	f103 33ff 	add.w	r3, r3, #4294967295
 801ae6e:	fa22 f303 	lsr.w	r3, r2, r3
 801ae72:	f003 0301 	and.w	r3, r3, #1
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	d102      	bne.n	801ae80 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801ae7a:	f04f 0301 	mov.w	r3, #1
 801ae7e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 801ae80:	687b      	ldr	r3, [r7, #4]
 801ae82:	f103 32ff 	add.w	r2, r3, #4294967295
 801ae86:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801ae8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ae8e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ae92:	189b      	adds	r3, r3, r2
 801ae94:	f103 0308 	add.w	r3, r3, #8
 801ae98:	681b      	ldr	r3, [r3, #0]
 801ae9a:	2b00      	cmp	r3, #0
 801ae9c:	d102      	bne.n	801aea4 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801ae9e:	f04f 0301 	mov.w	r3, #1
 801aea2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 801aea4:	68fb      	ldr	r3, [r7, #12]
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	d11f      	bne.n	801aeea <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 801aeaa:	687b      	ldr	r3, [r7, #4]
 801aeac:	f103 32ff 	add.w	r2, r3, #4294967295
 801aeb0:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aeb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aeb8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aebc:	189b      	adds	r3, r3, r2
 801aebe:	795b      	ldrb	r3, [r3, #5]
 801aec0:	2b00      	cmp	r3, #0
 801aec2:	d012      	beq.n	801aeea <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 801aec4:	687b      	ldr	r3, [r7, #4]
 801aec6:	f103 32ff 	add.w	r2, r3, #4294967295
 801aeca:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801aece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aed2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aed6:	189b      	adds	r3, r3, r2
 801aed8:	f04f 0200 	mov.w	r2, #0
 801aedc:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 801aede:	687b      	ldr	r3, [r7, #4]
 801aee0:	f103 33ff 	add.w	r3, r3, #4294967295
 801aee4:	4618      	mov	r0, r3
 801aee6:	f7ff fcbd 	bl	801a864 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 801aeea:	68fb      	ldr	r3, [r7, #12]
}
 801aeec:	4618      	mov	r0, r3
 801aeee:	f107 0710 	add.w	r7, r7, #16
 801aef2:	46bd      	mov	sp, r7
 801aef4:	bd80      	pop	{r7, pc}
 801aef6:	bf00      	nop

0801aef8 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 801aef8:	b580      	push	{r7, lr}
 801aefa:	b084      	sub	sp, #16
 801aefc:	af00      	add	r7, sp, #0
 801aefe:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801af00:	f04f 0300 	mov.w	r3, #0
 801af04:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801af06:	687b      	ldr	r3, [r7, #4]
 801af08:	2b20      	cmp	r3, #32
 801af0a:	d902      	bls.n	801af12 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801af0c:	f04f 0301 	mov.w	r3, #1
 801af10:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801af12:	f640 0334 	movw	r3, #2100	; 0x834
 801af16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af1a:	681a      	ldr	r2, [r3, #0]
 801af1c:	687b      	ldr	r3, [r7, #4]
 801af1e:	f103 33ff 	add.w	r3, r3, #4294967295
 801af22:	fa22 f303 	lsr.w	r3, r2, r3
 801af26:	f003 0301 	and.w	r3, r3, #1
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d102      	bne.n	801af34 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801af2e:	f04f 0301 	mov.w	r3, #1
 801af32:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 801af34:	68fb      	ldr	r3, [r7, #12]
 801af36:	2b00      	cmp	r3, #0
 801af38:	d11f      	bne.n	801af7a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 801af3a:	687b      	ldr	r3, [r7, #4]
 801af3c:	f103 32ff 	add.w	r2, r3, #4294967295
 801af40:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801af44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af48:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af4c:	189b      	adds	r3, r3, r2
 801af4e:	795b      	ldrb	r3, [r3, #5]
 801af50:	2b01      	cmp	r3, #1
 801af52:	d012      	beq.n	801af7a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 801af54:	687b      	ldr	r3, [r7, #4]
 801af56:	f103 33ff 	add.w	r3, r3, #4294967295
 801af5a:	4618      	mov	r0, r3
 801af5c:	f7ff fd8c 	bl	801aa78 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 801af60:	687b      	ldr	r3, [r7, #4]
 801af62:	f103 32ff 	add.w	r2, r3, #4294967295
 801af66:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801af6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af6e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af72:	189b      	adds	r3, r3, r2
 801af74:	f04f 0201 	mov.w	r2, #1
 801af78:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 801af7a:	68fb      	ldr	r3, [r7, #12]
}
 801af7c:	4618      	mov	r0, r3
 801af7e:	f107 0710 	add.w	r7, r7, #16
 801af82:	46bd      	mov	sp, r7
 801af84:	bd80      	pop	{r7, pc}
 801af86:	bf00      	nop

0801af88 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 801af88:	b580      	push	{r7, lr}
 801af8a:	b084      	sub	sp, #16
 801af8c:	af00      	add	r7, sp, #0
 801af8e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801af90:	f04f 0300 	mov.w	r3, #0
 801af94:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801af96:	687b      	ldr	r3, [r7, #4]
 801af98:	2b20      	cmp	r3, #32
 801af9a:	d902      	bls.n	801afa2 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801af9c:	f04f 0301 	mov.w	r3, #1
 801afa0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801afa2:	f640 0334 	movw	r3, #2100	; 0x834
 801afa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801afaa:	681a      	ldr	r2, [r3, #0]
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	f103 33ff 	add.w	r3, r3, #4294967295
 801afb2:	fa22 f303 	lsr.w	r3, r2, r3
 801afb6:	f003 0301 	and.w	r3, r3, #1
 801afba:	2b00      	cmp	r3, #0
 801afbc:	d102      	bne.n	801afc4 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801afbe:	f04f 0301 	mov.w	r3, #1
 801afc2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 801afc4:	68fb      	ldr	r3, [r7, #12]
 801afc6:	2b00      	cmp	r3, #0
 801afc8:	d126      	bne.n	801b018 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 801afca:	687b      	ldr	r3, [r7, #4]
 801afcc:	f103 32ff 	add.w	r2, r3, #4294967295
 801afd0:	f640 43dc 	movw	r3, #3292	; 0xcdc
 801afd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801afd8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801afdc:	189b      	adds	r3, r3, r2
 801afde:	795b      	ldrb	r3, [r3, #5]
 801afe0:	2b00      	cmp	r3, #0
 801afe2:	d105      	bne.n	801aff0 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 801afe4:	687b      	ldr	r3, [r7, #4]
 801afe6:	f103 33ff 	add.w	r3, r3, #4294967295
 801afea:	4618      	mov	r0, r3
 801afec:	f7ff fd44 	bl	801aa78 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 801aff0:	687b      	ldr	r3, [r7, #4]
 801aff2:	f103 33ff 	add.w	r3, r3, #4294967295
 801aff6:	f04f 0201 	mov.w	r2, #1
 801affa:	fa02 f303 	lsl.w	r3, r2, r3
 801affe:	ea6f 0203 	mvn.w	r2, r3
 801b002:	f640 0334 	movw	r3, #2100	; 0x834
 801b006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b00a:	681b      	ldr	r3, [r3, #0]
 801b00c:	401a      	ands	r2, r3
 801b00e:	f640 0334 	movw	r3, #2100	; 0x834
 801b012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b016:	601a      	str	r2, [r3, #0]
  }

  return Error;
 801b018:	68fb      	ldr	r3, [r7, #12]

}
 801b01a:	4618      	mov	r0, r3
 801b01c:	f107 0710 	add.w	r7, r7, #16
 801b020:	46bd      	mov	sp, r7
 801b022:	bd80      	pop	{r7, pc}

0801b024 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 801b024:	b480      	push	{r7}
 801b026:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 801b028:	f640 0338 	movw	r3, #2104	; 0x838
 801b02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b030:	681b      	ldr	r3, [r3, #0]
}
 801b032:	4618      	mov	r0, r3
 801b034:	46bd      	mov	sp, r7
 801b036:	bc80      	pop	{r7}
 801b038:	4770      	bx	lr
 801b03a:	bf00      	nop

0801b03c <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 801b03c:	b480      	push	{r7}
 801b03e:	b085      	sub	sp, #20
 801b040:	af00      	add	r7, sp, #0
 801b042:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 801b044:	687a      	ldr	r2, [r7, #4]
 801b046:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 801b04a:	f2c0 0301 	movt	r3, #1
 801b04e:	fb03 f302 	mul.w	r3, r3, r2
 801b052:	60fb      	str	r3, [r7, #12]
  return Count;
 801b054:	68fb      	ldr	r3, [r7, #12]
}
 801b056:	4618      	mov	r0, r3
 801b058:	f107 0714 	add.w	r7, r7, #20
 801b05c:	46bd      	mov	sp, r7
 801b05e:	bc80      	pop	{r7}
 801b060:	4770      	bx	lr
 801b062:	bf00      	nop

0801b064 <_malloc_r>:
 *  Size bytes of storage available. If the space is available, malloc returns a
 *  pointer to a newly allocated block as its result. *
 * This API is only applicable for XMC4500 device
 */
void* _malloc_r( struct _reent* Rptr, size_t Size )
{
 801b064:	b580      	push	{r7, lr}
 801b066:	b082      	sub	sp, #8
 801b068:	af00      	add	r7, sp, #0
 801b06a:	6078      	str	r0, [r7, #4]
 801b06c:	6039      	str	r1, [r7, #0]
/* Call malloc function of GMM App. */
  return (GMM001_malloc(Size)); 
 801b06e:	6838      	ldr	r0, [r7, #0]
 801b070:	f004 fd8c 	bl	801fb8c <GMM001_malloc>
 801b074:	4603      	mov	r3, r0
}
 801b076:	4618      	mov	r0, r3
 801b078:	f107 0708 	add.w	r7, r7, #8
 801b07c:	46bd      	mov	sp, r7
 801b07e:	bd80      	pop	{r7, pc}

0801b080 <_calloc_r>:
 * but the memory block is initialized to all zero bytes. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_2>>> */
void* _calloc_r( struct _reent *Rptr, size_t NoOfElem, size_t ElemSize )
{
 801b080:	b580      	push	{r7, lr}
 801b082:	b086      	sub	sp, #24
 801b084:	af00      	add	r7, sp, #0
 801b086:	60f8      	str	r0, [r7, #12]
 801b088:	60b9      	str	r1, [r7, #8]
 801b08a:	607a      	str	r2, [r7, #4]
  void *MemPtr = NULL;
 801b08c:	f04f 0300 	mov.w	r3, #0
 801b090:	617b      	str	r3, [r7, #20]
/* Call malloc function of GMM App. */
  MemPtr = GMM001_malloc( NoOfElem * ElemSize);
 801b092:	68bb      	ldr	r3, [r7, #8]
 801b094:	687a      	ldr	r2, [r7, #4]
 801b096:	fb02 f303 	mul.w	r3, r2, r3
 801b09a:	4618      	mov	r0, r3
 801b09c:	f004 fd76 	bl	801fb8c <GMM001_malloc>
 801b0a0:	6178      	str	r0, [r7, #20]
  memset(MemPtr, 0, (NoOfElem * ElemSize));
 801b0a2:	68bb      	ldr	r3, [r7, #8]
 801b0a4:	687a      	ldr	r2, [r7, #4]
 801b0a6:	fb02 f303 	mul.w	r3, r2, r3
 801b0aa:	6978      	ldr	r0, [r7, #20]
 801b0ac:	f04f 0100 	mov.w	r1, #0
 801b0b0:	461a      	mov	r2, r3
 801b0b2:	f00b f8f1 	bl	8026298 <memset>
  return MemPtr;
 801b0b6:	697b      	ldr	r3, [r7, #20]
}
 801b0b8:	4618      	mov	r0, r3
 801b0ba:	f107 0718 	add.w	r7, r7, #24
 801b0be:	46bd      	mov	sp, r7
 801b0c0:	bd80      	pop	{r7, pc}
 801b0c2:	bf00      	nop

0801b0c4 <_free_r>:
 * object as the argument. *
 * This API is only applicable for XMC4500 device
 */ 
/* <<<DD_SLTHA003_API_3>>> */
void _free_r( struct _reent *Rptr, void *Ptr )
{
 801b0c4:	b580      	push	{r7, lr}
 801b0c6:	b082      	sub	sp, #8
 801b0c8:	af00      	add	r7, sp, #0
 801b0ca:	6078      	str	r0, [r7, #4]
 801b0cc:	6039      	str	r1, [r7, #0]
/* Call free function of GMM App. */
  GMM001_free(Ptr);
 801b0ce:	6838      	ldr	r0, [r7, #0]
 801b0d0:	f004 fdf8 	bl	801fcc4 <GMM001_free>
}
 801b0d4:	f107 0708 	add.w	r7, r7, #8
 801b0d8:	46bd      	mov	sp, r7
 801b0da:	bd80      	pop	{r7, pc}

0801b0dc <_realloc_r>:
 * object matches the contents of the original object. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_4>>> */
void* _realloc_r( struct _reent *Rptr, void *Ptr, size_t Size )
{
 801b0dc:	b580      	push	{r7, lr}
 801b0de:	b084      	sub	sp, #16
 801b0e0:	af00      	add	r7, sp, #0
 801b0e2:	60f8      	str	r0, [r7, #12]
 801b0e4:	60b9      	str	r1, [r7, #8]
 801b0e6:	607a      	str	r2, [r7, #4]
/* Call realloc function of GMM App. */
  return (GMM001_realloc( Size, Ptr));
 801b0e8:	6878      	ldr	r0, [r7, #4]
 801b0ea:	68b9      	ldr	r1, [r7, #8]
 801b0ec:	f004 fd7a 	bl	801fbe4 <GMM001_realloc>
 801b0f0:	4603      	mov	r3, r0
}
 801b0f2:	4618      	mov	r0, r3
 801b0f4:	f107 0710 	add.w	r7, r7, #16
 801b0f8:	46bd      	mov	sp, r7
 801b0fa:	bd80      	pop	{r7, pc}

0801b0fc <_gettimeofday_r>:
/* <<<DD_SLTHA003_API_5>>> */
/*
 * This function gets the calendar time in seconds.
 */
SLTHA003_Time()
{
 801b0fc:	b580      	push	{r7, lr}
 801b0fe:	b088      	sub	sp, #32
 801b100:	af00      	add	r7, sp, #0
 801b102:	60f8      	str	r0, [r7, #12]
 801b104:	60b9      	str	r1, [r7, #8]
 801b106:	607a      	str	r2, [r7, #4]
   time_t Seconds ;
   status_t Status;
#if defined (__GNUC__)
       struct timezone *TimeZonePtr;
#endif
   if (TimePtr)
 801b108:	68bb      	ldr	r3, [r7, #8]
 801b10a:	2b00      	cmp	r3, #0
 801b10c:	d00f      	beq.n	801b12e <_gettimeofday_r+0x32>
   {
     Status = RTC001_Time(&Seconds);
 801b10e:	f107 0314 	add.w	r3, r7, #20
 801b112:	4618      	mov	r0, r3
 801b114:	f000 fc22 	bl	801b95c <RTC001_Time>
 801b118:	61f8      	str	r0, [r7, #28]
     if (Status == (uint32_t)DAVEApp_SUCCESS)
 801b11a:	69fb      	ldr	r3, [r7, #28]
 801b11c:	2b00      	cmp	r3, #0
 801b11e:	d106      	bne.n	801b12e <_gettimeofday_r+0x32>
     {
#if defined (__GNUC__)
      TimePtr->tv_sec =  Seconds;
 801b120:	697a      	ldr	r2, [r7, #20]
 801b122:	68bb      	ldr	r3, [r7, #8]
 801b124:	601a      	str	r2, [r3, #0]
      TimePtr->tv_usec = 0;
 801b126:	68bb      	ldr	r3, [r7, #8]
 801b128:	f04f 0200 	mov.w	r2, #0
 801b12c:	605a      	str	r2, [r3, #4]
#endif
    }
  }
#if defined (__GNUC__)
  /*  Return fixed data for the timezone */
  TimeZonePtr =  (struct timezone *)TimeZone;
 801b12e:	687b      	ldr	r3, [r7, #4]
 801b130:	61bb      	str	r3, [r7, #24]
	TimeZonePtr->tz_minuteswest = 0;
 801b132:	69bb      	ldr	r3, [r7, #24]
 801b134:	f04f 0200 	mov.w	r2, #0
 801b138:	601a      	str	r2, [r3, #0]
  TimeZonePtr->tz_dsttime = 0;
 801b13a:	69bb      	ldr	r3, [r7, #24]
 801b13c:	f04f 0200 	mov.w	r2, #0
 801b140:	605a      	str	r2, [r3, #4]
#endif
  return (int)Seconds;
 801b142:	697b      	ldr	r3, [r7, #20]
}
 801b144:	4618      	mov	r0, r3
 801b146:	f107 0720 	add.w	r7, r7, #32
 801b14a:	46bd      	mov	sp, r7
 801b14c:	bd80      	pop	{r7, pc}
 801b14e:	bf00      	nop

0801b150 <_times_r>:
/* <<<DD_SLTHA003_API_6>>> */
/*
 * This function gets the processor time. 
 */
SLTHA003_Clock()
{
 801b150:	b480      	push	{r7}
 801b152:	b083      	sub	sp, #12
 801b154:	af00      	add	r7, sp, #0
 801b156:	6078      	str	r0, [r7, #4]
 801b158:	6039      	str	r1, [r7, #0]
#if  defined (__GNUC__)
  TmsPtr->tms_utime = 0;
 801b15a:	683b      	ldr	r3, [r7, #0]
 801b15c:	f04f 0200 	mov.w	r2, #0
 801b160:	601a      	str	r2, [r3, #0]
  TmsPtr->tms_stime = 0;
 801b162:	683b      	ldr	r3, [r7, #0]
 801b164:	f04f 0200 	mov.w	r2, #0
 801b168:	605a      	str	r2, [r3, #4]
  TmsPtr->tms_cutime = 0;
 801b16a:	683b      	ldr	r3, [r7, #0]
 801b16c:	f04f 0200 	mov.w	r2, #0
 801b170:	609a      	str	r2, [r3, #8]
  TmsPtr->tms_cstime = 0;
 801b172:	683b      	ldr	r3, [r7, #0]
 801b174:	f04f 0200 	mov.w	r2, #0
 801b178:	60da      	str	r2, [r3, #12]
#endif
  return 0;
 801b17a:	f04f 0300 	mov.w	r3, #0
}
 801b17e:	4618      	mov	r0, r3
 801b180:	f107 070c 	add.w	r7, r7, #12
 801b184:	46bd      	mov	sp, r7
 801b186:	bc80      	pop	{r7}
 801b188:	4770      	bx	lr
 801b18a:	bf00      	nop

0801b18c <RTC001_lInit>:
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */ 

static void  RTC001_lInit(const RTC001_HandleType* Handle)
{
 801b18c:	b580      	push	{r7, lr}
 801b18e:	b084      	sub	sp, #16
 801b190:	af00      	add	r7, sp, #0
 801b192:	6078      	str	r0, [r7, #4]
  
  /* Used to store the return status */
  uint32_t status = (uint32_t) RTC001App_SUCCESS;
 801b194:	f04f 0300 	mov.w	r3, #0
 801b198:	60fb      	str	r3, [r7, #12]

  /* Used to store the value that needs to be loaded to register */
  uint32_t uRegValue = 0U;
 801b19a:	f04f 0300 	mov.w	r3, #0
 801b19e:	60bb      	str	r3, [r7, #8]
   SCU_GENERAL->PASSWD = 0x000000C3UL;
   uRegValue = 0U;
  #endif
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 801b1a0:	f244 0374 	movw	r3, #16500	; 0x4074
 801b1a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b1a8:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b1ac:	60da      	str	r2, [r3, #12]
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 801b1ae:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b1b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b1b6:	685b      	ldr	r3, [r3, #4]
 801b1b8:	f003 0301 	and.w	r3, r3, #1
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d003      	beq.n	801b1c8 <RTC001_lInit+0x3c>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	785b      	ldrb	r3, [r3, #1]
  SCU_INTERRUPT->SRCLR = \
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 801b1c4:	2b01      	cmp	r3, #1
 801b1c6:	d009      	beq.n	801b1dc <RTC001_lInit+0x50>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
  {
     /* <<<DD_RTC001_API_4>>> */
	 /* RTC disabled to set the time */
     status = RTC001_Disable();
 801b1c8:	f000 f98e 	bl	801b4e8 <RTC001_Disable>
 801b1cc:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
     /* Calendar time and date set in RTC registers */
     status = RTC001_Clock_SetTime(&timeptr1);
 801b1ce:	f240 1084 	movw	r0, #388	; 0x184
 801b1d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801b1d6:	f000 fb0f 	bl	801b7f8 <RTC001_Clock_SetTime>
 801b1da:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
  }
  
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b1dc:	bf00      	nop
 801b1de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b1e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b1e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b1ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b1ee:	2b00      	cmp	r3, #0
 801b1f0:	d1f5      	bne.n	801b1de <RTC001_lInit+0x52>
  {}
  /* Enable the RTC module */
  RTC->CTR |= (((uint32_t)Handle->RTCEnable) << RTC_CTR_ENB_Pos);
 801b1f2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b1f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b1fa:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b1fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b202:	6851      	ldr	r1, [r2, #4]
 801b204:	687a      	ldr	r2, [r7, #4]
 801b206:	7812      	ldrb	r2, [r2, #0]
 801b208:	430a      	orrs	r2, r1
 801b20a:	605a      	str	r2, [r3, #4]
  
  /* Enable interrupt on alarm event  */
  RTC->MSKSR |= (((uint32_t)Handle->RTCAlarmInterrupt) << RTC_MSKSR_MAI_Pos);
 801b20c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b210:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b214:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b218:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b21c:	6911      	ldr	r1, [r2, #16]
 801b21e:	687a      	ldr	r2, [r7, #4]
 801b220:	7ad2      	ldrb	r2, [r2, #11]
 801b222:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b226:	430a      	orrs	r2, r1
 801b228:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   
   /* Enable RTC alarm interrupt in SCU */
   SCU_INTERRUPT->SRMSK |= (((uint32_t)Handle->RTCAlarmInterrupt) << \
 801b22a:	f244 0374 	movw	r3, #16500	; 0x4074
 801b22e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b232:	f244 0274 	movw	r2, #16500	; 0x4074
 801b236:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b23a:	6891      	ldr	r1, [r2, #8]
 801b23c:	687a      	ldr	r2, [r7, #4]
 801b23e:	7ad2      	ldrb	r2, [r2, #11]
 801b240:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801b244:	430a      	orrs	r2, r1
 801b246:	609a      	str	r2, [r3, #8]
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	7b5b      	ldrb	r3, [r3, #13]
 801b24c:	ea4f 0283 	mov.w	r2, r3, lsl #2
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801b250:	687b      	ldr	r3, [r7, #4]
 801b252:	7b9b      	ldrb	r3, [r3, #14]
 801b254:	ea4f 2303 	mov.w	r3, r3, lsl #8
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b258:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	7bdb      	ldrb	r3, [r3, #15]
 801b25e:	ea4f 2343 	mov.w	r3, r3, lsl #9
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801b262:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801b264:	687b      	ldr	r3, [r7, #4]
 801b266:	7c1b      	ldrb	r3, [r3, #16]
 801b268:	ea4f 2383 	mov.w	r3, r3, lsl #10
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801b26c:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801b26e:	687b      	ldr	r3, [r7, #4]
 801b270:	7c5b      	ldrb	r3, [r3, #17]
 801b272:	ea4f 23c3 	mov.w	r3, r3, lsl #11
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801b276:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	7c9b      	ldrb	r3, [r3, #18]
 801b27c:	ea4f 3343 	mov.w	r3, r3, lsl #13
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801b280:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
 801b282:	687b      	ldr	r3, [r7, #4]
 801b284:	7cdb      	ldrb	r3, [r3, #19]
 801b286:	ea4f 3383 	mov.w	r3, r3, lsl #14
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b28a:	4313      	orrs	r3, r2
 801b28c:	60bb      	str	r3, [r7, #8]
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
   /**
    * Program Control Register (CTR)
    */
   /* Wait for Mirror register update */
   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b28e:	bf00      	nop
 801b290:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b294:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b298:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b29c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d1f5      	bne.n	801b290 <RTC001_lInit+0x104>
   {}
   RTC->CTR |= uRegValue;
 801b2a4:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b2a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b2ac:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b2b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b2b4:	6851      	ldr	r1, [r2, #4]
 801b2b6:	68ba      	ldr	r2, [r7, #8]
 801b2b8:	430a      	orrs	r2, r1
 801b2ba:	605a      	str	r2, [r3, #4]
   
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b2bc:	bf00      	nop
 801b2be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b2c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b2c6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b2ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b2ce:	2b00      	cmp	r3, #0
 801b2d0:	d1f5      	bne.n	801b2be <RTC001_lInit+0x132>
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801b2d2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b2d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b2da:	687a      	ldr	r2, [r7, #4]
 801b2dc:	8852      	ldrh	r2, [r2, #2]
 801b2de:	ea4f 4102 	mov.w	r1, r2, lsl #16
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
 801b2e2:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b2e6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b2ea:	6852      	ldr	r2, [r2, #4]
 801b2ec:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b2f0:	ea4f 4212 	mov.w	r2, r2, lsr #16

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
              (uint32_t)RTC_CTR_DIV_Msk) | \
 801b2f4:	430a      	orrs	r2, r1
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801b2f6:	605a      	str	r2, [r3, #4]
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
					
  /* Reset the variable */
  uRegValue = 0U;
 801b2f8:	f04f 0300 	mov.w	r3, #0
 801b2fc:	60bb      	str	r3, [r7, #8]
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	795b      	ldrb	r3, [r3, #5]
 801b302:	461a      	mov	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801b304:	687b      	ldr	r3, [r7, #4]
 801b306:	799b      	ldrb	r3, [r3, #6]
 801b308:	ea4f 0343 	mov.w	r3, r3, lsl #1
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b30c:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801b30e:	687b      	ldr	r3, [r7, #4]
 801b310:	79db      	ldrb	r3, [r3, #7]
 801b312:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801b316:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801b318:	687b      	ldr	r3, [r7, #4]
 801b31a:	7a1b      	ldrb	r3, [r3, #8]
 801b31c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801b320:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
 801b322:	687b      	ldr	r3, [r7, #4]
 801b324:	7a5b      	ldrb	r3, [r3, #9]
 801b326:	ea4f 1343 	mov.w	r3, r3, lsl #5
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801b32a:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	7a9b      	ldrb	r3, [r3, #10]
 801b330:	ea4f 1383 	mov.w	r3, r3, lsl #6
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b334:	4313      	orrs	r3, r2
 801b336:	60bb      	str	r3, [r7, #8]
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
  /**
   * Program Service Request Mask Register (MSKSR)
   */
  RTC->MSKSR |= uRegValue;
 801b338:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b33c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b340:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b344:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b348:	6911      	ldr	r1, [r2, #16]
 801b34a:	68ba      	ldr	r2, [r7, #8]
 801b34c:	430a      	orrs	r2, r1
 801b34e:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   /* Enable RTC periodic interrupt in SCU 
    * when any of the periodic interrupts are enabled
    */
   if (uRegValue != 0U)
 801b350:	68bb      	ldr	r3, [r7, #8]
 801b352:	2b00      	cmp	r3, #0
 801b354:	d00b      	beq.n	801b36e <RTC001_lInit+0x1e2>
   {
     SCU_INTERRUPT->SRMSK |= (uint32_t)SCU_INTERRUPT_SRMSK_PI_Msk;       
 801b356:	f244 0374 	movw	r3, #16500	; 0x4074
 801b35a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b35e:	f244 0274 	movw	r2, #16500	; 0x4074
 801b362:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b366:	6892      	ldr	r2, [r2, #8]
 801b368:	f042 0202 	orr.w	r2, r2, #2
 801b36c:	609a      	str	r2, [r3, #8]
   }
   /* Register User defined Event Handler for Timer function
    * when user defines the handler name in the UI
    */
   #ifdef RTC001_EVENTTRIGTOSCU
   	if ((Handle->RTC001_PI_Listener != NULL) && (uRegValue != 0U))
 801b36e:	687b      	ldr	r3, [r7, #4]
 801b370:	695b      	ldr	r3, [r3, #20]
 801b372:	2b00      	cmp	r3, #0
 801b374:	d00b      	beq.n	801b38e <RTC001_lInit+0x202>
 801b376:	68bb      	ldr	r3, [r7, #8]
 801b378:	2b00      	cmp	r3, #0
 801b37a:	d008      	beq.n	801b38e <RTC001_lInit+0x202>
	{
     NVIC_SCU001_RegisterCallback(NVIC_SCU001_PI,Handle->RTC001_PI_Listener,0U);
 801b37c:	687b      	ldr	r3, [r7, #4]
 801b37e:	695b      	ldr	r3, [r3, #20]
 801b380:	f04f 0001 	mov.w	r0, #1
 801b384:	4619      	mov	r1, r3
 801b386:	f04f 0200 	mov.w	r2, #0
 801b38a:	f002 fb71 	bl	801da70 <NVIC_SCU001_RegisterCallback>
  if (status != (uint32_t)RTC001App_SUCCESS)
  {
    DBG002_ERROR(APP_GID, 0, 4,status);
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b38e:	f107 0710 	add.w	r7, r7, #16
 801b392:	46bd      	mov	sp, r7
 801b394:	bd80      	pop	{r7, pc}
 801b396:	bf00      	nop

0801b398 <RTC001_Init>:
/*
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */
void RTC001_Init(void)
{
 801b398:	b580      	push	{r7, lr}
 801b39a:	af00      	add	r7, sp, #0
	RTC001_lInit(&RTC001_Handle);
 801b39c:	f24c 10bc 	movw	r0, #49596	; 0xc1bc
 801b3a0:	f6c0 0002 	movt	r0, #2050	; 0x802
 801b3a4:	f7ff fef2 	bl	801b18c <RTC001_lInit>

}
 801b3a8:	bd80      	pop	{r7, pc}
 801b3aa:	bf00      	nop

0801b3ac <RTC001_DeInit>:
/*
 *  Deinitialization function which initializes the App internal data
 *  structures to default values. 
 */
void  RTC001_DeInit(void)
{
 801b3ac:	b480      	push	{r7}
 801b3ae:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_2>>> */
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b3b0:	bf00      	nop
 801b3b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b3b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b3be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b3c2:	2b00      	cmp	r3, #0
 801b3c4:	d1f5      	bne.n	801b3b2 <RTC001_DeInit+0x6>
  {}
  /* Clear the RTC Control registers */
  RTC->CTR &= (0xFFFF0000U);
 801b3c6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b3ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3ce:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b3d2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b3d6:	6852      	ldr	r2, [r2, #4]
 801b3d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801b3dc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b3e0:	605a      	str	r2, [r3, #4]
  
  /* Clear the Service Request Mask Register */  
  RTC->MSKSR = 0x00000000U;
 801b3e2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b3e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3ea:	f04f 0200 	mov.w	r2, #0
 801b3ee:	611a      	str	r2, [r3, #16]
  
  /* Clear the Clear Service Request Register */ 
  RTC->CLRSR |= 0x0000016FU;
 801b3f0:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b3f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3f8:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b3fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b400:	6952      	ldr	r2, [r2, #20]
 801b402:	f442 72b7 	orr.w	r2, r2, #366	; 0x16e
 801b406:	f042 0201 	orr.w	r2, r2, #1
 801b40a:	615a      	str	r2, [r3, #20]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b40c:	bf00      	nop
 801b40e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b412:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b416:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b41a:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801b41e:	2b00      	cmp	r3, #0
 801b420:	d1f5      	bne.n	801b40e <RTC001_DeInit+0x62>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801b422:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b426:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b42a:	f04f 0200 	mov.w	r2, #0
 801b42e:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801b430:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b434:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b438:	f04f 0200 	mov.w	r2, #0
 801b43c:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b43e:	bf00      	nop
 801b440:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b444:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b448:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b44c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b450:	2b00      	cmp	r3, #0
 801b452:	d1f5      	bne.n	801b440 <RTC001_DeInit+0x94>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801b454:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b458:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b45c:	f04f 0200 	mov.w	r2, #0
 801b460:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801b462:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b466:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b46a:	f04f 0200 	mov.w	r2, #0
 801b46e:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b470:	f244 0374 	movw	r3, #16500	; 0x4074
 801b474:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b478:	f244 0274 	movw	r2, #16500	; 0x4074
 801b47c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b480:	68d2      	ldr	r2, [r2, #12]
 801b482:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b486:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b488:	46bd      	mov	sp, r7
 801b48a:	bc80      	pop	{r7}
 801b48c:	4770      	bx	lr
 801b48e:	bf00      	nop

0801b490 <RTC001_Enable>:
 * Note : This function is not required after Initialization if the RTC Enable 
 *        UI option is checked. 
 *
 */
uint32_t  RTC001_Enable(void)
{  
 801b490:	b480      	push	{r7}
 801b492:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_3>>> */
 
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b494:	f244 0374 	movw	r3, #16500	; 0x4074
 801b498:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b49c:	f244 0274 	movw	r2, #16500	; 0x4074
 801b4a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b4a4:	68d2      	ldr	r2, [r2, #12]
 801b4a6:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b4aa:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b4ac:	bf00      	nop
 801b4ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b4b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b4b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b4ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b4be:	2b00      	cmp	r3, #0
 801b4c0:	d1f5      	bne.n	801b4ae <RTC001_Enable+0x1e>
  {}
  /* Enable the RTC module */
  RTC->CTR  |= ((uint32_t)(RTC_CTR_ENB_Msk));
 801b4c2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b4c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b4ca:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b4ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b4d2:	6852      	ldr	r2, [r2, #4]
 801b4d4:	f042 0201 	orr.w	r2, r2, #1
 801b4d8:	605a      	str	r2, [r3, #4]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b4da:	f04f 0300 	mov.w	r3, #0
}
 801b4de:	4618      	mov	r0, r3
 801b4e0:	46bd      	mov	sp, r7
 801b4e2:	bc80      	pop	{r7}
 801b4e4:	4770      	bx	lr
 801b4e6:	bf00      	nop

0801b4e8 <RTC001_Disable>:
/*
 *  The function disables the RTC module.
 */
 
uint32_t  RTC001_Disable(void)
{
 801b4e8:	b480      	push	{r7}
 801b4ea:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_4>>> */

  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b4ec:	bf00      	nop
 801b4ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b4f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b4f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b4fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	d1f5      	bne.n	801b4ee <RTC001_Disable+0x6>
  {}
  /* Disable the RTC module */
  RTC->CTR &= (uint32_t)(~(RTC_CTR_ENB_Msk));
 801b502:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b506:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b50a:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b50e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b512:	6852      	ldr	r2, [r2, #4]
 801b514:	f022 0201 	bic.w	r2, r2, #1
 801b518:	605a      	str	r2, [r3, #4]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b51a:	bf00      	nop
 801b51c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b520:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b524:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b528:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801b52c:	2b00      	cmp	r3, #0
 801b52e:	d1f5      	bne.n	801b51c <RTC001_Disable+0x34>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801b530:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b534:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b538:	f04f 0200 	mov.w	r2, #0
 801b53c:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801b53e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b542:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b546:	f04f 0200 	mov.w	r2, #0
 801b54a:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b54c:	bf00      	nop
 801b54e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b552:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b556:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b55a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d1f5      	bne.n	801b54e <RTC001_Disable+0x66>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801b562:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b566:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b56a:	f04f 0200 	mov.w	r2, #0
 801b56e:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801b570:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b574:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b578:	f04f 0200 	mov.w	r2, #0
 801b57c:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b57e:	f244 0374 	movw	r3, #16500	; 0x4074
 801b582:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b586:	f244 0274 	movw	r2, #16500	; 0x4074
 801b58a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b58e:	68d2      	ldr	r2, [r2, #12]
 801b590:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b594:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  							
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b596:	f04f 0300 	mov.w	r3, #0
}
 801b59a:	4618      	mov	r0, r3
 801b59c:	46bd      	mov	sp, r7
 801b59e:	bc80      	pop	{r7}
 801b5a0:	4770      	bx	lr
 801b5a2:	bf00      	nop

0801b5a4 <RTC001_GetFlagStatus>:

/*
 *  The function gets RTC status flag for Alarm and Periodic Timer Events.
 */	
uint32_t  RTC001_GetFlagStatus(RTC001_FlagType Flag)
{
 801b5a4:	b480      	push	{r7}
 801b5a6:	b085      	sub	sp, #20
 801b5a8:	af00      	add	r7, sp, #0
 801b5aa:	4603      	mov	r3, r0
 801b5ac:	80fb      	strh	r3, [r7, #6]
  uint32_t status = (uint32_t) RTC001_RESET;
 801b5ae:	f04f 0304 	mov.w	r3, #4
 801b5b2:	60fb      	str	r3, [r7, #12]
  uint32_t StatusValue = 0U;
 801b5b4:	f04f 0300 	mov.w	r3, #0
 801b5b8:	60bb      	str	r3, [r7, #8]
  /* <<<DD_RTC001_API_6>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);

  /*Read the Status Service Request Register*/
  StatusValue = RTC->STSSR;
 801b5ba:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b5be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5c2:	68db      	ldr	r3, [r3, #12]
 801b5c4:	60bb      	str	r3, [r7, #8]
  
  /*Check the given flag*/
	if((StatusValue & (uint32_t) Flag) != 0U)
 801b5c6:	88fa      	ldrh	r2, [r7, #6]
 801b5c8:	68bb      	ldr	r3, [r7, #8]
 801b5ca:	4013      	ands	r3, r2
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d002      	beq.n	801b5d6 <RTC001_GetFlagStatus+0x32>
	{
	  status = (uint32_t) RTC001_SET;
 801b5d0:	f04f 0303 	mov.w	r3, #3
 801b5d4:	60fb      	str	r3, [r7, #12]
	}

	DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
	return status;
 801b5d6:	68fb      	ldr	r3, [r7, #12]
}
 801b5d8:	4618      	mov	r0, r3
 801b5da:	f107 0714 	add.w	r7, r7, #20
 801b5de:	46bd      	mov	sp, r7
 801b5e0:	bc80      	pop	{r7}
 801b5e2:	4770      	bx	lr

0801b5e4 <RTC001_ClearFlagStatus>:

/*
 *  The function clears RTC status flag for Alarm and Periodic Timer Events.
 */
void  RTC001_ClearFlagStatus(RTC001_FlagType Flag)
{
 801b5e4:	b480      	push	{r7}
 801b5e6:	b083      	sub	sp, #12
 801b5e8:	af00      	add	r7, sp, #0
 801b5ea:	4603      	mov	r3, r0
 801b5ec:	80fb      	strh	r3, [r7, #6]
  /* <<<DD_RTC001_API_5>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  
  /*Write to the Clear Service Request Register*/
  RTC->CLRSR |= (uint32_t)Flag;
 801b5ee:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b5f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5f6:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b5fa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b5fe:	6951      	ldr	r1, [r2, #20]
 801b600:	88fa      	ldrh	r2, [r7, #6]
 801b602:	430a      	orrs	r2, r1
 801b604:	615a      	str	r2, [r3, #20]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b606:	f107 070c 	add.w	r7, r7, #12
 801b60a:	46bd      	mov	sp, r7
 801b60c:	bc80      	pop	{r7}
 801b60e:	4770      	bx	lr

0801b610 <RTC001_ConfigAlarm>:
 *  Interface to configure the RTC alarm.
 */

uint32_t RTC001_ConfigAlarm (const RTC001_HandleType* Handle,
    RTC001_TimeHandle* timeptr, AlarmCallBackPtr CallBack,uint32_t CbArg)
{
 801b610:	b580      	push	{r7, lr}
 801b612:	b088      	sub	sp, #32
 801b614:	af00      	add	r7, sp, #0
 801b616:	60f8      	str	r0, [r7, #12]
 801b618:	60b9      	str	r1, [r7, #8]
 801b61a:	607a      	str	r2, [r7, #4]
 801b61c:	603b      	str	r3, [r7, #0]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801b61e:	f04f 0300 	mov.w	r3, #0
 801b622:	837b      	strh	r3, [r7, #26]
 801b624:	f04f 0300 	mov.w	r3, #0
 801b628:	833b      	strh	r3, [r7, #24]
 801b62a:	f04f 0300 	mov.w	r3, #0
 801b62e:	82fb      	strh	r3, [r7, #22]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801b630:	f04f 0300 	mov.w	r3, #0
 801b634:	757b      	strb	r3, [r7, #21]
 801b636:	f04f 0300 	mov.w	r3, #0
 801b63a:	753b      	strb	r3, [r7, #20]
 801b63c:	f04f 0300 	mov.w	r3, #0
 801b640:	74fb      	strb	r3, [r7, #19]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801b642:	f04f 0302 	mov.w	r3, #2
 801b646:	61fb      	str	r3, [r7, #28]
  /* <<<DD_RTC001_API_7>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  do
  {
    /* Clear Mirror register update status of RTC registers in SCU*/
    SCU_INTERRUPT->SRCLR = (uint32_t)\
 801b648:	f244 0374 	movw	r3, #16500	; 0x4074
 801b64c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b650:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b654:	60da      	str	r2, [r3, #12]
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);  	

    #ifdef RTC001_EVENTTRIGTOSCU
	/* Register the call back function with NVIC_SCU001 Or NVIC_SR101 */		
    if (Handle->RTCAlarmInterrupt != RTC001_ALARMINT_DISABLE )
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	7adb      	ldrb	r3, [r3, #11]
 801b65a:	2b00      	cmp	r3, #0
 801b65c:	d008      	beq.n	801b670 <RTC001_ConfigAlarm+0x60>
	{
		if(CallBack != NULL)
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	2b00      	cmp	r3, #0
 801b662:	d005      	beq.n	801b670 <RTC001_ConfigAlarm+0x60>
		{
            #if (UC_FAMILY == XMC4)
			  /* Register User defined Event Handler for Timer function */
			  NVIC_SCU001_RegisterCallback(NVIC_SCU001_AI,CallBack,CbArg);
 801b664:	f04f 0002 	mov.w	r0, #2
 801b668:	6879      	ldr	r1, [r7, #4]
 801b66a:	683a      	ldr	r2, [r7, #0]
 801b66c:	f002 fa00 	bl	801da70 <NVIC_SCU001_RegisterCallback>
		} 
	}
	#endif
	
    /*   Write values into ATIM0 and ATIM1 registers  */
    month1 = timeptr->Month;
 801b670:	68bb      	ldr	r3, [r7, #8]
 801b672:	795b      	ldrb	r3, [r3, #5]
 801b674:	837b      	strh	r3, [r7, #26]
    year1 = timeptr->Year;
 801b676:	68bb      	ldr	r3, [r7, #8]
 801b678:	88db      	ldrh	r3, [r3, #6]
 801b67a:	833b      	strh	r3, [r7, #24]
    day1 = timeptr->Days;
 801b67c:	68bb      	ldr	r3, [r7, #8]
 801b67e:	78db      	ldrb	r3, [r3, #3]
 801b680:	82fb      	strh	r3, [r7, #22]
    /* Time value */
    hour1 = timeptr->Hours;
 801b682:	68bb      	ldr	r3, [r7, #8]
 801b684:	789b      	ldrb	r3, [r3, #2]
 801b686:	74fb      	strb	r3, [r7, #19]
    min1 = timeptr->Min;
 801b688:	68bb      	ldr	r3, [r7, #8]
 801b68a:	785b      	ldrb	r3, [r3, #1]
 801b68c:	753b      	strb	r3, [r7, #20]
    sec1 = timeptr->Sec;
 801b68e:	68bb      	ldr	r3, [r7, #8]
 801b690:	781b      	ldrb	r3, [r3, #0]
 801b692:	757b      	strb	r3, [r7, #21]
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b694:	8b79      	ldrh	r1, [r7, #26]
 801b696:	8afa      	ldrh	r2, [r7, #22]
 801b698:	8b3b      	ldrh	r3, [r7, #24]
 801b69a:	4608      	mov	r0, r1
 801b69c:	4611      	mov	r1, r2
 801b69e:	461a      	mov	r2, r3
 801b6a0:	f000 fa44 	bl	801bb2c <RTC001_ldatevalid>
 801b6a4:	4603      	mov	r3, r0
 801b6a6:	2b00      	cmp	r3, #0
 801b6a8:	d04b      	beq.n	801b742 <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801b6aa:	7d79      	ldrb	r1, [r7, #21]
 801b6ac:	7d3a      	ldrb	r2, [r7, #20]
 801b6ae:	7cfb      	ldrb	r3, [r7, #19]
 801b6b0:	4608      	mov	r0, r1
 801b6b2:	4611      	mov	r1, r2
 801b6b4:	461a      	mov	r2, r3
 801b6b6:	f000 fb33 	bl	801bd20 <RTC001_ltimevalid>
 801b6ba:	4603      	mov	r3, r0
    /* Time value */
    hour1 = timeptr->Hours;
    min1 = timeptr->Min;
    sec1 = timeptr->Sec;
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b6bc:	2b00      	cmp	r3, #0
 801b6be:	d040      	beq.n	801b742 <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
       /*Wait until any transfer over serial interface to ATIM0 and ATIM1 is 
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b6c0:	bf00      	nop
 801b6c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b6c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b6ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b6d2:	2b00      	cmp	r3, #0
 801b6d4:	d1f5      	bne.n	801b6c2 <RTC001_ConfigAlarm+0xb2>
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801b6d6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b6da:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801b6de:	68ba      	ldr	r2, [r7, #8]
 801b6e0:	7812      	ldrb	r2, [r2, #0]
 801b6e2:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
 801b6e6:	68ba      	ldr	r2, [r7, #8]
 801b6e8:	7852      	ldrb	r2, [r2, #1]
 801b6ea:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b6ee:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801b6f2:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
 801b6f4:	68ba      	ldr	r2, [r7, #8]
 801b6f6:	7892      	ldrb	r2, [r2, #2]
 801b6f8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b6fc:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
 801b700:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
 801b702:	68ba      	ldr	r2, [r7, #8]
 801b704:	78d2      	ldrb	r2, [r2, #3]
 801b706:	f102 32ff 	add.w	r2, r2, #4294967295
 801b70a:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801b70e:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801b712:	430a      	orrs	r2, r1
 801b714:	619a      	str	r2, [r3, #24]
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801b716:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b71a:	f2c5 0300 	movt	r3, #20480	; 0x5000
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
 801b71e:	68ba      	ldr	r2, [r7, #8]
 801b720:	7952      	ldrb	r2, [r2, #5]
 801b722:	f102 32ff 	add.w	r2, r2, #4294967295
 801b726:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b72a:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
 801b72e:	68ba      	ldr	r2, [r7, #8]
 801b730:	88d2      	ldrh	r2, [r2, #6]
 801b732:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801b736:	430a      	orrs	r2, r1
 801b738:	61da      	str	r2, [r3, #28]
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
                                       (uint32_t)RTC_ATIM1_AYE_Msk));	     			       
      status = (uint32_t)RTC001App_SUCCESS;
 801b73a:	f04f 0300 	mov.w	r3, #0
 801b73e:	61fb      	str	r3, [r7, #28]
 801b740:	e002      	b.n	801b748 <RTC001_ConfigAlarm+0x138>
    }  
    else /*Date is not valid*/
    {
      status = (uint32_t)RTC001_INVALID_HANDLE;      
 801b742:	f04f 0301 	mov.w	r3, #1
 801b746:	61fb      	str	r3, [r7, #28]
	  DBG002_ERROR(APP_GID, 1, 4,status);
    }
 
  }while(0);
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801b748:	69fb      	ldr	r3, [r7, #28]
}
 801b74a:	4618      	mov	r0, r3
 801b74c:	f107 0720 	add.w	r7, r7, #32
 801b750:	46bd      	mov	sp, r7
 801b752:	bd80      	pop	{r7, pc}

0801b754 <RTC001_Clock_GetTime>:
/*
 *  Function to read the current RTC time
 */
 
uint32_t RTC001_Clock_GetTime (RTC001_TimeHandle* timeptr)
{
 801b754:	b480      	push	{r7}
 801b756:	b085      	sub	sp, #20
 801b758:	af00      	add	r7, sp, #0
 801b75a:	6078      	str	r0, [r7, #4]
  uint32_t TimeReg0Value,TimeReg1Value;
  TimeReg0Value = RTC->TIM0;
 801b75c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b760:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b764:	6a1b      	ldr	r3, [r3, #32]
 801b766:	60fb      	str	r3, [r7, #12]
  TimeReg1Value = RTC->TIM1;
 801b768:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b76c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b772:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_8>>> */

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
 801b774:	68bb      	ldr	r3, [r7, #8]
 801b776:	b2db      	uxtb	r3, r3
 801b778:	f003 0307 	and.w	r3, r3, #7
 801b77c:	b2da      	uxtb	r2, r3
 801b77e:	687b      	ldr	r3, [r7, #4]
 801b780:	711a      	strb	r2, [r3, #4]
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
 801b782:	68bb      	ldr	r3, [r7, #8]
 801b784:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801b788:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801b78c:	b2db      	uxtb	r3, r3
 801b78e:	f103 0301 	add.w	r3, r3, #1
 801b792:	b2da      	uxtb	r2, r3

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
 801b794:	687b      	ldr	r3, [r7, #4]
 801b796:	715a      	strb	r2, [r3, #5]
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);
 801b798:	68bb      	ldr	r3, [r7, #8]
 801b79a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b79e:	b29a      	uxth	r2, r3
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	80da      	strh	r2, [r3, #6]
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
 801b7a4:	68fb      	ldr	r3, [r7, #12]
 801b7a6:	b2db      	uxtb	r3, r3
 801b7a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801b7ac:	b2da      	uxtb	r2, r3
 801b7ae:	687b      	ldr	r3, [r7, #4]
 801b7b0:	701a      	strb	r2, [r3, #0]
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
 801b7b2:	68fb      	ldr	r3, [r7, #12]
 801b7b4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801b7b8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801b7bc:	b2da      	uxtb	r2, r3
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
 801b7be:	687b      	ldr	r3, [r7, #4]
 801b7c0:	705a      	strb	r2, [r3, #1]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
 801b7c2:	68fb      	ldr	r3, [r7, #12]
 801b7c4:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801b7c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b7cc:	b2da      	uxtb	r2, r3
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
 801b7ce:	687b      	ldr	r3, [r7, #4]
 801b7d0:	709a      	strb	r2, [r3, #2]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
 801b7d2:	68fb      	ldr	r3, [r7, #12]
 801b7d4:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801b7d8:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801b7dc:	b2db      	uxtb	r3, r3
 801b7de:	f103 0301 	add.w	r3, r3, #1
 801b7e2:	b2da      	uxtb	r2, r3
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
 801b7e4:	687b      	ldr	r3, [r7, #4]
 801b7e6:	70da      	strb	r2, [r3, #3]
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b7e8:	f04f 0300 	mov.w	r3, #0
}
 801b7ec:	4618      	mov	r0, r3
 801b7ee:	f107 0714 	add.w	r7, r7, #20
 801b7f2:	46bd      	mov	sp, r7
 801b7f4:	bc80      	pop	{r7}
 801b7f6:	4770      	bx	lr

0801b7f8 <RTC001_Clock_SetTime>:

/*
 *  This function is to set the time.
 */
uint32_t RTC001_Clock_SetTime(RTC001_TimeHandle* timeptr)
{
 801b7f8:	b580      	push	{r7, lr}
 801b7fa:	b088      	sub	sp, #32
 801b7fc:	af00      	add	r7, sp, #0
 801b7fe:	6078      	str	r0, [r7, #4]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801b800:	f04f 0300 	mov.w	r3, #0
 801b804:	82fb      	strh	r3, [r7, #22]
 801b806:	f04f 0300 	mov.w	r3, #0
 801b80a:	82bb      	strh	r3, [r7, #20]
 801b80c:	f04f 0300 	mov.w	r3, #0
 801b810:	827b      	strh	r3, [r7, #18]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801b812:	f04f 0300 	mov.w	r3, #0
 801b816:	747b      	strb	r3, [r7, #17]
 801b818:	f04f 0300 	mov.w	r3, #0
 801b81c:	743b      	strb	r3, [r7, #16]
 801b81e:	f04f 0300 	mov.w	r3, #0
 801b822:	73fb      	strb	r3, [r7, #15]
  uint32_t weekDay = 0U;
 801b824:	f04f 0300 	mov.w	r3, #0
 801b828:	61fb      	str	r3, [r7, #28]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801b82a:	f04f 0302 	mov.w	r3, #2
 801b82e:	61bb      	str	r3, [r7, #24]
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_9>>> */
   
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 801b830:	f244 0374 	movw	r3, #16500	; 0x4074
 801b834:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b838:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b83c:	60da      	str	r2, [r3, #12]
      (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
 
  /*   Days of Week value  */
  month1 = timeptr->Month;
 801b83e:	687b      	ldr	r3, [r7, #4]
 801b840:	795b      	ldrb	r3, [r3, #5]
 801b842:	82fb      	strh	r3, [r7, #22]
  year1 = timeptr->Year;
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	88db      	ldrh	r3, [r3, #6]
 801b848:	82bb      	strh	r3, [r7, #20]
  day1 = timeptr->Days;
 801b84a:	687b      	ldr	r3, [r7, #4]
 801b84c:	78db      	ldrb	r3, [r3, #3]
 801b84e:	827b      	strh	r3, [r7, #18]
  
  /* Time value */
  hour1 = timeptr->Hours;
 801b850:	687b      	ldr	r3, [r7, #4]
 801b852:	789b      	ldrb	r3, [r3, #2]
 801b854:	73fb      	strb	r3, [r7, #15]
  min1 = timeptr->Min;
 801b856:	687b      	ldr	r3, [r7, #4]
 801b858:	785b      	ldrb	r3, [r3, #1]
 801b85a:	743b      	strb	r3, [r7, #16]
  sec1 = timeptr->Sec;
 801b85c:	687b      	ldr	r3, [r7, #4]
 801b85e:	781b      	ldrb	r3, [r3, #0]
 801b860:	747b      	strb	r3, [r7, #17]
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b862:	8af9      	ldrh	r1, [r7, #22]
 801b864:	8a7a      	ldrh	r2, [r7, #18]
 801b866:	8abb      	ldrh	r3, [r7, #20]
 801b868:	4608      	mov	r0, r1
 801b86a:	4611      	mov	r1, r2
 801b86c:	461a      	mov	r2, r3
 801b86e:	f000 f95d 	bl	801bb2c <RTC001_ldatevalid>
 801b872:	4603      	mov	r3, r0
 801b874:	2b00      	cmp	r3, #0
 801b876:	d068      	beq.n	801b94a <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801b878:	7c79      	ldrb	r1, [r7, #17]
 801b87a:	7c3a      	ldrb	r2, [r7, #16]
 801b87c:	7bfb      	ldrb	r3, [r7, #15]
 801b87e:	4608      	mov	r0, r1
 801b880:	4611      	mov	r1, r2
 801b882:	461a      	mov	r2, r3
 801b884:	f000 fa4c 	bl	801bd20 <RTC001_ltimevalid>
 801b888:	4603      	mov	r3, r0
  hour1 = timeptr->Hours;
  min1 = timeptr->Min;
  sec1 = timeptr->Sec;
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d05d      	beq.n	801b94a <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
 801b88e:	8af9      	ldrh	r1, [r7, #22]
 801b890:	8a7a      	ldrh	r2, [r7, #18]
 801b892:	8abb      	ldrh	r3, [r7, #20]
 801b894:	4608      	mov	r0, r1
 801b896:	4611      	mov	r1, r2
 801b898:	461a      	mov	r2, r3
 801b89a:	f000 f9c3 	bl	801bc24 <RTC001_lweekday>
 801b89e:	61f8      	str	r0, [r7, #28]
      if(weekDay < 6U)
 801b8a0:	69fb      	ldr	r3, [r7, #28]
 801b8a2:	2b05      	cmp	r3, #5
 801b8a4:	d804      	bhi.n	801b8b0 <RTC001_Clock_SetTime+0xb8>
      {
        weekDay += 1U;
 801b8a6:	69fb      	ldr	r3, [r7, #28]
 801b8a8:	f103 0301 	add.w	r3, r3, #1
 801b8ac:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b8ae:	e00a      	b.n	801b8c6 <RTC001_Clock_SetTime+0xce>
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
      if(weekDay < 6U)
      {
        weekDay += 1U;
      }
      else if(weekDay == 6U)
 801b8b0:	69fb      	ldr	r3, [r7, #28]
 801b8b2:	2b06      	cmp	r3, #6
 801b8b4:	d103      	bne.n	801b8be <RTC001_Clock_SetTime+0xc6>
      {
        weekDay = 0U;
 801b8b6:	f04f 0300 	mov.w	r3, #0
 801b8ba:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b8bc:	e003      	b.n	801b8c6 <RTC001_Clock_SetTime+0xce>
      {
        weekDay = 0U;
      }
      else
      {
        status = (uint32_t)RTC001_INVALID_HANDLE;        
 801b8be:	f04f 0301 	mov.w	r3, #1
 801b8c2:	61bb      	str	r3, [r7, #24]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
 801b8c4:	e044      	b.n	801b950 <RTC001_Clock_SetTime+0x158>
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b8c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b8ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b8ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b8d2:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801b8d6:	2b00      	cmp	r3, #0
 801b8d8:	d1f5      	bne.n	801b8c6 <RTC001_Clock_SetTime+0xce>
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801b8da:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b8de:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801b8e2:	687a      	ldr	r2, [r7, #4]
 801b8e4:	7812      	ldrb	r2, [r2, #0]
 801b8e6:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
 801b8ea:	687a      	ldr	r2, [r7, #4]
 801b8ec:	7852      	ldrb	r2, [r2, #1]
 801b8ee:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b8f2:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801b8f6:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
 801b8f8:	687a      	ldr	r2, [r7, #4]
 801b8fa:	7892      	ldrb	r2, [r2, #2]
 801b8fc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b900:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
 801b904:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
 801b906:	687a      	ldr	r2, [r7, #4]
 801b908:	78d2      	ldrb	r2, [r2, #3]
 801b90a:	f102 32ff 	add.w	r2, r2, #4294967295
 801b90e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801b912:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801b916:	430a      	orrs	r2, r1
 801b918:	621a      	str	r2, [r3, #32]
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801b91a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b91e:	f2c5 0300 	movt	r3, #20480	; 0x5000
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
 801b922:	687a      	ldr	r2, [r7, #4]
 801b924:	7952      	ldrb	r2, [r2, #5]
 801b926:	f102 32ff 	add.w	r2, r2, #4294967295
 801b92a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b92e:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801b932:	69fa      	ldr	r2, [r7, #28]
 801b934:	4311      	orrs	r1, r2
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
 801b936:	687a      	ldr	r2, [r7, #4]
 801b938:	88d2      	ldrh	r2, [r2, #6]
 801b93a:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801b93e:	430a      	orrs	r2, r1
 801b940:	625a      	str	r2, [r3, #36]	; 0x24
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
                                              (uint32_t)RTC_TIM1_YE_Msk));  
      status = (uint32_t) RTC001App_SUCCESS;
 801b942:	f04f 0300 	mov.w	r3, #0
 801b946:	61bb      	str	r3, [r7, #24]
 801b948:	e002      	b.n	801b950 <RTC001_Clock_SetTime+0x158>
    }  
    else
    {
      status = (uint32_t) RTC001_INVALID_HANDLE;
 801b94a:	f04f 0301 	mov.w	r3, #1
 801b94e:	61bb      	str	r3, [r7, #24]
	  DBG002_ERROR(APP_GID, 3, 4,status);
    }
  }while(0);

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801b950:	69bb      	ldr	r3, [r7, #24]
}
 801b952:	4618      	mov	r0, r3
 801b954:	f107 0720 	add.w	r7, r7, #32
 801b958:	46bd      	mov	sp, r7
 801b95a:	bd80      	pop	{r7, pc}

0801b95c <RTC001_Time>:
 *  This function is to get the time in seconds calculated from Epoch time 
 *  (01/01/1970).
 */

uint32_t RTC001_Time(time_t* time_value)
{
 801b95c:	b580      	push	{r7, lr}
 801b95e:	b08e      	sub	sp, #56	; 0x38
 801b960:	af00      	add	r7, sp, #0
 801b962:	6078      	str	r0, [r7, #4]

  uint32_t CurrentYear = 0U, ElapsedYear = 0U;
 801b964:	f04f 0300 	mov.w	r3, #0
 801b968:	627b      	str	r3, [r7, #36]	; 0x24
 801b96a:	f04f 0300 	mov.w	r3, #0
 801b96e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t CurrentMonth = 0U, ElapsedMonth = 0U;
 801b970:	f04f 0300 	mov.w	r3, #0
 801b974:	623b      	str	r3, [r7, #32]
 801b976:	f04f 0300 	mov.w	r3, #0
 801b97a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t CurrentDay = 0U, ElapsedDays = 0U;
 801b97c:	f04f 0300 	mov.w	r3, #0
 801b980:	61fb      	str	r3, [r7, #28]
 801b982:	f04f 0300 	mov.w	r3, #0
 801b986:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t CurrentHour = 0U;
 801b988:	f04f 0300 	mov.w	r3, #0
 801b98c:	61bb      	str	r3, [r7, #24]
  uint32_t CurrentMin = 0U;
 801b98e:	f04f 0300 	mov.w	r3, #0
 801b992:	617b      	str	r3, [r7, #20]
  uint32_t CurrentSec = 0U;
 801b994:	f04f 0300 	mov.w	r3, #0
 801b998:	613b      	str	r3, [r7, #16]
  uint32_t ElapsedSeconds = 0U;
 801b99a:	f04f 0300 	mov.w	r3, #0
 801b99e:	60fb      	str	r3, [r7, #12]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801b9a0:	f04f 0302 	mov.w	r3, #2
 801b9a4:	62bb      	str	r3, [r7, #40]	; 0x28
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_10>>> */
  
  /*Check if RTC module is enabled and no NULL pointer*/
  if(((RTC->CTR & (RTC_CTR_ENB_Msk)) != 0U) && (time_value != NULL))
 801b9a6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b9aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b9ae:	685b      	ldr	r3, [r3, #4]
 801b9b0:	f003 0301 	and.w	r3, r3, #1
 801b9b4:	2b00      	cmp	r3, #0
 801b9b6:	f000 80b3 	beq.w	801bb20 <RTC001_Time+0x1c4>
 801b9ba:	687b      	ldr	r3, [r7, #4]
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	f000 80af 	beq.w	801bb20 <RTC001_Time+0x1c4>
  {

    /*   Read values from TIM0 and TIM1 registers  */
    CurrentYear = ((uint32_t)((RTC->TIM1 & RTC_TIM1_YE_Msk) >> 16U));
 801b9c2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b9c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b9cc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b9d0:	627b      	str	r3, [r7, #36]	; 0x24
    CurrentMonth = 	((uint32_t)(((RTC->TIM1 & RTC_TIM1_MO_Msk) >> 8U) + 1U));
 801b9d2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b9d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b9da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b9dc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801b9e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801b9e4:	f103 0301 	add.w	r3, r3, #1
 801b9e8:	623b      	str	r3, [r7, #32]
    CurrentDay = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_DA_Msk) >> 24U) + 1U));
 801b9ea:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b9ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b9f2:	6a1b      	ldr	r3, [r3, #32]
 801b9f4:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801b9f8:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801b9fc:	f103 0301 	add.w	r3, r3, #1
 801ba00:	61fb      	str	r3, [r7, #28]
    CurrentHour = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_HO_Msk) >> 16U)));
 801ba02:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801ba06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ba0a:	6a1b      	ldr	r3, [r3, #32]
 801ba0c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801ba10:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ba14:	61bb      	str	r3, [r7, #24]
    CurrentMin = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_MI_Msk) >> 8U)));
 801ba16:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801ba1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ba1e:	6a1b      	ldr	r3, [r3, #32]
 801ba20:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801ba24:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801ba28:	617b      	str	r3, [r7, #20]
    CurrentSec = ((uint32_t)((RTC->TIM0 & RTC_TIM0_SE_Msk)));
 801ba2a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801ba2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ba32:	6a1b      	ldr	r3, [r3, #32]
 801ba34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ba38:	613b      	str	r3, [r7, #16]
    
    /*Count number of Days for Elapsed Years since Epoch*/
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
 801ba3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba3c:	f240 126d 	movw	r2, #365	; 0x16d
 801ba40:	fb02 f303 	mul.w	r3, r2, r3
 801ba44:	f5a3 232f 	sub.w	r3, r3, #716800	; 0xaf000
 801ba48:	f6a3 03ca 	subw	r3, r3, #2250	; 0x8ca
 801ba4c:	62fb      	str	r3, [r7, #44]	; 0x2c
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801ba4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba50:	f103 33ff 	add.w	r3, r3, #4294967295
 801ba54:	637b      	str	r3, [r7, #52]	; 0x34
 801ba56:	e00f      	b.n	801ba78 <RTC001_Time+0x11c>
    {
      if (RTC001_lleapyear((uint16_t)ElapsedYear))
 801ba58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ba5a:	b29b      	uxth	r3, r3
 801ba5c:	4618      	mov	r0, r3
 801ba5e:	f000 f8a7 	bl	801bbb0 <RTC001_lleapyear>
 801ba62:	4603      	mov	r3, r0
 801ba64:	2b00      	cmp	r3, #0
 801ba66:	d003      	beq.n	801ba70 <RTC001_Time+0x114>
      {
        ElapsedDays++;
 801ba68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba6a:	f103 0301 	add.w	r3, r3, #1
 801ba6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801ba70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ba72:	f103 33ff 	add.w	r3, r3, #4294967295
 801ba76:	637b      	str	r3, [r7, #52]	; 0x34
 801ba78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801ba7a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 801ba7e:	429a      	cmp	r2, r3
 801ba80:	d8ea      	bhi.n	801ba58 <RTC001_Time+0xfc>
      {
        ElapsedDays++;
      }
    }
    /*If current year is leap year add 1 only if March or later*/
    if (RTC001_lleapyear((uint16_t)CurrentYear))
 801ba82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba84:	b29b      	uxth	r3, r3
 801ba86:	4618      	mov	r0, r3
 801ba88:	f000 f892 	bl	801bbb0 <RTC001_lleapyear>
 801ba8c:	4603      	mov	r3, r0
 801ba8e:	2b00      	cmp	r3, #0
 801ba90:	d006      	beq.n	801baa0 <RTC001_Time+0x144>
    {
      if(CurrentMonth > 2U)
 801ba92:	6a3b      	ldr	r3, [r7, #32]
 801ba94:	2b02      	cmp	r3, #2
 801ba96:	d903      	bls.n	801baa0 <RTC001_Time+0x144>
      {
        ElapsedDays++;
 801ba98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba9a:	f103 0301 	add.w	r3, r3, #1
 801ba9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801baa0:	6a3b      	ldr	r3, [r7, #32]
 801baa2:	f103 33ff 	add.w	r3, r3, #4294967295
 801baa6:	633b      	str	r3, [r7, #48]	; 0x30
 801baa8:	e00d      	b.n	801bac6 <RTC001_Time+0x16a>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
 801baaa:	f24c 1378 	movw	r3, #49528	; 0xc178
 801baae:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801baba:	18d3      	adds	r3, r2, r3
 801babc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ElapsedDays++;
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801babe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bac0:	f103 33ff 	add.w	r3, r3, #4294967295
 801bac4:	633b      	str	r3, [r7, #48]	; 0x30
 801bac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bac8:	2b00      	cmp	r3, #0
 801baca:	d1ee      	bne.n	801baaa <RTC001_Time+0x14e>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
    } 
    
    /*Add Elapsed days from current month*/
    ElapsedDays += CurrentDay - 1U;
 801bacc:	69fa      	ldr	r2, [r7, #28]
 801bace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bad0:	18d3      	adds	r3, r2, r3
 801bad2:	f103 33ff 	add.w	r3, r3, #4294967295
 801bad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    /*Accumulate the total seconds for ElapsedDays*/
    ElapsedSeconds = (ElapsedDays * RTC001_SECONDS_IN_A_DAY);
 801bad8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801bada:	f44f 43a3 	mov.w	r3, #20864	; 0x5180
 801bade:	f2c0 0301 	movt	r3, #1
 801bae2:	fb03 f302 	mul.w	r3, r3, r2
 801bae6:	60fb      	str	r3, [r7, #12]

    /*Add seconds for current hour, minute and seconds*/
    ElapsedSeconds += (CurrentHour * RTC001_SECONDS_IN_AN_HOUR);   
 801bae8:	69bb      	ldr	r3, [r7, #24]
 801baea:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 801baee:	fb02 f303 	mul.w	r3, r2, r3
 801baf2:	68fa      	ldr	r2, [r7, #12]
 801baf4:	18d3      	adds	r3, r2, r3
 801baf6:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += (CurrentMin * RTC001_SECONDS_IN_A_MINUTE); 
 801baf8:	697a      	ldr	r2, [r7, #20]
 801bafa:	4613      	mov	r3, r2
 801bafc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801bb00:	1a9b      	subs	r3, r3, r2
 801bb02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bb06:	68fa      	ldr	r2, [r7, #12]
 801bb08:	18d3      	adds	r3, r2, r3
 801bb0a:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += CurrentSec; 
 801bb0c:	68fa      	ldr	r2, [r7, #12]
 801bb0e:	693b      	ldr	r3, [r7, #16]
 801bb10:	18d3      	adds	r3, r2, r3
 801bb12:	60fb      	str	r3, [r7, #12]

    *time_value = (time_t) ElapsedSeconds;
 801bb14:	68fa      	ldr	r2, [r7, #12]
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	601a      	str	r2, [r3, #0]
    status = (uint32_t) RTC001App_SUCCESS;
 801bb1a:	f04f 0300 	mov.w	r3, #0
 801bb1e:	62bb      	str	r3, [r7, #40]	; 0x28
    
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801bb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 801bb22:	4618      	mov	r0, r3
 801bb24:	f107 0738 	add.w	r7, r7, #56	; 0x38
 801bb28:	46bd      	mov	sp, r7
 801bb2a:	bd80      	pop	{r7, pc}

0801bb2c <RTC001_ldatevalid>:


/* Return 1 if date is valid, 0 otherwise.	*/
static uint32_t RTC001_ldatevalid(uint16_t month,uint16_t day,uint16_t year)
{
 801bb2c:	b580      	push	{r7, lr}
 801bb2e:	b084      	sub	sp, #16
 801bb30:	af00      	add	r7, sp, #0
 801bb32:	4613      	mov	r3, r2
 801bb34:	4602      	mov	r2, r0
 801bb36:	80fa      	strh	r2, [r7, #6]
 801bb38:	460a      	mov	r2, r1
 801bb3a:	80ba      	strh	r2, [r7, #4]
 801bb3c:	807b      	strh	r3, [r7, #2]
  uint32_t valid = 0U;
 801bb3e:	f04f 0300 	mov.w	r3, #0
 801bb42:	60fb      	str	r3, [r7, #12]

  if ((month == 0U) || (month > 12U) )
 801bb44:	88fb      	ldrh	r3, [r7, #6]
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d002      	beq.n	801bb50 <RTC001_ldatevalid+0x24>
 801bb4a:	88fb      	ldrh	r3, [r7, #6]
 801bb4c:	2b0c      	cmp	r3, #12
 801bb4e:	d903      	bls.n	801bb58 <RTC001_ldatevalid+0x2c>
  {
    valid = 0U;
 801bb50:	f04f 0300 	mov.w	r3, #0
 801bb54:	60fb      	str	r3, [r7, #12]
 801bb56:	e025      	b.n	801bba4 <RTC001_ldatevalid+0x78>
  }
  else  if ((month != 2U) || (day < 29U))
 801bb58:	88fb      	ldrh	r3, [r7, #6]
 801bb5a:	2b02      	cmp	r3, #2
 801bb5c:	d102      	bne.n	801bb64 <RTC001_ldatevalid+0x38>
 801bb5e:	88bb      	ldrh	r3, [r7, #4]
 801bb60:	2b1c      	cmp	r3, #28
 801bb62:	d810      	bhi.n	801bb86 <RTC001_ldatevalid+0x5a>
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bb64:	88ba      	ldrh	r2, [r7, #4]
 801bb66:	88f9      	ldrh	r1, [r7, #6]
 801bb68:	f24c 1378 	movw	r3, #49528	; 0xc178
 801bb6c:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bb70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bb74:	429a      	cmp	r2, r3
 801bb76:	d814      	bhi.n	801bba2 <RTC001_ldatevalid+0x76>
 801bb78:	88bb      	ldrh	r3, [r7, #4]
 801bb7a:	2b00      	cmp	r3, #0
 801bb7c:	d011      	beq.n	801bba2 <RTC001_ldatevalid+0x76>
     {
       valid = 1U;
 801bb7e:	f04f 0301 	mov.w	r3, #1
 801bb82:	60fb      	str	r3, [r7, #12]
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bb84:	e00d      	b.n	801bba2 <RTC001_ldatevalid+0x76>
     }
  }
  else /*Reaches here only if month = February and day = 29*/
  {
    /*Check if it is leap year*/
    if (RTC001_lleapyear(year))
 801bb86:	887b      	ldrh	r3, [r7, #2]
 801bb88:	4618      	mov	r0, r3
 801bb8a:	f000 f811 	bl	801bbb0 <RTC001_lleapyear>
 801bb8e:	4603      	mov	r3, r0
 801bb90:	2b00      	cmp	r3, #0
 801bb92:	d007      	beq.n	801bba4 <RTC001_ldatevalid+0x78>
    {
      if (day == 29U)
 801bb94:	88bb      	ldrh	r3, [r7, #4]
 801bb96:	2b1d      	cmp	r3, #29
 801bb98:	d104      	bne.n	801bba4 <RTC001_ldatevalid+0x78>
      { 
        valid = 1U;
 801bb9a:	f04f 0301 	mov.w	r3, #1
 801bb9e:	60fb      	str	r3, [r7, #12]
 801bba0:	e000      	b.n	801bba4 <RTC001_ldatevalid+0x78>
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bba2:	bf00      	nop
      { 
        valid = 1U;
      }
    }
  }
  return valid;
 801bba4:	68fb      	ldr	r3, [r7, #12]
}
 801bba6:	4618      	mov	r0, r3
 801bba8:	f107 0710 	add.w	r7, r7, #16
 801bbac:	46bd      	mov	sp, r7
 801bbae:	bd80      	pop	{r7, pc}

0801bbb0 <RTC001_lleapyear>:


/* Return 1 if year is leap year, 0 otherwise.	*/

static uint8_t RTC001_lleapyear(uint16_t year)
{
 801bbb0:	b480      	push	{r7}
 801bbb2:	b085      	sub	sp, #20
 801bbb4:	af00      	add	r7, sp, #0
 801bbb6:	4603      	mov	r3, r0
 801bbb8:	80fb      	strh	r3, [r7, #6]
  uint8_t valid = 0U;
 801bbba:	f04f 0300 	mov.w	r3, #0
 801bbbe:	73fb      	strb	r3, [r7, #15]
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801bbc0:	88fa      	ldrh	r2, [r7, #6]
 801bbc2:	f248 531f 	movw	r3, #34079	; 0x851f
 801bbc6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801bbca:	fba3 1302 	umull	r1, r3, r3, r2
 801bbce:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 801bbd2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801bbd6:	fb01 f303 	mul.w	r3, r1, r3
 801bbda:	1ad3      	subs	r3, r2, r3
 801bbdc:	b29b      	uxth	r3, r3
 801bbde:	2b00      	cmp	r3, #0
 801bbe0:	d016      	beq.n	801bc10 <RTC001_lleapyear+0x60>
 801bbe2:	88fa      	ldrh	r2, [r7, #6]
 801bbe4:	f248 531f 	movw	r3, #34079	; 0x851f
 801bbe8:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801bbec:	fba3 1302 	umull	r1, r3, r3, r2
 801bbf0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 801bbf4:	f04f 0164 	mov.w	r1, #100	; 0x64
 801bbf8:	fb01 f303 	mul.w	r3, r1, r3
 801bbfc:	1ad3      	subs	r3, r2, r3
 801bbfe:	b29b      	uxth	r3, r3
 801bc00:	2b00      	cmp	r3, #0
 801bc02:	d008      	beq.n	801bc16 <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
 801bc04:	88fb      	ldrh	r3, [r7, #6]
 801bc06:	f003 0303 	and.w	r3, r3, #3
 801bc0a:	b29b      	uxth	r3, r3

static uint8_t RTC001_lleapyear(uint16_t year)
{
  uint8_t valid = 0U;
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801bc0c:	2b00      	cmp	r3, #0
 801bc0e:	d102      	bne.n	801bc16 <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
  {
	valid = 1U;
 801bc10:	f04f 0301 	mov.w	r3, #1
 801bc14:	73fb      	strb	r3, [r7, #15]
  }
  return valid;
 801bc16:	7bfb      	ldrb	r3, [r7, #15]
}
 801bc18:	4618      	mov	r0, r3
 801bc1a:	f107 0714 	add.w	r7, r7, #20
 801bc1e:	46bd      	mov	sp, r7
 801bc20:	bc80      	pop	{r7}
 801bc22:	4770      	bx	lr

0801bc24 <RTC001_lweekday>:

/* Given month, day, year, returns day of week, eg. Monday = 0 etc.
*/ 

static uint32_t RTC001_lweekday(uint16_t month,uint16_t day,uint16_t year)
{
 801bc24:	b490      	push	{r4, r7}
 801bc26:	b088      	sub	sp, #32
 801bc28:	af00      	add	r7, sp, #0
 801bc2a:	4613      	mov	r3, r2
 801bc2c:	4602      	mov	r2, r0
 801bc2e:	80fa      	strh	r2, [r7, #6]
 801bc30:	460a      	mov	r2, r1
 801bc32:	80ba      	strh	r2, [r7, #4]
 801bc34:	807b      	strh	r3, [r7, #2]
  uint16_t vx, tx, ix, feb;
  const uint8_t vx_list[] = 
 801bc36:	f24c 12ac 	movw	r2, #49580	; 0xc1ac
 801bc3a:	f6c0 0202 	movt	r2, #2050	; 0x802
 801bc3e:	f107 0308 	add.w	r3, r7, #8
 801bc42:	4614      	mov	r4, r2
 801bc44:	6820      	ldr	r0, [r4, #0]
 801bc46:	6861      	ldr	r1, [r4, #4]
 801bc48:	68a2      	ldr	r2, [r4, #8]
 801bc4a:	c307      	stmia	r3!, {r0, r1, r2}
 801bc4c:	7b22      	ldrb	r2, [r4, #12]
 801bc4e:	701a      	strb	r2, [r3, #0]
  {
      0U, 20U, 0U, 16U, 24U, 20U, 0U, 24U, 4U, 12U, 8U, 16U, 12U
  };

  vx = vx_list[month];
 801bc50:	88fb      	ldrh	r3, [r7, #6]
 801bc52:	f107 0020 	add.w	r0, r7, #32
 801bc56:	18c3      	adds	r3, r0, r3
 801bc58:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 801bc5c:	83fb      	strh	r3, [r7, #30]
  if(year > 1900U)
 801bc5e:	887a      	ldrh	r2, [r7, #2]
 801bc60:	f240 736c 	movw	r3, #1900	; 0x76c
 801bc64:	429a      	cmp	r2, r3
 801bc66:	d903      	bls.n	801bc70 <RTC001_lweekday+0x4c>
  {
    year = year - 1900U;
 801bc68:	887b      	ldrh	r3, [r7, #2]
 801bc6a:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 801bc6e:	807b      	strh	r3, [r7, #2]
  }
  feb = (month  > 2U)? 1U : 0U;
 801bc70:	88fb      	ldrh	r3, [r7, #6]
 801bc72:	2b02      	cmp	r3, #2
 801bc74:	d902      	bls.n	801bc7c <RTC001_lweekday+0x58>
 801bc76:	f04f 0301 	mov.w	r3, #1
 801bc7a:	e001      	b.n	801bc80 <RTC001_lweekday+0x5c>
 801bc7c:	f04f 0300 	mov.w	r3, #0
 801bc80:	83bb      	strh	r3, [r7, #28]
/* Take care of February */
  ix = ((year - 21U) % 28U) + vx + feb;
 801bc82:	887b      	ldrh	r3, [r7, #2]
 801bc84:	f1a3 0215 	sub.w	r2, r3, #21
 801bc88:	ea4f 0192 	mov.w	r1, r2, lsr #2
 801bc8c:	f644 1325 	movw	r3, #18725	; 0x4925
 801bc90:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801bc94:	fba3 0101 	umull	r0, r1, r3, r1
 801bc98:	460b      	mov	r3, r1
 801bc9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801bc9e:	1a5b      	subs	r3, r3, r1
 801bca0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bca4:	1ad3      	subs	r3, r2, r3
 801bca6:	b29a      	uxth	r2, r3
 801bca8:	8bfb      	ldrh	r3, [r7, #30]
 801bcaa:	18d3      	adds	r3, r2, r3
 801bcac:	b29a      	uxth	r2, r3
 801bcae:	8bbb      	ldrh	r3, [r7, #28]
 801bcb0:	18d3      	adds	r3, r2, r3
 801bcb2:	837b      	strh	r3, [r7, #26]
/* Take care of leap year */
  tx = ((ix + (ix / 4U)) % 7U) + day;
 801bcb4:	8b7a      	ldrh	r2, [r7, #26]
 801bcb6:	8b7b      	ldrh	r3, [r7, #26]
 801bcb8:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801bcbc:	b29b      	uxth	r3, r3
 801bcbe:	18d1      	adds	r1, r2, r3
 801bcc0:	f644 1325 	movw	r3, #18725	; 0x4925
 801bcc4:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801bcc8:	fba3 2301 	umull	r2, r3, r3, r1
 801bccc:	1aca      	subs	r2, r1, r3
 801bcce:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801bcd2:	189b      	adds	r3, r3, r2
 801bcd4:	ea4f 0293 	mov.w	r2, r3, lsr #2
 801bcd8:	4613      	mov	r3, r2
 801bcda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801bcde:	1a9b      	subs	r3, r3, r2
 801bce0:	1aca      	subs	r2, r1, r3
 801bce2:	b292      	uxth	r2, r2
 801bce4:	88bb      	ldrh	r3, [r7, #4]
 801bce6:	18d3      	adds	r3, r2, r3
 801bce8:	833b      	strh	r3, [r7, #24]
  tx = tx % 7U;
 801bcea:	8b3a      	ldrh	r2, [r7, #24]
 801bcec:	f644 1325 	movw	r3, #18725	; 0x4925
 801bcf0:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801bcf4:	fba3 0302 	umull	r0, r3, r3, r2
 801bcf8:	1ad1      	subs	r1, r2, r3
 801bcfa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801bcfe:	185b      	adds	r3, r3, r1
 801bd00:	ea4f 0193 	mov.w	r1, r3, lsr #2
 801bd04:	460b      	mov	r3, r1
 801bd06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801bd0a:	1a5b      	subs	r3, r3, r1
 801bd0c:	1ad3      	subs	r3, r2, r3
 801bd0e:	833b      	strh	r3, [r7, #24]
  return ((uint32_t)tx);
 801bd10:	8b3b      	ldrh	r3, [r7, #24]
}
 801bd12:	4618      	mov	r0, r3
 801bd14:	f107 0720 	add.w	r7, r7, #32
 801bd18:	46bd      	mov	sp, r7
 801bd1a:	bc90      	pop	{r4, r7}
 801bd1c:	4770      	bx	lr
 801bd1e:	bf00      	nop

0801bd20 <RTC001_ltimevalid>:

/* Return 1 if time is valid, 0 otherwise.	*/
static uint32_t RTC001_ltimevalid(uint8_t sec, uint8_t min, uint8_t hour)
{
 801bd20:	b480      	push	{r7}
 801bd22:	b085      	sub	sp, #20
 801bd24:	af00      	add	r7, sp, #0
 801bd26:	4613      	mov	r3, r2
 801bd28:	4602      	mov	r2, r0
 801bd2a:	71fa      	strb	r2, [r7, #7]
 801bd2c:	460a      	mov	r2, r1
 801bd2e:	71ba      	strb	r2, [r7, #6]
 801bd30:	717b      	strb	r3, [r7, #5]
  uint32_t valid = 0U;
 801bd32:	f04f 0300 	mov.w	r3, #0
 801bd36:	60fb      	str	r3, [r7, #12]

  if ((sec < 0U) || (min < 0U) || (hour < 0U))
  {
    valid = 0U;
  }
  else if ((sec >= 60U) || (min >= 60U) || (hour >= 24U))
 801bd38:	79fb      	ldrb	r3, [r7, #7]
 801bd3a:	2b3b      	cmp	r3, #59	; 0x3b
 801bd3c:	d805      	bhi.n	801bd4a <RTC001_ltimevalid+0x2a>
 801bd3e:	79bb      	ldrb	r3, [r7, #6]
 801bd40:	2b3b      	cmp	r3, #59	; 0x3b
 801bd42:	d802      	bhi.n	801bd4a <RTC001_ltimevalid+0x2a>
 801bd44:	797b      	ldrb	r3, [r7, #5]
 801bd46:	2b17      	cmp	r3, #23
 801bd48:	d903      	bls.n	801bd52 <RTC001_ltimevalid+0x32>
  {
    valid = 0U;
 801bd4a:	f04f 0300 	mov.w	r3, #0
 801bd4e:	60fb      	str	r3, [r7, #12]
 801bd50:	e002      	b.n	801bd58 <RTC001_ltimevalid+0x38>
  }
  else
  {
	  valid = 1U;
 801bd52:	f04f 0301 	mov.w	r3, #1
 801bd56:	60fb      	str	r3, [r7, #12]
  }

  return valid;
 801bd58:	68fb      	ldr	r3, [r7, #12]
}
 801bd5a:	4618      	mov	r0, r3
 801bd5c:	f107 0714 	add.w	r7, r7, #20
 801bd60:	46bd      	mov	sp, r7
 801bd62:	bc80      	pop	{r7}
 801bd64:	4770      	bx	lr
 801bd66:	bf00      	nop

0801bd68 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 801bd68:	b480      	push	{r7}
 801bd6a:	b087      	sub	sp, #28
 801bd6c:	af00      	add	r7, sp, #0
 801bd6e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 801bd70:	f04f 0300 	mov.w	r3, #0
 801bd74:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 801bd76:	f04f 0300 	mov.w	r3, #0
 801bd7a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801bd7c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bd80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bd84:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 801bd86:	687b      	ldr	r3, [r7, #4]
 801bd88:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801bd8c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801bd8e:	68fb      	ldr	r3, [r7, #12]
 801bd90:	f103 0310 	add.w	r3, r3, #16
 801bd94:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801bd96:	697a      	ldr	r2, [r7, #20]
 801bd98:	4613      	mov	r3, r2
 801bd9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801bd9e:	189b      	adds	r3, r3, r2
 801bda0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801bda4:	18cb      	adds	r3, r1, r3
 801bda6:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 801bda8:	687b      	ldr	r3, [r7, #4]
 801bdaa:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801bdae:	693b      	ldr	r3, [r7, #16]
 801bdb0:	601a      	str	r2, [r3, #0]
}
 801bdb2:	f107 071c 	add.w	r7, r7, #28
 801bdb6:	46bd      	mov	sp, r7
 801bdb8:	bc80      	pop	{r7}
 801bdba:	4770      	bx	lr

0801bdbc <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 801bdbc:	b480      	push	{r7}
 801bdbe:	b087      	sub	sp, #28
 801bdc0:	af00      	add	r7, sp, #0
 801bdc2:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 801bdc4:	f04f 0300 	mov.w	r3, #0
 801bdc8:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 801bdca:	f04f 0300 	mov.w	r3, #0
 801bdce:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 801bdd0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bdd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bdd8:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801bdda:	687b      	ldr	r3, [r7, #4]
 801bddc:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801bde0:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801bde2:	68fb      	ldr	r3, [r7, #12]
 801bde4:	f103 0314 	add.w	r3, r3, #20
 801bde8:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801bdea:	697a      	ldr	r2, [r7, #20]
 801bdec:	4613      	mov	r3, r2
 801bdee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801bdf2:	189b      	adds	r3, r3, r2
 801bdf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801bdf8:	18cb      	adds	r3, r1, r3
 801bdfa:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 801bdfc:	687b      	ldr	r3, [r7, #4]
 801bdfe:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801be02:	693b      	ldr	r3, [r7, #16]
 801be04:	601a      	str	r2, [r3, #0]
}
 801be06:	f107 071c 	add.w	r7, r7, #28
 801be0a:	46bd      	mov	sp, r7
 801be0c:	bc80      	pop	{r7}
 801be0e:	4770      	bx	lr

0801be10 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 801be10:	b480      	push	{r7}
 801be12:	b083      	sub	sp, #12
 801be14:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 801be16:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801be1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801be1e:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 801be20:	f04f 0300 	mov.w	r3, #0
 801be24:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 801be26:	687b      	ldr	r3, [r7, #4]
 801be28:	681b      	ldr	r3, [r3, #0]
 801be2a:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 801be2c:	78fb      	ldrb	r3, [r7, #3]
}
 801be2e:	4618      	mov	r0, r3
 801be30:	f107 070c 	add.w	r7, r7, #12
 801be34:	46bd      	mov	sp, r7
 801be36:	bc80      	pop	{r7}
 801be38:	4770      	bx	lr
 801be3a:	bf00      	nop

0801be3c <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 801be3c:	b480      	push	{r7}
 801be3e:	b089      	sub	sp, #36	; 0x24
 801be40:	af00      	add	r7, sp, #0
 801be42:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 801be44:	f04f 030f 	mov.w	r3, #15
 801be48:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 801be4a:	f04f 0300 	mov.w	r3, #0
 801be4e:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 801be50:	f04f 0300 	mov.w	r3, #0
 801be54:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 801be56:	f04f 0300 	mov.w	r3, #0
 801be5a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801be5c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801be60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801be64:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801be66:	687b      	ldr	r3, [r7, #4]
 801be68:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801be6c:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801be6e:	68fb      	ldr	r3, [r7, #12]
 801be70:	f103 030c 	add.w	r3, r3, #12
 801be74:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801be76:	69ba      	ldr	r2, [r7, #24]
 801be78:	4613      	mov	r3, r2
 801be7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801be7e:	189b      	adds	r3, r3, r2
 801be80:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801be84:	18cb      	adds	r3, r1, r3
 801be86:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 801be88:	697b      	ldr	r3, [r7, #20]
 801be8a:	681a      	ldr	r2, [r3, #0]
 801be8c:	687b      	ldr	r3, [r7, #4]
 801be8e:	4013      	ands	r3, r2
 801be90:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801be94:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 801be96:	693b      	ldr	r3, [r7, #16]
 801be98:	2b00      	cmp	r3, #0
 801be9a:	d003      	beq.n	801bea4 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 801be9c:	f04f 0301 	mov.w	r3, #1
 801bea0:	61fb      	str	r3, [r7, #28]
 801bea2:	e002      	b.n	801beaa <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 801bea4:	f04f 0300 	mov.w	r3, #0
 801bea8:	61fb      	str	r3, [r7, #28]
  }
  return status;
 801beaa:	69fb      	ldr	r3, [r7, #28]
}
 801beac:	4618      	mov	r0, r3
 801beae:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801beb2:	46bd      	mov	sp, r7
 801beb4:	bc80      	pop	{r7}
 801beb6:	4770      	bx	lr

0801beb8 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 801beb8:	b480      	push	{r7}
 801beba:	b083      	sub	sp, #12
 801bebc:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 801bebe:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bec2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bec6:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	689b      	ldr	r3, [r3, #8]
 801becc:	f043 0201 	orr.w	r2, r3, #1
 801bed0:	687b      	ldr	r3, [r7, #4]
 801bed2:	609a      	str	r2, [r3, #8]

}
 801bed4:	f107 070c 	add.w	r7, r7, #12
 801bed8:	46bd      	mov	sp, r7
 801beda:	bc80      	pop	{r7}
 801bedc:	4770      	bx	lr
 801bede:	bf00      	nop

0801bee0 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 801bee0:	b580      	push	{r7, lr}
 801bee2:	b082      	sub	sp, #8
 801bee4:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801bee6:	f04f 0301 	mov.w	r3, #1
 801beea:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 801beec:	f005 f82c 	bl	8020f48 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801bef0:	f24c 10d8 	movw	r0, #49624	; 0xc1d8
 801bef4:	f6c0 0002 	movt	r0, #2050	; 0x802
 801bef8:	f000 f90e 	bl	801c118 <PWMSP001_lInit>
 801befc:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801befe:	687b      	ldr	r3, [r7, #4]
 801bf00:	2b00      	cmp	r3, #0
 801bf02:	d10d      	bne.n	801bf20 <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 801bf04:	f24c 13d8 	movw	r3, #49624	; 0xc1d8
 801bf08:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bf0c:	785b      	ldrb	r3, [r3, #1]
 801bf0e:	2b01      	cmp	r3, #1
 801bf10:	d106      	bne.n	801bf20 <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801bf12:	f24c 10d8 	movw	r0, #49624	; 0xc1d8
 801bf16:	f6c0 0002 	movt	r0, #2050	; 0x802
 801bf1a:	f000 fb3b 	bl	801c594 <PWMSP001_Start>
 801bf1e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.2 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD2_Msk));
 801bf20:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bf24:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bf28:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bf2c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bf30:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801bf32:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801bf36:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD2_Pos) & \
 801bf38:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bf3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bf40:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bf44:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bf48:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801bf4a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD2_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 801bf4c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bf50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bf54:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bf58:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bf5c:	6912      	ldr	r2, [r2, #16]
 801bf5e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801bf62:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 801bf64:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bf68:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bf6c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bf70:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bf74:	6912      	ldr	r2, [r2, #16]
 801bf76:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801bf78:	f24c 2020 	movw	r0, #49696	; 0xc220
 801bf7c:	f6c0 0002 	movt	r0, #2050	; 0x802
 801bf80:	f000 f8ca 	bl	801c118 <PWMSP001_lInit>
 801bf84:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801bf86:	687b      	ldr	r3, [r7, #4]
 801bf88:	2b00      	cmp	r3, #0
 801bf8a:	d10d      	bne.n	801bfa8 <PWMSP001_Init+0xc8>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 801bf8c:	f24c 2320 	movw	r3, #49696	; 0xc220
 801bf90:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bf94:	785b      	ldrb	r3, [r3, #1]
 801bf96:	2b01      	cmp	r3, #1
 801bf98:	d106      	bne.n	801bfa8 <PWMSP001_Init+0xc8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801bf9a:	f24c 2020 	movw	r0, #49696	; 0xc220
 801bf9e:	f6c0 0002 	movt	r0, #2050	; 0x802
 801bfa2:	f000 faf7 	bl	801c594 <PWMSP001_Start>
 801bfa6:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.3 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD3_Msk));
 801bfa8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bfac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bfb0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bfb4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bfb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801bfba:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 801bfbe:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD3_Pos) & \
 801bfc0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bfc4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bfc8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bfcc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bfd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801bfd2:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD3_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC3_PO_Msk));
 801bfd4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bfd8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bfdc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bfe0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bfe4:	6912      	ldr	r2, [r2, #16]
 801bfe6:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801bfea:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC3_PO_Pos) & \
 801bfec:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801bff0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801bff4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801bff8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801bffc:	6912      	ldr	r2, [r2, #16]
 801bffe:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC3_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801c000:	f24c 2068 	movw	r0, #49768	; 0xc268
 801c004:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c008:	f000 f886 	bl	801c118 <PWMSP001_lInit>
 801c00c:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c00e:	687b      	ldr	r3, [r7, #4]
 801c010:	2b00      	cmp	r3, #0
 801c012:	d10d      	bne.n	801c030 <PWMSP001_Init+0x150>
  {   
    if (PWMSP001_Handle2.StartControl == (uint8_t)SET)
 801c014:	f24c 2368 	movw	r3, #49768	; 0xc268
 801c018:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c01c:	785b      	ldrb	r3, [r3, #1]
 801c01e:	2b01      	cmp	r3, #1
 801c020:	d106      	bne.n	801c030 <PWMSP001_Init+0x150>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801c022:	f24c 2068 	movw	r0, #49768	; 0xc268
 801c026:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c02a:	f000 fab3 	bl	801c594 <PWMSP001_Start>
 801c02e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.0 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 801c030:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c034:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c038:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c03c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c040:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c042:	f022 0207 	bic.w	r2, r2, #7
 801c046:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD0_Pos) & \
 801c048:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c04c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c050:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c054:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c058:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c05a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD0_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 801c05c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c060:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c064:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c068:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c06c:	6912      	ldr	r2, [r2, #16]
 801c06e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801c072:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 801c074:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c078:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c07c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c080:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c084:	6912      	ldr	r2, [r2, #16]
 801c086:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle3);
 801c088:	f24c 20b0 	movw	r0, #49840	; 0xc2b0
 801c08c:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c090:	f000 f842 	bl	801c118 <PWMSP001_lInit>
 801c094:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c096:	687b      	ldr	r3, [r7, #4]
 801c098:	2b00      	cmp	r3, #0
 801c09a:	d10d      	bne.n	801c0b8 <PWMSP001_Init+0x1d8>
  {   
    if (PWMSP001_Handle3.StartControl == (uint8_t)SET)
 801c09c:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
 801c0a0:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c0a4:	785b      	ldrb	r3, [r3, #1]
 801c0a6:	2b01      	cmp	r3, #1
 801c0a8:	d106      	bne.n	801c0b8 <PWMSP001_Init+0x1d8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle3);
 801c0aa:	f24c 20b0 	movw	r0, #49840	; 0xc2b0
 801c0ae:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c0b2:	f000 fa6f 	bl	801c594 <PWMSP001_Start>
 801c0b6:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 2.2 based on User configuration */
      PORT2->PDR0  &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 801c0b8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c0bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0c0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c0c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c0c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c0ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801c0ce:	641a      	str	r2, [r3, #64]	; 0x40
      PORT2->PDR0  |= (((uint32_t)0 << (uint32_t)PORT2_PDR0_PD2_Pos) & \
 801c0d0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c0d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0d8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c0dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c0e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c0e2:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT2_PDR0_PD2_Msk);
      PORT2->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 801c0e4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c0e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0ec:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c0f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c0f4:	6912      	ldr	r2, [r2, #16]
 801c0f6:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c0fa:	611a      	str	r2, [r3, #16]
      PORT2->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 801c0fc:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c100:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c104:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c108:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c10c:	6912      	ldr	r2, [r2, #16]
 801c10e:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
}
 801c110:	f107 0708 	add.w	r7, r7, #8
 801c114:	46bd      	mov	sp, r7
 801c116:	bd80      	pop	{r7, pc}

0801c118 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 801c118:	b590      	push	{r4, r7, lr}
 801c11a:	b085      	sub	sp, #20
 801c11c:	af00      	add	r7, sp, #0
 801c11e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c120:	f04f 0301 	mov.w	r3, #1
 801c124:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c126:	687b      	ldr	r3, [r7, #4]
 801c128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c12a:	781b      	ldrb	r3, [r3, #0]
 801c12c:	2b00      	cmp	r3, #0
 801c12e:	f040 8169 	bne.w	801c404 <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c132:	687b      	ldr	r3, [r7, #4]
 801c134:	699b      	ldr	r3, [r3, #24]
 801c136:	f04f 0207 	mov.w	r2, #7
 801c13a:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801c13c:	687b      	ldr	r3, [r7, #4]
 801c13e:	7bdb      	ldrb	r3, [r3, #15]
 801c140:	2b01      	cmp	r3, #1
 801c142:	d127      	bne.n	801c194 <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 801c144:	687b      	ldr	r3, [r7, #4]
 801c146:	699a      	ldr	r2, [r3, #24]
 801c148:	687b      	ldr	r3, [r7, #4]
 801c14a:	699b      	ldr	r3, [r3, #24]
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801c152:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801c156:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 801c158:	687b      	ldr	r3, [r7, #4]
 801c15a:	699b      	ldr	r3, [r3, #24]
 801c15c:	687a      	ldr	r2, [r7, #4]
 801c15e:	6992      	ldr	r2, [r2, #24]
 801c160:	6852      	ldr	r2, [r2, #4]
 801c162:	f022 020c 	bic.w	r2, r2, #12
 801c166:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801c168:	687b      	ldr	r3, [r7, #4]
 801c16a:	699b      	ldr	r3, [r3, #24]
 801c16c:	687a      	ldr	r2, [r7, #4]
 801c16e:	6992      	ldr	r2, [r2, #24]
 801c170:	6811      	ldr	r1, [r2, #0]
 801c172:	687a      	ldr	r2, [r7, #4]
 801c174:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801c178:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 801c17c:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801c180:	430a      	orrs	r2, r1
 801c182:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 801c184:	687b      	ldr	r3, [r7, #4]
 801c186:	699b      	ldr	r3, [r3, #24]
 801c188:	687a      	ldr	r2, [r7, #4]
 801c18a:	6992      	ldr	r2, [r2, #24]
 801c18c:	6852      	ldr	r2, [r2, #4]
 801c18e:	f042 0208 	orr.w	r2, r2, #8
 801c192:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801c194:	687b      	ldr	r3, [r7, #4]
 801c196:	7c5b      	ldrb	r3, [r3, #17]
 801c198:	2b01      	cmp	r3, #1
 801c19a:	d12b      	bne.n	801c1f4 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801c19c:	687b      	ldr	r3, [r7, #4]
 801c19e:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801c1a2:	2b01      	cmp	r3, #1
 801c1a4:	d026      	beq.n	801c1f4 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 801c1a6:	687b      	ldr	r3, [r7, #4]
 801c1a8:	699a      	ldr	r2, [r3, #24]
 801c1aa:	687b      	ldr	r3, [r7, #4]
 801c1ac:	699b      	ldr	r3, [r3, #24]
 801c1ae:	681b      	ldr	r3, [r3, #0]
 801c1b0:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801c1b4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801c1b8:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 801c1ba:	687b      	ldr	r3, [r7, #4]
 801c1bc:	699b      	ldr	r3, [r3, #24]
 801c1be:	687a      	ldr	r2, [r7, #4]
 801c1c0:	6992      	ldr	r2, [r2, #24]
 801c1c2:	6852      	ldr	r2, [r2, #4]
 801c1c4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c1c8:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801c1ca:	687b      	ldr	r3, [r7, #4]
 801c1cc:	699b      	ldr	r3, [r3, #24]
 801c1ce:	687a      	ldr	r2, [r7, #4]
 801c1d0:	6992      	ldr	r2, [r2, #24]
 801c1d2:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 801c1d4:	687a      	ldr	r2, [r7, #4]
 801c1d6:	7812      	ldrb	r2, [r2, #0]
 801c1d8:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 801c1dc:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801c1e0:	430a      	orrs	r2, r1
 801c1e2:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801c1e4:	687b      	ldr	r3, [r7, #4]
 801c1e6:	699b      	ldr	r3, [r3, #24]
 801c1e8:	687a      	ldr	r2, [r7, #4]
 801c1ea:	6992      	ldr	r2, [r2, #24]
 801c1ec:	6852      	ldr	r2, [r2, #4]
 801c1ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801c1f2:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 801c1f4:	687b      	ldr	r3, [r7, #4]
 801c1f6:	699a      	ldr	r2, [r3, #24]
 801c1f8:	687b      	ldr	r3, [r7, #4]
 801c1fa:	699b      	ldr	r3, [r3, #24]
 801c1fc:	695b      	ldr	r3, [r3, #20]
 801c1fe:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801c202:	f023 0309 	bic.w	r3, r3, #9
 801c206:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801c208:	687b      	ldr	r3, [r7, #4]
 801c20a:	699b      	ldr	r3, [r3, #24]
 801c20c:	687a      	ldr	r2, [r7, #4]
 801c20e:	6992      	ldr	r2, [r2, #24]
 801c210:	6951      	ldr	r1, [r2, #20]
 801c212:	687a      	ldr	r2, [r7, #4]
 801c214:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 801c218:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801c21c:	687a      	ldr	r2, [r7, #4]
 801c21e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801c222:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c226:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801c22a:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c22c:	687a      	ldr	r2, [r7, #4]
 801c22e:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801c232:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801c236:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c23a:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801c23c:	430a      	orrs	r2, r1
 801c23e:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801c240:	687b      	ldr	r3, [r7, #4]
 801c242:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c246:	2b01      	cmp	r3, #1
 801c248:	d00e      	beq.n	801c268 <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 801c24a:	687b      	ldr	r3, [r7, #4]
 801c24c:	699b      	ldr	r3, [r3, #24]
 801c24e:	687a      	ldr	r2, [r7, #4]
 801c250:	7b12      	ldrb	r2, [r2, #12]
 801c252:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801c256:	f002 0102 	and.w	r1, r2, #2
 801c25a:	687a      	ldr	r2, [r7, #4]
 801c25c:	6992      	ldr	r2, [r2, #24]
 801c25e:	6952      	ldr	r2, [r2, #20]
 801c260:	f022 0202 	bic.w	r2, r2, #2
 801c264:	430a      	orrs	r2, r1
 801c266:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801c268:	687b      	ldr	r3, [r7, #4]
 801c26a:	699b      	ldr	r3, [r3, #24]
 801c26c:	687a      	ldr	r2, [r7, #4]
 801c26e:	6992      	ldr	r2, [r2, #24]
 801c270:	6951      	ldr	r1, [r2, #20]
 801c272:	687a      	ldr	r2, [r7, #4]
 801c274:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801c278:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 801c27c:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801c280:	430a      	orrs	r2, r1
 801c282:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 801c284:	687b      	ldr	r3, [r7, #4]
 801c286:	699b      	ldr	r3, [r3, #24]
 801c288:	687a      	ldr	r2, [r7, #4]
 801c28a:	7b52      	ldrb	r2, [r2, #13]
 801c28c:	f002 010f 	and.w	r1, r2, #15
 801c290:	687a      	ldr	r2, [r7, #4]
 801c292:	6992      	ldr	r2, [r2, #24]
 801c294:	6a12      	ldr	r2, [r2, #32]
 801c296:	f022 020f 	bic.w	r2, r2, #15
 801c29a:	430a      	orrs	r2, r1
 801c29c:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801c29e:	687b      	ldr	r3, [r7, #4]
 801c2a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c2a4:	2b01      	cmp	r3, #1
 801c2a6:	d02c      	beq.n	801c302 <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801c2a8:	687b      	ldr	r3, [r7, #4]
 801c2aa:	699b      	ldr	r3, [r3, #24]
 801c2ac:	687a      	ldr	r2, [r7, #4]
 801c2ae:	7c92      	ldrb	r2, [r2, #18]
 801c2b0:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801c2b4:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801c2b8:	687a      	ldr	r2, [r7, #4]
 801c2ba:	6992      	ldr	r2, [r2, #24]
 801c2bc:	6952      	ldr	r2, [r2, #20]
 801c2be:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801c2c2:	430a      	orrs	r2, r1
 801c2c4:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801c2c6:	687b      	ldr	r3, [r7, #4]
 801c2c8:	699b      	ldr	r3, [r3, #24]
 801c2ca:	687a      	ldr	r2, [r7, #4]
 801c2cc:	7cd2      	ldrb	r2, [r2, #19]
 801c2ce:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801c2d2:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801c2d6:	687a      	ldr	r2, [r7, #4]
 801c2d8:	6992      	ldr	r2, [r2, #24]
 801c2da:	6952      	ldr	r2, [r2, #20]
 801c2dc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c2e0:	430a      	orrs	r2, r1
 801c2e2:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 801c2e4:	687b      	ldr	r3, [r7, #4]
 801c2e6:	699b      	ldr	r3, [r3, #24]
 801c2e8:	687a      	ldr	r2, [r7, #4]
 801c2ea:	7c52      	ldrb	r2, [r2, #17]
 801c2ec:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801c2f0:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801c2f4:	687a      	ldr	r2, [r7, #4]
 801c2f6:	6992      	ldr	r2, [r2, #24]
 801c2f8:	6952      	ldr	r2, [r2, #20]
 801c2fa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c2fe:	430a      	orrs	r2, r1
 801c300:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 801c302:	687b      	ldr	r3, [r7, #4]
 801c304:	699b      	ldr	r3, [r3, #24]
 801c306:	687a      	ldr	r2, [r7, #4]
 801c308:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801c30c:	f002 010f 	and.w	r1, r2, #15
 801c310:	687a      	ldr	r2, [r7, #4]
 801c312:	6992      	ldr	r2, [r2, #24]
 801c314:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801c316:	f022 020f 	bic.w	r2, r2, #15
 801c31a:	430a      	orrs	r2, r1
 801c31c:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 801c31e:	687b      	ldr	r3, [r7, #4]
 801c320:	699b      	ldr	r3, [r3, #24]
 801c322:	687a      	ldr	r2, [r7, #4]
 801c324:	7c12      	ldrb	r2, [r2, #16]
 801c326:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 801c328:	687b      	ldr	r3, [r7, #4]
 801c32a:	699a      	ldr	r2, [r3, #24]
 801c32c:	687b      	ldr	r3, [r7, #4]
 801c32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c330:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c334:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c338:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 801c33a:	687b      	ldr	r3, [r7, #4]
 801c33c:	699a      	ldr	r2, [r3, #24]
 801c33e:	687b      	ldr	r3, [r7, #4]
 801c340:	689b      	ldr	r3, [r3, #8]
 801c342:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c346:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c34a:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c34c:	687b      	ldr	r3, [r7, #4]
 801c34e:	699a      	ldr	r2, [r3, #24]
 801c350:	687b      	ldr	r3, [r7, #4]
 801c352:	699b      	ldr	r3, [r3, #24]
 801c354:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801c358:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 801c35c:	f043 030f 	orr.w	r3, r3, #15
 801c360:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c364:	687b      	ldr	r3, [r7, #4]
 801c366:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c36a:	2b01      	cmp	r3, #1
 801c36c:	d10e      	bne.n	801c38c <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 801c36e:	6878      	ldr	r0, [r7, #4]
 801c370:	f001 f858 	bl	801d424 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 801c374:	687b      	ldr	r3, [r7, #4]
 801c376:	69db      	ldr	r3, [r3, #28]
 801c378:	687a      	ldr	r2, [r7, #4]
 801c37a:	69d2      	ldr	r2, [r2, #28]
 801c37c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c380:	687a      	ldr	r2, [r7, #4]
 801c382:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801c384:	430a      	orrs	r2, r1
 801c386:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801c38a:	e00a      	b.n	801c3a2 <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 801c38c:	687b      	ldr	r3, [r7, #4]
 801c38e:	699b      	ldr	r3, [r3, #24]
 801c390:	687a      	ldr	r2, [r7, #4]
 801c392:	6992      	ldr	r2, [r2, #24]
 801c394:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c398:	687a      	ldr	r2, [r7, #4]
 801c39a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801c39c:	430a      	orrs	r2, r1
 801c39e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c3a2:	687b      	ldr	r3, [r7, #4]
 801c3a4:	695b      	ldr	r3, [r3, #20]
 801c3a6:	687a      	ldr	r2, [r7, #4]
 801c3a8:	6952      	ldr	r2, [r2, #20]
 801c3aa:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c3ac:	687a      	ldr	r2, [r7, #4]
 801c3ae:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c3b2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c3b6:	f04f 0001 	mov.w	r0, #1
 801c3ba:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c3be:	687a      	ldr	r2, [r7, #4]
 801c3c0:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c3c4:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c3c8:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c3cc:	f04f 0401 	mov.w	r4, #1
 801c3d0:	fa04 f202 	lsl.w	r2, r4, r2
 801c3d4:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 801c3d6:	687a      	ldr	r2, [r7, #4]
 801c3d8:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 801c3dc:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c3e0:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c3e4:	f04f 0401 	mov.w	r4, #1
 801c3e8:	fa04 f202 	lsl.w	r2, r4, r2
 801c3ec:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c3ee:	430a      	orrs	r2, r1
 801c3f0:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 801c3f2:	f04f 0300 	mov.w	r3, #0
 801c3f6:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 801c3f8:	687b      	ldr	r3, [r7, #4]
 801c3fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c3fc:	f04f 0201 	mov.w	r2, #1
 801c400:	701a      	strb	r2, [r3, #0]
 801c402:	e000      	b.n	801c406 <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 801c404:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c406:	68fb      	ldr	r3, [r7, #12]
}
 801c408:	4618      	mov	r0, r3
 801c40a:	f107 0714 	add.w	r7, r7, #20
 801c40e:	46bd      	mov	sp, r7
 801c410:	bd90      	pop	{r4, r7, pc}
 801c412:	bf00      	nop

0801c414 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 801c414:	b480      	push	{r7}
 801c416:	b089      	sub	sp, #36	; 0x24
 801c418:	af00      	add	r7, sp, #0
 801c41a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c41c:	f04f 0301 	mov.w	r3, #1
 801c420:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c422:	687b      	ldr	r3, [r7, #4]
 801c424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c426:	781b      	ldrb	r3, [r3, #0]
 801c428:	2b00      	cmp	r3, #0
 801c42a:	f000 80ab 	beq.w	801c584 <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c42e:	687b      	ldr	r3, [r7, #4]
 801c430:	699b      	ldr	r3, [r3, #24]
 801c432:	f04f 0207 	mov.w	r2, #7
 801c436:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c438:	687b      	ldr	r3, [r7, #4]
 801c43a:	699b      	ldr	r3, [r3, #24]
 801c43c:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c440:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 801c444:	687b      	ldr	r3, [r7, #4]
 801c446:	699b      	ldr	r3, [r3, #24]
 801c448:	f04f 0200 	mov.w	r2, #0
 801c44c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801c450:	687b      	ldr	r3, [r7, #4]
 801c452:	695b      	ldr	r3, [r3, #20]
 801c454:	687a      	ldr	r2, [r7, #4]
 801c456:	6952      	ldr	r2, [r2, #20]
 801c458:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 801c45a:	687a      	ldr	r2, [r7, #4]
 801c45c:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801c460:	f04f 0001 	mov.w	r0, #1
 801c464:	fa00 f202 	lsl.w	r2, r0, r2
 801c468:	430a      	orrs	r2, r1
 801c46a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801c46e:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 801c470:	687b      	ldr	r3, [r7, #4]
 801c472:	699b      	ldr	r3, [r3, #24]
 801c474:	f04f 0200 	mov.w	r2, #0
 801c478:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	699b      	ldr	r3, [r3, #24]
 801c47e:	f04f 0200 	mov.w	r2, #0
 801c482:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 801c484:	687b      	ldr	r3, [r7, #4]
 801c486:	699b      	ldr	r3, [r3, #24]
 801c488:	f04f 0200 	mov.w	r2, #0
 801c48c:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 801c48e:	687b      	ldr	r3, [r7, #4]
 801c490:	699b      	ldr	r3, [r3, #24]
 801c492:	f04f 0200 	mov.w	r2, #0
 801c496:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	699b      	ldr	r3, [r3, #24]
 801c49c:	f04f 0200 	mov.w	r2, #0
 801c4a0:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 801c4a2:	687b      	ldr	r3, [r7, #4]
 801c4a4:	699b      	ldr	r3, [r3, #24]
 801c4a6:	f04f 0200 	mov.w	r2, #0
 801c4aa:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 801c4ac:	687b      	ldr	r3, [r7, #4]
 801c4ae:	699b      	ldr	r3, [r3, #24]
 801c4b0:	f04f 0200 	mov.w	r2, #0
 801c4b4:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	699b      	ldr	r3, [r3, #24]
 801c4ba:	f04f 0200 	mov.w	r2, #0
 801c4be:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c4c6:	2b01      	cmp	r3, #1
 801c4c8:	d154      	bne.n	801c574 <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c4ca:	687b      	ldr	r3, [r7, #4]
 801c4cc:	69db      	ldr	r3, [r3, #28]
 801c4ce:	f04f 0207 	mov.w	r2, #7
 801c4d2:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c4d4:	687b      	ldr	r3, [r7, #4]
 801c4d6:	69db      	ldr	r3, [r3, #28]
 801c4d8:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c4dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 801c4e0:	687b      	ldr	r3, [r7, #4]
 801c4e2:	69db      	ldr	r3, [r3, #28]
 801c4e4:	f04f 0200 	mov.w	r2, #0
 801c4e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 801c4ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c4f0:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 801c4f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 801c4f6:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801c4f8:	687b      	ldr	r3, [r7, #4]
 801c4fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c4fe:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 801c500:	697a      	ldr	r2, [r7, #20]
 801c502:	69bb      	ldr	r3, [r7, #24]
 801c504:	4313      	orrs	r3, r2
 801c506:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 801c508:	687b      	ldr	r3, [r7, #4]
 801c50a:	695b      	ldr	r3, [r3, #20]
 801c50c:	687a      	ldr	r2, [r7, #4]
 801c50e:	6952      	ldr	r2, [r2, #20]
 801c510:	6891      	ldr	r1, [r2, #8]
 801c512:	693a      	ldr	r2, [r7, #16]
 801c514:	f04f 0001 	mov.w	r0, #1
 801c518:	fa00 f002 	lsl.w	r0, r0, r2
 801c51c:	68fa      	ldr	r2, [r7, #12]
 801c51e:	4302      	orrs	r2, r0
 801c520:	430a      	orrs	r2, r1
 801c522:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 801c524:	687b      	ldr	r3, [r7, #4]
 801c526:	69db      	ldr	r3, [r3, #28]
 801c528:	f04f 0200 	mov.w	r2, #0
 801c52c:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 801c52e:	687b      	ldr	r3, [r7, #4]
 801c530:	69db      	ldr	r3, [r3, #28]
 801c532:	f04f 0200 	mov.w	r2, #0
 801c536:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 801c538:	687b      	ldr	r3, [r7, #4]
 801c53a:	69db      	ldr	r3, [r3, #28]
 801c53c:	f04f 0200 	mov.w	r2, #0
 801c540:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 801c542:	687b      	ldr	r3, [r7, #4]
 801c544:	69db      	ldr	r3, [r3, #28]
 801c546:	f04f 0200 	mov.w	r2, #0
 801c54a:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 801c54c:	687b      	ldr	r3, [r7, #4]
 801c54e:	69db      	ldr	r3, [r3, #28]
 801c550:	f04f 0200 	mov.w	r2, #0
 801c554:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 801c556:	687b      	ldr	r3, [r7, #4]
 801c558:	69db      	ldr	r3, [r3, #28]
 801c55a:	f04f 0200 	mov.w	r2, #0
 801c55e:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 801c560:	687b      	ldr	r3, [r7, #4]
 801c562:	69db      	ldr	r3, [r3, #28]
 801c564:	f04f 0200 	mov.w	r2, #0
 801c568:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 801c56a:	687b      	ldr	r3, [r7, #4]
 801c56c:	69db      	ldr	r3, [r3, #28]
 801c56e:	f04f 0200 	mov.w	r2, #0
 801c572:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 801c574:	687b      	ldr	r3, [r7, #4]
 801c576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c578:	f04f 0200 	mov.w	r2, #0
 801c57c:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 801c57e:	f04f 0300 	mov.w	r3, #0
 801c582:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c584:	69fb      	ldr	r3, [r7, #28]
}
 801c586:	4618      	mov	r0, r3
 801c588:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801c58c:	46bd      	mov	sp, r7
 801c58e:	bc80      	pop	{r7}
 801c590:	4770      	bx	lr
 801c592:	bf00      	nop

0801c594 <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 801c594:	b480      	push	{r7}
 801c596:	b085      	sub	sp, #20
 801c598:	af00      	add	r7, sp, #0
 801c59a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c59c:	f04f 0301 	mov.w	r3, #1
 801c5a0:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801c5a2:	687b      	ldr	r3, [r7, #4]
 801c5a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c5a6:	781b      	ldrb	r3, [r3, #0]
 801c5a8:	2b01      	cmp	r3, #1
 801c5aa:	d005      	beq.n	801c5b8 <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801c5ac:	687b      	ldr	r3, [r7, #4]
 801c5ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c5b0:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801c5b2:	2b03      	cmp	r3, #3
 801c5b4:	f040 80a7 	bne.w	801c706 <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c5b8:	687b      	ldr	r3, [r7, #4]
 801c5ba:	699b      	ldr	r3, [r3, #24]
 801c5bc:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c5c0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c5c4:	687b      	ldr	r3, [r7, #4]
 801c5c6:	695b      	ldr	r3, [r3, #20]
 801c5c8:	687a      	ldr	r2, [r7, #4]
 801c5ca:	6952      	ldr	r2, [r2, #20]
 801c5cc:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 801c5ce:	687a      	ldr	r2, [r7, #4]
 801c5d0:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801c5d4:	f04f 0001 	mov.w	r0, #1
 801c5d8:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c5dc:	430a      	orrs	r2, r1
 801c5de:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c5e0:	687b      	ldr	r3, [r7, #4]
 801c5e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c5e6:	2b01      	cmp	r3, #1
 801c5e8:	d10d      	bne.n	801c606 <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c5ea:	687b      	ldr	r3, [r7, #4]
 801c5ec:	695b      	ldr	r3, [r3, #20]
 801c5ee:	687a      	ldr	r2, [r7, #4]
 801c5f0:	6952      	ldr	r2, [r2, #20]
 801c5f2:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 801c5f4:	687a      	ldr	r2, [r7, #4]
 801c5f6:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801c5fa:	f04f 0001 	mov.w	r0, #1
 801c5fe:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c602:	430a      	orrs	r2, r1
 801c604:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 801c606:	687b      	ldr	r3, [r7, #4]
 801c608:	7b9b      	ldrb	r3, [r3, #14]
 801c60a:	2b00      	cmp	r3, #0
 801c60c:	d115      	bne.n	801c63a <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 801c60e:	687b      	ldr	r3, [r7, #4]
 801c610:	699b      	ldr	r3, [r3, #24]
 801c612:	687a      	ldr	r2, [r7, #4]
 801c614:	6992      	ldr	r2, [r2, #24]
 801c616:	68d2      	ldr	r2, [r2, #12]
 801c618:	f042 0201 	orr.w	r2, r2, #1
 801c61c:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c61e:	687b      	ldr	r3, [r7, #4]
 801c620:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c624:	2b01      	cmp	r3, #1
 801c626:	d165      	bne.n	801c6f4 <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 801c628:	687b      	ldr	r3, [r7, #4]
 801c62a:	69db      	ldr	r3, [r3, #28]
 801c62c:	687a      	ldr	r2, [r7, #4]
 801c62e:	69d2      	ldr	r2, [r2, #28]
 801c630:	68d2      	ldr	r2, [r2, #12]
 801c632:	f042 0201 	orr.w	r2, r2, #1
 801c636:	60da      	str	r2, [r3, #12]
 801c638:	e05c      	b.n	801c6f4 <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 801c63a:	687b      	ldr	r3, [r7, #4]
 801c63c:	7b9b      	ldrb	r3, [r3, #14]
 801c63e:	2b01      	cmp	r3, #1
 801c640:	d127      	bne.n	801c692 <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 801c642:	687b      	ldr	r3, [r7, #4]
 801c644:	699a      	ldr	r2, [r3, #24]
 801c646:	687b      	ldr	r3, [r7, #4]
 801c648:	699b      	ldr	r3, [r3, #24]
 801c64a:	681b      	ldr	r3, [r3, #0]
 801c64c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801c650:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801c654:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 801c656:	687b      	ldr	r3, [r7, #4]
 801c658:	699b      	ldr	r3, [r3, #24]
 801c65a:	687a      	ldr	r2, [r7, #4]
 801c65c:	6992      	ldr	r2, [r2, #24]
 801c65e:	6852      	ldr	r2, [r2, #4]
 801c660:	f022 0203 	bic.w	r2, r2, #3
 801c664:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 801c666:	687b      	ldr	r3, [r7, #4]
 801c668:	699b      	ldr	r3, [r3, #24]
 801c66a:	687a      	ldr	r2, [r7, #4]
 801c66c:	6992      	ldr	r2, [r2, #24]
 801c66e:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801c670:	687a      	ldr	r2, [r7, #4]
 801c672:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801c676:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 801c67a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 801c67e:	430a      	orrs	r2, r1
 801c680:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 801c682:	687b      	ldr	r3, [r7, #4]
 801c684:	699b      	ldr	r3, [r3, #24]
 801c686:	687a      	ldr	r2, [r7, #4]
 801c688:	6992      	ldr	r2, [r2, #24]
 801c68a:	6852      	ldr	r2, [r2, #4]
 801c68c:	f042 0201 	orr.w	r2, r2, #1
 801c690:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801c692:	687b      	ldr	r3, [r7, #4]
 801c694:	7b9b      	ldrb	r3, [r3, #14]
 801c696:	2b01      	cmp	r3, #1
 801c698:	d12c      	bne.n	801c6f4 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c69a:	687b      	ldr	r3, [r7, #4]
 801c69c:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801c6a0:	2b01      	cmp	r3, #1
 801c6a2:	d127      	bne.n	801c6f4 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 801c6a4:	687b      	ldr	r3, [r7, #4]
 801c6a6:	69da      	ldr	r2, [r3, #28]
 801c6a8:	687b      	ldr	r3, [r7, #4]
 801c6aa:	69db      	ldr	r3, [r3, #28]
 801c6ac:	681b      	ldr	r3, [r3, #0]
 801c6ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801c6b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801c6b6:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 801c6b8:	687b      	ldr	r3, [r7, #4]
 801c6ba:	69db      	ldr	r3, [r3, #28]
 801c6bc:	687a      	ldr	r2, [r7, #4]
 801c6be:	69d2      	ldr	r2, [r2, #28]
 801c6c0:	6852      	ldr	r2, [r2, #4]
 801c6c2:	f022 0203 	bic.w	r2, r2, #3
 801c6c6:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 801c6c8:	687b      	ldr	r3, [r7, #4]
 801c6ca:	69db      	ldr	r3, [r3, #28]
 801c6cc:	687a      	ldr	r2, [r7, #4]
 801c6ce:	69d2      	ldr	r2, [r2, #28]
 801c6d0:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801c6d2:	687a      	ldr	r2, [r7, #4]
 801c6d4:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801c6d8:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 801c6dc:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 801c6e0:	430a      	orrs	r2, r1
 801c6e2:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	69db      	ldr	r3, [r3, #28]
 801c6e8:	687a      	ldr	r2, [r7, #4]
 801c6ea:	69d2      	ldr	r2, [r2, #28]
 801c6ec:	6852      	ldr	r2, [r2, #4]
 801c6ee:	f042 0201 	orr.w	r2, r2, #1
 801c6f2:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 801c6f4:	687b      	ldr	r3, [r7, #4]
 801c6f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c6f8:	f04f 0202 	mov.w	r2, #2
 801c6fc:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c6fe:	f04f 0300 	mov.w	r3, #0
 801c702:	60fb      	str	r3, [r7, #12]
 801c704:	e000      	b.n	801c708 <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 801c706:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 801c708:	68fb      	ldr	r3, [r7, #12]
}
 801c70a:	4618      	mov	r0, r3
 801c70c:	f107 0714 	add.w	r7, r7, #20
 801c710:	46bd      	mov	sp, r7
 801c712:	bc80      	pop	{r7}
 801c714:	4770      	bx	lr
 801c716:	bf00      	nop

0801c718 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 801c718:	b480      	push	{r7}
 801c71a:	b087      	sub	sp, #28
 801c71c:	af00      	add	r7, sp, #0
 801c71e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c720:	f04f 0301 	mov.w	r3, #1
 801c724:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 801c726:	687b      	ldr	r3, [r7, #4]
 801c728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c72a:	781b      	ldrb	r3, [r3, #0]
 801c72c:	2b02      	cmp	r3, #2
 801c72e:	d141      	bne.n	801c7b4 <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c736:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801c738:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c73c:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c73e:	687b      	ldr	r3, [r7, #4]
 801c740:	699b      	ldr	r3, [r3, #24]
 801c742:	f04f 0207 	mov.w	r2, #7
 801c746:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 801c748:	687b      	ldr	r3, [r7, #4]
 801c74a:	695b      	ldr	r3, [r3, #20]
 801c74c:	687a      	ldr	r2, [r7, #4]
 801c74e:	6952      	ldr	r2, [r2, #20]
 801c750:	6891      	ldr	r1, [r2, #8]
 801c752:	693a      	ldr	r2, [r7, #16]
 801c754:	f04f 0001 	mov.w	r0, #1
 801c758:	fa00 f002 	lsl.w	r0, r0, r2
 801c75c:	68fa      	ldr	r2, [r7, #12]
 801c75e:	4302      	orrs	r2, r0
 801c760:	430a      	orrs	r2, r1
 801c762:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c764:	687b      	ldr	r3, [r7, #4]
 801c766:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c76a:	2b01      	cmp	r3, #1
 801c76c:	d119      	bne.n	801c7a2 <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c76e:	687b      	ldr	r3, [r7, #4]
 801c770:	69db      	ldr	r3, [r3, #28]
 801c772:	f04f 0207 	mov.w	r2, #7
 801c776:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801c778:	687b      	ldr	r3, [r7, #4]
 801c77a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c77e:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801c780:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c784:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 801c786:	687b      	ldr	r3, [r7, #4]
 801c788:	695b      	ldr	r3, [r3, #20]
 801c78a:	687a      	ldr	r2, [r7, #4]
 801c78c:	6952      	ldr	r2, [r2, #20]
 801c78e:	6891      	ldr	r1, [r2, #8]
 801c790:	693a      	ldr	r2, [r7, #16]
 801c792:	f04f 0001 	mov.w	r0, #1
 801c796:	fa00 f002 	lsl.w	r0, r0, r2
 801c79a:	68fa      	ldr	r2, [r7, #12]
 801c79c:	4302      	orrs	r2, r0
 801c79e:	430a      	orrs	r2, r1
 801c7a0:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 801c7a2:	687b      	ldr	r3, [r7, #4]
 801c7a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c7a6:	f04f 0203 	mov.w	r2, #3
 801c7aa:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 801c7ac:	f04f 0300 	mov.w	r3, #0
 801c7b0:	617b      	str	r3, [r7, #20]
 801c7b2:	e000      	b.n	801c7b6 <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 801c7b4:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c7b6:	697b      	ldr	r3, [r7, #20]
}
 801c7b8:	4618      	mov	r0, r3
 801c7ba:	f107 071c 	add.w	r7, r7, #28
 801c7be:	46bd      	mov	sp, r7
 801c7c0:	bc80      	pop	{r7}
 801c7c2:	4770      	bx	lr

0801c7c4 <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 801c7c4:	b580      	push	{r7, lr}
 801c7c6:	b084      	sub	sp, #16
 801c7c8:	af00      	add	r7, sp, #0
 801c7ca:	6078      	str	r0, [r7, #4]
 801c7cc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c7ce:	f04f 0301 	mov.w	r3, #1
 801c7d2:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c7d4:	687b      	ldr	r3, [r7, #4]
 801c7d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c7da:	2b01      	cmp	r3, #1
 801c7dc:	d10a      	bne.n	801c7f4 <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 801c7de:	687b      	ldr	r3, [r7, #4]
 801c7e0:	69db      	ldr	r3, [r3, #28]
 801c7e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c7e4:	ea4f 4203 	mov.w	r2, r3, lsl #16
 801c7e8:	687b      	ldr	r3, [r7, #4]
 801c7ea:	699b      	ldr	r3, [r3, #24]
 801c7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c7ee:	4313      	orrs	r3, r2
 801c7f0:	60bb      	str	r3, [r7, #8]
 801c7f2:	e003      	b.n	801c7fc <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 801c7f4:	687b      	ldr	r3, [r7, #4]
 801c7f6:	699b      	ldr	r3, [r3, #24]
 801c7f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c7fa:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c7fc:	687b      	ldr	r3, [r7, #4]
 801c7fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c800:	781b      	ldrb	r3, [r3, #0]
 801c802:	2b00      	cmp	r3, #0
 801c804:	d01d      	beq.n	801c842 <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801c806:	687b      	ldr	r3, [r7, #4]
 801c808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801c80a:	683b      	ldr	r3, [r7, #0]
 801c80c:	429a      	cmp	r2, r3
 801c80e:	d208      	bcs.n	801c822 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 801c810:	687b      	ldr	r3, [r7, #4]
 801c812:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801c816:	2b00      	cmp	r3, #0
 801c818:	d103      	bne.n	801c822 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801c81a:	f04f 0302 	mov.w	r3, #2
 801c81e:	60fb      	str	r3, [r7, #12]
 801c820:	e00f      	b.n	801c842 <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 801c822:	683a      	ldr	r2, [r7, #0]
 801c824:	68bb      	ldr	r3, [r7, #8]
 801c826:	429a      	cmp	r2, r3
 801c828:	d303      	bcc.n	801c832 <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 801c82a:	68bb      	ldr	r3, [r7, #8]
 801c82c:	f103 0301 	add.w	r3, r3, #1
 801c830:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801c832:	687b      	ldr	r3, [r7, #4]
 801c834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c836:	6878      	ldr	r0, [r7, #4]
 801c838:	6839      	ldr	r1, [r7, #0]
 801c83a:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 801c83c:	f04f 0300 	mov.w	r3, #0
 801c840:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 801c842:	68fb      	ldr	r3, [r7, #12]
}
 801c844:	4618      	mov	r0, r3
 801c846:	f107 0710 	add.w	r7, r7, #16
 801c84a:	46bd      	mov	sp, r7
 801c84c:	bd80      	pop	{r7, pc}
 801c84e:	bf00      	nop

0801c850 <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801c850:	b480      	push	{r7}
 801c852:	b087      	sub	sp, #28
 801c854:	af00      	add	r7, sp, #0
 801c856:	6078      	str	r0, [r7, #4]
 801c858:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801c85a:	687b      	ldr	r3, [r7, #4]
 801c85c:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801c85e:	697b      	ldr	r3, [r7, #20]
 801c860:	699a      	ldr	r2, [r3, #24]
 801c862:	683b      	ldr	r3, [r7, #0]
 801c864:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c868:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c86c:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 801c86e:	697b      	ldr	r3, [r7, #20]
 801c870:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c874:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c878:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 801c87a:	693b      	ldr	r3, [r7, #16]
 801c87c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801c87e:	697b      	ldr	r3, [r7, #20]
 801c880:	695b      	ldr	r3, [r3, #20]
 801c882:	697a      	ldr	r2, [r7, #20]
 801c884:	6952      	ldr	r2, [r2, #20]
 801c886:	6911      	ldr	r1, [r2, #16]
 801c888:	68fa      	ldr	r2, [r7, #12]
 801c88a:	f04f 0001 	mov.w	r0, #1
 801c88e:	fa00 f202 	lsl.w	r2, r0, r2
 801c892:	430a      	orrs	r2, r1
 801c894:	611a      	str	r2, [r3, #16]
}
 801c896:	f107 071c 	add.w	r7, r7, #28
 801c89a:	46bd      	mov	sp, r7
 801c89c:	bc80      	pop	{r7}
 801c89e:	4770      	bx	lr

0801c8a0 <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 801c8a0:	b490      	push	{r4, r7}
 801c8a2:	b088      	sub	sp, #32
 801c8a4:	af00      	add	r7, sp, #0
 801c8a6:	6078      	str	r0, [r7, #4]
 801c8a8:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 801c8aa:	f04f 0300 	mov.w	r3, #0
 801c8ae:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 801c8b0:	f04f 0300 	mov.w	r3, #0
 801c8b4:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801c8b6:	687b      	ldr	r3, [r7, #4]
 801c8b8:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801c8ba:	697b      	ldr	r3, [r7, #20]
 801c8bc:	699b      	ldr	r3, [r3, #24]
 801c8be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c8c0:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 801c8c2:	461a      	mov	r2, r3
 801c8c4:	683b      	ldr	r3, [r7, #0]
 801c8c6:	fbb3 f1f2 	udiv	r1, r3, r2
 801c8ca:	fb02 f201 	mul.w	r2, r2, r1
 801c8ce:	1a9b      	subs	r3, r3, r2
 801c8d0:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801c8d2:	697b      	ldr	r3, [r7, #20]
 801c8d4:	699b      	ldr	r3, [r3, #24]
 801c8d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c8d8:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 801c8da:	683a      	ldr	r2, [r7, #0]
 801c8dc:	fbb2 f3f3 	udiv	r3, r2, r3
 801c8e0:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 801c8e2:	697b      	ldr	r3, [r7, #20]
 801c8e4:	699a      	ldr	r2, [r3, #24]
 801c8e6:	69fb      	ldr	r3, [r7, #28]
 801c8e8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c8ec:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c8f0:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 801c8f2:	697b      	ldr	r3, [r7, #20]
 801c8f4:	69da      	ldr	r2, [r3, #28]
 801c8f6:	69bb      	ldr	r3, [r7, #24]
 801c8f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c8fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c900:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801c902:	697b      	ldr	r3, [r7, #20]
 801c904:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c908:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c90c:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801c90e:	697b      	ldr	r3, [r7, #20]
 801c910:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c914:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c918:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 801c91a:	697b      	ldr	r3, [r7, #20]
 801c91c:	695b      	ldr	r3, [r3, #20]
 801c91e:	697a      	ldr	r2, [r7, #20]
 801c920:	6952      	ldr	r2, [r2, #20]
 801c922:	6911      	ldr	r1, [r2, #16]
 801c924:	68fa      	ldr	r2, [r7, #12]
 801c926:	f04f 0001 	mov.w	r0, #1
 801c92a:	fa00 f002 	lsl.w	r0, r0, r2
 801c92e:	693a      	ldr	r2, [r7, #16]
 801c930:	f04f 0401 	mov.w	r4, #1
 801c934:	fa04 f202 	lsl.w	r2, r4, r2
 801c938:	4302      	orrs	r2, r0
 801c93a:	430a      	orrs	r2, r1
 801c93c:	611a      	str	r2, [r3, #16]
}
 801c93e:	f107 0720 	add.w	r7, r7, #32
 801c942:	46bd      	mov	sp, r7
 801c944:	bc90      	pop	{r4, r7}
 801c946:	4770      	bx	lr

0801c948 <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801c948:	b480      	push	{r7}
 801c94a:	b085      	sub	sp, #20
 801c94c:	af00      	add	r7, sp, #0
 801c94e:	6078      	str	r0, [r7, #4]
 801c950:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801c952:	687b      	ldr	r3, [r7, #4]
 801c954:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801c956:	68fb      	ldr	r3, [r7, #12]
 801c958:	699a      	ldr	r2, [r3, #24]
 801c95a:	683b      	ldr	r3, [r7, #0]
 801c95c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c960:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c964:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 801c966:	68fb      	ldr	r3, [r7, #12]
 801c968:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c96c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801c970:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801c972:	68fb      	ldr	r3, [r7, #12]
 801c974:	695b      	ldr	r3, [r3, #20]
 801c976:	68fa      	ldr	r2, [r7, #12]
 801c978:	6952      	ldr	r2, [r2, #20]
 801c97a:	6911      	ldr	r1, [r2, #16]
 801c97c:	68ba      	ldr	r2, [r7, #8]
 801c97e:	f04f 0001 	mov.w	r0, #1
 801c982:	fa00 f202 	lsl.w	r2, r0, r2
 801c986:	430a      	orrs	r2, r1
 801c988:	611a      	str	r2, [r3, #16]
}
 801c98a:	f107 0714 	add.w	r7, r7, #20
 801c98e:	46bd      	mov	sp, r7
 801c990:	bc80      	pop	{r7}
 801c992:	4770      	bx	lr

0801c994 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 801c994:	b580      	push	{r7, lr}
 801c996:	b084      	sub	sp, #16
 801c998:	af00      	add	r7, sp, #0
 801c99a:	6078      	str	r0, [r7, #4]
 801c99c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c99e:	f04f 0301 	mov.w	r3, #1
 801c9a2:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c9a4:	687b      	ldr	r3, [r7, #4]
 801c9a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c9a8:	781b      	ldrb	r3, [r3, #0]
 801c9aa:	2b00      	cmp	r3, #0
 801c9ac:	d01b      	beq.n	801c9e6 <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 801c9ae:	ed97 7a00 	vldr	s14, [r7]
 801c9b2:	eddf 7a10 	vldr	s15, [pc, #64]	; 801c9f4 <PWMSP001_SetDutyCycle+0x60>
 801c9b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801c9ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9be:	dc06      	bgt.n	801c9ce <PWMSP001_SetDutyCycle+0x3a>
 801c9c0:	edd7 7a00 	vldr	s15, [r7]
 801c9c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801c9c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9cc:	d503      	bpl.n	801c9d6 <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801c9ce:	f04f 0302 	mov.w	r3, #2
 801c9d2:	60fb      	str	r3, [r7, #12]
 801c9d4:	e007      	b.n	801c9e6 <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801c9d6:	687b      	ldr	r3, [r7, #4]
 801c9d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801c9da:	6878      	ldr	r0, [r7, #4]
 801c9dc:	6839      	ldr	r1, [r7, #0]
 801c9de:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c9e0:	f04f 0300 	mov.w	r3, #0
 801c9e4:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 801c9e6:	68fb      	ldr	r3, [r7, #12]
}
 801c9e8:	4618      	mov	r0, r3
 801c9ea:	f107 0710 	add.w	r7, r7, #16
 801c9ee:	46bd      	mov	sp, r7
 801c9f0:	bd80      	pop	{r7, pc}
 801c9f2:	bf00      	nop
 801c9f4:	42c80000 	.word	0x42c80000

0801c9f8 <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 801c9f8:	b480      	push	{r7}
 801c9fa:	b089      	sub	sp, #36	; 0x24
 801c9fc:	af00      	add	r7, sp, #0
 801c9fe:	6078      	str	r0, [r7, #4]
 801ca00:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801ca02:	f04f 0300 	mov.w	r3, #0
 801ca06:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801ca08:	687b      	ldr	r3, [r7, #4]
 801ca0a:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801ca0c:	683b      	ldr	r3, [r7, #0]
 801ca0e:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801ca10:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801ca90 <PWMSP001_lSetDutyEdgeAlign+0x98>
 801ca14:	edd7 7a05 	vldr	s15, [r7, #20]
 801ca18:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ca1c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801ca90 <PWMSP001_lSetDutyEdgeAlign+0x98>
 801ca20:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801ca24:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 801ca28:	69bb      	ldr	r3, [r7, #24]
 801ca2a:	699b      	ldr	r3, [r3, #24]
 801ca2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ca2e:	f103 0301 	add.w	r3, r3, #1
 801ca32:	ee07 3a10 	vmov	s14, r3
 801ca36:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801ca3a:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801ca3e:	ed97 7a04 	vldr	s14, [r7, #16]
 801ca42:	edd7 7a05 	vldr	s15, [r7, #20]
 801ca46:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ca4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ca4e:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 801ca52:	69bb      	ldr	r3, [r7, #24]
 801ca54:	699a      	ldr	r2, [r3, #24]
 801ca56:	69fb      	ldr	r3, [r7, #28]
 801ca58:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ca5c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ca60:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 801ca62:	69bb      	ldr	r3, [r7, #24]
 801ca64:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801ca68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801ca6c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801ca6e:	69bb      	ldr	r3, [r7, #24]
 801ca70:	695b      	ldr	r3, [r3, #20]
 801ca72:	69ba      	ldr	r2, [r7, #24]
 801ca74:	6952      	ldr	r2, [r2, #20]
 801ca76:	6911      	ldr	r1, [r2, #16]
 801ca78:	68fa      	ldr	r2, [r7, #12]
 801ca7a:	f04f 0001 	mov.w	r0, #1
 801ca7e:	fa00 f202 	lsl.w	r2, r0, r2
 801ca82:	430a      	orrs	r2, r1
 801ca84:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 801ca86:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801ca8a:	46bd      	mov	sp, r7
 801ca8c:	bc80      	pop	{r7}
 801ca8e:	4770      	bx	lr
 801ca90:	42c80000 	.word	0x42c80000

0801ca94 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 801ca94:	b490      	push	{r4, r7}
 801ca96:	b08a      	sub	sp, #40	; 0x28
 801ca98:	af00      	add	r7, sp, #0
 801ca9a:	6078      	str	r0, [r7, #4]
 801ca9c:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 801ca9e:	f04f 0300 	mov.w	r3, #0
 801caa2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801caa4:	f04f 0300 	mov.w	r3, #0
 801caa8:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 801caaa:	f04f 0300 	mov.w	r3, #0
 801caae:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 801cab4:	683b      	ldr	r3, [r7, #0]
 801cab6:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 801cab8:	69bb      	ldr	r3, [r7, #24]
 801caba:	69db      	ldr	r3, [r3, #28]
 801cabc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cabe:	f103 0301 	add.w	r3, r3, #1
 801cac2:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 801cac4:	69bb      	ldr	r3, [r7, #24]
 801cac6:	699b      	ldr	r3, [r3, #24]
 801cac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801caca:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cace:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cad2:	f103 0201 	add.w	r2, r3, #1
 801cad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cad8:	fb02 f303 	mul.w	r3, r2, r3
 801cadc:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 801cade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cae0:	f103 0301 	add.w	r3, r3, #1
 801cae4:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 801cae6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 801cbb8 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801caea:	edd7 7a05 	vldr	s15, [r7, #20]
 801caee:	ee37 7a67 	vsub.f32	s14, s14, s15
 801caf2:	eddf 7a31 	vldr	s15, [pc, #196]	; 801cbb8 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801caf6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801cafa:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 801cafe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801cb02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801cb06:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 801cb0a:	ed97 7a04 	vldr	s14, [r7, #16]
 801cb0e:	edd7 7a05 	vldr	s15, [r7, #20]
 801cb12:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cb16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801cb1a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801cb1e:	69bb      	ldr	r3, [r7, #24]
 801cb20:	699b      	ldr	r3, [r3, #24]
 801cb22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cb24:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb28:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 801cb2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cb2e:	fbb2 f1f3 	udiv	r1, r2, r3
 801cb32:	fb03 f301 	mul.w	r3, r3, r1
 801cb36:	1ad3      	subs	r3, r2, r3
 801cb38:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801cb3a:	69bb      	ldr	r3, [r7, #24]
 801cb3c:	699a      	ldr	r2, [r3, #24]
 801cb3e:	6a3b      	ldr	r3, [r7, #32]
 801cb40:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb44:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cb48:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801cb4a:	69bb      	ldr	r3, [r7, #24]
 801cb4c:	699b      	ldr	r3, [r3, #24]
 801cb4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cb50:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb54:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 801cb58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cb5a:	fbb2 f3f3 	udiv	r3, r2, r3
 801cb5e:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 801cb60:	69bb      	ldr	r3, [r7, #24]
 801cb62:	69da      	ldr	r2, [r3, #28]
 801cb64:	69fb      	ldr	r3, [r7, #28]
 801cb66:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cb6e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801cb70:	69bb      	ldr	r3, [r7, #24]
 801cb72:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cb76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cb7a:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801cb7c:	69bb      	ldr	r3, [r7, #24]
 801cb7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cb82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cb86:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 801cb88:	69bb      	ldr	r3, [r7, #24]
 801cb8a:	695b      	ldr	r3, [r3, #20]
 801cb8c:	69ba      	ldr	r2, [r7, #24]
 801cb8e:	6952      	ldr	r2, [r2, #20]
 801cb90:	6911      	ldr	r1, [r2, #16]
 801cb92:	68fa      	ldr	r2, [r7, #12]
 801cb94:	f04f 0001 	mov.w	r0, #1
 801cb98:	fa00 f002 	lsl.w	r0, r0, r2
 801cb9c:	68ba      	ldr	r2, [r7, #8]
 801cb9e:	f04f 0401 	mov.w	r4, #1
 801cba2:	fa04 f202 	lsl.w	r2, r4, r2
 801cba6:	4302      	orrs	r2, r0
 801cba8:	430a      	orrs	r2, r1
 801cbaa:	611a      	str	r2, [r3, #16]
}
 801cbac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801cbb0:	46bd      	mov	sp, r7
 801cbb2:	bc90      	pop	{r4, r7}
 801cbb4:	4770      	bx	lr
 801cbb6:	bf00      	nop
 801cbb8:	42c80000 	.word	0x42c80000

0801cbbc <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 801cbbc:	b480      	push	{r7}
 801cbbe:	b089      	sub	sp, #36	; 0x24
 801cbc0:	af00      	add	r7, sp, #0
 801cbc2:	6078      	str	r0, [r7, #4]
 801cbc4:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 801cbc6:	f04f 0300 	mov.w	r3, #0
 801cbca:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cbcc:	687b      	ldr	r3, [r7, #4]
 801cbce:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801cbd0:	683b      	ldr	r3, [r7, #0]
 801cbd2:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801cbd4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 801cc50 <PWMSP001_lSetDutyCenterAlign+0x94>
 801cbd8:	edd7 7a05 	vldr	s15, [r7, #20]
 801cbdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cbe0:	eddf 7a1b 	vldr	s15, [pc, #108]	; 801cc50 <PWMSP001_lSetDutyCenterAlign+0x94>
 801cbe4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801cbe8:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 801cbec:	69bb      	ldr	r3, [r7, #24]
 801cbee:	699b      	ldr	r3, [r3, #24]
 801cbf0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801cbf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801cbf8:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801cbfc:	ed97 7a04 	vldr	s14, [r7, #16]
 801cc00:	edd7 7a05 	vldr	s15, [r7, #20]
 801cc04:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cc08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801cc0c:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801cc10:	69bb      	ldr	r3, [r7, #24]
 801cc12:	699a      	ldr	r2, [r3, #24]
 801cc14:	69fb      	ldr	r3, [r7, #28]
 801cc16:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cc1a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cc1e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801cc20:	69bb      	ldr	r3, [r7, #24]
 801cc22:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cc26:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cc2a:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801cc2c:	69bb      	ldr	r3, [r7, #24]
 801cc2e:	695b      	ldr	r3, [r3, #20]
 801cc30:	69ba      	ldr	r2, [r7, #24]
 801cc32:	6952      	ldr	r2, [r2, #20]
 801cc34:	6911      	ldr	r1, [r2, #16]
 801cc36:	68fa      	ldr	r2, [r7, #12]
 801cc38:	f04f 0001 	mov.w	r0, #1
 801cc3c:	fa00 f202 	lsl.w	r2, r0, r2
 801cc40:	430a      	orrs	r2, r1
 801cc42:	611a      	str	r2, [r3, #16]
}
 801cc44:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801cc48:	46bd      	mov	sp, r7
 801cc4a:	bc80      	pop	{r7}
 801cc4c:	4770      	bx	lr
 801cc4e:	bf00      	nop
 801cc50:	42c80000 	.word	0x42c80000

0801cc54 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 801cc54:	b580      	push	{r7, lr}
 801cc56:	b086      	sub	sp, #24
 801cc58:	af00      	add	r7, sp, #0
 801cc5a:	60f8      	str	r0, [r7, #12]
 801cc5c:	60b9      	str	r1, [r7, #8]
 801cc5e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cc60:	f04f 0301 	mov.w	r3, #1
 801cc64:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 801cc66:	f04f 0300 	mov.w	r3, #0
 801cc6a:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801cc6c:	68fb      	ldr	r3, [r7, #12]
 801cc6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cc70:	781b      	ldrb	r3, [r3, #0]
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	d03b      	beq.n	801ccee <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801cc76:	68bb      	ldr	r3, [r7, #8]
 801cc78:	2b00      	cmp	r3, #0
 801cc7a:	d009      	beq.n	801cc90 <PWMSP001_SetPeriodAndCompare+0x3c>
 801cc7c:	68fb      	ldr	r3, [r7, #12]
 801cc7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cc80:	687b      	ldr	r3, [r7, #4]
 801cc82:	429a      	cmp	r2, r3
 801cc84:	d208      	bcs.n	801cc98 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 801cc86:	68fb      	ldr	r3, [r7, #12]
 801cc88:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801cc8c:	2b00      	cmp	r3, #0
 801cc8e:	d103      	bne.n	801cc98 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cc90:	f04f 0302 	mov.w	r3, #2
 801cc94:	617b      	str	r3, [r7, #20]
 801cc96:	e02a      	b.n	801ccee <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801cc98:	68fb      	ldr	r3, [r7, #12]
 801cc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cc9c:	68bb      	ldr	r3, [r7, #8]
 801cc9e:	429a      	cmp	r2, r3
 801cca0:	d208      	bcs.n	801ccb4 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801cca2:	68fb      	ldr	r3, [r7, #12]
 801cca4:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801cca8:	2b01      	cmp	r3, #1
 801ccaa:	d003      	beq.n	801ccb4 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ccac:	f04f 0302 	mov.w	r3, #2
 801ccb0:	617b      	str	r3, [r7, #20]
 801ccb2:	e01c      	b.n	801ccee <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 801ccb4:	68bb      	ldr	r3, [r7, #8]
 801ccb6:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801ccb8:	68fb      	ldr	r3, [r7, #12]
 801ccba:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ccbe:	2b01      	cmp	r3, #1
 801ccc0:	d105      	bne.n	801ccce <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801ccc2:	68fb      	ldr	r3, [r7, #12]
 801ccc4:	69db      	ldr	r3, [r3, #28]
 801ccc6:	693a      	ldr	r2, [r7, #16]
 801ccc8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801cccc:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801ccce:	68fb      	ldr	r3, [r7, #12]
 801ccd0:	699a      	ldr	r2, [r3, #24]
 801ccd2:	693b      	ldr	r3, [r7, #16]
 801ccd4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ccd8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ccdc:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801ccde:	68fb      	ldr	r3, [r7, #12]
 801cce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cce2:	68f8      	ldr	r0, [r7, #12]
 801cce4:	6879      	ldr	r1, [r7, #4]
 801cce6:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 801cce8:	f04f 0300 	mov.w	r3, #0
 801ccec:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801ccee:	697b      	ldr	r3, [r7, #20]
}
 801ccf0:	4618      	mov	r0, r3
 801ccf2:	f107 0718 	add.w	r7, r7, #24
 801ccf6:	46bd      	mov	sp, r7
 801ccf8:	bd80      	pop	{r7, pc}
 801ccfa:	bf00      	nop

0801ccfc <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 801ccfc:	b480      	push	{r7}
 801ccfe:	b087      	sub	sp, #28
 801cd00:	af00      	add	r7, sp, #0
 801cd02:	6078      	str	r0, [r7, #4]
 801cd04:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cd06:	f04f 0301 	mov.w	r3, #1
 801cd0a:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 801cd0c:	f04f 0300 	mov.w	r3, #0
 801cd10:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801cd12:	687b      	ldr	r3, [r7, #4]
 801cd14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cd16:	781b      	ldrb	r3, [r3, #0]
 801cd18:	2b00      	cmp	r3, #0
 801cd1a:	d055      	beq.n	801cdc8 <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 801cd1c:	683b      	ldr	r3, [r7, #0]
 801cd1e:	2b00      	cmp	r3, #0
 801cd20:	d103      	bne.n	801cd2a <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cd22:	f04f 0302 	mov.w	r3, #2
 801cd26:	617b      	str	r3, [r7, #20]
 801cd28:	e04e      	b.n	801cdc8 <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801cd2a:	687b      	ldr	r3, [r7, #4]
 801cd2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cd2e:	683b      	ldr	r3, [r7, #0]
 801cd30:	429a      	cmp	r2, r3
 801cd32:	d208      	bcs.n	801cd46 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801cd34:	687b      	ldr	r3, [r7, #4]
 801cd36:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801cd3a:	2b01      	cmp	r3, #1
 801cd3c:	d003      	beq.n	801cd46 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cd3e:	f04f 0302 	mov.w	r3, #2
 801cd42:	617b      	str	r3, [r7, #20]
 801cd44:	e040      	b.n	801cdc8 <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 801cd46:	683b      	ldr	r3, [r7, #0]
 801cd48:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801cd4a:	687b      	ldr	r3, [r7, #4]
 801cd4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801cd50:	2b01      	cmp	r3, #1
 801cd52:	d105      	bne.n	801cd60 <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801cd54:	687b      	ldr	r3, [r7, #4]
 801cd56:	69db      	ldr	r3, [r3, #28]
 801cd58:	693a      	ldr	r2, [r7, #16]
 801cd5a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801cd5e:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801cd60:	687b      	ldr	r3, [r7, #4]
 801cd62:	699a      	ldr	r2, [r3, #24]
 801cd64:	693b      	ldr	r3, [r7, #16]
 801cd66:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cd6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cd6e:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801cd70:	687b      	ldr	r3, [r7, #4]
 801cd72:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cd76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cd7a:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 801cd7c:	687b      	ldr	r3, [r7, #4]
 801cd7e:	695b      	ldr	r3, [r3, #20]
 801cd80:	687a      	ldr	r2, [r7, #4]
 801cd82:	6952      	ldr	r2, [r2, #20]
 801cd84:	6911      	ldr	r1, [r2, #16]
 801cd86:	68fa      	ldr	r2, [r7, #12]
 801cd88:	f04f 0001 	mov.w	r0, #1
 801cd8c:	fa00 f202 	lsl.w	r2, r0, r2
 801cd90:	430a      	orrs	r2, r1
 801cd92:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801cd94:	687b      	ldr	r3, [r7, #4]
 801cd96:	f893 3020 	ldrb.w	r3, [r3, #32]
 801cd9a:	2b01      	cmp	r3, #1
 801cd9c:	d111      	bne.n	801cdc2 <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801cd9e:	687b      	ldr	r3, [r7, #4]
 801cda0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cda4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cda8:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801cdaa:	687b      	ldr	r3, [r7, #4]
 801cdac:	695b      	ldr	r3, [r3, #20]
 801cdae:	687a      	ldr	r2, [r7, #4]
 801cdb0:	6952      	ldr	r2, [r2, #20]
 801cdb2:	6911      	ldr	r1, [r2, #16]
 801cdb4:	68fa      	ldr	r2, [r7, #12]
 801cdb6:	f04f 0001 	mov.w	r0, #1
 801cdba:	fa00 f202 	lsl.w	r2, r0, r2
 801cdbe:	430a      	orrs	r2, r1
 801cdc0:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 801cdc2:	f04f 0300 	mov.w	r3, #0
 801cdc6:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801cdc8:	697b      	ldr	r3, [r7, #20]
}
 801cdca:	4618      	mov	r0, r3
 801cdcc:	f107 071c 	add.w	r7, r7, #28
 801cdd0:	46bd      	mov	sp, r7
 801cdd2:	bc80      	pop	{r7}
 801cdd4:	4770      	bx	lr
 801cdd6:	bf00      	nop

0801cdd8 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 801cdd8:	b580      	push	{r7, lr}
 801cdda:	b088      	sub	sp, #32
 801cddc:	af00      	add	r7, sp, #0
 801cdde:	60f8      	str	r0, [r7, #12]
 801cde0:	60b9      	str	r1, [r7, #8]
 801cde2:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cde4:	f04f 0301 	mov.w	r3, #1
 801cde8:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 801cdea:	f04f 0300 	mov.w	r3, #0
 801cdee:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801cdf0:	68fb      	ldr	r3, [r7, #12]
 801cdf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cdf4:	781b      	ldrb	r3, [r3, #0]
 801cdf6:	2b00      	cmp	r3, #0
 801cdf8:	d070      	beq.n	801cedc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 801cdfa:	edd7 7a02 	vldr	s15, [r7, #8]
 801cdfe:	eef5 7a40 	vcmp.f32	s15, #0.0
 801ce02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce06:	d00f      	beq.n	801ce28 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801ce08:	ed97 7a01 	vldr	s14, [r7, #4]
 801ce0c:	eddf 7a36 	vldr	s15, [pc, #216]	; 801cee8 <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 801ce10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801ce14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce18:	dc06      	bgt.n	801ce28 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801ce1a:	edd7 7a01 	vldr	s15, [r7, #4]
 801ce1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801ce22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce26:	d503      	bpl.n	801ce30 <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ce28:	f04f 0302 	mov.w	r3, #2
 801ce2c:	61fb      	str	r3, [r7, #28]
 801ce2e:	e055      	b.n	801cedc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 801ce30:	68fb      	ldr	r3, [r7, #12]
 801ce32:	685b      	ldr	r3, [r3, #4]
 801ce34:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801ce36:	ed97 7a05 	vldr	s14, [r7, #20]
 801ce3a:	edd7 7a02 	vldr	s15, [r7, #8]
 801ce3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ce42:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801ce46:	ed9f 7a29 	vldr	s14, [pc, #164]	; 801ceec <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 801ce4a:	edd7 7a05 	vldr	s15, [r7, #20]
 801ce4e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801ce52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ce56:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801ce5a:	68fb      	ldr	r3, [r7, #12]
 801ce5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ce60:	2b00      	cmp	r3, #0
 801ce62:	d120      	bne.n	801cea6 <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801ce64:	69ba      	ldr	r2, [r7, #24]
 801ce66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ce6a:	429a      	cmp	r2, r3
 801ce6c:	d903      	bls.n	801ce76 <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ce6e:	f04f 0302 	mov.w	r3, #2
 801ce72:	61fb      	str	r3, [r7, #28]
 801ce74:	e02a      	b.n	801cecc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801ce76:	68fb      	ldr	r3, [r7, #12]
 801ce78:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801ce7c:	2b00      	cmp	r3, #0
 801ce7e:	d106      	bne.n	801ce8e <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801ce80:	68fb      	ldr	r3, [r7, #12]
 801ce82:	699b      	ldr	r3, [r3, #24]
 801ce84:	69ba      	ldr	r2, [r7, #24]
 801ce86:	f102 32ff 	add.w	r2, r2, #4294967295
 801ce8a:	635a      	str	r2, [r3, #52]	; 0x34
 801ce8c:	e007      	b.n	801ce9e <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801ce8e:	68fb      	ldr	r3, [r7, #12]
 801ce90:	699b      	ldr	r3, [r3, #24]
 801ce92:	69ba      	ldr	r2, [r7, #24]
 801ce94:	f102 32ff 	add.w	r2, r2, #4294967295
 801ce98:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801ce9c:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 801ce9e:	f04f 0300 	mov.w	r3, #0
 801cea2:	61fb      	str	r3, [r7, #28]
 801cea4:	e012      	b.n	801cecc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 801cea6:	68fb      	ldr	r3, [r7, #12]
 801cea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ceac:	2b01      	cmp	r3, #1
 801ceae:	d108      	bne.n	801cec2 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 801ceb0:	69ba      	ldr	r2, [r7, #24]
 801ceb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ceb6:	429a      	cmp	r2, r3
 801ceb8:	d803      	bhi.n	801cec2 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ceba:	f04f 0302 	mov.w	r3, #2
 801cebe:	61fb      	str	r3, [r7, #28]
 801cec0:	e004      	b.n	801cecc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801cec2:	68f8      	ldr	r0, [r7, #12]
 801cec4:	69b9      	ldr	r1, [r7, #24]
 801cec6:	f000 f8a9 	bl	801d01c <PWMSP001_lSetPwmFreqTimerConcat>
 801ceca:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 801cecc:	69fb      	ldr	r3, [r7, #28]
 801cece:	2b00      	cmp	r3, #0
 801ced0:	d104      	bne.n	801cedc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801ced2:	68fb      	ldr	r3, [r7, #12]
 801ced4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ced6:	68f8      	ldr	r0, [r7, #12]
 801ced8:	6879      	ldr	r1, [r7, #4]
 801ceda:	4798      	blx	r3
    }
   }
  }
  return (Status);
 801cedc:	69fb      	ldr	r3, [r7, #28]
}
 801cede:	4618      	mov	r0, r3
 801cee0:	f107 0720 	add.w	r7, r7, #32
 801cee4:	46bd      	mov	sp, r7
 801cee6:	bd80      	pop	{r7, pc}
 801cee8:	42c80000 	.word	0x42c80000
 801ceec:	4e6e6b28 	.word	0x4e6e6b28

0801cef0 <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 801cef0:	b590      	push	{r4, r7, lr}
 801cef2:	b089      	sub	sp, #36	; 0x24
 801cef4:	af00      	add	r7, sp, #0
 801cef6:	6078      	str	r0, [r7, #4]
 801cef8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cefa:	f04f 0301 	mov.w	r3, #1
 801cefe:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 801cf00:	f04f 0300 	mov.w	r3, #0
 801cf04:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801cf06:	687b      	ldr	r3, [r7, #4]
 801cf08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cf0a:	781b      	ldrb	r3, [r3, #0]
 801cf0c:	2b00      	cmp	r3, #0
 801cf0e:	d07d      	beq.n	801d00c <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 801cf10:	edd7 7a00 	vldr	s15, [r7]
 801cf14:	eef5 7a40 	vcmp.f32	s15, #0.0
 801cf18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf1c:	d103      	bne.n	801cf26 <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cf1e:	f04f 0302 	mov.w	r3, #2
 801cf22:	61fb      	str	r3, [r7, #28]
 801cf24:	e072      	b.n	801d00c <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 801cf26:	687b      	ldr	r3, [r7, #4]
 801cf28:	685b      	ldr	r3, [r3, #4]
 801cf2a:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801cf2c:	ed97 7a05 	vldr	s14, [r7, #20]
 801cf30:	edd7 7a00 	vldr	s15, [r7]
 801cf34:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cf38:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801cf3c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801d018 <PWMSP001_SetPwmFreq+0x128>
 801cf40:	edd7 7a05 	vldr	s15, [r7, #20]
 801cf44:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801cf48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801cf4c:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801cf50:	687b      	ldr	r3, [r7, #4]
 801cf52:	f893 3020 	ldrb.w	r3, [r3, #32]
 801cf56:	2b00      	cmp	r3, #0
 801cf58:	d132      	bne.n	801cfc0 <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801cf5a:	69ba      	ldr	r2, [r7, #24]
 801cf5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801cf60:	429a      	cmp	r2, r3
 801cf62:	d903      	bls.n	801cf6c <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cf64:	f04f 0302 	mov.w	r3, #2
 801cf68:	61fb      	str	r3, [r7, #28]
 801cf6a:	e04f      	b.n	801d00c <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801cf6c:	687b      	ldr	r3, [r7, #4]
 801cf6e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801cf72:	2b00      	cmp	r3, #0
 801cf74:	d106      	bne.n	801cf84 <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801cf76:	687b      	ldr	r3, [r7, #4]
 801cf78:	699b      	ldr	r3, [r3, #24]
 801cf7a:	69ba      	ldr	r2, [r7, #24]
 801cf7c:	f102 32ff 	add.w	r2, r2, #4294967295
 801cf80:	635a      	str	r2, [r3, #52]	; 0x34
 801cf82:	e007      	b.n	801cf94 <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801cf84:	687b      	ldr	r3, [r7, #4]
 801cf86:	699b      	ldr	r3, [r3, #24]
 801cf88:	69ba      	ldr	r2, [r7, #24]
 801cf8a:	f102 32ff 	add.w	r2, r2, #4294967295
 801cf8e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801cf92:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 801cf94:	687b      	ldr	r3, [r7, #4]
 801cf96:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cf9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cf9e:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 801cfa0:	687b      	ldr	r3, [r7, #4]
 801cfa2:	695b      	ldr	r3, [r3, #20]
 801cfa4:	687a      	ldr	r2, [r7, #4]
 801cfa6:	6952      	ldr	r2, [r2, #20]
 801cfa8:	6911      	ldr	r1, [r2, #16]
 801cfaa:	693a      	ldr	r2, [r7, #16]
 801cfac:	f04f 0001 	mov.w	r0, #1
 801cfb0:	fa00 f202 	lsl.w	r2, r0, r2
 801cfb4:	430a      	orrs	r2, r1
 801cfb6:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 801cfb8:	f04f 0300 	mov.w	r3, #0
 801cfbc:	61fb      	str	r3, [r7, #28]
 801cfbe:	e025      	b.n	801d00c <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801cfc0:	6878      	ldr	r0, [r7, #4]
 801cfc2:	69b9      	ldr	r1, [r7, #24]
 801cfc4:	f000 f82a 	bl	801d01c <PWMSP001_lSetPwmFreqTimerConcat>
 801cfc8:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 801cfca:	69fb      	ldr	r3, [r7, #28]
 801cfcc:	2b00      	cmp	r3, #0
 801cfce:	d11d      	bne.n	801d00c <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801cfd0:	687b      	ldr	r3, [r7, #4]
 801cfd2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cfd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cfda:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801cfdc:	687b      	ldr	r3, [r7, #4]
 801cfde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cfe2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cfe6:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801cfe8:	687b      	ldr	r3, [r7, #4]
 801cfea:	695b      	ldr	r3, [r3, #20]
 801cfec:	687a      	ldr	r2, [r7, #4]
 801cfee:	6952      	ldr	r2, [r2, #20]
 801cff0:	6911      	ldr	r1, [r2, #16]
 801cff2:	68fa      	ldr	r2, [r7, #12]
 801cff4:	f04f 0001 	mov.w	r0, #1
 801cff8:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 801cffc:	68ba      	ldr	r2, [r7, #8]
 801cffe:	f04f 0401 	mov.w	r4, #1
 801d002:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801d006:	4302      	orrs	r2, r0
 801d008:	430a      	orrs	r2, r1
 801d00a:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 801d00c:	69fb      	ldr	r3, [r7, #28]
}
 801d00e:	4618      	mov	r0, r3
 801d010:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801d014:	46bd      	mov	sp, r7
 801d016:	bd90      	pop	{r4, r7, pc}
 801d018:	4e6e6b28 	.word	0x4e6e6b28

0801d01c <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 801d01c:	b480      	push	{r7}
 801d01e:	b089      	sub	sp, #36	; 0x24
 801d020:	af00      	add	r7, sp, #0
 801d022:	6078      	str	r0, [r7, #4]
 801d024:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 801d026:	683b      	ldr	r3, [r7, #0]
 801d028:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 801d02a:	f04f 0300 	mov.w	r3, #0
 801d02e:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d030:	f04f 0301 	mov.w	r3, #1
 801d034:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 801d036:	683b      	ldr	r3, [r7, #0]
 801d038:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d03c:	d103      	bne.n	801d046 <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d03e:	f04f 0302 	mov.w	r3, #2
 801d042:	60fb      	str	r3, [r7, #12]
 801d044:	e041      	b.n	801d0ca <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 801d046:	683a      	ldr	r2, [r7, #0]
 801d048:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d04c:	429a      	cmp	r2, r3
 801d04e:	d917      	bls.n	801d080 <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 801d050:	69fb      	ldr	r3, [r7, #28]
 801d052:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d056:	61fb      	str	r3, [r7, #28]
        Count++;
 801d058:	7cfb      	ldrb	r3, [r7, #19]
 801d05a:	f103 0301 	add.w	r3, r3, #1
 801d05e:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 801d060:	69fa      	ldr	r2, [r7, #28]
 801d062:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801d066:	429a      	cmp	r2, r3
 801d068:	d8f2      	bhi.n	801d050 <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 801d06a:	7cfb      	ldrb	r3, [r7, #19]
 801d06c:	f04f 0201 	mov.w	r2, #1
 801d070:	fa02 f303 	lsl.w	r3, r2, r3
 801d074:	f103 33ff 	add.w	r3, r3, #4294967295
 801d078:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 801d07a:	69fb      	ldr	r3, [r7, #28]
 801d07c:	617b      	str	r3, [r7, #20]
 801d07e:	e004      	b.n	801d08a <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 801d080:	683b      	ldr	r3, [r7, #0]
 801d082:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 801d084:	f04f 0300 	mov.w	r3, #0
 801d088:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 801d08a:	687b      	ldr	r3, [r7, #4]
 801d08c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801d090:	2b01      	cmp	r3, #1
 801d092:	d107      	bne.n	801d0a4 <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 801d094:	69bb      	ldr	r3, [r7, #24]
 801d096:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d09a:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 801d09c:	697b      	ldr	r3, [r7, #20]
 801d09e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d0a2:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 801d0a4:	687b      	ldr	r3, [r7, #4]
 801d0a6:	699a      	ldr	r2, [r3, #24]
 801d0a8:	697b      	ldr	r3, [r7, #20]
 801d0aa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d0ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d0b2:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 801d0b4:	687b      	ldr	r3, [r7, #4]
 801d0b6:	69da      	ldr	r2, [r3, #28]
 801d0b8:	69bb      	ldr	r3, [r7, #24]
 801d0ba:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d0be:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d0c2:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d0c4:	f04f 0300 	mov.w	r3, #0
 801d0c8:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d0ca:	68fb      	ldr	r3, [r7, #12]
}
 801d0cc:	4618      	mov	r0, r3
 801d0ce:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801d0d2:	46bd      	mov	sp, r7
 801d0d4:	bc80      	pop	{r7}
 801d0d6:	4770      	bx	lr

0801d0d8 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 801d0d8:	b480      	push	{r7}
 801d0da:	b085      	sub	sp, #20
 801d0dc:	af00      	add	r7, sp, #0
 801d0de:	6078      	str	r0, [r7, #4]
 801d0e0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d0e2:	f04f 0301 	mov.w	r3, #1
 801d0e6:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801d0e8:	687b      	ldr	r3, [r7, #4]
 801d0ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d0ec:	781b      	ldrb	r3, [r3, #0]
 801d0ee:	2b01      	cmp	r3, #1
 801d0f0:	d004      	beq.n	801d0fc <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801d0f2:	687b      	ldr	r3, [r7, #4]
 801d0f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d0f6:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801d0f8:	2b03      	cmp	r3, #3
 801d0fa:	d115      	bne.n	801d128 <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 801d0fc:	687b      	ldr	r3, [r7, #4]
 801d0fe:	699a      	ldr	r2, [r3, #24]
 801d100:	683b      	ldr	r3, [r7, #0]
 801d102:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d106:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d10a:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d10c:	687b      	ldr	r3, [r7, #4]
 801d10e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d112:	2b01      	cmp	r3, #1
 801d114:	d105      	bne.n	801d122 <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 801d116:	687b      	ldr	r3, [r7, #4]
 801d118:	69db      	ldr	r3, [r3, #28]
 801d11a:	683a      	ldr	r2, [r7, #0]
 801d11c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d120:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d122:	f04f 0300 	mov.w	r3, #0
 801d126:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d128:	68fb      	ldr	r3, [r7, #12]
}
 801d12a:	4618      	mov	r0, r3
 801d12c:	f107 0714 	add.w	r7, r7, #20
 801d130:	46bd      	mov	sp, r7
 801d132:	bc80      	pop	{r7}
 801d134:	4770      	bx	lr
 801d136:	bf00      	nop

0801d138 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 801d138:	b480      	push	{r7}
 801d13a:	b085      	sub	sp, #20
 801d13c:	af00      	add	r7, sp, #0
 801d13e:	6078      	str	r0, [r7, #4]
 801d140:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d142:	f04f 0301 	mov.w	r3, #1
 801d146:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 801d148:	f04f 0300 	mov.w	r3, #0
 801d14c:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d14e:	687b      	ldr	r3, [r7, #4]
 801d150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d152:	781b      	ldrb	r3, [r3, #0]
 801d154:	2b00      	cmp	r3, #0
 801d156:	d01e      	beq.n	801d196 <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d158:	687b      	ldr	r3, [r7, #4]
 801d15a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d15e:	2b01      	cmp	r3, #1
 801d160:	d10f      	bne.n	801d182 <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 801d162:	687b      	ldr	r3, [r7, #4]
 801d164:	69db      	ldr	r3, [r3, #28]
 801d166:	689b      	ldr	r3, [r3, #8]
 801d168:	f003 0301 	and.w	r3, r3, #1
 801d16c:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801d16e:	687b      	ldr	r3, [r7, #4]
 801d170:	699b      	ldr	r3, [r3, #24]
 801d172:	689a      	ldr	r2, [r3, #8]
 801d174:	68bb      	ldr	r3, [r7, #8]
 801d176:	4013      	ands	r3, r2
 801d178:	f003 0201 	and.w	r2, r3, #1
 801d17c:	683b      	ldr	r3, [r7, #0]
 801d17e:	601a      	str	r2, [r3, #0]
 801d180:	e006      	b.n	801d190 <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801d182:	687b      	ldr	r3, [r7, #4]
 801d184:	699b      	ldr	r3, [r3, #24]
 801d186:	689b      	ldr	r3, [r3, #8]
 801d188:	f003 0201 	and.w	r2, r3, #1
 801d18c:	683b      	ldr	r3, [r7, #0]
 801d18e:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d190:	f04f 0300 	mov.w	r3, #0
 801d194:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 801d196:	68fb      	ldr	r3, [r7, #12]
}
 801d198:	4618      	mov	r0, r3
 801d19a:	f107 0714 	add.w	r7, r7, #20
 801d19e:	46bd      	mov	sp, r7
 801d1a0:	bc80      	pop	{r7}
 801d1a2:	4770      	bx	lr

0801d1a4 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 801d1a4:	b480      	push	{r7}
 801d1a6:	b085      	sub	sp, #20
 801d1a8:	af00      	add	r7, sp, #0
 801d1aa:	6078      	str	r0, [r7, #4]
 801d1ac:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d1ae:	f04f 0301 	mov.w	r3, #1
 801d1b2:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 801d1b4:	f04f 0300 	mov.w	r3, #0
 801d1b8:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d1ba:	687b      	ldr	r3, [r7, #4]
 801d1bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d1be:	781b      	ldrb	r3, [r3, #0]
 801d1c0:	2b00      	cmp	r3, #0
 801d1c2:	d05e      	beq.n	801d282 <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d1c4:	687b      	ldr	r3, [r7, #4]
 801d1c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d1ca:	2b01      	cmp	r3, #1
 801d1cc:	d143      	bne.n	801d256 <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 801d1ce:	687b      	ldr	r3, [r7, #4]
 801d1d0:	69db      	ldr	r3, [r3, #28]
 801d1d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d1d4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d1d8:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801d1da:	687b      	ldr	r3, [r7, #4]
 801d1dc:	699b      	ldr	r3, [r3, #24]
 801d1de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d1e0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d1e4:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 801d1e8:	68ba      	ldr	r2, [r7, #8]
 801d1ea:	431a      	orrs	r2, r3
 801d1ec:	683b      	ldr	r3, [r7, #0]
 801d1ee:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 801d1f0:	687b      	ldr	r3, [r7, #4]
 801d1f2:	69db      	ldr	r3, [r3, #28]
 801d1f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d1f6:	683b      	ldr	r3, [r7, #0]
 801d1f8:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 801d1fa:	683b      	ldr	r3, [r7, #0]
 801d1fc:	681b      	ldr	r3, [r3, #0]
 801d1fe:	687a      	ldr	r2, [r7, #4]
 801d200:	6992      	ldr	r2, [r2, #24]
 801d202:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801d204:	fb02 f203 	mul.w	r2, r2, r3
 801d208:	683b      	ldr	r3, [r7, #0]
 801d20a:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 801d20c:	683b      	ldr	r3, [r7, #0]
 801d20e:	681a      	ldr	r2, [r3, #0]
 801d210:	687b      	ldr	r3, [r7, #4]
 801d212:	699b      	ldr	r3, [r3, #24]
 801d214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d216:	18d2      	adds	r2, r2, r3
 801d218:	683b      	ldr	r3, [r7, #0]
 801d21a:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 801d21c:	687b      	ldr	r3, [r7, #4]
 801d21e:	69db      	ldr	r3, [r3, #28]
 801d220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d222:	f103 0201 	add.w	r2, r3, #1
 801d226:	683b      	ldr	r3, [r7, #0]
 801d228:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801d22a:	683b      	ldr	r3, [r7, #0]
 801d22c:	685a      	ldr	r2, [r3, #4]
 801d22e:	687b      	ldr	r3, [r7, #4]
 801d230:	699b      	ldr	r3, [r3, #24]
 801d232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d234:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d238:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d23c:	f103 0301 	add.w	r3, r3, #1
 801d240:	fb03 f202 	mul.w	r2, r3, r2
 801d244:	683b      	ldr	r3, [r7, #0]
 801d246:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 801d248:	683b      	ldr	r3, [r7, #0]
 801d24a:	685b      	ldr	r3, [r3, #4]
 801d24c:	f103 0201 	add.w	r2, r3, #1
 801d250:	683b      	ldr	r3, [r7, #0]
 801d252:	605a      	str	r2, [r3, #4]
 801d254:	e012      	b.n	801d27c <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801d256:	687b      	ldr	r3, [r7, #4]
 801d258:	699b      	ldr	r3, [r3, #24]
 801d25a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d25c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d260:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d264:	683a      	ldr	r2, [r7, #0]
 801d266:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 801d268:	687b      	ldr	r3, [r7, #4]
 801d26a:	699b      	ldr	r3, [r3, #24]
 801d26c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d26e:	683b      	ldr	r3, [r7, #0]
 801d270:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801d272:	687b      	ldr	r3, [r7, #4]
 801d274:	699b      	ldr	r3, [r3, #24]
 801d276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801d278:	683b      	ldr	r3, [r7, #0]
 801d27a:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d27c:	f04f 0300 	mov.w	r3, #0
 801d280:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d282:	68fb      	ldr	r3, [r7, #12]
}
 801d284:	4618      	mov	r0, r3
 801d286:	f107 0714 	add.w	r7, r7, #20
 801d28a:	46bd      	mov	sp, r7
 801d28c:	bc80      	pop	{r7}
 801d28e:	4770      	bx	lr

0801d290 <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 801d290:	b480      	push	{r7}
 801d292:	b085      	sub	sp, #20
 801d294:	af00      	add	r7, sp, #0
 801d296:	6078      	str	r0, [r7, #4]
 801d298:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d29a:	f04f 0301 	mov.w	r3, #1
 801d29e:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d2a0:	687b      	ldr	r3, [r7, #4]
 801d2a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d2a4:	781b      	ldrb	r3, [r3, #0]
 801d2a6:	2b00      	cmp	r3, #0
 801d2a8:	d029      	beq.n	801d2fe <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d2aa:	687b      	ldr	r3, [r7, #4]
 801d2ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d2b0:	2b01      	cmp	r3, #1
 801d2b2:	d11c      	bne.n	801d2ee <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 801d2b4:	687b      	ldr	r3, [r7, #4]
 801d2b6:	69db      	ldr	r3, [r3, #28]
 801d2b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d2ba:	f103 0201 	add.w	r2, r3, #1
 801d2be:	683b      	ldr	r3, [r7, #0]
 801d2c0:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801d2c2:	683b      	ldr	r3, [r7, #0]
 801d2c4:	681a      	ldr	r2, [r3, #0]
 801d2c6:	687b      	ldr	r3, [r7, #4]
 801d2c8:	699b      	ldr	r3, [r3, #24]
 801d2ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d2cc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d2d0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d2d4:	f103 0301 	add.w	r3, r3, #1
 801d2d8:	fb03 f202 	mul.w	r2, r3, r2
 801d2dc:	683b      	ldr	r3, [r7, #0]
 801d2de:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 801d2e0:	683b      	ldr	r3, [r7, #0]
 801d2e2:	681b      	ldr	r3, [r3, #0]
 801d2e4:	f103 0201 	add.w	r2, r3, #1
 801d2e8:	683b      	ldr	r3, [r7, #0]
 801d2ea:	601a      	str	r2, [r3, #0]
 801d2ec:	e004      	b.n	801d2f8 <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	699b      	ldr	r3, [r3, #24]
 801d2f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801d2f4:	683b      	ldr	r3, [r7, #0]
 801d2f6:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d2f8:	f04f 0300 	mov.w	r3, #0
 801d2fc:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d2fe:	68fb      	ldr	r3, [r7, #12]
}
 801d300:	4618      	mov	r0, r3
 801d302:	f107 0714 	add.w	r7, r7, #20
 801d306:	46bd      	mov	sp, r7
 801d308:	bc80      	pop	{r7}
 801d30a:	4770      	bx	lr

0801d30c <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 801d30c:	b490      	push	{r4, r7}
 801d30e:	b086      	sub	sp, #24
 801d310:	af00      	add	r7, sp, #0
 801d312:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d314:	f04f 0301 	mov.w	r3, #1
 801d318:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d31a:	687b      	ldr	r3, [r7, #4]
 801d31c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d31e:	781b      	ldrb	r3, [r3, #0]
 801d320:	2b00      	cmp	r3, #0
 801d322:	d038      	beq.n	801d396 <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d324:	687b      	ldr	r3, [r7, #4]
 801d326:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d32a:	2b01      	cmp	r3, #1
 801d32c:	d11e      	bne.n	801d36c <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801d32e:	687b      	ldr	r3, [r7, #4]
 801d330:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d334:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d338:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 801d33a:	687b      	ldr	r3, [r7, #4]
 801d33c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d340:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d344:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 801d346:	687b      	ldr	r3, [r7, #4]
 801d348:	695b      	ldr	r3, [r3, #20]
 801d34a:	687a      	ldr	r2, [r7, #4]
 801d34c:	6952      	ldr	r2, [r2, #20]
 801d34e:	6911      	ldr	r1, [r2, #16]
 801d350:	693a      	ldr	r2, [r7, #16]
 801d352:	f04f 0001 	mov.w	r0, #1
 801d356:	fa00 f002 	lsl.w	r0, r0, r2
 801d35a:	68fa      	ldr	r2, [r7, #12]
 801d35c:	f04f 0401 	mov.w	r4, #1
 801d360:	fa04 f202 	lsl.w	r2, r4, r2
 801d364:	4302      	orrs	r2, r0
 801d366:	430a      	orrs	r2, r1
 801d368:	611a      	str	r2, [r3, #16]
 801d36a:	e011      	b.n	801d390 <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801d36c:	687b      	ldr	r3, [r7, #4]
 801d36e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d372:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d376:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 801d378:	687b      	ldr	r3, [r7, #4]
 801d37a:	695b      	ldr	r3, [r3, #20]
 801d37c:	687a      	ldr	r2, [r7, #4]
 801d37e:	6952      	ldr	r2, [r2, #20]
 801d380:	6911      	ldr	r1, [r2, #16]
 801d382:	68ba      	ldr	r2, [r7, #8]
 801d384:	f04f 0001 	mov.w	r0, #1
 801d388:	fa00 f202 	lsl.w	r2, r0, r2
 801d38c:	430a      	orrs	r2, r1
 801d38e:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d390:	f04f 0300 	mov.w	r3, #0
 801d394:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801d396:	697b      	ldr	r3, [r7, #20]
}
 801d398:	4618      	mov	r0, r3
 801d39a:	f107 0718 	add.w	r7, r7, #24
 801d39e:	46bd      	mov	sp, r7
 801d3a0:	bc90      	pop	{r4, r7}
 801d3a2:	4770      	bx	lr

0801d3a4 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 801d3a4:	b480      	push	{r7}
 801d3a6:	b083      	sub	sp, #12
 801d3a8:	af00      	add	r7, sp, #0
 801d3aa:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 801d3ac:	687b      	ldr	r3, [r7, #4]
 801d3ae:	7cdb      	ldrb	r3, [r3, #19]
 801d3b0:	2b01      	cmp	r3, #1
 801d3b2:	d118      	bne.n	801d3e6 <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801d3b4:	687b      	ldr	r3, [r7, #4]
 801d3b6:	699b      	ldr	r3, [r3, #24]
 801d3b8:	687a      	ldr	r2, [r7, #4]
 801d3ba:	6992      	ldr	r2, [r2, #24]
 801d3bc:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d3c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801d3c4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d3c8:	687b      	ldr	r3, [r7, #4]
 801d3ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d3ce:	2b01      	cmp	r3, #1
 801d3d0:	d109      	bne.n	801d3e6 <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801d3d2:	687b      	ldr	r3, [r7, #4]
 801d3d4:	69db      	ldr	r3, [r3, #28]
 801d3d6:	687a      	ldr	r2, [r7, #4]
 801d3d8:	69d2      	ldr	r2, [r2, #28]
 801d3da:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d3de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801d3e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801d3e6:	687b      	ldr	r3, [r7, #4]
 801d3e8:	699b      	ldr	r3, [r3, #24]
 801d3ea:	687a      	ldr	r2, [r7, #4]
 801d3ec:	6992      	ldr	r2, [r2, #24]
 801d3ee:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d3f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d3f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d3fa:	687b      	ldr	r3, [r7, #4]
 801d3fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d400:	2b01      	cmp	r3, #1
 801d402:	d109      	bne.n	801d418 <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801d404:	687b      	ldr	r3, [r7, #4]
 801d406:	69db      	ldr	r3, [r3, #28]
 801d408:	687a      	ldr	r2, [r7, #4]
 801d40a:	69d2      	ldr	r2, [r2, #28]
 801d40c:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d410:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d414:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 801d418:	f107 070c 	add.w	r7, r7, #12
 801d41c:	46bd      	mov	sp, r7
 801d41e:	bc80      	pop	{r7}
 801d420:	4770      	bx	lr
 801d422:	bf00      	nop

0801d424 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 801d424:	b490      	push	{r4, r7}
 801d426:	b082      	sub	sp, #8
 801d428:	af00      	add	r7, sp, #0
 801d42a:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801d42c:	687b      	ldr	r3, [r7, #4]
 801d42e:	69db      	ldr	r3, [r3, #28]
 801d430:	f04f 0207 	mov.w	r2, #7
 801d434:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 801d436:	687b      	ldr	r3, [r7, #4]
 801d438:	69db      	ldr	r3, [r3, #28]
 801d43a:	687a      	ldr	r2, [r7, #4]
 801d43c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801d43e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d442:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 801d444:	687b      	ldr	r3, [r7, #4]
 801d446:	69db      	ldr	r3, [r3, #28]
 801d448:	687a      	ldr	r2, [r7, #4]
 801d44a:	6892      	ldr	r2, [r2, #8]
 801d44c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d450:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 801d452:	687b      	ldr	r3, [r7, #4]
 801d454:	69db      	ldr	r3, [r3, #28]
 801d456:	687a      	ldr	r2, [r7, #4]
 801d458:	69d2      	ldr	r2, [r2, #28]
 801d45a:	6852      	ldr	r2, [r2, #4]
 801d45c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801d460:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801d462:	687b      	ldr	r3, [r7, #4]
 801d464:	7bdb      	ldrb	r3, [r3, #15]
 801d466:	2b01      	cmp	r3, #1
 801d468:	d127      	bne.n	801d4ba <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 801d46a:	687b      	ldr	r3, [r7, #4]
 801d46c:	69da      	ldr	r2, [r3, #28]
 801d46e:	687b      	ldr	r3, [r7, #4]
 801d470:	69db      	ldr	r3, [r3, #28]
 801d472:	681b      	ldr	r3, [r3, #0]
 801d474:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801d478:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801d47c:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 801d47e:	687b      	ldr	r3, [r7, #4]
 801d480:	69db      	ldr	r3, [r3, #28]
 801d482:	687a      	ldr	r2, [r7, #4]
 801d484:	69d2      	ldr	r2, [r2, #28]
 801d486:	6852      	ldr	r2, [r2, #4]
 801d488:	f022 020c 	bic.w	r2, r2, #12
 801d48c:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 801d48e:	687b      	ldr	r3, [r7, #4]
 801d490:	69db      	ldr	r3, [r3, #28]
 801d492:	687a      	ldr	r2, [r7, #4]
 801d494:	69d2      	ldr	r2, [r2, #28]
 801d496:	6811      	ldr	r1, [r2, #0]
 801d498:	687a      	ldr	r2, [r7, #4]
 801d49a:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801d49e:	ea4f 4282 	mov.w	r2, r2, lsl #18
 801d4a2:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 801d4a6:	430a      	orrs	r2, r1
 801d4a8:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 801d4aa:	687b      	ldr	r3, [r7, #4]
 801d4ac:	69db      	ldr	r3, [r3, #28]
 801d4ae:	687a      	ldr	r2, [r7, #4]
 801d4b0:	69d2      	ldr	r2, [r2, #28]
 801d4b2:	6852      	ldr	r2, [r2, #4]
 801d4b4:	f042 0208 	orr.w	r2, r2, #8
 801d4b8:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 801d4ba:	687b      	ldr	r3, [r7, #4]
 801d4bc:	7c5b      	ldrb	r3, [r3, #17]
 801d4be:	2b01      	cmp	r3, #1
 801d4c0:	d126      	bne.n	801d510 <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 801d4c2:	687b      	ldr	r3, [r7, #4]
 801d4c4:	69da      	ldr	r2, [r3, #28]
 801d4c6:	687b      	ldr	r3, [r7, #4]
 801d4c8:	69db      	ldr	r3, [r3, #28]
 801d4ca:	681b      	ldr	r3, [r3, #0]
 801d4cc:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801d4d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801d4d4:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 801d4d6:	687b      	ldr	r3, [r7, #4]
 801d4d8:	69db      	ldr	r3, [r3, #28]
 801d4da:	687a      	ldr	r2, [r7, #4]
 801d4dc:	69d2      	ldr	r2, [r2, #28]
 801d4de:	6852      	ldr	r2, [r2, #4]
 801d4e0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801d4e4:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801d4e6:	687b      	ldr	r3, [r7, #4]
 801d4e8:	69db      	ldr	r3, [r3, #28]
 801d4ea:	687a      	ldr	r2, [r7, #4]
 801d4ec:	69d2      	ldr	r2, [r2, #28]
 801d4ee:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 801d4f0:	687a      	ldr	r2, [r7, #4]
 801d4f2:	7812      	ldrb	r2, [r2, #0]
 801d4f4:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801d4f8:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 801d4fc:	430a      	orrs	r2, r1
 801d4fe:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801d500:	687b      	ldr	r3, [r7, #4]
 801d502:	69db      	ldr	r3, [r3, #28]
 801d504:	687a      	ldr	r2, [r7, #4]
 801d506:	69d2      	ldr	r2, [r2, #28]
 801d508:	6852      	ldr	r2, [r2, #4]
 801d50a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801d50e:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 801d510:	687b      	ldr	r3, [r7, #4]
 801d512:	69da      	ldr	r2, [r3, #28]
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	69db      	ldr	r3, [r3, #28]
 801d518:	695b      	ldr	r3, [r3, #20]
 801d51a:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801d51e:	f023 030b 	bic.w	r3, r3, #11
 801d522:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801d524:	687b      	ldr	r3, [r7, #4]
 801d526:	69db      	ldr	r3, [r3, #28]
 801d528:	687a      	ldr	r2, [r7, #4]
 801d52a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 801d52e:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 801d532:	687a      	ldr	r2, [r7, #4]
 801d534:	7b12      	ldrb	r2, [r2, #12]
 801d536:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801d53a:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 801d53e:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801d540:	687a      	ldr	r2, [r7, #4]
 801d542:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801d546:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d54a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801d54e:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d550:	687a      	ldr	r2, [r7, #4]
 801d552:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801d556:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801d55a:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d55e:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801d560:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801d562:	687b      	ldr	r3, [r7, #4]
 801d564:	69db      	ldr	r3, [r3, #28]
 801d566:	687a      	ldr	r2, [r7, #4]
 801d568:	69d2      	ldr	r2, [r2, #28]
 801d56a:	6951      	ldr	r1, [r2, #20]
 801d56c:	687a      	ldr	r2, [r7, #4]
 801d56e:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801d572:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 801d576:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801d57a:	430a      	orrs	r2, r1
 801d57c:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 801d57e:	687b      	ldr	r3, [r7, #4]
 801d580:	69db      	ldr	r3, [r3, #28]
 801d582:	687a      	ldr	r2, [r7, #4]
 801d584:	7b52      	ldrb	r2, [r2, #13]
 801d586:	f002 010f 	and.w	r1, r2, #15
 801d58a:	687a      	ldr	r2, [r7, #4]
 801d58c:	69d2      	ldr	r2, [r2, #28]
 801d58e:	6a12      	ldr	r2, [r2, #32]
 801d590:	f022 020f 	bic.w	r2, r2, #15
 801d594:	430a      	orrs	r2, r1
 801d596:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801d598:	687b      	ldr	r3, [r7, #4]
 801d59a:	69db      	ldr	r3, [r3, #28]
 801d59c:	687a      	ldr	r2, [r7, #4]
 801d59e:	7c92      	ldrb	r2, [r2, #18]
 801d5a0:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801d5a4:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801d5a8:	687a      	ldr	r2, [r7, #4]
 801d5aa:	69d2      	ldr	r2, [r2, #28]
 801d5ac:	6952      	ldr	r2, [r2, #20]
 801d5ae:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801d5b2:	430a      	orrs	r2, r1
 801d5b4:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801d5b6:	687b      	ldr	r3, [r7, #4]
 801d5b8:	69db      	ldr	r3, [r3, #28]
 801d5ba:	687a      	ldr	r2, [r7, #4]
 801d5bc:	7cd2      	ldrb	r2, [r2, #19]
 801d5be:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801d5c2:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801d5c6:	687a      	ldr	r2, [r7, #4]
 801d5c8:	69d2      	ldr	r2, [r2, #28]
 801d5ca:	6952      	ldr	r2, [r2, #20]
 801d5cc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801d5d0:	430a      	orrs	r2, r1
 801d5d2:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 801d5d4:	687b      	ldr	r3, [r7, #4]
 801d5d6:	69db      	ldr	r3, [r3, #28]
 801d5d8:	687a      	ldr	r2, [r7, #4]
 801d5da:	7c52      	ldrb	r2, [r2, #17]
 801d5dc:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801d5e0:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801d5e4:	687a      	ldr	r2, [r7, #4]
 801d5e6:	69d2      	ldr	r2, [r2, #28]
 801d5e8:	6952      	ldr	r2, [r2, #20]
 801d5ea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801d5ee:	430a      	orrs	r2, r1
 801d5f0:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	69db      	ldr	r3, [r3, #28]
 801d5f6:	687a      	ldr	r2, [r7, #4]
 801d5f8:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801d5fc:	f002 010f 	and.w	r1, r2, #15
 801d600:	687a      	ldr	r2, [r7, #4]
 801d602:	69d2      	ldr	r2, [r2, #28]
 801d604:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801d606:	f022 020f 	bic.w	r2, r2, #15
 801d60a:	430a      	orrs	r2, r1
 801d60c:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 801d60e:	687b      	ldr	r3, [r7, #4]
 801d610:	69db      	ldr	r3, [r3, #28]
 801d612:	687a      	ldr	r2, [r7, #4]
 801d614:	7c12      	ldrb	r2, [r2, #16]
 801d616:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d618:	687b      	ldr	r3, [r7, #4]
 801d61a:	695b      	ldr	r3, [r3, #20]
 801d61c:	687a      	ldr	r2, [r7, #4]
 801d61e:	6952      	ldr	r2, [r2, #20]
 801d620:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801d622:	687a      	ldr	r2, [r7, #4]
 801d624:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801d628:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d62c:	f04f 0001 	mov.w	r0, #1
 801d630:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801d634:	687a      	ldr	r2, [r7, #4]
 801d636:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801d63a:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801d63e:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801d642:	f04f 0401 	mov.w	r4, #1
 801d646:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801d64a:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801d64c:	687a      	ldr	r2, [r7, #4]
 801d64e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801d652:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801d656:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801d65a:	f04f 0401 	mov.w	r4, #1
 801d65e:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d662:	4302      	orrs	r2, r0
 801d664:	430a      	orrs	r2, r1
 801d666:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 801d668:	f107 0708 	add.w	r7, r7, #8
 801d66c:	46bd      	mov	sp, r7
 801d66e:	bc90      	pop	{r4, r7}
 801d670:	4770      	bx	lr
 801d672:	bf00      	nop

0801d674 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d674:	b480      	push	{r7}
 801d676:	b085      	sub	sp, #20
 801d678:	af00      	add	r7, sp, #0
 801d67a:	6078      	str	r0, [r7, #4]
 801d67c:	460b      	mov	r3, r1
 801d67e:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d680:	f04f 0301 	mov.w	r3, #1
 801d684:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d686:	687b      	ldr	r3, [r7, #4]
 801d688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d68a:	781b      	ldrb	r3, [r3, #0]
 801d68c:	2b00      	cmp	r3, #0
 801d68e:	d103      	bne.n	801d698 <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d690:	f04f 0301 	mov.w	r3, #1
 801d694:	60fb      	str	r3, [r7, #12]
 801d696:	e024      	b.n	801d6e2 <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d698:	687b      	ldr	r3, [r7, #4]
 801d69a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d69e:	2b01      	cmp	r3, #1
 801d6a0:	d10e      	bne.n	801d6c0 <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801d6a2:	687b      	ldr	r3, [r7, #4]
 801d6a4:	69db      	ldr	r3, [r3, #28]
 801d6a6:	687a      	ldr	r2, [r7, #4]
 801d6a8:	69d2      	ldr	r2, [r2, #28]
 801d6aa:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d6ae:	78fa      	ldrb	r2, [r7, #3]
 801d6b0:	f04f 0001 	mov.w	r0, #1
 801d6b4:	fa00 f202 	lsl.w	r2, r0, r2
 801d6b8:	430a      	orrs	r2, r1
 801d6ba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801d6be:	e00d      	b.n	801d6dc <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801d6c0:	687b      	ldr	r3, [r7, #4]
 801d6c2:	699b      	ldr	r3, [r3, #24]
 801d6c4:	687a      	ldr	r2, [r7, #4]
 801d6c6:	6992      	ldr	r2, [r2, #24]
 801d6c8:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d6cc:	78fa      	ldrb	r2, [r7, #3]
 801d6ce:	f04f 0001 	mov.w	r0, #1
 801d6d2:	fa00 f202 	lsl.w	r2, r0, r2
 801d6d6:	430a      	orrs	r2, r1
 801d6d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d6dc:	f04f 0300 	mov.w	r3, #0
 801d6e0:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d6e2:	68fb      	ldr	r3, [r7, #12]
}
 801d6e4:	4618      	mov	r0, r3
 801d6e6:	f107 0714 	add.w	r7, r7, #20
 801d6ea:	46bd      	mov	sp, r7
 801d6ec:	bc80      	pop	{r7}
 801d6ee:	4770      	bx	lr

0801d6f0 <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d6f0:	b480      	push	{r7}
 801d6f2:	b085      	sub	sp, #20
 801d6f4:	af00      	add	r7, sp, #0
 801d6f6:	6078      	str	r0, [r7, #4]
 801d6f8:	460b      	mov	r3, r1
 801d6fa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d6fc:	f04f 0301 	mov.w	r3, #1
 801d700:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d702:	687b      	ldr	r3, [r7, #4]
 801d704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d706:	781b      	ldrb	r3, [r3, #0]
 801d708:	2b00      	cmp	r3, #0
 801d70a:	d103      	bne.n	801d714 <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d70c:	f04f 0301 	mov.w	r3, #1
 801d710:	60fb      	str	r3, [r7, #12]
 801d712:	e028      	b.n	801d766 <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d714:	687b      	ldr	r3, [r7, #4]
 801d716:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d71a:	2b01      	cmp	r3, #1
 801d71c:	d110      	bne.n	801d740 <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801d71e:	687b      	ldr	r3, [r7, #4]
 801d720:	69db      	ldr	r3, [r3, #28]
 801d722:	687a      	ldr	r2, [r7, #4]
 801d724:	69d2      	ldr	r2, [r2, #28]
 801d726:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d72a:	78fa      	ldrb	r2, [r7, #3]
 801d72c:	f04f 0001 	mov.w	r0, #1
 801d730:	fa00 f202 	lsl.w	r2, r0, r2
 801d734:	ea6f 0202 	mvn.w	r2, r2
 801d738:	400a      	ands	r2, r1
 801d73a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801d73e:	e00f      	b.n	801d760 <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801d740:	687b      	ldr	r3, [r7, #4]
 801d742:	699b      	ldr	r3, [r3, #24]
 801d744:	687a      	ldr	r2, [r7, #4]
 801d746:	6992      	ldr	r2, [r2, #24]
 801d748:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d74c:	78fa      	ldrb	r2, [r7, #3]
 801d74e:	f04f 0001 	mov.w	r0, #1
 801d752:	fa00 f202 	lsl.w	r2, r0, r2
 801d756:	ea6f 0202 	mvn.w	r2, r2
 801d75a:	400a      	ands	r2, r1
 801d75c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d760:	f04f 0300 	mov.w	r3, #0
 801d764:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d766:	68fb      	ldr	r3, [r7, #12]
}
 801d768:	4618      	mov	r0, r3
 801d76a:	f107 0714 	add.w	r7, r7, #20
 801d76e:	46bd      	mov	sp, r7
 801d770:	bc80      	pop	{r7}
 801d772:	4770      	bx	lr

0801d774 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d774:	b480      	push	{r7}
 801d776:	b085      	sub	sp, #20
 801d778:	af00      	add	r7, sp, #0
 801d77a:	6078      	str	r0, [r7, #4]
 801d77c:	460b      	mov	r3, r1
 801d77e:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d780:	f04f 0301 	mov.w	r3, #1
 801d784:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d786:	687b      	ldr	r3, [r7, #4]
 801d788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d78a:	781b      	ldrb	r3, [r3, #0]
 801d78c:	2b00      	cmp	r3, #0
 801d78e:	d103      	bne.n	801d798 <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d790:	f04f 0301 	mov.w	r3, #1
 801d794:	60fb      	str	r3, [r7, #12]
 801d796:	e024      	b.n	801d7e2 <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d79e:	2b01      	cmp	r3, #1
 801d7a0:	d10e      	bne.n	801d7c0 <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 801d7a2:	687b      	ldr	r3, [r7, #4]
 801d7a4:	69db      	ldr	r3, [r3, #28]
 801d7a6:	687a      	ldr	r2, [r7, #4]
 801d7a8:	69d2      	ldr	r2, [r2, #28]
 801d7aa:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801d7ae:	78fa      	ldrb	r2, [r7, #3]
 801d7b0:	f04f 0001 	mov.w	r0, #1
 801d7b4:	fa00 f202 	lsl.w	r2, r0, r2
 801d7b8:	430a      	orrs	r2, r1
 801d7ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 801d7be:	e00d      	b.n	801d7dc <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 801d7c0:	687b      	ldr	r3, [r7, #4]
 801d7c2:	699b      	ldr	r3, [r3, #24]
 801d7c4:	687a      	ldr	r2, [r7, #4]
 801d7c6:	6992      	ldr	r2, [r2, #24]
 801d7c8:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801d7cc:	78fa      	ldrb	r2, [r7, #3]
 801d7ce:	f04f 0001 	mov.w	r0, #1
 801d7d2:	fa00 f202 	lsl.w	r2, r0, r2
 801d7d6:	430a      	orrs	r2, r1
 801d7d8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d7dc:	f04f 0300 	mov.w	r3, #0
 801d7e0:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d7e2:	68fb      	ldr	r3, [r7, #12]
}
 801d7e4:	4618      	mov	r0, r3
 801d7e6:	f107 0714 	add.w	r7, r7, #20
 801d7ea:	46bd      	mov	sp, r7
 801d7ec:	bc80      	pop	{r7}
 801d7ee:	4770      	bx	lr

0801d7f0 <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d7f0:	b480      	push	{r7}
 801d7f2:	b085      	sub	sp, #20
 801d7f4:	af00      	add	r7, sp, #0
 801d7f6:	6078      	str	r0, [r7, #4]
 801d7f8:	460b      	mov	r3, r1
 801d7fa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d7fc:	f04f 0301 	mov.w	r3, #1
 801d800:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d802:	687b      	ldr	r3, [r7, #4]
 801d804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d806:	781b      	ldrb	r3, [r3, #0]
 801d808:	2b00      	cmp	r3, #0
 801d80a:	d103      	bne.n	801d814 <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d80c:	f04f 0301 	mov.w	r3, #1
 801d810:	60fb      	str	r3, [r7, #12]
 801d812:	e024      	b.n	801d85e <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d814:	687b      	ldr	r3, [r7, #4]
 801d816:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d81a:	2b01      	cmp	r3, #1
 801d81c:	d10e      	bne.n	801d83c <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	69db      	ldr	r3, [r3, #28]
 801d822:	687a      	ldr	r2, [r7, #4]
 801d824:	69d2      	ldr	r2, [r2, #28]
 801d826:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801d82a:	78fa      	ldrb	r2, [r7, #3]
 801d82c:	f04f 0001 	mov.w	r0, #1
 801d830:	fa00 f202 	lsl.w	r2, r0, r2
 801d834:	430a      	orrs	r2, r1
 801d836:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 801d83a:	e00d      	b.n	801d858 <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 801d83c:	687b      	ldr	r3, [r7, #4]
 801d83e:	699b      	ldr	r3, [r3, #24]
 801d840:	687a      	ldr	r2, [r7, #4]
 801d842:	6992      	ldr	r2, [r2, #24]
 801d844:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801d848:	78fa      	ldrb	r2, [r7, #3]
 801d84a:	f04f 0001 	mov.w	r0, #1
 801d84e:	fa00 f202 	lsl.w	r2, r0, r2
 801d852:	430a      	orrs	r2, r1
 801d854:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d858:	f04f 0300 	mov.w	r3, #0
 801d85c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d85e:	68fb      	ldr	r3, [r7, #12]
}
 801d860:	4618      	mov	r0, r3
 801d862:	f107 0714 	add.w	r7, r7, #20
 801d866:	46bd      	mov	sp, r7
 801d868:	bc80      	pop	{r7}
 801d86a:	4770      	bx	lr

0801d86c <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 801d86c:	b480      	push	{r7}
 801d86e:	b087      	sub	sp, #28
 801d870:	af00      	add	r7, sp, #0
 801d872:	60f8      	str	r0, [r7, #12]
 801d874:	460b      	mov	r3, r1
 801d876:	607a      	str	r2, [r7, #4]
 801d878:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d87a:	f04f 0301 	mov.w	r3, #1
 801d87e:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d880:	68fb      	ldr	r3, [r7, #12]
 801d882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d884:	781b      	ldrb	r3, [r3, #0]
 801d886:	2b00      	cmp	r3, #0
 801d888:	d103      	bne.n	801d892 <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d88a:	f04f 0301 	mov.w	r3, #1
 801d88e:	617b      	str	r3, [r7, #20]
 801d890:	e038      	b.n	801d904 <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d892:	68fb      	ldr	r3, [r7, #12]
 801d894:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d898:	2b01      	cmp	r3, #1
 801d89a:	d118      	bne.n	801d8ce <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 801d89c:	68fb      	ldr	r3, [r7, #12]
 801d89e:	69db      	ldr	r3, [r3, #28]
 801d8a0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801d8a4:	7afb      	ldrb	r3, [r7, #11]
 801d8a6:	f04f 0101 	mov.w	r1, #1
 801d8aa:	fa01 f303 	lsl.w	r3, r1, r3
 801d8ae:	401a      	ands	r2, r3
 801d8b0:	7afb      	ldrb	r3, [r7, #11]
 801d8b2:	fa22 f303 	lsr.w	r3, r2, r3
 801d8b6:	2b00      	cmp	r3, #0
 801d8b8:	d004      	beq.n	801d8c4 <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 801d8ba:	687b      	ldr	r3, [r7, #4]
 801d8bc:	f04f 0201 	mov.w	r2, #1
 801d8c0:	701a      	strb	r2, [r3, #0]
 801d8c2:	e01c      	b.n	801d8fe <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 801d8c4:	687b      	ldr	r3, [r7, #4]
 801d8c6:	f04f 0200 	mov.w	r2, #0
 801d8ca:	701a      	strb	r2, [r3, #0]
 801d8cc:	e017      	b.n	801d8fe <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 801d8ce:	68fb      	ldr	r3, [r7, #12]
 801d8d0:	699b      	ldr	r3, [r3, #24]
 801d8d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801d8d6:	7afb      	ldrb	r3, [r7, #11]
 801d8d8:	f04f 0101 	mov.w	r1, #1
 801d8dc:	fa01 f303 	lsl.w	r3, r1, r3
 801d8e0:	401a      	ands	r2, r3
 801d8e2:	7afb      	ldrb	r3, [r7, #11]
 801d8e4:	fa22 f303 	lsr.w	r3, r2, r3
 801d8e8:	2b00      	cmp	r3, #0
 801d8ea:	d004      	beq.n	801d8f6 <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 801d8ec:	687b      	ldr	r3, [r7, #4]
 801d8ee:	f04f 0201 	mov.w	r2, #1
 801d8f2:	701a      	strb	r2, [r3, #0]
 801d8f4:	e003      	b.n	801d8fe <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 801d8f6:	687b      	ldr	r3, [r7, #4]
 801d8f8:	f04f 0200 	mov.w	r2, #0
 801d8fc:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d8fe:	f04f 0300 	mov.w	r3, #0
 801d902:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 801d904:	697b      	ldr	r3, [r7, #20]
}
 801d906:	4618      	mov	r0, r3
 801d908:	f107 071c 	add.w	r7, r7, #28
 801d90c:	46bd      	mov	sp, r7
 801d90e:	bc80      	pop	{r7}
 801d910:	4770      	bx	lr
 801d912:	bf00      	nop

0801d914 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801d914:	b480      	push	{r7}
 801d916:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801d918:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801d91c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801d920:	68db      	ldr	r3, [r3, #12]
 801d922:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801d926:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801d92a:	4618      	mov	r0, r3
 801d92c:	46bd      	mov	sp, r7
 801d92e:	bc80      	pop	{r7}
 801d930:	4770      	bx	lr
 801d932:	bf00      	nop

0801d934 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801d934:	b480      	push	{r7}
 801d936:	b083      	sub	sp, #12
 801d938:	af00      	add	r7, sp, #0
 801d93a:	4603      	mov	r3, r0
 801d93c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801d93e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801d942:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801d946:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801d94a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801d94e:	79f9      	ldrb	r1, [r7, #7]
 801d950:	f001 011f 	and.w	r1, r1, #31
 801d954:	f04f 0001 	mov.w	r0, #1
 801d958:	fa00 f101 	lsl.w	r1, r0, r1
 801d95c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801d960:	f107 070c 	add.w	r7, r7, #12
 801d964:	46bd      	mov	sp, r7
 801d966:	bc80      	pop	{r7}
 801d968:	4770      	bx	lr
 801d96a:	bf00      	nop

0801d96c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801d96c:	b480      	push	{r7}
 801d96e:	b083      	sub	sp, #12
 801d970:	af00      	add	r7, sp, #0
 801d972:	4603      	mov	r3, r0
 801d974:	6039      	str	r1, [r7, #0]
 801d976:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801d978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d97c:	2b00      	cmp	r3, #0
 801d97e:	da10      	bge.n	801d9a2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801d980:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801d984:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801d988:	79fa      	ldrb	r2, [r7, #7]
 801d98a:	f002 020f 	and.w	r2, r2, #15
 801d98e:	f1a2 0104 	sub.w	r1, r2, #4
 801d992:	683a      	ldr	r2, [r7, #0]
 801d994:	b2d2      	uxtb	r2, r2
 801d996:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801d99a:	b2d2      	uxtb	r2, r2
 801d99c:	185b      	adds	r3, r3, r1
 801d99e:	761a      	strb	r2, [r3, #24]
 801d9a0:	e00d      	b.n	801d9be <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801d9a2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801d9a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801d9aa:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801d9ae:	683a      	ldr	r2, [r7, #0]
 801d9b0:	b2d2      	uxtb	r2, r2
 801d9b2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801d9b6:	b2d2      	uxtb	r2, r2
 801d9b8:	185b      	adds	r3, r3, r1
 801d9ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801d9be:	f107 070c 	add.w	r7, r7, #12
 801d9c2:	46bd      	mov	sp, r7
 801d9c4:	bc80      	pop	{r7}
 801d9c6:	4770      	bx	lr

0801d9c8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801d9c8:	b480      	push	{r7}
 801d9ca:	b089      	sub	sp, #36	; 0x24
 801d9cc:	af00      	add	r7, sp, #0
 801d9ce:	60f8      	str	r0, [r7, #12]
 801d9d0:	60b9      	str	r1, [r7, #8]
 801d9d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801d9d4:	68fb      	ldr	r3, [r7, #12]
 801d9d6:	f003 0307 	and.w	r3, r3, #7
 801d9da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801d9dc:	69fb      	ldr	r3, [r7, #28]
 801d9de:	f1c3 0307 	rsb	r3, r3, #7
 801d9e2:	2b06      	cmp	r3, #6
 801d9e4:	bf28      	it	cs
 801d9e6:	2306      	movcs	r3, #6
 801d9e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801d9ea:	69fb      	ldr	r3, [r7, #28]
 801d9ec:	f103 0306 	add.w	r3, r3, #6
 801d9f0:	2b06      	cmp	r3, #6
 801d9f2:	d903      	bls.n	801d9fc <NVIC_EncodePriority+0x34>
 801d9f4:	69fb      	ldr	r3, [r7, #28]
 801d9f6:	f103 33ff 	add.w	r3, r3, #4294967295
 801d9fa:	e001      	b.n	801da00 <NVIC_EncodePriority+0x38>
 801d9fc:	f04f 0300 	mov.w	r3, #0
 801da00:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801da02:	69bb      	ldr	r3, [r7, #24]
 801da04:	f04f 0201 	mov.w	r2, #1
 801da08:	fa02 f303 	lsl.w	r3, r2, r3
 801da0c:	f103 33ff 	add.w	r3, r3, #4294967295
 801da10:	461a      	mov	r2, r3
 801da12:	68bb      	ldr	r3, [r7, #8]
 801da14:	401a      	ands	r2, r3
 801da16:	697b      	ldr	r3, [r7, #20]
 801da18:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801da1c:	697b      	ldr	r3, [r7, #20]
 801da1e:	f04f 0101 	mov.w	r1, #1
 801da22:	fa01 f303 	lsl.w	r3, r1, r3
 801da26:	f103 33ff 	add.w	r3, r3, #4294967295
 801da2a:	4619      	mov	r1, r3
 801da2c:	687b      	ldr	r3, [r7, #4]
 801da2e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801da30:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801da32:	4618      	mov	r0, r3
 801da34:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801da38:	46bd      	mov	sp, r7
 801da3a:	bc80      	pop	{r7}
 801da3c:	4770      	bx	lr
 801da3e:	bf00      	nop

0801da40 <NVIC_SCU001_Init>:

/*  Function to configure SCU Interrupts based on  user configuration.
 * 
 */
void NVIC_SCU001_Init()
{
 801da40:	b580      	push	{r7, lr}
 801da42:	af00      	add	r7, sp, #0
 DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  NVIC_SetPriority((IRQn_Type)0, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 801da44:	f7ff ff66 	bl	801d914 <NVIC_GetPriorityGrouping>
 801da48:	4603      	mov	r3, r0
 801da4a:	4618      	mov	r0, r3
 801da4c:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801da50:	f04f 0200 	mov.w	r2, #0
 801da54:	f7ff ffb8 	bl	801d9c8 <NVIC_EncodePriority>
 801da58:	4603      	mov	r3, r0
 801da5a:	f04f 0000 	mov.w	r0, #0
 801da5e:	4619      	mov	r1, r3
 801da60:	f7ff ff84 	bl	801d96c <NVIC_SetPriority>
  /* Enable Interrupt */
  NVIC_EnableIRQ((IRQn_Type)0); 
 801da64:	f04f 0000 	mov.w	r0, #0
 801da68:	f7ff ff64 	bl	801d934 <NVIC_EnableIRQ>
 
  DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801da6c:	bd80      	pop	{r7, pc}
 801da6e:	bf00      	nop

0801da70 <NVIC_SCU001_RegisterCallback>:
(
  NVIC_SCU001_InterruptType IntID,
  NVIC_SCU001_CallbackType userFunction,
  uint32_t CbArgs
 )
{
 801da70:	b480      	push	{r7}
 801da72:	b087      	sub	sp, #28
 801da74:	af00      	add	r7, sp, #0
 801da76:	4603      	mov	r3, r0
 801da78:	60b9      	str	r1, [r7, #8]
 801da7a:	607a      	str	r2, [r7, #4]
 801da7c:	73fb      	strb	r3, [r7, #15]
  /*<<<DD_NVIC_SCU001_API_2>>>*/
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801da7e:	f241 03dc 	movw	r3, #4316	; 0x10dc
 801da82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801da86:	617b      	str	r3, [r7, #20]
  DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  Handle->SCU[IntID].CbListener = userFunction;
 801da88:	7bfa      	ldrb	r2, [r7, #15]
 801da8a:	697b      	ldr	r3, [r7, #20]
 801da8c:	68b9      	ldr	r1, [r7, #8]
 801da8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
  Handle->SCU[IntID].CbArg = CbArgs;
 801da92:	7bfb      	ldrb	r3, [r7, #15]
 801da94:	697a      	ldr	r2, [r7, #20]
 801da96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801da9a:	18d3      	adds	r3, r2, r3
 801da9c:	687a      	ldr	r2, [r7, #4]
 801da9e:	605a      	str	r2, [r3, #4]
   DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801daa0:	f107 071c 	add.w	r7, r7, #28
 801daa4:	46bd      	mov	sp, r7
 801daa6:	bc80      	pop	{r7}
 801daa8:	4770      	bx	lr
 801daaa:	bf00      	nop

0801daac <SCU_0_IRQHandler>:

/*  SCU Interrupt Handler.
 * 
 */
void SCU_0_IRQHandler(void)
{
 801daac:	b580      	push	{r7, lr}
 801daae:	b084      	sub	sp, #16
 801dab0:	af00      	add	r7, sp, #0
  NVIC_SCU001_CallbackType UserCallback;
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801dab2:	f241 03dc 	movw	r3, #4316	; 0x10dc
 801dab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801daba:	60fb      	str	r3, [r7, #12]
  uint32_t callbackArg = 0;
 801dabc:	f04f 0300 	mov.w	r3, #0
 801dac0:	60bb      	str	r3, [r7, #8]
  uint32_t IrqActive= 0;
 801dac2:	f04f 0300 	mov.w	r3, #0
 801dac6:	607b      	str	r3, [r7, #4]
  /* read the interrupt status Register */
  IrqActive = SCU_INTERRUPT->SRSTAT;
 801dac8:	f244 0374 	movw	r3, #16500	; 0x4074
 801dacc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dad0:	681b      	ldr	r3, [r3, #0]
 801dad2:	607b      	str	r3, [r7, #4]
  
  
  /* WDT pre-warning Interrupt */
  if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PRWARN_Msk, SCU_INTERRUPT_SRSTAT_PRWARN_Pos))
 801dad4:	687b      	ldr	r3, [r7, #4]
 801dad6:	f003 0301 	and.w	r3, r3, #1
 801dada:	2b00      	cmp	r3, #0
 801dadc:	d019      	beq.n	801db12 <SCU_0_IRQHandler+0x66>
  {
    /* run the listener function */
    if(Handle->SCU[NVIC_SCU001_PRWARN].CbListener != NULL)
 801dade:	68fb      	ldr	r3, [r7, #12]
 801dae0:	681b      	ldr	r3, [r3, #0]
 801dae2:	2b00      	cmp	r3, #0
 801dae4:	d008      	beq.n	801daf8 <SCU_0_IRQHandler+0x4c>
    {
      UserCallback = Handle->SCU[NVIC_SCU001_PRWARN].CbListener;
 801dae6:	68fb      	ldr	r3, [r7, #12]
 801dae8:	681b      	ldr	r3, [r3, #0]
 801daea:	603b      	str	r3, [r7, #0]
      callbackArg = Handle->SCU[NVIC_SCU001_PRWARN].CbArg;
 801daec:	68fb      	ldr	r3, [r7, #12]
 801daee:	685b      	ldr	r3, [r3, #4]
 801daf0:	60bb      	str	r3, [r7, #8]
      UserCallback(callbackArg);
 801daf2:	683b      	ldr	r3, [r7, #0]
 801daf4:	68b8      	ldr	r0, [r7, #8]
 801daf6:	4798      	blx	r3
    }
    /* clear the interrupt */
    SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PRWARN_Msk;
 801daf8:	f244 0374 	movw	r3, #16500	; 0x4074
 801dafc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801db00:	f244 0274 	movw	r2, #16500	; 0x4074
 801db04:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801db08:	68d2      	ldr	r2, [r2, #12]
 801db0a:	f042 0201 	orr.w	r2, r2, #1
 801db0e:	60da      	str	r2, [r3, #12]
 801db10:	e211      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Periodic Interrupt */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PI_Msk, SCU_INTERRUPT_SRSTAT_PI_Pos))
 801db12:	687b      	ldr	r3, [r7, #4]
 801db14:	f003 0302 	and.w	r3, r3, #2
 801db18:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801db1c:	2b00      	cmp	r3, #0
 801db1e:	d019      	beq.n	801db54 <SCU_0_IRQHandler+0xa8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_PI].CbListener != NULL)
 801db20:	68fb      	ldr	r3, [r7, #12]
 801db22:	689b      	ldr	r3, [r3, #8]
 801db24:	2b00      	cmp	r3, #0
 801db26:	d008      	beq.n	801db3a <SCU_0_IRQHandler+0x8e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_PI].CbListener;
 801db28:	68fb      	ldr	r3, [r7, #12]
 801db2a:	689b      	ldr	r3, [r3, #8]
 801db2c:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_PI].CbArg;
 801db2e:	68fb      	ldr	r3, [r7, #12]
 801db30:	68db      	ldr	r3, [r3, #12]
 801db32:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801db34:	683b      	ldr	r3, [r7, #0]
 801db36:	68b8      	ldr	r0, [r7, #8]
 801db38:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PI_Msk;
 801db3a:	f244 0374 	movw	r3, #16500	; 0x4074
 801db3e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801db42:	f244 0274 	movw	r2, #16500	; 0x4074
 801db46:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801db4a:	68d2      	ldr	r2, [r2, #12]
 801db4c:	f042 0202 	orr.w	r2, r2, #2
 801db50:	60da      	str	r2, [r3, #12]
 801db52:	e1f0      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Alarm Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_AI_Msk, SCU_INTERRUPT_SRSTAT_AI_Pos))
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	f003 0304 	and.w	r3, r3, #4
 801db5a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801db5e:	2b00      	cmp	r3, #0
 801db60:	d019      	beq.n	801db96 <SCU_0_IRQHandler+0xea>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_AI].CbListener != NULL)
 801db62:	68fb      	ldr	r3, [r7, #12]
 801db64:	691b      	ldr	r3, [r3, #16]
 801db66:	2b00      	cmp	r3, #0
 801db68:	d008      	beq.n	801db7c <SCU_0_IRQHandler+0xd0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_AI].CbListener;
 801db6a:	68fb      	ldr	r3, [r7, #12]
 801db6c:	691b      	ldr	r3, [r3, #16]
 801db6e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_AI].CbArg;
 801db70:	68fb      	ldr	r3, [r7, #12]
 801db72:	695b      	ldr	r3, [r3, #20]
 801db74:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801db76:	683b      	ldr	r3, [r7, #0]
 801db78:	68b8      	ldr	r0, [r7, #8]
 801db7a:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_AI_Msk;
 801db7c:	f244 0374 	movw	r3, #16500	; 0x4074
 801db80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801db84:	f244 0274 	movw	r2, #16500	; 0x4074
 801db88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801db8c:	68d2      	ldr	r2, [r2, #12]
 801db8e:	f042 0204 	orr.w	r2, r2, #4
 801db92:	60da      	str	r2, [r3, #12]
 801db94:	e1cf      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
  }
  /* DLR Request Overrun Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_DLROVR_Msk, SCU_INTERRUPT_SRSTAT_DLROVR_Pos))
 801db96:	687b      	ldr	r3, [r7, #4]
 801db98:	f003 0308 	and.w	r3, r3, #8
 801db9c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801dba0:	2b00      	cmp	r3, #0
 801dba2:	d019      	beq.n	801dbd8 <SCU_0_IRQHandler+0x12c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_DLROVR].CbListener != NULL)
 801dba4:	68fb      	ldr	r3, [r7, #12]
 801dba6:	699b      	ldr	r3, [r3, #24]
 801dba8:	2b00      	cmp	r3, #0
 801dbaa:	d008      	beq.n	801dbbe <SCU_0_IRQHandler+0x112>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_DLROVR].CbListener;
 801dbac:	68fb      	ldr	r3, [r7, #12]
 801dbae:	699b      	ldr	r3, [r3, #24]
 801dbb0:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_DLROVR].CbArg;
 801dbb2:	68fb      	ldr	r3, [r7, #12]
 801dbb4:	69db      	ldr	r3, [r3, #28]
 801dbb6:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dbb8:	683b      	ldr	r3, [r7, #0]
 801dbba:	68b8      	ldr	r0, [r7, #8]
 801dbbc:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_DLROVR_Msk;
 801dbbe:	f244 0374 	movw	r3, #16500	; 0x4074
 801dbc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dbc6:	f244 0274 	movw	r2, #16500	; 0x4074
 801dbca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dbce:	68d2      	ldr	r2, [r2, #12]
 801dbd0:	f042 0208 	orr.w	r2, r2, #8
 801dbd4:	60da      	str	r2, [r3, #12]
 801dbd6:	e1ae      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
  }
  /* HDSTAT Mirror Register Update Status  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSTAT_Msk, SCU_INTERRUPT_SRSTAT_HDSTAT_Pos))
 801dbd8:	687b      	ldr	r3, [r7, #4]
 801dbda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801dbde:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801dbe2:	2b00      	cmp	r3, #0
 801dbe4:	d019      	beq.n	801dc1a <SCU_0_IRQHandler+0x16e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSTAT].CbListener != NULL)
 801dbe6:	68fb      	ldr	r3, [r7, #12]
 801dbe8:	6a1b      	ldr	r3, [r3, #32]
 801dbea:	2b00      	cmp	r3, #0
 801dbec:	d008      	beq.n	801dc00 <SCU_0_IRQHandler+0x154>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSTAT].CbListener;
 801dbee:	68fb      	ldr	r3, [r7, #12]
 801dbf0:	6a1b      	ldr	r3, [r3, #32]
 801dbf2:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSTAT].CbArg;
 801dbf4:	68fb      	ldr	r3, [r7, #12]
 801dbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801dbf8:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dbfa:	683b      	ldr	r3, [r7, #0]
 801dbfc:	68b8      	ldr	r0, [r7, #8]
 801dbfe:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSTAT_Msk;
 801dc00:	f244 0374 	movw	r3, #16500	; 0x4074
 801dc04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dc08:	f244 0274 	movw	r2, #16500	; 0x4074
 801dc0c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dc10:	68d2      	ldr	r2, [r2, #12]
 801dc12:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801dc16:	60da      	str	r2, [r3, #12]
 801dc18:	e18d      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
  }
  /* HDCLR Mirror Register Update  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCLR_Msk, SCU_INTERRUPT_SRSTAT_HDCLR_Pos))
 801dc1a:	687b      	ldr	r3, [r7, #4]
 801dc1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801dc20:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801dc24:	2b00      	cmp	r3, #0
 801dc26:	d019      	beq.n	801dc5c <SCU_0_IRQHandler+0x1b0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCLR].CbListener != NULL)
 801dc28:	68fb      	ldr	r3, [r7, #12]
 801dc2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801dc2c:	2b00      	cmp	r3, #0
 801dc2e:	d008      	beq.n	801dc42 <SCU_0_IRQHandler+0x196>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCLR].CbListener;
 801dc30:	68fb      	ldr	r3, [r7, #12]
 801dc32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801dc34:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCLR].CbArg;
 801dc36:	68fb      	ldr	r3, [r7, #12]
 801dc38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dc3a:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dc3c:	683b      	ldr	r3, [r7, #0]
 801dc3e:	68b8      	ldr	r0, [r7, #8]
 801dc40:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCLR_Msk;
 801dc42:	f244 0374 	movw	r3, #16500	; 0x4074
 801dc46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dc4a:	f244 0274 	movw	r2, #16500	; 0x4074
 801dc4e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dc52:	68d2      	ldr	r2, [r2, #12]
 801dc54:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801dc58:	60da      	str	r2, [r3, #12]
 801dc5a:	e16c      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* HDSET Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSET_Msk, SCU_INTERRUPT_SRSTAT_HDSET_Pos))
 801dc5c:	687b      	ldr	r3, [r7, #4]
 801dc5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801dc62:	ea4f 4393 	mov.w	r3, r3, lsr #18
 801dc66:	2b00      	cmp	r3, #0
 801dc68:	d019      	beq.n	801dc9e <SCU_0_IRQHandler+0x1f2>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSET].CbListener != NULL)
 801dc6a:	68fb      	ldr	r3, [r7, #12]
 801dc6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801dc6e:	2b00      	cmp	r3, #0
 801dc70:	d008      	beq.n	801dc84 <SCU_0_IRQHandler+0x1d8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSET].CbListener;
 801dc72:	68fb      	ldr	r3, [r7, #12]
 801dc74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801dc76:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSET].CbArg;
 801dc78:	68fb      	ldr	r3, [r7, #12]
 801dc7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801dc7c:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dc7e:	683b      	ldr	r3, [r7, #0]
 801dc80:	68b8      	ldr	r0, [r7, #8]
 801dc82:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSET_Msk;
 801dc84:	f244 0374 	movw	r3, #16500	; 0x4074
 801dc88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dc8c:	f244 0274 	movw	r2, #16500	; 0x4074
 801dc90:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dc94:	68d2      	ldr	r2, [r2, #12]
 801dc96:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801dc9a:	60da      	str	r2, [r3, #12]
 801dc9c:	e14b      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* HDCR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCR_Msk, SCU_INTERRUPT_SRSTAT_HDCR_Pos))
 801dc9e:	687b      	ldr	r3, [r7, #4]
 801dca0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801dca4:	ea4f 43d3 	mov.w	r3, r3, lsr #19
 801dca8:	2b00      	cmp	r3, #0
 801dcaa:	d019      	beq.n	801dce0 <SCU_0_IRQHandler+0x234>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCR].CbListener != NULL)
 801dcac:	68fb      	ldr	r3, [r7, #12]
 801dcae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801dcb0:	2b00      	cmp	r3, #0
 801dcb2:	d008      	beq.n	801dcc6 <SCU_0_IRQHandler+0x21a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCR].CbListener;
 801dcb4:	68fb      	ldr	r3, [r7, #12]
 801dcb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801dcb8:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCR].CbArg;
 801dcba:	68fb      	ldr	r3, [r7, #12]
 801dcbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801dcbe:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dcc0:	683b      	ldr	r3, [r7, #0]
 801dcc2:	68b8      	ldr	r0, [r7, #8]
 801dcc4:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCR_Msk;
 801dcc6:	f244 0374 	movw	r3, #16500	; 0x4074
 801dcca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dcce:	f244 0274 	movw	r2, #16500	; 0x4074
 801dcd2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dcd6:	68d2      	ldr	r2, [r2, #12]
 801dcd8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 801dcdc:	60da      	str	r2, [r3, #12]
 801dcde:	e12a      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCSICTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCSICTRL_Pos))
 801dce0:	687b      	ldr	r3, [r7, #4]
 801dce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801dce6:	ea4f 5353 	mov.w	r3, r3, lsr #21
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d019      	beq.n	801dd22 <SCU_0_IRQHandler+0x276>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener != NULL)
 801dcee:	68fb      	ldr	r3, [r7, #12]
 801dcf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	d008      	beq.n	801dd08 <SCU_0_IRQHandler+0x25c>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener;
 801dcf6:	68fb      	ldr	r3, [r7, #12]
 801dcf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801dcfa:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbArg;
 801dcfc:	68fb      	ldr	r3, [r7, #12]
 801dcfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801dd00:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dd02:	683b      	ldr	r3, [r7, #0]
 801dd04:	68b8      	ldr	r0, [r7, #8]
 801dd06:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCSICTRL_Msk;
 801dd08:	f244 0374 	movw	r3, #16500	; 0x4074
 801dd0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dd10:	f244 0274 	movw	r2, #16500	; 0x4074
 801dd14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dd18:	68d2      	ldr	r2, [r2, #12]
 801dd1a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 801dd1e:	60da      	str	r2, [r3, #12]
 801dd20:	e109      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* OSCULSTAT Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk, SCU_INTERRUPT_SRSTAT_OSCULSTAT_Pos))
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801dd28:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801dd2c:	2b00      	cmp	r3, #0
 801dd2e:	d019      	beq.n	801dd64 <SCU_0_IRQHandler+0x2b8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener != NULL)
 801dd30:	68fb      	ldr	r3, [r7, #12]
 801dd32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801dd34:	2b00      	cmp	r3, #0
 801dd36:	d008      	beq.n	801dd4a <SCU_0_IRQHandler+0x29e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener;
 801dd38:	68fb      	ldr	r3, [r7, #12]
 801dd3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801dd3c:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbArg;
 801dd3e:	68fb      	ldr	r3, [r7, #12]
 801dd40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801dd42:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dd44:	683b      	ldr	r3, [r7, #0]
 801dd46:	68b8      	ldr	r0, [r7, #8]
 801dd48:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULSTAT_Msk;
 801dd4a:	f244 0374 	movw	r3, #16500	; 0x4074
 801dd4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dd52:	f244 0274 	movw	r2, #16500	; 0x4074
 801dd56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dd5a:	68d2      	ldr	r2, [r2, #12]
 801dd5c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 801dd60:	60da      	str	r2, [r3, #12]
 801dd62:	e0e8      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCULCTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCULCTRL_Pos))
 801dd64:	687b      	ldr	r3, [r7, #4]
 801dd66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801dd6a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 801dd6e:	2b00      	cmp	r3, #0
 801dd70:	d019      	beq.n	801dda6 <SCU_0_IRQHandler+0x2fa>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener != NULL)
 801dd72:	68fb      	ldr	r3, [r7, #12]
 801dd74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dd76:	2b00      	cmp	r3, #0
 801dd78:	d008      	beq.n	801dd8c <SCU_0_IRQHandler+0x2e0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener;
 801dd7a:	68fb      	ldr	r3, [r7, #12]
 801dd7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dd7e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbArg;
 801dd80:	68fb      	ldr	r3, [r7, #12]
 801dd82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801dd84:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dd86:	683b      	ldr	r3, [r7, #0]
 801dd88:	68b8      	ldr	r0, [r7, #8]
 801dd8a:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULCTRL_Msk;
 801dd8c:	f244 0374 	movw	r3, #16500	; 0x4074
 801dd90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dd94:	f244 0274 	movw	r2, #16500	; 0x4074
 801dd98:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dd9c:	68d2      	ldr	r2, [r2, #12]
 801dd9e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801dda2:	60da      	str	r2, [r3, #12]
 801dda4:	e0c7      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_CTR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk, SCU_INTERRUPT_SRSTAT_RTC_CTR_Pos))
 801dda6:	687b      	ldr	r3, [r7, #4]
 801dda8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801ddac:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801ddb0:	2b00      	cmp	r3, #0
 801ddb2:	d019      	beq.n	801dde8 <SCU_0_IRQHandler+0x33c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener != NULL)
 801ddb4:	68fb      	ldr	r3, [r7, #12]
 801ddb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801ddb8:	2b00      	cmp	r3, #0
 801ddba:	d008      	beq.n	801ddce <SCU_0_IRQHandler+0x322>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener;
 801ddbc:	68fb      	ldr	r3, [r7, #12]
 801ddbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801ddc0:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_CTR].CbArg;
 801ddc2:	68fb      	ldr	r3, [r7, #12]
 801ddc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801ddc6:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801ddc8:	683b      	ldr	r3, [r7, #0]
 801ddca:	68b8      	ldr	r0, [r7, #8]
 801ddcc:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_CTR_Msk;
 801ddce:	f244 0374 	movw	r3, #16500	; 0x4074
 801ddd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ddd6:	f244 0274 	movw	r2, #16500	; 0x4074
 801ddda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ddde:	68d2      	ldr	r2, [r2, #12]
 801dde0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 801dde4:	60da      	str	r2, [r3, #12]
 801dde6:	e0a6      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_ATIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Pos))
 801dde8:	687b      	ldr	r3, [r7, #4]
 801ddea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ddee:	ea4f 6353 	mov.w	r3, r3, lsr #25
 801ddf2:	2b00      	cmp	r3, #0
 801ddf4:	d019      	beq.n	801de2a <SCU_0_IRQHandler+0x37e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener != NULL)
 801ddf6:	68fb      	ldr	r3, [r7, #12]
 801ddf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801ddfa:	2b00      	cmp	r3, #0
 801ddfc:	d008      	beq.n	801de10 <SCU_0_IRQHandler+0x364>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener;
 801ddfe:	68fb      	ldr	r3, [r7, #12]
 801de00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801de02:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbArg;
 801de04:	68fb      	ldr	r3, [r7, #12]
 801de06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801de08:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801de0a:	683b      	ldr	r3, [r7, #0]
 801de0c:	68b8      	ldr	r0, [r7, #8]
 801de0e:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk;
 801de10:	f244 0374 	movw	r3, #16500	; 0x4074
 801de14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801de18:	f244 0274 	movw	r2, #16500	; 0x4074
 801de1c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801de20:	68d2      	ldr	r2, [r2, #12]
 801de22:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 801de26:	60da      	str	r2, [r3, #12]
 801de28:	e085      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_ATIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Pos))
 801de2a:	687b      	ldr	r3, [r7, #4]
 801de2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801de30:	ea4f 6393 	mov.w	r3, r3, lsr #26
 801de34:	2b00      	cmp	r3, #0
 801de36:	d019      	beq.n	801de6c <SCU_0_IRQHandler+0x3c0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener != NULL)
 801de38:	68fb      	ldr	r3, [r7, #12]
 801de3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801de3c:	2b00      	cmp	r3, #0
 801de3e:	d008      	beq.n	801de52 <SCU_0_IRQHandler+0x3a6>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener;
 801de40:	68fb      	ldr	r3, [r7, #12]
 801de42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801de44:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbArg;
 801de46:	68fb      	ldr	r3, [r7, #12]
 801de48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801de4a:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801de4c:	683b      	ldr	r3, [r7, #0]
 801de4e:	68b8      	ldr	r0, [r7, #8]
 801de50:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk;
 801de52:	f244 0374 	movw	r3, #16500	; 0x4074
 801de56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801de5a:	f244 0274 	movw	r2, #16500	; 0x4074
 801de5e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801de62:	68d2      	ldr	r2, [r2, #12]
 801de64:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801de68:	60da      	str	r2, [r3, #12]
 801de6a:	e064      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM0_Pos))
 801de6c:	687b      	ldr	r3, [r7, #4]
 801de6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801de72:	ea4f 63d3 	mov.w	r3, r3, lsr #27
 801de76:	2b00      	cmp	r3, #0
 801de78:	d019      	beq.n	801deae <SCU_0_IRQHandler+0x402>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener != NULL)
 801de7a:	68fb      	ldr	r3, [r7, #12]
 801de7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801de7e:	2b00      	cmp	r3, #0
 801de80:	d008      	beq.n	801de94 <SCU_0_IRQHandler+0x3e8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener;
 801de82:	68fb      	ldr	r3, [r7, #12]
 801de84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801de86:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbArg;
 801de88:	68fb      	ldr	r3, [r7, #12]
 801de8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801de8c:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801de8e:	683b      	ldr	r3, [r7, #0]
 801de90:	68b8      	ldr	r0, [r7, #8]
 801de92:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk;
 801de94:	f244 0374 	movw	r3, #16500	; 0x4074
 801de98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801de9c:	f244 0274 	movw	r2, #16500	; 0x4074
 801dea0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dea4:	68d2      	ldr	r2, [r2, #12]
 801dea6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 801deaa:	60da      	str	r2, [r3, #12]
 801deac:	e043      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM1_Pos))
 801deae:	687b      	ldr	r3, [r7, #4]
 801deb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801deb4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801deb8:	2b00      	cmp	r3, #0
 801deba:	d019      	beq.n	801def0 <SCU_0_IRQHandler+0x444>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener != NULL)
 801debc:	68fb      	ldr	r3, [r7, #12]
 801debe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801dec0:	2b00      	cmp	r3, #0
 801dec2:	d008      	beq.n	801ded6 <SCU_0_IRQHandler+0x42a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener;
 801dec4:	68fb      	ldr	r3, [r7, #12]
 801dec6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801dec8:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbArg;
 801deca:	68fb      	ldr	r3, [r7, #12]
 801decc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801dece:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801ded0:	683b      	ldr	r3, [r7, #0]
 801ded2:	68b8      	ldr	r0, [r7, #8]
 801ded4:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk;
 801ded6:	f244 0374 	movw	r3, #16500	; 0x4074
 801deda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dede:	f244 0274 	movw	r2, #16500	; 0x4074
 801dee2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dee6:	68d2      	ldr	r2, [r2, #12]
 801dee8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 801deec:	60da      	str	r2, [r3, #12]
 801deee:	e022      	b.n	801df36 <SCU_0_IRQHandler+0x48a>
	
  }
  /* Retention Memory Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RMX_Msk, SCU_INTERRUPT_SRSTAT_RMX_Pos))
 801def0:	687b      	ldr	r3, [r7, #4]
 801def2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801def6:	ea4f 7353 	mov.w	r3, r3, lsr #29
 801defa:	2b00      	cmp	r3, #0
 801defc:	d01b      	beq.n	801df36 <SCU_0_IRQHandler+0x48a>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RMX].CbListener != NULL)
 801defe:	68fb      	ldr	r3, [r7, #12]
 801df00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801df04:	2b00      	cmp	r3, #0
 801df06:	d00a      	beq.n	801df1e <SCU_0_IRQHandler+0x472>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RMX].CbListener;
 801df08:	68fb      	ldr	r3, [r7, #12]
 801df0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801df0e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RMX].CbArg;
 801df10:	68fb      	ldr	r3, [r7, #12]
 801df12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801df16:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801df18:	683b      	ldr	r3, [r7, #0]
 801df1a:	68b8      	ldr	r0, [r7, #8]
 801df1c:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RMX_Msk;
 801df1e:	f244 0374 	movw	r3, #16500	; 0x4074
 801df22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801df26:	f244 0274 	movw	r2, #16500	; 0x4074
 801df2a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801df2e:	68d2      	ldr	r2, [r2, #12]
 801df30:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 801df34:	60da      	str	r2, [r3, #12]
     * properly or this function is being called unnecessarily.
     */
  }
  
  
}
 801df36:	f107 0710 	add.w	r7, r7, #16
 801df3a:	46bd      	mov	sp, r7
 801df3c:	bd80      	pop	{r7, pc}
 801df3e:	bf00      	nop

0801df40 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801df40:	b480      	push	{r7}
 801df42:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801df44:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801df48:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801df4c:	68db      	ldr	r3, [r3, #12]
 801df4e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801df52:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801df56:	4618      	mov	r0, r3
 801df58:	46bd      	mov	sp, r7
 801df5a:	bc80      	pop	{r7}
 801df5c:	4770      	bx	lr
 801df5e:	bf00      	nop

0801df60 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801df60:	b480      	push	{r7}
 801df62:	b083      	sub	sp, #12
 801df64:	af00      	add	r7, sp, #0
 801df66:	4603      	mov	r3, r0
 801df68:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801df6a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801df6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801df72:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801df76:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801df7a:	79f9      	ldrb	r1, [r7, #7]
 801df7c:	f001 011f 	and.w	r1, r1, #31
 801df80:	f04f 0001 	mov.w	r0, #1
 801df84:	fa00 f101 	lsl.w	r1, r0, r1
 801df88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801df8c:	f107 070c 	add.w	r7, r7, #12
 801df90:	46bd      	mov	sp, r7
 801df92:	bc80      	pop	{r7}
 801df94:	4770      	bx	lr
 801df96:	bf00      	nop

0801df98 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801df98:	b480      	push	{r7}
 801df9a:	b083      	sub	sp, #12
 801df9c:	af00      	add	r7, sp, #0
 801df9e:	4603      	mov	r3, r0
 801dfa0:	6039      	str	r1, [r7, #0]
 801dfa2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801dfa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801dfa8:	2b00      	cmp	r3, #0
 801dfaa:	da10      	bge.n	801dfce <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801dfac:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801dfb0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801dfb4:	79fa      	ldrb	r2, [r7, #7]
 801dfb6:	f002 020f 	and.w	r2, r2, #15
 801dfba:	f1a2 0104 	sub.w	r1, r2, #4
 801dfbe:	683a      	ldr	r2, [r7, #0]
 801dfc0:	b2d2      	uxtb	r2, r2
 801dfc2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801dfc6:	b2d2      	uxtb	r2, r2
 801dfc8:	185b      	adds	r3, r3, r1
 801dfca:	761a      	strb	r2, [r3, #24]
 801dfcc:	e00d      	b.n	801dfea <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801dfce:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801dfd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801dfd6:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801dfda:	683a      	ldr	r2, [r7, #0]
 801dfdc:	b2d2      	uxtb	r2, r2
 801dfde:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801dfe2:	b2d2      	uxtb	r2, r2
 801dfe4:	185b      	adds	r3, r3, r1
 801dfe6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801dfea:	f107 070c 	add.w	r7, r7, #12
 801dfee:	46bd      	mov	sp, r7
 801dff0:	bc80      	pop	{r7}
 801dff2:	4770      	bx	lr

0801dff4 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801dff4:	b480      	push	{r7}
 801dff6:	b089      	sub	sp, #36	; 0x24
 801dff8:	af00      	add	r7, sp, #0
 801dffa:	60f8      	str	r0, [r7, #12]
 801dffc:	60b9      	str	r1, [r7, #8]
 801dffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801e000:	68fb      	ldr	r3, [r7, #12]
 801e002:	f003 0307 	and.w	r3, r3, #7
 801e006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801e008:	69fb      	ldr	r3, [r7, #28]
 801e00a:	f1c3 0307 	rsb	r3, r3, #7
 801e00e:	2b06      	cmp	r3, #6
 801e010:	bf28      	it	cs
 801e012:	2306      	movcs	r3, #6
 801e014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801e016:	69fb      	ldr	r3, [r7, #28]
 801e018:	f103 0306 	add.w	r3, r3, #6
 801e01c:	2b06      	cmp	r3, #6
 801e01e:	d903      	bls.n	801e028 <NVIC_EncodePriority+0x34>
 801e020:	69fb      	ldr	r3, [r7, #28]
 801e022:	f103 33ff 	add.w	r3, r3, #4294967295
 801e026:	e001      	b.n	801e02c <NVIC_EncodePriority+0x38>
 801e028:	f04f 0300 	mov.w	r3, #0
 801e02c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801e02e:	69bb      	ldr	r3, [r7, #24]
 801e030:	f04f 0201 	mov.w	r2, #1
 801e034:	fa02 f303 	lsl.w	r3, r2, r3
 801e038:	f103 33ff 	add.w	r3, r3, #4294967295
 801e03c:	461a      	mov	r2, r3
 801e03e:	68bb      	ldr	r3, [r7, #8]
 801e040:	401a      	ands	r2, r3
 801e042:	697b      	ldr	r3, [r7, #20]
 801e044:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801e048:	697b      	ldr	r3, [r7, #20]
 801e04a:	f04f 0101 	mov.w	r1, #1
 801e04e:	fa01 f303 	lsl.w	r3, r1, r3
 801e052:	f103 33ff 	add.w	r3, r3, #4294967295
 801e056:	4619      	mov	r1, r3
 801e058:	687b      	ldr	r3, [r7, #4]
 801e05a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801e05c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801e05e:	4618      	mov	r0, r3
 801e060:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801e064:	46bd      	mov	sp, r7
 801e066:	bc80      	pop	{r7}
 801e068:	4770      	bx	lr
 801e06a:	bf00      	nop

0801e06c <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 801e06c:	b580      	push	{r7, lr}
 801e06e:	b082      	sub	sp, #8
 801e070:	af00      	add	r7, sp, #0
 801e072:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 801e074:	687b      	ldr	r3, [r7, #4]
 801e076:	781b      	ldrb	r3, [r3, #0]
 801e078:	b2db      	uxtb	r3, r3
 801e07a:	b25b      	sxtb	r3, r3
 801e07c:	4618      	mov	r0, r3
 801e07e:	f7ff ff6f 	bl	801df60 <NVIC_EnableIRQ>
}
 801e082:	f107 0708 	add.w	r7, r7, #8
 801e086:	46bd      	mov	sp, r7
 801e088:	bd80      	pop	{r7, pc}
 801e08a:	bf00      	nop

0801e08c <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 801e08c:	b580      	push	{r7, lr}
 801e08e:	b082      	sub	sp, #8
 801e090:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801e092:	f04f 0300 	mov.w	r3, #0
 801e096:	607b      	str	r3, [r7, #4]
 801e098:	e00d      	b.n	801e0b6 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 801e09a:	f240 138c 	movw	r3, #396	; 0x18c
 801e09e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e0a2:	687a      	ldr	r2, [r7, #4]
 801e0a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e0a8:	4618      	mov	r0, r3
 801e0aa:	f000 f80b 	bl	801e0c4 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801e0ae:	687b      	ldr	r3, [r7, #4]
 801e0b0:	f103 0301 	add.w	r3, r3, #1
 801e0b4:	607b      	str	r3, [r7, #4]
 801e0b6:	687b      	ldr	r3, [r7, #4]
 801e0b8:	2b0b      	cmp	r3, #11
 801e0ba:	d9ee      	bls.n	801e09a <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 801e0bc:	f107 0708 	add.w	r7, r7, #8
 801e0c0:	46bd      	mov	sp, r7
 801e0c2:	bd80      	pop	{r7, pc}

0801e0c4 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 801e0c4:	b590      	push	{r4, r7, lr}
 801e0c6:	b083      	sub	sp, #12
 801e0c8:	af00      	add	r7, sp, #0
 801e0ca:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e0cc:	687b      	ldr	r3, [r7, #4]
 801e0ce:	781b      	ldrb	r3, [r3, #0]
 801e0d0:	b2dc      	uxtb	r4, r3
 801e0d2:	f7ff ff35 	bl	801df40 <NVIC_GetPriorityGrouping>
 801e0d6:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 801e0d8:	687b      	ldr	r3, [r7, #4]
 801e0da:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e0dc:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 801e0de:	687b      	ldr	r3, [r7, #4]
 801e0e0:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e0e2:	4608      	mov	r0, r1
 801e0e4:	4611      	mov	r1, r2
 801e0e6:	461a      	mov	r2, r3
 801e0e8:	f7ff ff84 	bl	801dff4 <NVIC_EncodePriority>
 801e0ec:	4603      	mov	r3, r0
 801e0ee:	b262      	sxtb	r2, r4
 801e0f0:	4610      	mov	r0, r2
 801e0f2:	4619      	mov	r1, r3
 801e0f4:	f7ff ff50 	bl	801df98 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 801e0f8:	687b      	ldr	r3, [r7, #4]
 801e0fa:	78db      	ldrb	r3, [r3, #3]
 801e0fc:	2b01      	cmp	r3, #1
 801e0fe:	d102      	bne.n	801e106 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 801e100:	6878      	ldr	r0, [r7, #4]
 801e102:	f7ff ffb3 	bl	801e06c <NVIC002_EnableIRQ>
	}
   
}
 801e106:	f107 070c 	add.w	r7, r7, #12
 801e10a:	46bd      	mov	sp, r7
 801e10c:	bd90      	pop	{r4, r7, pc}
 801e10e:	bf00      	nop

0801e110 <LMM001_lblocks>:
  return( NULL );
}
#endif
// ----------------------------------------------------------------------------

static uint16_t LMM001_lblocks( uint32_t size ) {
 801e110:	b480      	push	{r7}
 801e112:	b083      	sub	sp, #12
 801e114:	af00      	add	r7, sp, #0
 801e116:	6078      	str	r0, [r7, #4]
  //
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((LMM001_BlockType *)0)->body)) )
 801e118:	687b      	ldr	r3, [r7, #4]
 801e11a:	2b04      	cmp	r3, #4
 801e11c:	d802      	bhi.n	801e124 <LMM001_lblocks+0x14>
    return( 1 );
 801e11e:	f04f 0301 	mov.w	r3, #1
 801e122:	e00a      	b.n	801e13a <LMM001_lblocks+0x2a>

  // If it's for more than that, then we need to figure out the number of
  // additional whole blocks the size of an LMM001_BlockType are required.

  size -= ( 1 + (sizeof(((LMM001_BlockType *)0)->body)) );
 801e124:	687b      	ldr	r3, [r7, #4]
 801e126:	f1a3 0305 	sub.w	r3, r3, #5
 801e12a:	607b      	str	r3, [r7, #4]

  return( 2 + size/(sizeof(LMM001_BlockType)) );
 801e12c:	687b      	ldr	r3, [r7, #4]
 801e12e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e132:	b29b      	uxth	r3, r3
 801e134:	f103 0302 	add.w	r3, r3, #2
 801e138:	b29b      	uxth	r3, r3
}
 801e13a:	4618      	mov	r0, r3
 801e13c:	f107 070c 	add.w	r7, r7, #12
 801e140:	46bd      	mov	sp, r7
 801e142:	bc80      	pop	{r7}
 801e144:	4770      	bx	lr
 801e146:	bf00      	nop

0801e148 <LMM001_lmake_new_block>:
// ----------------------------------------------------------------------------

static void LMM001_lmake_new_block( LMM001_HandleType *HandlePtr,
								uint16_t c,
                                uint16_t blocks,
                                uint16_t freemask ) {
 801e148:	b480      	push	{r7}
 801e14a:	b085      	sub	sp, #20
 801e14c:	af00      	add	r7, sp, #0
 801e14e:	60f8      	str	r0, [r7, #12]
 801e150:	8179      	strh	r1, [r7, #10]
 801e152:	813a      	strh	r2, [r7, #8]
 801e154:	80fb      	strh	r3, [r7, #6]

     UMM_NBLOCK(HandlePtr,c+blocks) = UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK;
 801e156:	68fb      	ldr	r3, [r7, #12]
 801e158:	681a      	ldr	r2, [r3, #0]
 801e15a:	8979      	ldrh	r1, [r7, #10]
 801e15c:	893b      	ldrh	r3, [r7, #8]
 801e15e:	18cb      	adds	r3, r1, r3
 801e160:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e164:	18d2      	adds	r2, r2, r3
 801e166:	68fb      	ldr	r3, [r7, #12]
 801e168:	6819      	ldr	r1, [r3, #0]
 801e16a:	897b      	ldrh	r3, [r7, #10]
 801e16c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e170:	18cb      	adds	r3, r1, r3
 801e172:	881b      	ldrh	r3, [r3, #0]
 801e174:	b29b      	uxth	r3, r3
 801e176:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e17a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e17e:	b29b      	uxth	r3, r3
 801e180:	8013      	strh	r3, [r2, #0]
     UMM_PBLOCK(HandlePtr,c+blocks) = c;
 801e182:	68fb      	ldr	r3, [r7, #12]
 801e184:	681a      	ldr	r2, [r3, #0]
 801e186:	8979      	ldrh	r1, [r7, #10]
 801e188:	893b      	ldrh	r3, [r7, #8]
 801e18a:	18cb      	adds	r3, r1, r3
 801e18c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e190:	18d3      	adds	r3, r2, r3
 801e192:	897a      	ldrh	r2, [r7, #10]
 801e194:	805a      	strh	r2, [r3, #2]

     UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK) = c+blocks;
 801e196:	68fb      	ldr	r3, [r7, #12]
 801e198:	681a      	ldr	r2, [r3, #0]
 801e19a:	68fb      	ldr	r3, [r7, #12]
 801e19c:	6819      	ldr	r1, [r3, #0]
 801e19e:	897b      	ldrh	r3, [r7, #10]
 801e1a0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e1a4:	18cb      	adds	r3, r1, r3
 801e1a6:	881b      	ldrh	r3, [r3, #0]
 801e1a8:	b29b      	uxth	r3, r3
 801e1aa:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e1ae:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e1b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e1b6:	18d3      	adds	r3, r2, r3
 801e1b8:	8979      	ldrh	r1, [r7, #10]
 801e1ba:	893a      	ldrh	r2, [r7, #8]
 801e1bc:	188a      	adds	r2, r1, r2
 801e1be:	b292      	uxth	r2, r2
 801e1c0:	805a      	strh	r2, [r3, #2]
     UMM_NBLOCK(HandlePtr,c)                                = (c+blocks) | freemask;
 801e1c2:	68fb      	ldr	r3, [r7, #12]
 801e1c4:	681a      	ldr	r2, [r3, #0]
 801e1c6:	897b      	ldrh	r3, [r7, #10]
 801e1c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e1cc:	18d3      	adds	r3, r2, r3
 801e1ce:	8979      	ldrh	r1, [r7, #10]
 801e1d0:	893a      	ldrh	r2, [r7, #8]
 801e1d2:	188a      	adds	r2, r1, r2
 801e1d4:	b292      	uxth	r2, r2
 801e1d6:	b291      	uxth	r1, r2
 801e1d8:	88fa      	ldrh	r2, [r7, #6]
 801e1da:	430a      	orrs	r2, r1
 801e1dc:	b292      	uxth	r2, r2
 801e1de:	b292      	uxth	r2, r2
 801e1e0:	801a      	strh	r2, [r3, #0]
}
 801e1e2:	f107 0714 	add.w	r7, r7, #20
 801e1e6:	46bd      	mov	sp, r7
 801e1e8:	bc80      	pop	{r7}
 801e1ea:	4770      	bx	lr

0801e1ec <LMM001_ldisconnect_from_free_list>:

// ----------------------------------------------------------------------------

static void LMM001_ldisconnect_from_free_list(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801e1ec:	b480      	push	{r7}
 801e1ee:	b083      	sub	sp, #12
 801e1f0:	af00      	add	r7, sp, #0
 801e1f2:	6078      	str	r0, [r7, #4]
 801e1f4:	460b      	mov	r3, r1
 801e1f6:	807b      	strh	r3, [r7, #2]
    // Disconnect this block from the FREE list

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,c)) = UMM_NFREE(HandlePtr,c);
 801e1f8:	687b      	ldr	r3, [r7, #4]
 801e1fa:	681a      	ldr	r2, [r3, #0]
 801e1fc:	687b      	ldr	r3, [r7, #4]
 801e1fe:	6819      	ldr	r1, [r3, #0]
 801e200:	887b      	ldrh	r3, [r7, #2]
 801e202:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e206:	18cb      	adds	r3, r1, r3
 801e208:	88db      	ldrh	r3, [r3, #6]
 801e20a:	b29b      	uxth	r3, r3
 801e20c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e210:	18d3      	adds	r3, r2, r3
 801e212:	687a      	ldr	r2, [r7, #4]
 801e214:	6811      	ldr	r1, [r2, #0]
 801e216:	887a      	ldrh	r2, [r7, #2]
 801e218:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e21c:	188a      	adds	r2, r1, r2
 801e21e:	8892      	ldrh	r2, [r2, #4]
 801e220:	b292      	uxth	r2, r2
 801e222:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,c)) = UMM_PFREE(HandlePtr,c);
 801e224:	687b      	ldr	r3, [r7, #4]
 801e226:	681a      	ldr	r2, [r3, #0]
 801e228:	687b      	ldr	r3, [r7, #4]
 801e22a:	6819      	ldr	r1, [r3, #0]
 801e22c:	887b      	ldrh	r3, [r7, #2]
 801e22e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e232:	18cb      	adds	r3, r1, r3
 801e234:	889b      	ldrh	r3, [r3, #4]
 801e236:	b29b      	uxth	r3, r3
 801e238:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e23c:	18d3      	adds	r3, r2, r3
 801e23e:	687a      	ldr	r2, [r7, #4]
 801e240:	6811      	ldr	r1, [r2, #0]
 801e242:	887a      	ldrh	r2, [r7, #2]
 801e244:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e248:	188a      	adds	r2, r1, r2
 801e24a:	88d2      	ldrh	r2, [r2, #6]
 801e24c:	b292      	uxth	r2, r2
 801e24e:	80da      	strh	r2, [r3, #6]

    // And clear the free block indicator

    UMM_NBLOCK(HandlePtr,c) &= (~UMM_FREELIST_MASK);
 801e250:	687b      	ldr	r3, [r7, #4]
 801e252:	681a      	ldr	r2, [r3, #0]
 801e254:	887b      	ldrh	r3, [r7, #2]
 801e256:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e25a:	18d2      	adds	r2, r2, r3
 801e25c:	687b      	ldr	r3, [r7, #4]
 801e25e:	6819      	ldr	r1, [r3, #0]
 801e260:	887b      	ldrh	r3, [r7, #2]
 801e262:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e266:	18cb      	adds	r3, r1, r3
 801e268:	881b      	ldrh	r3, [r3, #0]
 801e26a:	b29b      	uxth	r3, r3
 801e26c:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e270:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e274:	b29b      	uxth	r3, r3
 801e276:	8013      	strh	r3, [r2, #0]
}
 801e278:	f107 070c 	add.w	r7, r7, #12
 801e27c:	46bd      	mov	sp, r7
 801e27e:	bc80      	pop	{r7}
 801e280:	4770      	bx	lr
 801e282:	bf00      	nop

0801e284 <LMM001_l_assimilate_up>:

// ----------------------------------------------------------------------------



static void LMM001_l_assimilate_up(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801e284:	b580      	push	{r7, lr}
 801e286:	b082      	sub	sp, #8
 801e288:	af00      	add	r7, sp, #0
 801e28a:	6078      	str	r0, [r7, #4]
 801e28c:	460b      	mov	r3, r1
 801e28e:	807b      	strh	r3, [r7, #2]

  if( UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801e290:	687b      	ldr	r3, [r7, #4]
 801e292:	681a      	ldr	r2, [r3, #0]
 801e294:	687b      	ldr	r3, [r7, #4]
 801e296:	6819      	ldr	r1, [r3, #0]
 801e298:	887b      	ldrh	r3, [r7, #2]
 801e29a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e29e:	18cb      	adds	r3, r1, r3
 801e2a0:	881b      	ldrh	r3, [r3, #0]
 801e2a2:	b29b      	uxth	r3, r3
 801e2a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e2a8:	18d3      	adds	r3, r2, r3
 801e2aa:	881b      	ldrh	r3, [r3, #0]
 801e2ac:	b29b      	uxth	r3, r3
 801e2ae:	b29b      	uxth	r3, r3
 801e2b0:	b21b      	sxth	r3, r3
 801e2b2:	2b00      	cmp	r3, #0
 801e2b4:	da40      	bge.n	801e338 <LMM001_l_assimilate_up+0xb4>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate up to next block, which is FREE\n" );
#endif
    // Disconnect the next block from the FREE list

    LMM001_ldisconnect_from_free_list( HandlePtr,UMM_NBLOCK(HandlePtr,c) );
 801e2b6:	687b      	ldr	r3, [r7, #4]
 801e2b8:	681a      	ldr	r2, [r3, #0]
 801e2ba:	887b      	ldrh	r3, [r7, #2]
 801e2bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e2c0:	18d3      	adds	r3, r2, r3
 801e2c2:	881b      	ldrh	r3, [r3, #0]
 801e2c4:	b29b      	uxth	r3, r3
 801e2c6:	6878      	ldr	r0, [r7, #4]
 801e2c8:	4619      	mov	r1, r3
 801e2ca:	f7ff ff8f 	bl	801e1ec <LMM001_ldisconnect_from_free_list>

    // Assimilate the next block with this one

    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK) = c;
 801e2ce:	687b      	ldr	r3, [r7, #4]
 801e2d0:	681a      	ldr	r2, [r3, #0]
 801e2d2:	687b      	ldr	r3, [r7, #4]
 801e2d4:	6819      	ldr	r1, [r3, #0]
 801e2d6:	687b      	ldr	r3, [r7, #4]
 801e2d8:	6818      	ldr	r0, [r3, #0]
 801e2da:	887b      	ldrh	r3, [r7, #2]
 801e2dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e2e0:	18c3      	adds	r3, r0, r3
 801e2e2:	881b      	ldrh	r3, [r3, #0]
 801e2e4:	b29b      	uxth	r3, r3
 801e2e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e2ea:	18cb      	adds	r3, r1, r3
 801e2ec:	881b      	ldrh	r3, [r3, #0]
 801e2ee:	b29b      	uxth	r3, r3
 801e2f0:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e2f4:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e2f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e2fc:	18d3      	adds	r3, r2, r3
 801e2fe:	887a      	ldrh	r2, [r7, #2]
 801e300:	805a      	strh	r2, [r3, #2]
    UMM_NBLOCK(HandlePtr,c) = UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK;
 801e302:	687b      	ldr	r3, [r7, #4]
 801e304:	681a      	ldr	r2, [r3, #0]
 801e306:	887b      	ldrh	r3, [r7, #2]
 801e308:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e30c:	18d2      	adds	r2, r2, r3
 801e30e:	687b      	ldr	r3, [r7, #4]
 801e310:	6819      	ldr	r1, [r3, #0]
 801e312:	687b      	ldr	r3, [r7, #4]
 801e314:	6818      	ldr	r0, [r3, #0]
 801e316:	887b      	ldrh	r3, [r7, #2]
 801e318:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e31c:	18c3      	adds	r3, r0, r3
 801e31e:	881b      	ldrh	r3, [r3, #0]
 801e320:	b29b      	uxth	r3, r3
 801e322:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e326:	18cb      	adds	r3, r1, r3
 801e328:	881b      	ldrh	r3, [r3, #0]
 801e32a:	b29b      	uxth	r3, r3
 801e32c:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e330:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e334:	b29b      	uxth	r3, r3
 801e336:	8013      	strh	r3, [r2, #0]
  } 
}
 801e338:	f107 0708 	add.w	r7, r7, #8
 801e33c:	46bd      	mov	sp, r7
 801e33e:	bd80      	pop	{r7, pc}

0801e340 <LMM001_l_assimilate_down>:

// ----------------------------------------------------------------------------

static uint16_t LMM001_l_assimilate_down( LMM001_HandleType *HandlePtr,uint16_t c, uint16_t freemask ) {
 801e340:	b480      	push	{r7}
 801e342:	b083      	sub	sp, #12
 801e344:	af00      	add	r7, sp, #0
 801e346:	6078      	str	r0, [r7, #4]
 801e348:	4613      	mov	r3, r2
 801e34a:	460a      	mov	r2, r1
 801e34c:	807a      	strh	r2, [r7, #2]
 801e34e:	803b      	strh	r3, [r7, #0]

    UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) = UMM_NBLOCK(HandlePtr,c) | freemask;
 801e350:	687b      	ldr	r3, [r7, #4]
 801e352:	681a      	ldr	r2, [r3, #0]
 801e354:	687b      	ldr	r3, [r7, #4]
 801e356:	6819      	ldr	r1, [r3, #0]
 801e358:	887b      	ldrh	r3, [r7, #2]
 801e35a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e35e:	18cb      	adds	r3, r1, r3
 801e360:	885b      	ldrh	r3, [r3, #2]
 801e362:	b29b      	uxth	r3, r3
 801e364:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e368:	18d3      	adds	r3, r2, r3
 801e36a:	687a      	ldr	r2, [r7, #4]
 801e36c:	6811      	ldr	r1, [r2, #0]
 801e36e:	887a      	ldrh	r2, [r7, #2]
 801e370:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e374:	188a      	adds	r2, r1, r2
 801e376:	8812      	ldrh	r2, [r2, #0]
 801e378:	b291      	uxth	r1, r2
 801e37a:	883a      	ldrh	r2, [r7, #0]
 801e37c:	430a      	orrs	r2, r1
 801e37e:	b292      	uxth	r2, r2
 801e380:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) = UMM_PBLOCK(HandlePtr,c);
 801e382:	687b      	ldr	r3, [r7, #4]
 801e384:	681a      	ldr	r2, [r3, #0]
 801e386:	687b      	ldr	r3, [r7, #4]
 801e388:	6819      	ldr	r1, [r3, #0]
 801e38a:	887b      	ldrh	r3, [r7, #2]
 801e38c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e390:	18cb      	adds	r3, r1, r3
 801e392:	881b      	ldrh	r3, [r3, #0]
 801e394:	b29b      	uxth	r3, r3
 801e396:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e39a:	18d3      	adds	r3, r2, r3
 801e39c:	687a      	ldr	r2, [r7, #4]
 801e39e:	6811      	ldr	r1, [r2, #0]
 801e3a0:	887a      	ldrh	r2, [r7, #2]
 801e3a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e3a6:	188a      	adds	r2, r1, r2
 801e3a8:	8852      	ldrh	r2, [r2, #2]
 801e3aa:	b292      	uxth	r2, r2
 801e3ac:	805a      	strh	r2, [r3, #2]

    return( UMM_PBLOCK(HandlePtr,c) );
 801e3ae:	687b      	ldr	r3, [r7, #4]
 801e3b0:	681a      	ldr	r2, [r3, #0]
 801e3b2:	887b      	ldrh	r3, [r7, #2]
 801e3b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e3b8:	18d3      	adds	r3, r2, r3
 801e3ba:	885b      	ldrh	r3, [r3, #2]
 801e3bc:	b29b      	uxth	r3, r3
}
 801e3be:	4618      	mov	r0, r3
 801e3c0:	f107 070c 	add.w	r7, r7, #12
 801e3c4:	46bd      	mov	sp, r7
 801e3c6:	bc80      	pop	{r7}
 801e3c8:	4770      	bx	lr
 801e3ca:	bf00      	nop

0801e3cc <LMM001_free>:
// ----------------------------------------------------------------------------
/*******************************************************************************
**                      Public Function Definitions                           **
*******************************************************************************/
/* The function frees the memory.*/
void LMM001_free( LMM001_HandleType *HandlePtr,void *MemPtr ) {
 801e3cc:	b580      	push	{r7, lr}
 801e3ce:	b084      	sub	sp, #16
 801e3d0:	af00      	add	r7, sp, #0
 801e3d2:	6078      	str	r0, [r7, #4]
 801e3d4:	6039      	str	r1, [r7, #0]

  uint16_t c;

  // If we're being asked to free a NULL pointer, well that's just silly!

  if( (void *)0 == MemPtr ) {
 801e3d6:	683b      	ldr	r3, [r7, #0]
 801e3d8:	2b00      	cmp	r3, #0
 801e3da:	d065      	beq.n	801e4a8 <LMM001_free+0xdc>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e3dc:	b672      	cpsid	i
  LMM001_CRITICAL_ENTRY();

  // Figure out which block we're in. Note the use of truncated division...


   c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801e3de:	683a      	ldr	r2, [r7, #0]
 801e3e0:	687b      	ldr	r3, [r7, #4]
 801e3e2:	681b      	ldr	r3, [r3, #0]
 801e3e4:	1ad3      	subs	r3, r2, r3
 801e3e6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e3ea:	81fb      	strh	r3, [r7, #14]

  DBG_LOG_DEBUG( "Freeing block %6i\n", c );

  // Now let's assimilate this block with the next one if possible.

  LMM001_l_assimilate_up(HandlePtr,c );
 801e3ec:	89fb      	ldrh	r3, [r7, #14]
 801e3ee:	6878      	ldr	r0, [r7, #4]
 801e3f0:	4619      	mov	r1, r3
 801e3f2:	f7ff ff47 	bl	801e284 <LMM001_l_assimilate_up>

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801e3f6:	687b      	ldr	r3, [r7, #4]
 801e3f8:	681a      	ldr	r2, [r3, #0]
 801e3fa:	687b      	ldr	r3, [r7, #4]
 801e3fc:	6819      	ldr	r1, [r3, #0]
 801e3fe:	89fb      	ldrh	r3, [r7, #14]
 801e400:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e404:	18cb      	adds	r3, r1, r3
 801e406:	885b      	ldrh	r3, [r3, #2]
 801e408:	b29b      	uxth	r3, r3
 801e40a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e40e:	18d3      	adds	r3, r2, r3
 801e410:	881b      	ldrh	r3, [r3, #0]
 801e412:	b29b      	uxth	r3, r3
 801e414:	b29b      	uxth	r3, r3
 801e416:	b21b      	sxth	r3, r3
 801e418:	2b00      	cmp	r3, #0
 801e41a:	da09      	bge.n	801e430 <LMM001_free+0x64>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate down to next block, which is FREE\n" );
#endif
    c = LMM001_l_assimilate_down(HandlePtr,c, UMM_FREELIST_MASK);
 801e41c:	89fb      	ldrh	r3, [r7, #14]
 801e41e:	6878      	ldr	r0, [r7, #4]
 801e420:	4619      	mov	r1, r3
 801e422:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801e426:	f7ff ff8b 	bl	801e340 <LMM001_l_assimilate_down>
 801e42a:	4603      	mov	r3, r0
 801e42c:	81fb      	strh	r3, [r7, #14]
 801e42e:	e039      	b.n	801e4a4 <LMM001_free+0xd8>
    // The previous block is not a free block, so add this one to the head
    // of the free list
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Just add to head of free list\n" );
#endif
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,0)) = c;
 801e430:	687b      	ldr	r3, [r7, #4]
 801e432:	681a      	ldr	r2, [r3, #0]
 801e434:	687b      	ldr	r3, [r7, #4]
 801e436:	681b      	ldr	r3, [r3, #0]
 801e438:	889b      	ldrh	r3, [r3, #4]
 801e43a:	b29b      	uxth	r3, r3
 801e43c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e440:	18d3      	adds	r3, r2, r3
 801e442:	89fa      	ldrh	r2, [r7, #14]
 801e444:	80da      	strh	r2, [r3, #6]
    UMM_NFREE(HandlePtr,c)            = UMM_NFREE(HandlePtr,0);
 801e446:	687b      	ldr	r3, [r7, #4]
 801e448:	681a      	ldr	r2, [r3, #0]
 801e44a:	89fb      	ldrh	r3, [r7, #14]
 801e44c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e450:	18d3      	adds	r3, r2, r3
 801e452:	687a      	ldr	r2, [r7, #4]
 801e454:	6812      	ldr	r2, [r2, #0]
 801e456:	8892      	ldrh	r2, [r2, #4]
 801e458:	b292      	uxth	r2, r2
 801e45a:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,c)            = 0;
 801e45c:	687b      	ldr	r3, [r7, #4]
 801e45e:	681a      	ldr	r2, [r3, #0]
 801e460:	89fb      	ldrh	r3, [r7, #14]
 801e462:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e466:	18d3      	adds	r3, r2, r3
 801e468:	f04f 0200 	mov.w	r2, #0
 801e46c:	719a      	strb	r2, [r3, #6]
 801e46e:	f04f 0200 	mov.w	r2, #0
 801e472:	71da      	strb	r2, [r3, #7]
    UMM_NFREE(HandlePtr,0)            = c;
 801e474:	687b      	ldr	r3, [r7, #4]
 801e476:	681b      	ldr	r3, [r3, #0]
 801e478:	89fa      	ldrh	r2, [r7, #14]
 801e47a:	809a      	strh	r2, [r3, #4]

    UMM_NBLOCK(HandlePtr,c)          |= UMM_FREELIST_MASK;
 801e47c:	687b      	ldr	r3, [r7, #4]
 801e47e:	681a      	ldr	r2, [r3, #0]
 801e480:	89fb      	ldrh	r3, [r7, #14]
 801e482:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e486:	18d2      	adds	r2, r2, r3
 801e488:	687b      	ldr	r3, [r7, #4]
 801e48a:	6819      	ldr	r1, [r3, #0]
 801e48c:	89fb      	ldrh	r3, [r7, #14]
 801e48e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e492:	18cb      	adds	r3, r1, r3
 801e494:	881b      	ldrh	r3, [r3, #0]
 801e496:	b29b      	uxth	r3, r3
 801e498:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801e49c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801e4a0:	b29b      	uxth	r3, r3
 801e4a2:	8013      	strh	r3, [r2, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e4a4:	b662      	cpsie	i
 801e4a6:	e000      	b.n	801e4aa <LMM001_free+0xde>
  if( (void *)0 == MemPtr ) {
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "free a null pointer -> do nothing\n" );
#endif

  return;
 801e4a8:	bf00      	nop
  }

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();
}
 801e4aa:	f107 0710 	add.w	r7, r7, #16
 801e4ae:	46bd      	mov	sp, r7
 801e4b0:	bd80      	pop	{r7, pc}
 801e4b2:	bf00      	nop

0801e4b4 <LMM001_malloc>:

// ----------------------------------------------------------------------------

/* The function allocates the memory.*/
void *LMM001_malloc( LMM001_HandleType * HandlePtr, uint32_t size ) {
 801e4b4:	b580      	push	{r7, lr}
 801e4b6:	b086      	sub	sp, #24
 801e4b8:	af00      	add	r7, sp, #0
 801e4ba:	6078      	str	r0, [r7, #4]
 801e4bc:	6039      	str	r1, [r7, #0]

  uint16_t blocks;
  uint16_t blockSize = 0;
 801e4be:	f04f 0300 	mov.w	r3, #0
 801e4c2:	82fb      	strh	r3, [r7, #22]
  // the very first thing we do is figure out if we're being asked to allocate
  // a size of 0 - and if we are we'll simply return a null pointer. if not
  // then reduce the size by 1 byte so that the subsequent calculations on
  // the number of blocks to allocate are easier...

  if( 0 == size ) {
 801e4c4:	683b      	ldr	r3, [r7, #0]
 801e4c6:	2b00      	cmp	r3, #0
 801e4c8:	d102      	bne.n	801e4d0 <LMM001_malloc+0x1c>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "malloc a block of 0 bytes -> do nothing\n" );
#endif
    return( (void *)NULL );
 801e4ca:	f04f 0300 	mov.w	r3, #0
 801e4ce:	e0ed      	b.n	801e6ac <LMM001_malloc+0x1f8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e4d0:	b672      	cpsid	i

  // Protect the critical section...
  //
  LMM001_CRITICAL_ENTRY();

  blocks = LMM001_lblocks( size );
 801e4d2:	6838      	ldr	r0, [r7, #0]
 801e4d4:	f7ff fe1c 	bl	801e110 <LMM001_lblocks>
 801e4d8:	4603      	mov	r3, r0
 801e4da:	81fb      	strh	r3, [r7, #14]
  // enough to hold the number of blocks we need.
  //
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(HandlePtr,0);
 801e4dc:	687b      	ldr	r3, [r7, #4]
 801e4de:	681b      	ldr	r3, [r3, #0]
 801e4e0:	791a      	ldrb	r2, [r3, #4]
 801e4e2:	795b      	ldrb	r3, [r3, #5]
 801e4e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e4e8:	4313      	orrs	r3, r2
 801e4ea:	823b      	strh	r3, [r7, #16]

  bestBlock = UMM_NFREE(HandlePtr,0);
 801e4ec:	687b      	ldr	r3, [r7, #4]
 801e4ee:	681b      	ldr	r3, [r3, #0]
 801e4f0:	791a      	ldrb	r2, [r3, #4]
 801e4f2:	795b      	ldrb	r3, [r3, #5]
 801e4f4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e4f8:	4313      	orrs	r3, r2
 801e4fa:	827b      	strh	r3, [r7, #18]
  bestSize  = 0x7FFF;
 801e4fc:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801e500:	82bb      	strh	r3, [r7, #20]

  while( UMM_NFREE(HandlePtr,cf) ) {
 801e502:	e027      	b.n	801e554 <LMM001_malloc+0xa0>
    blockSize = (UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK) - cf;
 801e504:	687b      	ldr	r3, [r7, #4]
 801e506:	681a      	ldr	r2, [r3, #0]
 801e508:	8a3b      	ldrh	r3, [r7, #16]
 801e50a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e50e:	18d3      	adds	r3, r2, r3
 801e510:	881b      	ldrh	r3, [r3, #0]
 801e512:	b29b      	uxth	r3, r3
 801e514:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e518:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e51c:	b29a      	uxth	r2, r3
 801e51e:	8a3b      	ldrh	r3, [r7, #16]
 801e520:	1ad3      	subs	r3, r2, r3
 801e522:	82fb      	strh	r3, [r7, #22]
#if defined UMM_FIRST_FIT
    // This is the first block that fits!
    if( (blockSize >= blocks) )
        break;
#elif defined UMM_BEST_FIT
    if( (blockSize >= blocks) && (blockSize < bestSize) ) {
 801e524:	8afa      	ldrh	r2, [r7, #22]
 801e526:	89fb      	ldrh	r3, [r7, #14]
 801e528:	429a      	cmp	r2, r3
 801e52a:	d307      	bcc.n	801e53c <LMM001_malloc+0x88>
 801e52c:	8afa      	ldrh	r2, [r7, #22]
 801e52e:	8abb      	ldrh	r3, [r7, #20]
 801e530:	429a      	cmp	r2, r3
 801e532:	d203      	bcs.n	801e53c <LMM001_malloc+0x88>
      bestBlock = cf;
 801e534:	8a3b      	ldrh	r3, [r7, #16]
 801e536:	827b      	strh	r3, [r7, #18]
      bestSize  = blockSize;
 801e538:	8afb      	ldrh	r3, [r7, #22]
 801e53a:	82bb      	strh	r3, [r7, #20]
    }
#endif

    cf = UMM_NFREE(HandlePtr,cf);
 801e53c:	687b      	ldr	r3, [r7, #4]
 801e53e:	681a      	ldr	r2, [r3, #0]
 801e540:	8a3b      	ldrh	r3, [r7, #16]
 801e542:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e546:	18d3      	adds	r3, r2, r3
 801e548:	791a      	ldrb	r2, [r3, #4]
 801e54a:	795b      	ldrb	r3, [r3, #5]
 801e54c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e550:	4313      	orrs	r3, r2
 801e552:	823b      	strh	r3, [r7, #16]
  cf = UMM_NFREE(HandlePtr,0);

  bestBlock = UMM_NFREE(HandlePtr,0);
  bestSize  = 0x7FFF;

  while( UMM_NFREE(HandlePtr,cf) ) {
 801e554:	687b      	ldr	r3, [r7, #4]
 801e556:	681a      	ldr	r2, [r3, #0]
 801e558:	8a3b      	ldrh	r3, [r7, #16]
 801e55a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e55e:	18d3      	adds	r3, r2, r3
 801e560:	889b      	ldrh	r3, [r3, #4]
 801e562:	b29b      	uxth	r3, r3
 801e564:	2b00      	cmp	r3, #0
 801e566:	d1cd      	bne.n	801e504 <LMM001_malloc+0x50>
#endif

    cf = UMM_NFREE(HandlePtr,cf);
  }

  if( 0x7FFF != bestSize ) {
 801e568:	8aba      	ldrh	r2, [r7, #20]
 801e56a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801e56e:	429a      	cmp	r2, r3
 801e570:	d003      	beq.n	801e57a <LMM001_malloc+0xc6>
    cf        = bestBlock;
 801e572:	8a7b      	ldrh	r3, [r7, #18]
 801e574:	823b      	strh	r3, [r7, #16]
    blockSize = bestSize;
 801e576:	8abb      	ldrh	r3, [r7, #20]
 801e578:	82fb      	strh	r3, [r7, #22]
  }

  if( UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK ) {
 801e57a:	687b      	ldr	r3, [r7, #4]
 801e57c:	681a      	ldr	r2, [r3, #0]
 801e57e:	8a3b      	ldrh	r3, [r7, #16]
 801e580:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e584:	18d3      	adds	r3, r2, r3
 801e586:	881b      	ldrh	r3, [r3, #0]
 801e588:	b29b      	uxth	r3, r3
 801e58a:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e58e:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e592:	2b00      	cmp	r3, #0
 801e594:	d01d      	beq.n	801e5d2 <LMM001_malloc+0x11e>
    // This is an existing block in the memory heap, we just need to split off
    // what we need, unlink it from the free list and mark it as in use, and
    // link the rest of the block back into the freelist as if it was a new
    // block on the free list...

    if( blockSize == blocks ) {
 801e596:	8afa      	ldrh	r2, [r7, #22]
 801e598:	89fb      	ldrh	r3, [r7, #14]
 801e59a:	429a      	cmp	r2, r3
 801e59c:	d105      	bne.n	801e5aa <LMM001_malloc+0xf6>
      // It's an exact fit and we don't neet to split off a block.
      DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - exact\n", blocks, cf );

      // Disconnect this block from the FREE list

      LMM001_ldisconnect_from_free_list(HandlePtr, cf );
 801e59e:	8a3b      	ldrh	r3, [r7, #16]
 801e5a0:	6878      	ldr	r0, [r7, #4]
 801e5a2:	4619      	mov	r1, r3
 801e5a4:	f7ff fe22 	bl	801e1ec <LMM001_ldisconnect_from_free_list>
 801e5a8:	e077      	b.n	801e69a <LMM001_malloc+0x1e6>

    } else {
     // It's not an exact fit and we need to split off a block.
     DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - existing\n", blocks, cf );

     LMM001_lmake_new_block( HandlePtr,cf, blockSize-blocks, UMM_FREELIST_MASK );
 801e5aa:	8afa      	ldrh	r2, [r7, #22]
 801e5ac:	89fb      	ldrh	r3, [r7, #14]
 801e5ae:	1ad3      	subs	r3, r2, r3
 801e5b0:	b29b      	uxth	r3, r3
 801e5b2:	8a3a      	ldrh	r2, [r7, #16]
 801e5b4:	6878      	ldr	r0, [r7, #4]
 801e5b6:	4611      	mov	r1, r2
 801e5b8:	461a      	mov	r2, r3
 801e5ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801e5be:	f7ff fdc3 	bl	801e148 <LMM001_lmake_new_block>

     cf += blockSize-blocks;
 801e5c2:	8afa      	ldrh	r2, [r7, #22]
 801e5c4:	89fb      	ldrh	r3, [r7, #14]
 801e5c6:	1ad3      	subs	r3, r2, r3
 801e5c8:	b29a      	uxth	r2, r3
 801e5ca:	8a3b      	ldrh	r3, [r7, #16]
 801e5cc:	18d3      	adds	r3, r2, r3
 801e5ce:	823b      	strh	r3, [r7, #16]
 801e5d0:	e063      	b.n	801e69a <LMM001_malloc+0x1e6>
  } else {
    // We're at the end of the heap - allocate a new block, but check to see if
    // there's enough memory left for the requested block! Actually, we may need
    // one more than that if we're initializing the umm_heap for the first
    // time, which happens in the next conditional...
	  if( HandlePtr->umm_numblocks <= cf+blocks+1 ) {
 801e5d2:	687b      	ldr	r3, [r7, #4]
 801e5d4:	889b      	ldrh	r3, [r3, #4]
 801e5d6:	b29b      	uxth	r3, r3
 801e5d8:	461a      	mov	r2, r3
 801e5da:	8a39      	ldrh	r1, [r7, #16]
 801e5dc:	89fb      	ldrh	r3, [r7, #14]
 801e5de:	18cb      	adds	r3, r1, r3
 801e5e0:	f103 0301 	add.w	r3, r3, #1
 801e5e4:	429a      	cmp	r2, r3
 801e5e6:	dc03      	bgt.n	801e5f0 <LMM001_malloc+0x13c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e5e8:	b662      	cpsie	i

      // Release the critical section...
      //
      LMM001_CRITICAL_EXIT();

      return( (void *)NULL );
 801e5ea:	f04f 0300 	mov.w	r3, #0
 801e5ee:	e05d      	b.n	801e6ac <LMM001_malloc+0x1f8>

    // Now check to see if we need to initialize the free list...this assumes
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
 801e5f0:	8a3b      	ldrh	r3, [r7, #16]
 801e5f2:	2b00      	cmp	r3, #0
 801e5f4:	d116      	bne.n	801e624 <LMM001_malloc+0x170>
#ifdef LMM001_DEBUG
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
#endif
      UMM_NBLOCK(HandlePtr,0) = 1;
 801e5f6:	687b      	ldr	r3, [r7, #4]
 801e5f8:	681b      	ldr	r3, [r3, #0]
 801e5fa:	f04f 0200 	mov.w	r2, #0
 801e5fe:	f042 0201 	orr.w	r2, r2, #1
 801e602:	701a      	strb	r2, [r3, #0]
 801e604:	f04f 0200 	mov.w	r2, #0
 801e608:	705a      	strb	r2, [r3, #1]
      UMM_NFREE(HandlePtr,0)  = 1;
 801e60a:	687b      	ldr	r3, [r7, #4]
 801e60c:	681b      	ldr	r3, [r3, #0]
 801e60e:	f04f 0200 	mov.w	r2, #0
 801e612:	f042 0201 	orr.w	r2, r2, #1
 801e616:	711a      	strb	r2, [r3, #4]
 801e618:	f04f 0200 	mov.w	r2, #0
 801e61c:	715a      	strb	r2, [r3, #5]
      cf            = 1;
 801e61e:	f04f 0301 	mov.w	r3, #1
 801e622:	823b      	strh	r3, [r7, #16]
    }

    DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - new     \n", blocks, cf );

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,cf)) = cf+blocks;
 801e624:	687b      	ldr	r3, [r7, #4]
 801e626:	681a      	ldr	r2, [r3, #0]
 801e628:	687b      	ldr	r3, [r7, #4]
 801e62a:	6819      	ldr	r1, [r3, #0]
 801e62c:	8a3b      	ldrh	r3, [r7, #16]
 801e62e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e632:	18cb      	adds	r3, r1, r3
 801e634:	88db      	ldrh	r3, [r3, #6]
 801e636:	b29b      	uxth	r3, r3
 801e638:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e63c:	18d3      	adds	r3, r2, r3
 801e63e:	8a39      	ldrh	r1, [r7, #16]
 801e640:	89fa      	ldrh	r2, [r7, #14]
 801e642:	188a      	adds	r2, r1, r2
 801e644:	b292      	uxth	r2, r2
 801e646:	809a      	strh	r2, [r3, #4]

    memcpy( &UMM_BLOCK(HandlePtr,cf+blocks), &UMM_BLOCK(HandlePtr,cf), sizeof(LMM001_BlockType) );
 801e648:	687b      	ldr	r3, [r7, #4]
 801e64a:	681a      	ldr	r2, [r3, #0]
 801e64c:	8a39      	ldrh	r1, [r7, #16]
 801e64e:	89fb      	ldrh	r3, [r7, #14]
 801e650:	18cb      	adds	r3, r1, r3
 801e652:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e656:	18d2      	adds	r2, r2, r3
 801e658:	687b      	ldr	r3, [r7, #4]
 801e65a:	6819      	ldr	r1, [r3, #0]
 801e65c:	8a3b      	ldrh	r3, [r7, #16]
 801e65e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e662:	18cb      	adds	r3, r1, r3
 801e664:	4610      	mov	r0, r2
 801e666:	4619      	mov	r1, r3
 801e668:	f04f 0208 	mov.w	r2, #8
 801e66c:	f007 fca6 	bl	8025fbc <memcpy>

    UMM_NBLOCK(HandlePtr,cf)           = cf+blocks;
 801e670:	687b      	ldr	r3, [r7, #4]
 801e672:	681a      	ldr	r2, [r3, #0]
 801e674:	8a3b      	ldrh	r3, [r7, #16]
 801e676:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e67a:	18d3      	adds	r3, r2, r3
 801e67c:	8a39      	ldrh	r1, [r7, #16]
 801e67e:	89fa      	ldrh	r2, [r7, #14]
 801e680:	188a      	adds	r2, r1, r2
 801e682:	b292      	uxth	r2, r2
 801e684:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,cf+blocks)    = cf;
 801e686:	687b      	ldr	r3, [r7, #4]
 801e688:	681a      	ldr	r2, [r3, #0]
 801e68a:	8a39      	ldrh	r1, [r7, #16]
 801e68c:	89fb      	ldrh	r3, [r7, #14]
 801e68e:	18cb      	adds	r3, r1, r3
 801e690:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e694:	18d3      	adds	r3, r2, r3
 801e696:	8a3a      	ldrh	r2, [r7, #16]
 801e698:	805a      	strh	r2, [r3, #2]
 801e69a:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( (void *)&UMM_DATA(HandlePtr,cf) );
 801e69c:	687b      	ldr	r3, [r7, #4]
 801e69e:	681a      	ldr	r2, [r3, #0]
 801e6a0:	8a3b      	ldrh	r3, [r7, #16]
 801e6a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e6a6:	18d3      	adds	r3, r2, r3
 801e6a8:	f103 0304 	add.w	r3, r3, #4
}
 801e6ac:	4618      	mov	r0, r3
 801e6ae:	f107 0718 	add.w	r7, r7, #24
 801e6b2:	46bd      	mov	sp, r7
 801e6b4:	bd80      	pop	{r7, pc}
 801e6b6:	bf00      	nop

0801e6b8 <LMM001_realloc>:

// ----------------------------------------------------------------------------

/* The function reallocates the memory.*/
void *LMM001_realloc(LMM001_HandleType *HandlePtr, void *MemPtr, uint32_t size ) {
 801e6b8:	b580      	push	{r7, lr}
 801e6ba:	b088      	sub	sp, #32
 801e6bc:	af00      	add	r7, sp, #0
 801e6be:	60f8      	str	r0, [r7, #12]
 801e6c0:	60b9      	str	r1, [r7, #8]
 801e6c2:	607a      	str	r2, [r7, #4]
  // standard says that if MemPtr is NULL and size is non-zero, then we've
  // got to work the same a malloc(). If size is also 0, then our version
  // of malloc() returns a NULL pointer, which is OK as far as the ANSI C
  // standard is concerned.

  if( ((void *)NULL == MemPtr) ) {
 801e6c4:	68bb      	ldr	r3, [r7, #8]
 801e6c6:	2b00      	cmp	r3, #0
 801e6c8:	d105      	bne.n	801e6d6 <LMM001_realloc+0x1e>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc the NULL pointer - call malloc()\n" );
#endif
    return(LMM001_malloc(HandlePtr,size));
 801e6ca:	68f8      	ldr	r0, [r7, #12]
 801e6cc:	6879      	ldr	r1, [r7, #4]
 801e6ce:	f7ff fef1 	bl	801e4b4 <LMM001_malloc>
 801e6d2:	4603      	mov	r3, r0
 801e6d4:	e0c6      	b.n	801e864 <LMM001_realloc+0x1ac>

  // Now we're sure that we have a non_NULL MemPtr, but we're not sure what
  // we should do with it. If the size is 0, then the ANSI C standard says that
  // we should operate the same as free.

  if( 0 == size ) {
 801e6d6:	687b      	ldr	r3, [r7, #4]
 801e6d8:	2b00      	cmp	r3, #0
 801e6da:	d106      	bne.n	801e6ea <LMM001_realloc+0x32>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc to 0 size, just free the block\n" );
#endif
    LMM001_free(HandlePtr, MemPtr );
 801e6dc:	68f8      	ldr	r0, [r7, #12]
 801e6de:	68b9      	ldr	r1, [r7, #8]
 801e6e0:	f7ff fe74 	bl	801e3cc <LMM001_free>
    
    return( (void *)NULL );
 801e6e4:	f04f 0300 	mov.w	r3, #0
 801e6e8:	e0bc      	b.n	801e864 <LMM001_realloc+0x1ac>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e6ea:	b672      	cpsid	i
  // to the new block, and then free the old block.
  //
  // While this will work, we end up doing a lot of possibly unnecessary
  // copying. So first, let's figure out how many blocks we'll need.

  blocks = LMM001_lblocks( size );
 801e6ec:	6878      	ldr	r0, [r7, #4]
 801e6ee:	f7ff fd0f 	bl	801e110 <LMM001_lblocks>
 801e6f2:	4603      	mov	r3, r0
 801e6f4:	83bb      	strh	r3, [r7, #28]

  // Figure out which block we're in. Note the use of truncated division...


  c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801e6f6:	68ba      	ldr	r2, [r7, #8]
 801e6f8:	68fb      	ldr	r3, [r7, #12]
 801e6fa:	681b      	ldr	r3, [r3, #0]
 801e6fc:	1ad3      	subs	r3, r2, r3
 801e6fe:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e702:	83fb      	strh	r3, [r7, #30]
					  
  // Figure out how big this block is...

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801e704:	68fb      	ldr	r3, [r7, #12]
 801e706:	681a      	ldr	r2, [r3, #0]
 801e708:	8bfb      	ldrh	r3, [r7, #30]
 801e70a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e70e:	18d3      	adds	r3, r2, r3
 801e710:	881b      	ldrh	r3, [r3, #0]
 801e712:	b29a      	uxth	r2, r3
 801e714:	8bfb      	ldrh	r3, [r7, #30]
 801e716:	1ad3      	subs	r3, r2, r3
 801e718:	837b      	strh	r3, [r7, #26]

  // Figure out how many bytes are in this block
    
  curSize   = (blockSize*sizeof(LMM001_BlockType))-(sizeof(((LMM001_BlockType *)0)->header));
 801e71a:	8b7b      	ldrh	r3, [r7, #26]
 801e71c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e720:	f1a3 0304 	sub.w	r3, r3, #4
 801e724:	617b      	str	r3, [r7, #20]

  // Ok, now that we're here, we know the block number of the original chunk
  // of memory, and we know how much new memory we want, and we know the original
  // block size...

  if( blockSize == blocks ) {
 801e726:	8b7a      	ldrh	r2, [r7, #26]
 801e728:	8bbb      	ldrh	r3, [r7, #28]
 801e72a:	429a      	cmp	r2, r3
 801e72c:	d102      	bne.n	801e734 <LMM001_realloc+0x7c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e72e:	b662      	cpsie	i

    // Release the critical section...
    //
    LMM001_CRITICAL_EXIT();

    return( MemPtr );
 801e730:	68bb      	ldr	r3, [r7, #8]
 801e732:	e097      	b.n	801e864 <LMM001_realloc+0x1ac>
  // way, try to assimilate up to the next block before doing anything...
  //
  // If it's still too small, we have to free it anyways and it will save the
  // assimilation step later in free :-)

  LMM001_l_assimilate_up(HandlePtr, c );
 801e734:	8bfb      	ldrh	r3, [r7, #30]
 801e736:	68f8      	ldr	r0, [r7, #12]
 801e738:	4619      	mov	r1, r3
 801e73a:	f7ff fda3 	bl	801e284 <LMM001_l_assimilate_up>
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801e73e:	68fb      	ldr	r3, [r7, #12]
 801e740:	681a      	ldr	r2, [r3, #0]
 801e742:	68fb      	ldr	r3, [r7, #12]
 801e744:	6819      	ldr	r1, [r3, #0]
 801e746:	8bfb      	ldrh	r3, [r7, #30]
 801e748:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e74c:	18cb      	adds	r3, r1, r3
 801e74e:	885b      	ldrh	r3, [r3, #2]
 801e750:	b29b      	uxth	r3, r3
 801e752:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e756:	18d3      	adds	r3, r2, r3
 801e758:	881b      	ldrh	r3, [r3, #0]
 801e75a:	b29b      	uxth	r3, r3
 801e75c:	b29b      	uxth	r3, r3
 801e75e:	b21b      	sxth	r3, r3
 801e760:	2b00      	cmp	r3, #0
 801e762:	da3f      	bge.n	801e7e4 <LMM001_realloc+0x12c>
      (blocks <= (UMM_NBLOCK(HandlePtr,c)-UMM_PBLOCK(HandlePtr,c)))    ) {
 801e764:	8bba      	ldrh	r2, [r7, #28]
 801e766:	68fb      	ldr	r3, [r7, #12]
 801e768:	6819      	ldr	r1, [r3, #0]
 801e76a:	8bfb      	ldrh	r3, [r7, #30]
 801e76c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e770:	18cb      	adds	r3, r1, r3
 801e772:	881b      	ldrh	r3, [r3, #0]
 801e774:	b29b      	uxth	r3, r3
 801e776:	4619      	mov	r1, r3
 801e778:	68fb      	ldr	r3, [r7, #12]
 801e77a:	6818      	ldr	r0, [r3, #0]
 801e77c:	8bfb      	ldrh	r3, [r7, #30]
 801e77e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e782:	18c3      	adds	r3, r0, r3
 801e784:	885b      	ldrh	r3, [r3, #2]
 801e786:	b29b      	uxth	r3, r3
 801e788:	1acb      	subs	r3, r1, r3
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801e78a:	429a      	cmp	r2, r3
 801e78c:	dc2a      	bgt.n	801e7e4 <LMM001_realloc+0x12c>

    DBG_LOG_DEBUG( "realloc() could assimilate down %i blocks - fits!\n\r", c-UMM_PBLOCK(c) );

    // Disconnect the previous block from the FREE list

    LMM001_ldisconnect_from_free_list(HandlePtr, UMM_PBLOCK(HandlePtr,c) );
 801e78e:	68fb      	ldr	r3, [r7, #12]
 801e790:	681a      	ldr	r2, [r3, #0]
 801e792:	8bfb      	ldrh	r3, [r7, #30]
 801e794:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e798:	18d3      	adds	r3, r2, r3
 801e79a:	885b      	ldrh	r3, [r3, #2]
 801e79c:	b29b      	uxth	r3, r3
 801e79e:	68f8      	ldr	r0, [r7, #12]
 801e7a0:	4619      	mov	r1, r3
 801e7a2:	f7ff fd23 	bl	801e1ec <LMM001_ldisconnect_from_free_list>

    // Connect the previous block to the next block ... and then
    // realign the current block pointer

    c = LMM001_l_assimilate_down(HandlePtr,c, 0);
 801e7a6:	8bfb      	ldrh	r3, [r7, #30]
 801e7a8:	68f8      	ldr	r0, [r7, #12]
 801e7aa:	4619      	mov	r1, r3
 801e7ac:	f04f 0200 	mov.w	r2, #0
 801e7b0:	f7ff fdc6 	bl	801e340 <LMM001_l_assimilate_down>
 801e7b4:	4603      	mov	r3, r0
 801e7b6:	83fb      	strh	r3, [r7, #30]

    // Move the bytes down to the new block we just created, but be sure to move
    // only the original bytes.

    memmove( (void *)&UMM_DATA(HandlePtr,c), MemPtr, curSize );
 801e7b8:	68fb      	ldr	r3, [r7, #12]
 801e7ba:	681a      	ldr	r2, [r3, #0]
 801e7bc:	8bfb      	ldrh	r3, [r7, #30]
 801e7be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e7c2:	18d3      	adds	r3, r2, r3
 801e7c4:	f103 0304 	add.w	r3, r3, #4
 801e7c8:	4618      	mov	r0, r3
 801e7ca:	68b9      	ldr	r1, [r7, #8]
 801e7cc:	697a      	ldr	r2, [r7, #20]
 801e7ce:	f007 fc97 	bl	8026100 <memmove>
 
    // And don't forget to adjust the pointer to the new block location!

    MemPtr    = (void *)&UMM_DATA(HandlePtr,c);
 801e7d2:	68fb      	ldr	r3, [r7, #12]
 801e7d4:	681a      	ldr	r2, [r3, #0]
 801e7d6:	8bfb      	ldrh	r3, [r7, #30]
 801e7d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e7dc:	18d3      	adds	r3, r2, r3
 801e7de:	f103 0304 	add.w	r3, r3, #4
 801e7e2:	60bb      	str	r3, [r7, #8]
  }

  // Now calculate the block size again...and we'll have three cases

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801e7e4:	68fb      	ldr	r3, [r7, #12]
 801e7e6:	681a      	ldr	r2, [r3, #0]
 801e7e8:	8bfb      	ldrh	r3, [r7, #30]
 801e7ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e7ee:	18d3      	adds	r3, r2, r3
 801e7f0:	881b      	ldrh	r3, [r3, #0]
 801e7f2:	b29a      	uxth	r2, r3
 801e7f4:	8bfb      	ldrh	r3, [r7, #30]
 801e7f6:	1ad3      	subs	r3, r2, r3
 801e7f8:	837b      	strh	r3, [r7, #26]

  if( blockSize == blocks ) {
 801e7fa:	8b7a      	ldrh	r2, [r7, #26]
 801e7fc:	8bbb      	ldrh	r3, [r7, #28]
 801e7fe:	429a      	cmp	r2, r3
 801e800:	d02e      	beq.n	801e860 <LMM001_realloc+0x1a8>
    // This space intentionally left blank - return the original pointer!

    DBG_LOG_DEBUG( "realloc the same size block - %i, do nothing\n", blocks );

  } else if (blockSize > blocks ) {
 801e802:	8b7a      	ldrh	r2, [r7, #26]
 801e804:	8bbb      	ldrh	r3, [r7, #28]
 801e806:	429a      	cmp	r2, r3
 801e808:	d917      	bls.n	801e83a <LMM001_realloc+0x182>
    // New block is smaller than the old block, so just make a new block
    // at the end of this one and put it up on the free list...

    DBG_LOG_DEBUG( "realloc %i to a smaller block %i, shrink and free the leftover bits\n", blockSize, blocks );

    LMM001_lmake_new_block(HandlePtr, c, blocks, 0 );
 801e80a:	8bfa      	ldrh	r2, [r7, #30]
 801e80c:	8bbb      	ldrh	r3, [r7, #28]
 801e80e:	68f8      	ldr	r0, [r7, #12]
 801e810:	4611      	mov	r1, r2
 801e812:	461a      	mov	r2, r3
 801e814:	f04f 0300 	mov.w	r3, #0
 801e818:	f7ff fc96 	bl	801e148 <LMM001_lmake_new_block>
    
    LMM001_free( HandlePtr,(void *)&UMM_DATA(HandlePtr,c+blocks) );
 801e81c:	68fb      	ldr	r3, [r7, #12]
 801e81e:	681a      	ldr	r2, [r3, #0]
 801e820:	8bf9      	ldrh	r1, [r7, #30]
 801e822:	8bbb      	ldrh	r3, [r7, #28]
 801e824:	18cb      	adds	r3, r1, r3
 801e826:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e82a:	18d3      	adds	r3, r2, r3
 801e82c:	f103 0304 	add.w	r3, r3, #4
 801e830:	68f8      	ldr	r0, [r7, #12]
 801e832:	4619      	mov	r1, r3
 801e834:	f7ff fdca 	bl	801e3cc <LMM001_free>
 801e838:	e012      	b.n	801e860 <LMM001_realloc+0x1a8>
  } else {
    // New block is bigger than the old block...
    
    void *oldptr = MemPtr;
 801e83a:	68bb      	ldr	r3, [r7, #8]
 801e83c:	613b      	str	r3, [r7, #16]
    DBG_LOG_DEBUG( "realloc %i to a bigger block %i, make new, copy, and free the old\n", blockSize, blocks );

    // Now umm_malloc() a new/ one, copy the old data to the new block, and
    // free up the old block, but only if the malloc was sucessful!

    MemPtr = LMM001_malloc( HandlePtr,size );
 801e83e:	68f8      	ldr	r0, [r7, #12]
 801e840:	6879      	ldr	r1, [r7, #4]
 801e842:	f7ff fe37 	bl	801e4b4 <LMM001_malloc>
 801e846:	60b8      	str	r0, [r7, #8]
	if(MemPtr != NULL) {
 801e848:	68bb      	ldr	r3, [r7, #8]
 801e84a:	2b00      	cmp	r3, #0
 801e84c:	d004      	beq.n	801e858 <LMM001_realloc+0x1a0>
       memcpy( MemPtr, oldptr, curSize );
 801e84e:	68b8      	ldr	r0, [r7, #8]
 801e850:	6939      	ldr	r1, [r7, #16]
 801e852:	697a      	ldr	r2, [r7, #20]
 801e854:	f007 fbb2 	bl	8025fbc <memcpy>
    }

    LMM001_free( HandlePtr,oldptr );
 801e858:	68f8      	ldr	r0, [r7, #12]
 801e85a:	6939      	ldr	r1, [r7, #16]
 801e85c:	f7ff fdb6 	bl	801e3cc <LMM001_free>
 801e860:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( MemPtr );
 801e862:	68bb      	ldr	r3, [r7, #8]
}
 801e864:	4618      	mov	r0, r3
 801e866:	f107 0720 	add.w	r7, r7, #32
 801e86a:	46bd      	mov	sp, r7
 801e86c:	bd80      	pop	{r7, pc}
 801e86e:	bf00      	nop

0801e870 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 801e870:	b480      	push	{r7}
 801e872:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 3 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
 801e874:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e878:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e87c:	685b      	ldr	r3, [r3, #4]
 801e87e:	f04f 0200 	mov.w	r2, #0
 801e882:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 801e884:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e888:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e88c:	685a      	ldr	r2, [r3, #4]
 801e88e:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e892:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e896:	685b      	ldr	r3, [r3, #4]
 801e898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e89a:	f023 0307 	bic.w	r3, r3, #7
 801e89e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 801e8a0:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e8a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8a8:	685a      	ldr	r2, [r3, #4]
 801e8aa:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e8ae:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8b2:	685b      	ldr	r3, [r3, #4]
 801e8b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e8b6:	f043 0304 	orr.w	r3, r3, #4
 801e8ba:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 801e8bc:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e8c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8c4:	685a      	ldr	r2, [r3, #4]
 801e8c6:	f24c 3328 	movw	r3, #49960	; 0xc328
 801e8ca:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8ce:	685b      	ldr	r3, [r3, #4]
 801e8d0:	691b      	ldr	r3, [r3, #16]
 801e8d2:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 1;
 801e8d4:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e8d8:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8dc:	685b      	ldr	r3, [r3, #4]
 801e8de:	f04f 0200 	mov.w	r2, #0
 801e8e2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD1_Msk));
 801e8e4:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e8e8:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8ec:	685a      	ldr	r2, [r3, #4]
 801e8ee:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e8f2:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e8f6:	685b      	ldr	r3, [r3, #4]
 801e8f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e8fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801e8fe:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD1_Pos) & \
 801e900:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e904:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e908:	685a      	ldr	r2, [r3, #4]
 801e90a:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e90e:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e912:	685b      	ldr	r3, [r3, #4]
 801e914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e91a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD1_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);   
 801e91c:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e920:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e924:	685a      	ldr	r2, [r3, #4]
 801e926:	f24c 3330 	movw	r3, #49968	; 0xc330
 801e92a:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e92e:	685b      	ldr	r3, [r3, #4]
 801e930:	691b      	ldr	r3, [r3, #16]
 801e932:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 2 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 2;
 801e934:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e938:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e93c:	685b      	ldr	r3, [r3, #4]
 801e93e:	f04f 0200 	mov.w	r2, #0
 801e942:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 801e944:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e948:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e94c:	685a      	ldr	r2, [r3, #4]
 801e94e:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e952:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e956:	685b      	ldr	r3, [r3, #4]
 801e958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e95a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801e95e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 801e960:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e964:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e968:	685a      	ldr	r2, [r3, #4]
 801e96a:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e96e:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e972:	685b      	ldr	r3, [r3, #4]
 801e974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801e976:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801e97a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD2_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);
 801e97c:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e980:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e984:	685a      	ldr	r2, [r3, #4]
 801e986:	f24c 3338 	movw	r3, #49976	; 0xc338
 801e98a:	f6c0 0302 	movt	r3, #2050	; 0x802
 801e98e:	685b      	ldr	r3, [r3, #4]
 801e990:	691b      	ldr	r3, [r3, #16]
 801e992:	6113      	str	r3, [r2, #16]
}
 801e994:	46bd      	mov	sp, r7
 801e996:	bc80      	pop	{r7}
 801e998:	4770      	bx	lr
 801e99a:	bf00      	nop

0801e99c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 801e99c:	b480      	push	{r7}
 801e99e:	b085      	sub	sp, #20
 801e9a0:	af00      	add	r7, sp, #0
 801e9a2:	6078      	str	r0, [r7, #4]
 801e9a4:	460b      	mov	r3, r1
 801e9a6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 801e9a8:	687b      	ldr	r3, [r7, #4]
 801e9aa:	785b      	ldrb	r3, [r3, #1]
 801e9ac:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 801e9ae:	7bfb      	ldrb	r3, [r7, #15]
 801e9b0:	2b03      	cmp	r3, #3
 801e9b2:	d823      	bhi.n	801e9fc <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801e9b4:	687b      	ldr	r3, [r7, #4]
 801e9b6:	685b      	ldr	r3, [r3, #4]
 801e9b8:	687a      	ldr	r2, [r7, #4]
 801e9ba:	6852      	ldr	r2, [r2, #4]
 801e9bc:	6911      	ldr	r1, [r2, #16]
 801e9be:	7bfa      	ldrb	r2, [r7, #15]
 801e9c0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e9c4:	f102 0203 	add.w	r2, r2, #3
 801e9c8:	f04f 001f 	mov.w	r0, #31
 801e9cc:	fa00 f202 	lsl.w	r2, r0, r2
 801e9d0:	ea6f 0202 	mvn.w	r2, r2
 801e9d4:	400a      	ands	r2, r1
 801e9d6:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801e9d8:	687b      	ldr	r3, [r7, #4]
 801e9da:	685b      	ldr	r3, [r3, #4]
 801e9dc:	687a      	ldr	r2, [r7, #4]
 801e9de:	6852      	ldr	r2, [r2, #4]
 801e9e0:	6911      	ldr	r1, [r2, #16]
 801e9e2:	78fa      	ldrb	r2, [r7, #3]
 801e9e4:	f002 001f 	and.w	r0, r2, #31
 801e9e8:	7bfa      	ldrb	r2, [r7, #15]
 801e9ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e9ee:	f102 0203 	add.w	r2, r2, #3
 801e9f2:	fa00 f202 	lsl.w	r2, r0, r2
 801e9f6:	430a      	orrs	r2, r1
 801e9f8:	611a      	str	r2, [r3, #16]
 801e9fa:	e088      	b.n	801eb0e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801e9fc:	7bfb      	ldrb	r3, [r7, #15]
 801e9fe:	2b03      	cmp	r3, #3
 801ea00:	d92a      	bls.n	801ea58 <IO004_DisableOutputDriver+0xbc>
 801ea02:	7bfb      	ldrb	r3, [r7, #15]
 801ea04:	2b07      	cmp	r3, #7
 801ea06:	d827      	bhi.n	801ea58 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 801ea08:	7bfb      	ldrb	r3, [r7, #15]
 801ea0a:	f1a3 0304 	sub.w	r3, r3, #4
 801ea0e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ea10:	687b      	ldr	r3, [r7, #4]
 801ea12:	685b      	ldr	r3, [r3, #4]
 801ea14:	687a      	ldr	r2, [r7, #4]
 801ea16:	6852      	ldr	r2, [r2, #4]
 801ea18:	6951      	ldr	r1, [r2, #20]
 801ea1a:	7bfa      	ldrb	r2, [r7, #15]
 801ea1c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ea20:	f102 0203 	add.w	r2, r2, #3
 801ea24:	f04f 001f 	mov.w	r0, #31
 801ea28:	fa00 f202 	lsl.w	r2, r0, r2
 801ea2c:	ea6f 0202 	mvn.w	r2, r2
 801ea30:	400a      	ands	r2, r1
 801ea32:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ea34:	687b      	ldr	r3, [r7, #4]
 801ea36:	685b      	ldr	r3, [r3, #4]
 801ea38:	687a      	ldr	r2, [r7, #4]
 801ea3a:	6852      	ldr	r2, [r2, #4]
 801ea3c:	6951      	ldr	r1, [r2, #20]
 801ea3e:	78fa      	ldrb	r2, [r7, #3]
 801ea40:	f002 001f 	and.w	r0, r2, #31
 801ea44:	7bfa      	ldrb	r2, [r7, #15]
 801ea46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ea4a:	f102 0203 	add.w	r2, r2, #3
 801ea4e:	fa00 f202 	lsl.w	r2, r0, r2
 801ea52:	430a      	orrs	r2, r1
 801ea54:	615a      	str	r2, [r3, #20]
 801ea56:	e05a      	b.n	801eb0e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801ea58:	7bfb      	ldrb	r3, [r7, #15]
 801ea5a:	2b07      	cmp	r3, #7
 801ea5c:	d92a      	bls.n	801eab4 <IO004_DisableOutputDriver+0x118>
 801ea5e:	7bfb      	ldrb	r3, [r7, #15]
 801ea60:	2b0b      	cmp	r3, #11
 801ea62:	d827      	bhi.n	801eab4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 801ea64:	7bfb      	ldrb	r3, [r7, #15]
 801ea66:	f1a3 0308 	sub.w	r3, r3, #8
 801ea6a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ea6c:	687b      	ldr	r3, [r7, #4]
 801ea6e:	685b      	ldr	r3, [r3, #4]
 801ea70:	687a      	ldr	r2, [r7, #4]
 801ea72:	6852      	ldr	r2, [r2, #4]
 801ea74:	6991      	ldr	r1, [r2, #24]
 801ea76:	7bfa      	ldrb	r2, [r7, #15]
 801ea78:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ea7c:	f102 0203 	add.w	r2, r2, #3
 801ea80:	f04f 001f 	mov.w	r0, #31
 801ea84:	fa00 f202 	lsl.w	r2, r0, r2
 801ea88:	ea6f 0202 	mvn.w	r2, r2
 801ea8c:	400a      	ands	r2, r1
 801ea8e:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ea90:	687b      	ldr	r3, [r7, #4]
 801ea92:	685b      	ldr	r3, [r3, #4]
 801ea94:	687a      	ldr	r2, [r7, #4]
 801ea96:	6852      	ldr	r2, [r2, #4]
 801ea98:	6991      	ldr	r1, [r2, #24]
 801ea9a:	78fa      	ldrb	r2, [r7, #3]
 801ea9c:	f002 001f 	and.w	r0, r2, #31
 801eaa0:	7bfa      	ldrb	r2, [r7, #15]
 801eaa2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eaa6:	f102 0203 	add.w	r2, r2, #3
 801eaaa:	fa00 f202 	lsl.w	r2, r0, r2
 801eaae:	430a      	orrs	r2, r1
 801eab0:	619a      	str	r2, [r3, #24]
 801eab2:	e02c      	b.n	801eb0e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801eab4:	7bfb      	ldrb	r3, [r7, #15]
 801eab6:	2b0b      	cmp	r3, #11
 801eab8:	d929      	bls.n	801eb0e <IO004_DisableOutputDriver+0x172>
 801eaba:	7bfb      	ldrb	r3, [r7, #15]
 801eabc:	2b0f      	cmp	r3, #15
 801eabe:	d826      	bhi.n	801eb0e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 801eac0:	7bfb      	ldrb	r3, [r7, #15]
 801eac2:	f1a3 030c 	sub.w	r3, r3, #12
 801eac6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801eac8:	687b      	ldr	r3, [r7, #4]
 801eaca:	685b      	ldr	r3, [r3, #4]
 801eacc:	687a      	ldr	r2, [r7, #4]
 801eace:	6852      	ldr	r2, [r2, #4]
 801ead0:	69d1      	ldr	r1, [r2, #28]
 801ead2:	7bfa      	ldrb	r2, [r7, #15]
 801ead4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ead8:	f102 0203 	add.w	r2, r2, #3
 801eadc:	f04f 001f 	mov.w	r0, #31
 801eae0:	fa00 f202 	lsl.w	r2, r0, r2
 801eae4:	ea6f 0202 	mvn.w	r2, r2
 801eae8:	400a      	ands	r2, r1
 801eaea:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801eaec:	687b      	ldr	r3, [r7, #4]
 801eaee:	685b      	ldr	r3, [r3, #4]
 801eaf0:	687a      	ldr	r2, [r7, #4]
 801eaf2:	6852      	ldr	r2, [r2, #4]
 801eaf4:	69d1      	ldr	r1, [r2, #28]
 801eaf6:	78fa      	ldrb	r2, [r7, #3]
 801eaf8:	f002 001f 	and.w	r0, r2, #31
 801eafc:	7bfa      	ldrb	r2, [r7, #15]
 801eafe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eb02:	f102 0203 	add.w	r2, r2, #3
 801eb06:	fa00 f202 	lsl.w	r2, r0, r2
 801eb0a:	430a      	orrs	r2, r1
 801eb0c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 801eb0e:	f107 0714 	add.w	r7, r7, #20
 801eb12:	46bd      	mov	sp, r7
 801eb14:	bc80      	pop	{r7}
 801eb16:	4770      	bx	lr

0801eb18 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 801eb18:	b480      	push	{r7}
 801eb1a:	b085      	sub	sp, #20
 801eb1c:	af00      	add	r7, sp, #0
 801eb1e:	6078      	str	r0, [r7, #4]
 801eb20:	460b      	mov	r3, r1
 801eb22:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 801eb24:	687b      	ldr	r3, [r7, #4]
 801eb26:	785b      	ldrb	r3, [r3, #1]
 801eb28:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 801eb2a:	7bfb      	ldrb	r3, [r7, #15]
 801eb2c:	2b03      	cmp	r3, #3
 801eb2e:	d823      	bhi.n	801eb78 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801eb30:	687b      	ldr	r3, [r7, #4]
 801eb32:	685b      	ldr	r3, [r3, #4]
 801eb34:	687a      	ldr	r2, [r7, #4]
 801eb36:	6852      	ldr	r2, [r2, #4]
 801eb38:	6911      	ldr	r1, [r2, #16]
 801eb3a:	7bfa      	ldrb	r2, [r7, #15]
 801eb3c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eb40:	f102 0203 	add.w	r2, r2, #3
 801eb44:	f04f 001f 	mov.w	r0, #31
 801eb48:	fa00 f202 	lsl.w	r2, r0, r2
 801eb4c:	ea6f 0202 	mvn.w	r2, r2
 801eb50:	400a      	ands	r2, r1
 801eb52:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801eb54:	687b      	ldr	r3, [r7, #4]
 801eb56:	685b      	ldr	r3, [r3, #4]
 801eb58:	687a      	ldr	r2, [r7, #4]
 801eb5a:	6852      	ldr	r2, [r2, #4]
 801eb5c:	6911      	ldr	r1, [r2, #16]
 801eb5e:	78fa      	ldrb	r2, [r7, #3]
 801eb60:	f002 001f 	and.w	r0, r2, #31
 801eb64:	7bfa      	ldrb	r2, [r7, #15]
 801eb66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eb6a:	f102 0203 	add.w	r2, r2, #3
 801eb6e:	fa00 f202 	lsl.w	r2, r0, r2
 801eb72:	430a      	orrs	r2, r1
 801eb74:	611a      	str	r2, [r3, #16]
 801eb76:	e088      	b.n	801ec8a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801eb78:	7bfb      	ldrb	r3, [r7, #15]
 801eb7a:	2b03      	cmp	r3, #3
 801eb7c:	d92a      	bls.n	801ebd4 <IO004_EnableOutputDriver+0xbc>
 801eb7e:	7bfb      	ldrb	r3, [r7, #15]
 801eb80:	2b07      	cmp	r3, #7
 801eb82:	d827      	bhi.n	801ebd4 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 801eb84:	7bfb      	ldrb	r3, [r7, #15]
 801eb86:	f1a3 0304 	sub.w	r3, r3, #4
 801eb8a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801eb8c:	687b      	ldr	r3, [r7, #4]
 801eb8e:	685b      	ldr	r3, [r3, #4]
 801eb90:	687a      	ldr	r2, [r7, #4]
 801eb92:	6852      	ldr	r2, [r2, #4]
 801eb94:	6951      	ldr	r1, [r2, #20]
 801eb96:	7bfa      	ldrb	r2, [r7, #15]
 801eb98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eb9c:	f102 0203 	add.w	r2, r2, #3
 801eba0:	f04f 001f 	mov.w	r0, #31
 801eba4:	fa00 f202 	lsl.w	r2, r0, r2
 801eba8:	ea6f 0202 	mvn.w	r2, r2
 801ebac:	400a      	ands	r2, r1
 801ebae:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ebb0:	687b      	ldr	r3, [r7, #4]
 801ebb2:	685b      	ldr	r3, [r3, #4]
 801ebb4:	687a      	ldr	r2, [r7, #4]
 801ebb6:	6852      	ldr	r2, [r2, #4]
 801ebb8:	6951      	ldr	r1, [r2, #20]
 801ebba:	78fa      	ldrb	r2, [r7, #3]
 801ebbc:	f002 001f 	and.w	r0, r2, #31
 801ebc0:	7bfa      	ldrb	r2, [r7, #15]
 801ebc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ebc6:	f102 0203 	add.w	r2, r2, #3
 801ebca:	fa00 f202 	lsl.w	r2, r0, r2
 801ebce:	430a      	orrs	r2, r1
 801ebd0:	615a      	str	r2, [r3, #20]
 801ebd2:	e05a      	b.n	801ec8a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801ebd4:	7bfb      	ldrb	r3, [r7, #15]
 801ebd6:	2b07      	cmp	r3, #7
 801ebd8:	d92a      	bls.n	801ec30 <IO004_EnableOutputDriver+0x118>
 801ebda:	7bfb      	ldrb	r3, [r7, #15]
 801ebdc:	2b0b      	cmp	r3, #11
 801ebde:	d827      	bhi.n	801ec30 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 801ebe0:	7bfb      	ldrb	r3, [r7, #15]
 801ebe2:	f1a3 0308 	sub.w	r3, r3, #8
 801ebe6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ebe8:	687b      	ldr	r3, [r7, #4]
 801ebea:	685b      	ldr	r3, [r3, #4]
 801ebec:	687a      	ldr	r2, [r7, #4]
 801ebee:	6852      	ldr	r2, [r2, #4]
 801ebf0:	6991      	ldr	r1, [r2, #24]
 801ebf2:	7bfa      	ldrb	r2, [r7, #15]
 801ebf4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ebf8:	f102 0203 	add.w	r2, r2, #3
 801ebfc:	f04f 001f 	mov.w	r0, #31
 801ec00:	fa00 f202 	lsl.w	r2, r0, r2
 801ec04:	ea6f 0202 	mvn.w	r2, r2
 801ec08:	400a      	ands	r2, r1
 801ec0a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ec0c:	687b      	ldr	r3, [r7, #4]
 801ec0e:	685b      	ldr	r3, [r3, #4]
 801ec10:	687a      	ldr	r2, [r7, #4]
 801ec12:	6852      	ldr	r2, [r2, #4]
 801ec14:	6991      	ldr	r1, [r2, #24]
 801ec16:	78fa      	ldrb	r2, [r7, #3]
 801ec18:	f002 001f 	and.w	r0, r2, #31
 801ec1c:	7bfa      	ldrb	r2, [r7, #15]
 801ec1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec22:	f102 0203 	add.w	r2, r2, #3
 801ec26:	fa00 f202 	lsl.w	r2, r0, r2
 801ec2a:	430a      	orrs	r2, r1
 801ec2c:	619a      	str	r2, [r3, #24]
 801ec2e:	e02c      	b.n	801ec8a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801ec30:	7bfb      	ldrb	r3, [r7, #15]
 801ec32:	2b0b      	cmp	r3, #11
 801ec34:	d929      	bls.n	801ec8a <IO004_EnableOutputDriver+0x172>
 801ec36:	7bfb      	ldrb	r3, [r7, #15]
 801ec38:	2b0f      	cmp	r3, #15
 801ec3a:	d826      	bhi.n	801ec8a <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 801ec3c:	7bfb      	ldrb	r3, [r7, #15]
 801ec3e:	f1a3 030c 	sub.w	r3, r3, #12
 801ec42:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ec44:	687b      	ldr	r3, [r7, #4]
 801ec46:	685b      	ldr	r3, [r3, #4]
 801ec48:	687a      	ldr	r2, [r7, #4]
 801ec4a:	6852      	ldr	r2, [r2, #4]
 801ec4c:	69d1      	ldr	r1, [r2, #28]
 801ec4e:	7bfa      	ldrb	r2, [r7, #15]
 801ec50:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec54:	f102 0203 	add.w	r2, r2, #3
 801ec58:	f04f 001f 	mov.w	r0, #31
 801ec5c:	fa00 f202 	lsl.w	r2, r0, r2
 801ec60:	ea6f 0202 	mvn.w	r2, r2
 801ec64:	400a      	ands	r2, r1
 801ec66:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ec68:	687b      	ldr	r3, [r7, #4]
 801ec6a:	685b      	ldr	r3, [r3, #4]
 801ec6c:	687a      	ldr	r2, [r7, #4]
 801ec6e:	6852      	ldr	r2, [r2, #4]
 801ec70:	69d1      	ldr	r1, [r2, #28]
 801ec72:	78fa      	ldrb	r2, [r7, #3]
 801ec74:	f002 001f 	and.w	r0, r2, #31
 801ec78:	7bfa      	ldrb	r2, [r7, #15]
 801ec7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec7e:	f102 0203 	add.w	r2, r2, #3
 801ec82:	fa00 f202 	lsl.w	r2, r0, r2
 801ec86:	430a      	orrs	r2, r1
 801ec88:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 801ec8a:	f107 0714 	add.w	r7, r7, #20
 801ec8e:	46bd      	mov	sp, r7
 801ec90:	bc80      	pop	{r7}
 801ec92:	4770      	bx	lr

0801ec94 <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 801ec94:	b580      	push	{r7, lr}
 801ec96:	b084      	sub	sp, #16
 801ec98:	af00      	add	r7, sp, #0
 801ec9a:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 801ec9c:	687b      	ldr	r3, [r7, #4]
 801ec9e:	785b      	ldrb	r3, [r3, #1]
 801eca0:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 801eca2:	687b      	ldr	r3, [r7, #4]
 801eca4:	69db      	ldr	r3, [r3, #28]
 801eca6:	2b01      	cmp	r3, #1
 801eca8:	d107      	bne.n	801ecba <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 801ecaa:	687b      	ldr	r3, [r7, #4]
 801ecac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ecae:	687a      	ldr	r2, [r7, #4]
 801ecb0:	6851      	ldr	r1, [r2, #4]
 801ecb2:	68fa      	ldr	r2, [r7, #12]
 801ecb4:	fa01 f202 	lsl.w	r2, r1, r2
 801ecb8:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 801ecba:	6878      	ldr	r0, [r7, #4]
 801ecbc:	68f9      	ldr	r1, [r7, #12]
 801ecbe:	f000 f825 	bl	801ed0c <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 801ecc2:	687b      	ldr	r3, [r7, #4]
 801ecc4:	68db      	ldr	r3, [r3, #12]
 801ecc6:	2b01      	cmp	r3, #1
 801ecc8:	d10b      	bne.n	801ece2 <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 801ecca:	687b      	ldr	r3, [r7, #4]
 801eccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ecce:	687a      	ldr	r2, [r7, #4]
 801ecd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ecd2:	6f51      	ldr	r1, [r2, #116]	; 0x74
 801ecd4:	68fa      	ldr	r2, [r7, #12]
 801ecd6:	f04f 0002 	mov.w	r0, #2
 801ecda:	fa00 f202 	lsl.w	r2, r0, r2
 801ecde:	430a      	orrs	r2, r1
 801ece0:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 801ece2:	687b      	ldr	r3, [r7, #4]
 801ece4:	69db      	ldr	r3, [r3, #28]
 801ece6:	2b01      	cmp	r3, #1
 801ece8:	d103      	bne.n	801ecf2 <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 801ecea:	6878      	ldr	r0, [r7, #4]
 801ecec:	68f9      	ldr	r1, [r7, #12]
 801ecee:	f000 f85d 	bl	801edac <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 801ecf2:	687b      	ldr	r3, [r7, #4]
 801ecf4:	69db      	ldr	r3, [r3, #28]
 801ecf6:	2b00      	cmp	r3, #0
 801ecf8:	d103      	bne.n	801ed02 <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 801ecfa:	6878      	ldr	r0, [r7, #4]
 801ecfc:	68f9      	ldr	r1, [r7, #12]
 801ecfe:	f000 f8c3 	bl	801ee88 <IO002_IOCR_OE_Disabled_lInit>
	}
}
 801ed02:	f107 0710 	add.w	r7, r7, #16
 801ed06:	46bd      	mov	sp, r7
 801ed08:	bd80      	pop	{r7, pc}
 801ed0a:	bf00      	nop

0801ed0c <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 801ed0c:	b480      	push	{r7}
 801ed0e:	b083      	sub	sp, #12
 801ed10:	af00      	add	r7, sp, #0
 801ed12:	6078      	str	r0, [r7, #4]
 801ed14:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 801ed16:	687b      	ldr	r3, [r7, #4]
 801ed18:	69db      	ldr	r3, [r3, #28]
 801ed1a:	2b01      	cmp	r3, #1
 801ed1c:	d141      	bne.n	801eda2 <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 801ed1e:	683b      	ldr	r3, [r7, #0]
 801ed20:	2b07      	cmp	r3, #7
 801ed22:	d81f      	bhi.n	801ed64 <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 801ed24:	687b      	ldr	r3, [r7, #4]
 801ed26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ed28:	2b00      	cmp	r3, #0
 801ed2a:	d03a      	beq.n	801eda2 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 801ed2c:	687b      	ldr	r3, [r7, #4]
 801ed2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ed30:	687a      	ldr	r2, [r7, #4]
 801ed32:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801ed34:	6811      	ldr	r1, [r2, #0]
 801ed36:	687a      	ldr	r2, [r7, #4]
 801ed38:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801ed3a:	ea6f 0202 	mvn.w	r2, r2
 801ed3e:	400a      	ands	r2, r1
 801ed40:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801ed42:	687b      	ldr	r3, [r7, #4]
 801ed44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ed46:	687a      	ldr	r2, [r7, #4]
 801ed48:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801ed4a:	6811      	ldr	r1, [r2, #0]
 801ed4c:	687a      	ldr	r2, [r7, #4]
 801ed4e:	6890      	ldr	r0, [r2, #8]
 801ed50:	687a      	ldr	r2, [r7, #4]
 801ed52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 801ed54:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 801ed58:	687a      	ldr	r2, [r7, #4]
 801ed5a:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801ed5c:	4002      	ands	r2, r0
 801ed5e:	430a      	orrs	r2, r1
 801ed60:	601a      	str	r2, [r3, #0]
 801ed62:	e01e      	b.n	801eda2 <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 801ed64:	687b      	ldr	r3, [r7, #4]
 801ed66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801ed68:	2b00      	cmp	r3, #0
 801ed6a:	d01a      	beq.n	801eda2 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 801ed6c:	687b      	ldr	r3, [r7, #4]
 801ed6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801ed70:	687a      	ldr	r2, [r7, #4]
 801ed72:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801ed74:	6811      	ldr	r1, [r2, #0]
 801ed76:	687a      	ldr	r2, [r7, #4]
 801ed78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801ed7a:	ea6f 0202 	mvn.w	r2, r2
 801ed7e:	400a      	ands	r2, r1
 801ed80:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801ed82:	687b      	ldr	r3, [r7, #4]
 801ed84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801ed86:	687a      	ldr	r2, [r7, #4]
 801ed88:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801ed8a:	6811      	ldr	r1, [r2, #0]
 801ed8c:	687a      	ldr	r2, [r7, #4]
 801ed8e:	6890      	ldr	r0, [r2, #8]
 801ed90:	687a      	ldr	r2, [r7, #4]
 801ed92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801ed94:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 801ed98:	687a      	ldr	r2, [r7, #4]
 801ed9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801ed9c:	4002      	ands	r2, r0
 801ed9e:	430a      	orrs	r2, r1
 801eda0:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 801eda2:	f107 070c 	add.w	r7, r7, #12
 801eda6:	46bd      	mov	sp, r7
 801eda8:	bc80      	pop	{r7}
 801edaa:	4770      	bx	lr

0801edac <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801edac:	b480      	push	{r7}
 801edae:	b083      	sub	sp, #12
 801edb0:	af00      	add	r7, sp, #0
 801edb2:	6078      	str	r0, [r7, #4]
 801edb4:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801edb6:	683b      	ldr	r3, [r7, #0]
 801edb8:	2b03      	cmp	r3, #3
 801edba:	d810      	bhi.n	801edde <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 801edbc:	687b      	ldr	r3, [r7, #4]
 801edbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801edc0:	687a      	ldr	r2, [r7, #4]
 801edc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801edc4:	6911      	ldr	r1, [r2, #16]
 801edc6:	687a      	ldr	r2, [r7, #4]
 801edc8:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801edca:	683a      	ldr	r2, [r7, #0]
 801edcc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801edd0:	f102 0203 	add.w	r2, r2, #3
 801edd4:	fa00 f202 	lsl.w	r2, r0, r2
 801edd8:	430a      	orrs	r2, r1
 801edda:	611a      	str	r2, [r3, #16]
 801eddc:	e04f      	b.n	801ee7e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801edde:	683b      	ldr	r3, [r7, #0]
 801ede0:	2b03      	cmp	r3, #3
 801ede2:	d917      	bls.n	801ee14 <IO002_IOCR_OE_Enabled_lInit+0x68>
 801ede4:	683b      	ldr	r3, [r7, #0]
 801ede6:	2b07      	cmp	r3, #7
 801ede8:	d814      	bhi.n	801ee14 <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801edea:	683b      	ldr	r3, [r7, #0]
 801edec:	f1a3 0304 	sub.w	r3, r3, #4
 801edf0:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 801edf2:	687b      	ldr	r3, [r7, #4]
 801edf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801edf6:	687a      	ldr	r2, [r7, #4]
 801edf8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801edfa:	6951      	ldr	r1, [r2, #20]
 801edfc:	687a      	ldr	r2, [r7, #4]
 801edfe:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801ee00:	683a      	ldr	r2, [r7, #0]
 801ee02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee06:	f102 0203 	add.w	r2, r2, #3
 801ee0a:	fa00 f202 	lsl.w	r2, r0, r2
 801ee0e:	430a      	orrs	r2, r1
 801ee10:	615a      	str	r2, [r3, #20]
 801ee12:	e034      	b.n	801ee7e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801ee14:	683b      	ldr	r3, [r7, #0]
 801ee16:	2b07      	cmp	r3, #7
 801ee18:	d917      	bls.n	801ee4a <IO002_IOCR_OE_Enabled_lInit+0x9e>
 801ee1a:	683b      	ldr	r3, [r7, #0]
 801ee1c:	2b0b      	cmp	r3, #11
 801ee1e:	d814      	bhi.n	801ee4a <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801ee20:	683b      	ldr	r3, [r7, #0]
 801ee22:	f1a3 0308 	sub.w	r3, r3, #8
 801ee26:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 801ee28:	687b      	ldr	r3, [r7, #4]
 801ee2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ee2c:	687a      	ldr	r2, [r7, #4]
 801ee2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ee30:	6991      	ldr	r1, [r2, #24]
 801ee32:	687a      	ldr	r2, [r7, #4]
 801ee34:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801ee36:	683a      	ldr	r2, [r7, #0]
 801ee38:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee3c:	f102 0203 	add.w	r2, r2, #3
 801ee40:	fa00 f202 	lsl.w	r2, r0, r2
 801ee44:	430a      	orrs	r2, r1
 801ee46:	619a      	str	r2, [r3, #24]
 801ee48:	e019      	b.n	801ee7e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801ee4a:	683b      	ldr	r3, [r7, #0]
 801ee4c:	2b0b      	cmp	r3, #11
 801ee4e:	d916      	bls.n	801ee7e <IO002_IOCR_OE_Enabled_lInit+0xd2>
 801ee50:	683b      	ldr	r3, [r7, #0]
 801ee52:	2b0f      	cmp	r3, #15
 801ee54:	d813      	bhi.n	801ee7e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801ee56:	683b      	ldr	r3, [r7, #0]
 801ee58:	f1a3 030c 	sub.w	r3, r3, #12
 801ee5c:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 801ee5e:	687b      	ldr	r3, [r7, #4]
 801ee60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ee62:	687a      	ldr	r2, [r7, #4]
 801ee64:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ee66:	69d1      	ldr	r1, [r2, #28]
 801ee68:	687a      	ldr	r2, [r7, #4]
 801ee6a:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801ee6c:	683a      	ldr	r2, [r7, #0]
 801ee6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee72:	f102 0203 	add.w	r2, r2, #3
 801ee76:	fa00 f202 	lsl.w	r2, r0, r2
 801ee7a:	430a      	orrs	r2, r1
 801ee7c:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 801ee7e:	f107 070c 	add.w	r7, r7, #12
 801ee82:	46bd      	mov	sp, r7
 801ee84:	bc80      	pop	{r7}
 801ee86:	4770      	bx	lr

0801ee88 <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801ee88:	b480      	push	{r7}
 801ee8a:	b083      	sub	sp, #12
 801ee8c:	af00      	add	r7, sp, #0
 801ee8e:	6078      	str	r0, [r7, #4]
 801ee90:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801ee92:	683b      	ldr	r3, [r7, #0]
 801ee94:	2b03      	cmp	r3, #3
 801ee96:	d810      	bhi.n	801eeba <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801ee98:	687b      	ldr	r3, [r7, #4]
 801ee9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ee9c:	687a      	ldr	r2, [r7, #4]
 801ee9e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eea0:	6911      	ldr	r1, [r2, #16]
 801eea2:	687a      	ldr	r2, [r7, #4]
 801eea4:	6950      	ldr	r0, [r2, #20]
 801eea6:	683a      	ldr	r2, [r7, #0]
 801eea8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eeac:	f102 0203 	add.w	r2, r2, #3
 801eeb0:	fa00 f202 	lsl.w	r2, r0, r2
 801eeb4:	430a      	orrs	r2, r1
 801eeb6:	611a      	str	r2, [r3, #16]
 801eeb8:	e04f      	b.n	801ef5a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801eeba:	683b      	ldr	r3, [r7, #0]
 801eebc:	2b03      	cmp	r3, #3
 801eebe:	d917      	bls.n	801eef0 <IO002_IOCR_OE_Disabled_lInit+0x68>
 801eec0:	683b      	ldr	r3, [r7, #0]
 801eec2:	2b07      	cmp	r3, #7
 801eec4:	d814      	bhi.n	801eef0 <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801eec6:	683b      	ldr	r3, [r7, #0]
 801eec8:	f1a3 0304 	sub.w	r3, r3, #4
 801eecc:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801eece:	687b      	ldr	r3, [r7, #4]
 801eed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eed2:	687a      	ldr	r2, [r7, #4]
 801eed4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eed6:	6951      	ldr	r1, [r2, #20]
 801eed8:	687a      	ldr	r2, [r7, #4]
 801eeda:	6950      	ldr	r0, [r2, #20]
 801eedc:	683a      	ldr	r2, [r7, #0]
 801eede:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eee2:	f102 0203 	add.w	r2, r2, #3
 801eee6:	fa00 f202 	lsl.w	r2, r0, r2
 801eeea:	430a      	orrs	r2, r1
 801eeec:	615a      	str	r2, [r3, #20]
 801eeee:	e034      	b.n	801ef5a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801eef0:	683b      	ldr	r3, [r7, #0]
 801eef2:	2b07      	cmp	r3, #7
 801eef4:	d917      	bls.n	801ef26 <IO002_IOCR_OE_Disabled_lInit+0x9e>
 801eef6:	683b      	ldr	r3, [r7, #0]
 801eef8:	2b0b      	cmp	r3, #11
 801eefa:	d814      	bhi.n	801ef26 <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801eefc:	683b      	ldr	r3, [r7, #0]
 801eefe:	f1a3 0308 	sub.w	r3, r3, #8
 801ef02:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801ef04:	687b      	ldr	r3, [r7, #4]
 801ef06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ef08:	687a      	ldr	r2, [r7, #4]
 801ef0a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ef0c:	6991      	ldr	r1, [r2, #24]
 801ef0e:	687a      	ldr	r2, [r7, #4]
 801ef10:	6950      	ldr	r0, [r2, #20]
 801ef12:	683a      	ldr	r2, [r7, #0]
 801ef14:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ef18:	f102 0203 	add.w	r2, r2, #3
 801ef1c:	fa00 f202 	lsl.w	r2, r0, r2
 801ef20:	430a      	orrs	r2, r1
 801ef22:	619a      	str	r2, [r3, #24]
 801ef24:	e019      	b.n	801ef5a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801ef26:	683b      	ldr	r3, [r7, #0]
 801ef28:	2b0b      	cmp	r3, #11
 801ef2a:	d916      	bls.n	801ef5a <IO002_IOCR_OE_Disabled_lInit+0xd2>
 801ef2c:	683b      	ldr	r3, [r7, #0]
 801ef2e:	2b0f      	cmp	r3, #15
 801ef30:	d813      	bhi.n	801ef5a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801ef32:	683b      	ldr	r3, [r7, #0]
 801ef34:	f1a3 030c 	sub.w	r3, r3, #12
 801ef38:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801ef3a:	687b      	ldr	r3, [r7, #4]
 801ef3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ef3e:	687a      	ldr	r2, [r7, #4]
 801ef40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801ef42:	69d1      	ldr	r1, [r2, #28]
 801ef44:	687a      	ldr	r2, [r7, #4]
 801ef46:	6950      	ldr	r0, [r2, #20]
 801ef48:	683a      	ldr	r2, [r7, #0]
 801ef4a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ef4e:	f102 0203 	add.w	r2, r2, #3
 801ef52:	fa00 f202 	lsl.w	r2, r0, r2
 801ef56:	430a      	orrs	r2, r1
 801ef58:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 801ef5a:	f107 070c 	add.w	r7, r7, #12
 801ef5e:	46bd      	mov	sp, r7
 801ef60:	bc80      	pop	{r7}
 801ef62:	4770      	bx	lr

0801ef64 <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 801ef64:	b580      	push	{r7, lr}
 801ef66:	b082      	sub	sp, #8
 801ef68:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 801ef6a:	f04f 0300 	mov.w	r3, #0
 801ef6e:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801ef70:	e00d      	b.n	801ef8e <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 801ef72:	f240 13bc 	movw	r3, #444	; 0x1bc
 801ef76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ef7a:	687a      	ldr	r2, [r7, #4]
 801ef7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ef80:	4618      	mov	r0, r3
 801ef82:	f7ff fe87 	bl	801ec94 <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801ef86:	687b      	ldr	r3, [r7, #4]
 801ef88:	f103 0301 	add.w	r3, r3, #1
 801ef8c:	607b      	str	r3, [r7, #4]
 801ef8e:	687b      	ldr	r3, [r7, #4]
 801ef90:	2b01      	cmp	r3, #1
 801ef92:	d9ee      	bls.n	801ef72 <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 801ef94:	f107 0708 	add.w	r7, r7, #8
 801ef98:	46bd      	mov	sp, r7
 801ef9a:	bd80      	pop	{r7, pc}

0801ef9c <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 801ef9c:	b084      	sub	sp, #16
 801ef9e:	b480      	push	{r7}
 801efa0:	af00      	add	r7, sp, #0
 801efa2:	f107 0c04 	add.w	ip, r7, #4
 801efa6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 801efaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801efac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801efae:	797b      	ldrb	r3, [r7, #5]
 801efb0:	fa22 f303 	lsr.w	r3, r2, r3
 801efb4:	f003 0301 	and.w	r3, r3, #1
	
}
 801efb8:	4618      	mov	r0, r3
 801efba:	46bd      	mov	sp, r7
 801efbc:	bc80      	pop	{r7}
 801efbe:	b004      	add	sp, #16
 801efc0:	4770      	bx	lr
 801efc2:	bf00      	nop

0801efc4 <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 801efc4:	b084      	sub	sp, #16
 801efc6:	b480      	push	{r7}
 801efc8:	af00      	add	r7, sp, #0
 801efca:	f107 0c04 	add.w	ip, r7, #4
 801efce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801efd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801efd4:	797a      	ldrb	r2, [r7, #5]
 801efd6:	f04f 0101 	mov.w	r1, #1
 801efda:	fa01 f202 	lsl.w	r2, r1, r2
 801efde:	605a      	str	r2, [r3, #4]
}
 801efe0:	46bd      	mov	sp, r7
 801efe2:	bc80      	pop	{r7}
 801efe4:	b004      	add	sp, #16
 801efe6:	4770      	bx	lr

0801efe8 <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 801efe8:	b084      	sub	sp, #16
 801efea:	b480      	push	{r7}
 801efec:	af00      	add	r7, sp, #0
 801efee:	f107 0c04 	add.w	ip, r7, #4
 801eff2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 801eff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801eff8:	797a      	ldrb	r2, [r7, #5]
 801effa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801effe:	fa01 f202 	lsl.w	r2, r1, r2
 801f002:	605a      	str	r2, [r3, #4]
}
 801f004:	46bd      	mov	sp, r7
 801f006:	bc80      	pop	{r7}
 801f008:	b004      	add	sp, #16
 801f00a:	4770      	bx	lr

0801f00c <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 801f00c:	b084      	sub	sp, #16
 801f00e:	b480      	push	{r7}
 801f010:	af00      	add	r7, sp, #0
 801f012:	f107 0c04 	add.w	ip, r7, #4
 801f016:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 801f01a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801f01c:	2b00      	cmp	r3, #0
 801f01e:	d007      	beq.n	801f030 <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801f020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f022:	797a      	ldrb	r2, [r7, #5]
 801f024:	f04f 0101 	mov.w	r1, #1
 801f028:	fa01 f202 	lsl.w	r2, r1, r2
 801f02c:	605a      	str	r2, [r3, #4]
 801f02e:	e006      	b.n	801f03e <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 801f030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f032:	797a      	ldrb	r2, [r7, #5]
 801f034:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801f038:	fa01 f202 	lsl.w	r2, r1, r2
 801f03c:	605a      	str	r2, [r3, #4]
	}
}
 801f03e:	46bd      	mov	sp, r7
 801f040:	bc80      	pop	{r7}
 801f042:	b004      	add	sp, #16
 801f044:	4770      	bx	lr
 801f046:	bf00      	nop

0801f048 <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 801f048:	b084      	sub	sp, #16
 801f04a:	b480      	push	{r7}
 801f04c:	af00      	add	r7, sp, #0
 801f04e:	f107 0c04 	add.w	ip, r7, #4
 801f052:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 801f056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f058:	797a      	ldrb	r2, [r7, #5]
 801f05a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 801f05e:	fa01 f202 	lsl.w	r2, r1, r2
 801f062:	605a      	str	r2, [r3, #4]
}
 801f064:	46bd      	mov	sp, r7
 801f066:	bc80      	pop	{r7}
 801f068:	b004      	add	sp, #16
 801f06a:	4770      	bx	lr

0801f06c <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 801f06c:	b480      	push	{r7}
 801f06e:	b083      	sub	sp, #12
 801f070:	af00      	add	r7, sp, #0
 801f072:	6078      	str	r0, [r7, #4]
 801f074:	460b      	mov	r3, r1
 801f076:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 801f078:	f107 070c 	add.w	r7, r7, #12
 801f07c:	46bd      	mov	sp, r7
 801f07e:	bc80      	pop	{r7}
 801f080:	4770      	bx	lr
 801f082:	bf00      	nop

0801f084 <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 801f084:	b480      	push	{r7}
 801f086:	b083      	sub	sp, #12
 801f088:	af00      	add	r7, sp, #0
 801f08a:	6078      	str	r0, [r7, #4]
 801f08c:	460b      	mov	r3, r1
 801f08e:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 801f090:	f107 070c 	add.w	r7, r7, #12
 801f094:	46bd      	mov	sp, r7
 801f096:	bc80      	pop	{r7}
 801f098:	4770      	bx	lr
 801f09a:	bf00      	nop

0801f09c <IO001_Init>:
/** @ingroup IO001_Func
 * @{
 */

void IO001_Init(void)
{
 801f09c:	b480      	push	{r7}
 801f09e:	af00      	add	r7, sp, #0
   /* <<<DD_IO001_API_1>>> */

  /* Configuration of Port 14 Pin 5 based on User configuration */
  /* Enable Digital Pad Input*/
  IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 5));
 801f0a0:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
 801f0a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f0a8:	685a      	ldr	r2, [r3, #4]
 801f0aa:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
 801f0ae:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f0b2:	685b      	ldr	r3, [r3, #4]
 801f0b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801f0b6:	f023 0320 	bic.w	r3, r3, #32
 801f0ba:	6613      	str	r3, [r2, #96]	; 0x60
  /*configure the Digital Input characteristics in IOCR register*/
  IO001_Handle0.PortRegs->IOCR4 |= (0U << 11);
 801f0bc:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
 801f0c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f0c4:	685a      	ldr	r2, [r3, #4]
 801f0c6:	f24c 33d8 	movw	r3, #50136	; 0xc3d8
 801f0ca:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f0ce:	685b      	ldr	r3, [r3, #4]
 801f0d0:	695b      	ldr	r3, [r3, #20]
 801f0d2:	6153      	str	r3, [r2, #20]
}
 801f0d4:	46bd      	mov	sp, r7
 801f0d6:	bc80      	pop	{r7}
 801f0d8:	4770      	bx	lr
 801f0da:	bf00      	nop

0801f0dc <IO001_EnableDigitalInput>:

void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
{
 801f0dc:	b480      	push	{r7}
 801f0de:	b085      	sub	sp, #20
 801f0e0:	af00      	add	r7, sp, #0
 801f0e2:	6078      	str	r0, [r7, #4]
 801f0e4:	460b      	mov	r3, r1
 801f0e6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 801f0e8:	687b      	ldr	r3, [r7, #4]
 801f0ea:	785b      	ldrb	r3, [r3, #1]
 801f0ec:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO001_API_2>>> */
     
  /* Enable Digital Mode */
  Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
 801f0ee:	687b      	ldr	r3, [r7, #4]
 801f0f0:	685b      	ldr	r3, [r3, #4]
 801f0f2:	687a      	ldr	r2, [r7, #4]
 801f0f4:	6852      	ldr	r2, [r2, #4]
 801f0f6:	6e11      	ldr	r1, [r2, #96]	; 0x60
 801f0f8:	7bfa      	ldrb	r2, [r7, #15]
 801f0fa:	f04f 0001 	mov.w	r0, #1
 801f0fe:	fa00 f202 	lsl.w	r2, r0, r2
 801f102:	ea6f 0202 	mvn.w	r2, r2
 801f106:	400a      	ands	r2, r1
 801f108:	661a      	str	r2, [r3, #96]	; 0x60
  if(Pin < 4U)
 801f10a:	7bfb      	ldrb	r3, [r7, #15]
 801f10c:	2b03      	cmp	r3, #3
 801f10e:	d823      	bhi.n	801f158 <IO001_EnableDigitalInput+0x7c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f110:	687b      	ldr	r3, [r7, #4]
 801f112:	685b      	ldr	r3, [r3, #4]
 801f114:	687a      	ldr	r2, [r7, #4]
 801f116:	6852      	ldr	r2, [r2, #4]
 801f118:	6911      	ldr	r1, [r2, #16]
 801f11a:	7bfa      	ldrb	r2, [r7, #15]
 801f11c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f120:	f102 0203 	add.w	r2, r2, #3
 801f124:	f04f 001f 	mov.w	r0, #31
 801f128:	fa00 f202 	lsl.w	r2, r0, r2
 801f12c:	ea6f 0202 	mvn.w	r2, r2
 801f130:	400a      	ands	r2, r1
 801f132:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f134:	687b      	ldr	r3, [r7, #4]
 801f136:	685b      	ldr	r3, [r3, #4]
 801f138:	687a      	ldr	r2, [r7, #4]
 801f13a:	6852      	ldr	r2, [r2, #4]
 801f13c:	6911      	ldr	r1, [r2, #16]
 801f13e:	78fa      	ldrb	r2, [r7, #3]
 801f140:	f002 001f 	and.w	r0, r2, #31
 801f144:	7bfa      	ldrb	r2, [r7, #15]
 801f146:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f14a:	f102 0203 	add.w	r2, r2, #3
 801f14e:	fa00 f202 	lsl.w	r2, r0, r2
 801f152:	430a      	orrs	r2, r1
 801f154:	611a      	str	r2, [r3, #16]
 801f156:	e088      	b.n	801f26a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801f158:	7bfb      	ldrb	r3, [r7, #15]
 801f15a:	2b03      	cmp	r3, #3
 801f15c:	d92a      	bls.n	801f1b4 <IO001_EnableDigitalInput+0xd8>
 801f15e:	7bfb      	ldrb	r3, [r7, #15]
 801f160:	2b07      	cmp	r3, #7
 801f162:	d827      	bhi.n	801f1b4 <IO001_EnableDigitalInput+0xd8>
  {
    Pin = Pin - 4U;
 801f164:	7bfb      	ldrb	r3, [r7, #15]
 801f166:	f1a3 0304 	sub.w	r3, r3, #4
 801f16a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f16c:	687b      	ldr	r3, [r7, #4]
 801f16e:	685b      	ldr	r3, [r3, #4]
 801f170:	687a      	ldr	r2, [r7, #4]
 801f172:	6852      	ldr	r2, [r2, #4]
 801f174:	6951      	ldr	r1, [r2, #20]
 801f176:	7bfa      	ldrb	r2, [r7, #15]
 801f178:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f17c:	f102 0203 	add.w	r2, r2, #3
 801f180:	f04f 001f 	mov.w	r0, #31
 801f184:	fa00 f202 	lsl.w	r2, r0, r2
 801f188:	ea6f 0202 	mvn.w	r2, r2
 801f18c:	400a      	ands	r2, r1
 801f18e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f190:	687b      	ldr	r3, [r7, #4]
 801f192:	685b      	ldr	r3, [r3, #4]
 801f194:	687a      	ldr	r2, [r7, #4]
 801f196:	6852      	ldr	r2, [r2, #4]
 801f198:	6951      	ldr	r1, [r2, #20]
 801f19a:	78fa      	ldrb	r2, [r7, #3]
 801f19c:	f002 001f 	and.w	r0, r2, #31
 801f1a0:	7bfa      	ldrb	r2, [r7, #15]
 801f1a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f1a6:	f102 0203 	add.w	r2, r2, #3
 801f1aa:	fa00 f202 	lsl.w	r2, r0, r2
 801f1ae:	430a      	orrs	r2, r1
 801f1b0:	615a      	str	r2, [r3, #20]
 801f1b2:	e05a      	b.n	801f26a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801f1b4:	7bfb      	ldrb	r3, [r7, #15]
 801f1b6:	2b07      	cmp	r3, #7
 801f1b8:	d92a      	bls.n	801f210 <IO001_EnableDigitalInput+0x134>
 801f1ba:	7bfb      	ldrb	r3, [r7, #15]
 801f1bc:	2b0b      	cmp	r3, #11
 801f1be:	d827      	bhi.n	801f210 <IO001_EnableDigitalInput+0x134>
  {
    Pin = Pin - 8U;
 801f1c0:	7bfb      	ldrb	r3, [r7, #15]
 801f1c2:	f1a3 0308 	sub.w	r3, r3, #8
 801f1c6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f1c8:	687b      	ldr	r3, [r7, #4]
 801f1ca:	685b      	ldr	r3, [r3, #4]
 801f1cc:	687a      	ldr	r2, [r7, #4]
 801f1ce:	6852      	ldr	r2, [r2, #4]
 801f1d0:	6991      	ldr	r1, [r2, #24]
 801f1d2:	7bfa      	ldrb	r2, [r7, #15]
 801f1d4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f1d8:	f102 0203 	add.w	r2, r2, #3
 801f1dc:	f04f 001f 	mov.w	r0, #31
 801f1e0:	fa00 f202 	lsl.w	r2, r0, r2
 801f1e4:	ea6f 0202 	mvn.w	r2, r2
 801f1e8:	400a      	ands	r2, r1
 801f1ea:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f1ec:	687b      	ldr	r3, [r7, #4]
 801f1ee:	685b      	ldr	r3, [r3, #4]
 801f1f0:	687a      	ldr	r2, [r7, #4]
 801f1f2:	6852      	ldr	r2, [r2, #4]
 801f1f4:	6991      	ldr	r1, [r2, #24]
 801f1f6:	78fa      	ldrb	r2, [r7, #3]
 801f1f8:	f002 001f 	and.w	r0, r2, #31
 801f1fc:	7bfa      	ldrb	r2, [r7, #15]
 801f1fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f202:	f102 0203 	add.w	r2, r2, #3
 801f206:	fa00 f202 	lsl.w	r2, r0, r2
 801f20a:	430a      	orrs	r2, r1
 801f20c:	619a      	str	r2, [r3, #24]
 801f20e:	e02c      	b.n	801f26a <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801f210:	7bfb      	ldrb	r3, [r7, #15]
 801f212:	2b0b      	cmp	r3, #11
 801f214:	d929      	bls.n	801f26a <IO001_EnableDigitalInput+0x18e>
 801f216:	7bfb      	ldrb	r3, [r7, #15]
 801f218:	2b0f      	cmp	r3, #15
 801f21a:	d826      	bhi.n	801f26a <IO001_EnableDigitalInput+0x18e>
  {
    Pin = Pin - 12U;
 801f21c:	7bfb      	ldrb	r3, [r7, #15]
 801f21e:	f1a3 030c 	sub.w	r3, r3, #12
 801f222:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f224:	687b      	ldr	r3, [r7, #4]
 801f226:	685b      	ldr	r3, [r3, #4]
 801f228:	687a      	ldr	r2, [r7, #4]
 801f22a:	6852      	ldr	r2, [r2, #4]
 801f22c:	69d1      	ldr	r1, [r2, #28]
 801f22e:	7bfa      	ldrb	r2, [r7, #15]
 801f230:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f234:	f102 0203 	add.w	r2, r2, #3
 801f238:	f04f 001f 	mov.w	r0, #31
 801f23c:	fa00 f202 	lsl.w	r2, r0, r2
 801f240:	ea6f 0202 	mvn.w	r2, r2
 801f244:	400a      	ands	r2, r1
 801f246:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f248:	687b      	ldr	r3, [r7, #4]
 801f24a:	685b      	ldr	r3, [r3, #4]
 801f24c:	687a      	ldr	r2, [r7, #4]
 801f24e:	6852      	ldr	r2, [r2, #4]
 801f250:	69d1      	ldr	r1, [r2, #28]
 801f252:	78fa      	ldrb	r2, [r7, #3]
 801f254:	f002 001f 	and.w	r0, r2, #31
 801f258:	7bfa      	ldrb	r2, [r7, #15]
 801f25a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f25e:	f102 0203 	add.w	r2, r2, #3
 801f262:	fa00 f202 	lsl.w	r2, r0, r2
 801f266:	430a      	orrs	r2, r1
 801f268:	61da      	str	r2, [r3, #28]
  }
  else
  {
   /*Not supposed to be here */
  }
}
 801f26a:	f107 0714 	add.w	r7, r7, #20
 801f26e:	46bd      	mov	sp, r7
 801f270:	bc80      	pop	{r7}
 801f272:	4770      	bx	lr

0801f274 <IO001_DisableDigitalInput>:

void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
{
 801f274:	b480      	push	{r7}
 801f276:	b083      	sub	sp, #12
 801f278:	af00      	add	r7, sp, #0
 801f27a:	6078      	str	r0, [r7, #4]
  /* <<<DD_IO001_API_3>>> */
  /* Disable Digital Mode */
  Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 801f27c:	687b      	ldr	r3, [r7, #4]
 801f27e:	685b      	ldr	r3, [r3, #4]
 801f280:	687a      	ldr	r2, [r7, #4]
 801f282:	6852      	ldr	r2, [r2, #4]
 801f284:	6e11      	ldr	r1, [r2, #96]	; 0x60
 801f286:	687a      	ldr	r2, [r7, #4]
 801f288:	7852      	ldrb	r2, [r2, #1]
 801f28a:	f04f 0001 	mov.w	r0, #1
 801f28e:	fa00 f202 	lsl.w	r2, r0, r2
 801f292:	430a      	orrs	r2, r1
 801f294:	661a      	str	r2, [r3, #96]	; 0x60
}
 801f296:	f107 070c 	add.w	r7, r7, #12
 801f29a:	46bd      	mov	sp, r7
 801f29c:	bc80      	pop	{r7}
 801f29e:	4770      	bx	lr

0801f2a0 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 801f2a0:	b580      	push	{r7, lr}
 801f2a2:	b086      	sub	sp, #24
 801f2a4:	af00      	add	r7, sp, #0
 801f2a6:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 801f2a8:	f04f 0300 	mov.w	r3, #0
 801f2ac:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 801f2ae:	f04f 0300 	mov.w	r3, #0
 801f2b2:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f2b4:	687b      	ldr	r3, [r7, #4]
 801f2b6:	685b      	ldr	r3, [r3, #4]
 801f2b8:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801f2ba:	697b      	ldr	r3, [r7, #20]
 801f2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f2be:	f023 0204 	bic.w	r2, r3, #4
 801f2c2:	697b      	ldr	r3, [r7, #20]
 801f2c4:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 801f2c6:	697b      	ldr	r3, [r7, #20]
 801f2c8:	68db      	ldr	r3, [r3, #12]
 801f2ca:	f043 0203 	orr.w	r2, r3, #3
 801f2ce:	697b      	ldr	r3, [r7, #20]
 801f2d0:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 801f2d2:	687b      	ldr	r3, [r7, #4]
 801f2d4:	6899      	ldr	r1, [r3, #8]
 801f2d6:	f107 0210 	add.w	r2, r7, #16
 801f2da:	f107 030c 	add.w	r3, r7, #12
 801f2de:	4608      	mov	r0, r1
 801f2e0:	4611      	mov	r1, r2
 801f2e2:	461a      	mov	r2, r3
 801f2e4:	f000 f8ba 	bl	801f45c <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801f2e8:	697b      	ldr	r3, [r7, #20]
 801f2ea:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 801f2ec:	68fb      	ldr	r3, [r7, #12]
 801f2ee:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801f2f2:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801f2f6:	4313      	orrs	r3, r2
 801f2f8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 801f2fc:	697b      	ldr	r3, [r7, #20]
 801f2fe:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801f300:	687b      	ldr	r3, [r7, #4]
 801f302:	689b      	ldr	r3, [r3, #8]
 801f304:	2b64      	cmp	r3, #100	; 0x64
 801f306:	d80f      	bhi.n	801f328 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f308:	697b      	ldr	r3, [r7, #20]
 801f30a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801f30c:	693b      	ldr	r3, [r7, #16]
 801f30e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f312:	f04f 0300 	mov.w	r3, #0
 801f316:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f31a:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f31c:	4313      	orrs	r3, r2
 801f31e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801f322:	697b      	ldr	r3, [r7, #20]
 801f324:	615a      	str	r2, [r3, #20]
 801f326:	e00e      	b.n	801f346 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801f328:	697b      	ldr	r3, [r7, #20]
 801f32a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801f32c:	693b      	ldr	r3, [r7, #16]
 801f32e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f332:	f04f 0300 	mov.w	r3, #0
 801f336:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f33a:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801f33c:	4313      	orrs	r3, r2
 801f33e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801f342:	697b      	ldr	r3, [r7, #20]
 801f344:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 801f346:	697b      	ldr	r3, [r7, #20]
 801f348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801f34a:	f240 3303 	movw	r3, #771	; 0x303
 801f34e:	f2c0 733f 	movt	r3, #1855	; 0x73f
 801f352:	4313      	orrs	r3, r2
 801f354:	697a      	ldr	r2, [r7, #20]
 801f356:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 801f358:	697b      	ldr	r3, [r7, #20]
 801f35a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f35c:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 801f360:	697b      	ldr	r3, [r7, #20]
 801f362:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801f364:	687b      	ldr	r3, [r7, #4]
 801f366:	689b      	ldr	r3, [r3, #8]
 801f368:	2b64      	cmp	r3, #100	; 0x64
 801f36a:	d804      	bhi.n	801f376 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 801f36c:	697b      	ldr	r3, [r7, #20]
 801f36e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801f370:	697b      	ldr	r3, [r7, #20]
 801f372:	63da      	str	r2, [r3, #60]	; 0x3c
 801f374:	e005      	b.n	801f382 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 801f376:	697b      	ldr	r3, [r7, #20]
 801f378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f37a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801f37e:	697b      	ldr	r3, [r7, #20]
 801f380:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 801f382:	687b      	ldr	r3, [r7, #4]
 801f384:	7c1b      	ldrb	r3, [r3, #16]
 801f386:	2b00      	cmp	r3, #0
 801f388:	d005      	beq.n	801f396 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 801f38a:	697b      	ldr	r3, [r7, #20]
 801f38c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f38e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 801f392:	697b      	ldr	r3, [r7, #20]
 801f394:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 801f396:	687b      	ldr	r3, [r7, #4]
 801f398:	7c5b      	ldrb	r3, [r3, #17]
 801f39a:	2b00      	cmp	r3, #0
 801f39c:	d005      	beq.n	801f3aa <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 801f39e:	697b      	ldr	r3, [r7, #20]
 801f3a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f3a2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 801f3a6:	697b      	ldr	r3, [r7, #20]
 801f3a8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 801f3aa:	687b      	ldr	r3, [r7, #4]
 801f3ac:	7c9b      	ldrb	r3, [r3, #18]
 801f3ae:	2b00      	cmp	r3, #0
 801f3b0:	d005      	beq.n	801f3be <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 801f3b2:	697b      	ldr	r3, [r7, #20]
 801f3b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f3b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 801f3ba:	697b      	ldr	r3, [r7, #20]
 801f3bc:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 801f3be:	687b      	ldr	r3, [r7, #4]
 801f3c0:	7cdb      	ldrb	r3, [r3, #19]
 801f3c2:	2b00      	cmp	r3, #0
 801f3c4:	d005      	beq.n	801f3d2 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 801f3c6:	697b      	ldr	r3, [r7, #20]
 801f3c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f3ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801f3ce:	697b      	ldr	r3, [r7, #20]
 801f3d0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 801f3d2:	687b      	ldr	r3, [r7, #4]
 801f3d4:	7d1b      	ldrb	r3, [r3, #20]
 801f3d6:	2b00      	cmp	r3, #0
 801f3d8:	d005      	beq.n	801f3e6 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 801f3da:	697b      	ldr	r3, [r7, #20]
 801f3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f3de:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801f3e2:	697b      	ldr	r3, [r7, #20]
 801f3e4:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 801f3e6:	687b      	ldr	r3, [r7, #4]
 801f3e8:	7d5b      	ldrb	r3, [r3, #21]
 801f3ea:	2b00      	cmp	r3, #0
 801f3ec:	d005      	beq.n	801f3fa <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 801f3ee:	697b      	ldr	r3, [r7, #20]
 801f3f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f3f2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 801f3f6:	697b      	ldr	r3, [r7, #20]
 801f3f8:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 801f3fa:	687b      	ldr	r3, [r7, #4]
 801f3fc:	7d9b      	ldrb	r3, [r3, #22]
 801f3fe:	2b00      	cmp	r3, #0
 801f400:	d005      	beq.n	801f40e <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 801f402:	697b      	ldr	r3, [r7, #20]
 801f404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f406:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801f40a:	697b      	ldr	r3, [r7, #20]
 801f40c:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801f40e:	697b      	ldr	r3, [r7, #20]
 801f410:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 801f414:	687b      	ldr	r3, [r7, #4]
 801f416:	7b1b      	ldrb	r3, [r3, #12]
 801f418:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801f41c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801f420:	431a      	orrs	r2, r3
 801f422:	697b      	ldr	r3, [r7, #20]
 801f424:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801f428:	697b      	ldr	r3, [r7, #20]
 801f42a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 801f42e:	687b      	ldr	r3, [r7, #4]
 801f430:	7b5b      	ldrb	r3, [r3, #13]
 801f432:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801f436:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801f43a:	4313      	orrs	r3, r2
 801f43c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801f440:	697b      	ldr	r3, [r7, #20]
 801f442:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801f446:	697b      	ldr	r3, [r7, #20]
 801f448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f44a:	f043 0204 	orr.w	r2, r3, #4
 801f44e:	697b      	ldr	r3, [r7, #20]
 801f450:	641a      	str	r2, [r3, #64]	; 0x40
}
 801f452:	f107 0718 	add.w	r7, r7, #24
 801f456:	46bd      	mov	sp, r7
 801f458:	bd80      	pop	{r7, pc}
 801f45a:	bf00      	nop

0801f45c <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 801f45c:	b480      	push	{r7}
 801f45e:	b089      	sub	sp, #36	; 0x24
 801f460:	af00      	add	r7, sp, #0
 801f462:	60f8      	str	r0, [r7, #12]
 801f464:	60b9      	str	r1, [r7, #8]
 801f466:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 801f468:	f04f 0300 	mov.w	r3, #0
 801f46c:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 801f46e:	edd7 7a03 	vldr	s15, [r7, #12]
 801f472:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801f476:	eddf 7a59 	vldr	s15, [pc, #356]	; 801f5dc <I2C001_lConfigureBitRate+0x180>
 801f47a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f47e:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 801f482:	f04f 0300 	mov.w	r3, #0
 801f486:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 801f488:	f04f 0300 	mov.w	r3, #0
 801f48c:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 801f48e:	ed97 7a04 	vldr	s14, [r7, #16]
 801f492:	eddf 7a53 	vldr	s15, [pc, #332]	; 801f5e0 <I2C001_lConfigureBitRate+0x184>
 801f496:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f49e:	d808      	bhi.n	801f4b2 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801f4a0:	ed9f 7a50 	vldr	s14, [pc, #320]	; 801f5e4 <I2C001_lConfigureBitRate+0x188>
 801f4a4:	edd7 7a04 	vldr	s15, [r7, #16]
 801f4a8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f4ac:	edc7 7a07 	vstr	s15, [r7, #28]
 801f4b0:	e007      	b.n	801f4c2 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801f4b2:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 801f5e8 <I2C001_lConfigureBitRate+0x18c>
 801f4b6:	edd7 7a04 	vldr	s15, [r7, #16]
 801f4ba:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f4be:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 801f4c2:	ed97 7a07 	vldr	s14, [r7, #28]
 801f4c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f4ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f4ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4d2:	d803      	bhi.n	801f4dc <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 801f4d4:	f04f 0300 	mov.w	r3, #0
 801f4d8:	61bb      	str	r3, [r7, #24]
 801f4da:	e015      	b.n	801f508 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 801f4dc:	ed97 7a07 	vldr	s14, [r7, #28]
 801f4e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f4e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 801f4e8:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 801f4ec:	ed97 7a06 	vldr	s14, [r7, #24]
 801f4f0:	eddf 7a3e 	vldr	s15, [pc, #248]	; 801f5ec <I2C001_lConfigureBitRate+0x190>
 801f4f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f4f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4fc:	dd04      	ble.n	801f508 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 801f4fe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801f502:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801f506:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 801f508:	edd7 7a06 	vldr	s15, [r7, #24]
 801f50c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f510:	68bb      	ldr	r3, [r7, #8]
 801f512:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 801f516:	ed97 7a04 	vldr	s14, [r7, #16]
 801f51a:	eddf 7a31 	vldr	s15, [pc, #196]	; 801f5e0 <I2C001_lConfigureBitRate+0x184>
 801f51e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f526:	d81f      	bhi.n	801f568 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801f528:	ed97 7a04 	vldr	s14, [r7, #16]
 801f52c:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 801f530:	ee27 7a27 	vmul.f32	s14, s14, s15
 801f534:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801f5f0 <I2C001_lConfigureBitRate+0x194>
 801f538:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801f53c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 801f5f4 <I2C001_lConfigureBitRate+0x198>
 801f540:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801f544:	68bb      	ldr	r3, [r7, #8]
 801f546:	edd3 7a00 	vldr	s15, [r3]
 801f54a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f54e:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f552:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801f556:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801f55a:	eddf 7a27 	vldr	s15, [pc, #156]	; 801f5f8 <I2C001_lConfigureBitRate+0x19c>
 801f55e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f562:	edc7 7a05 	vstr	s15, [r7, #20]
 801f566:	e01e      	b.n	801f5a6 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801f568:	ed97 7a04 	vldr	s14, [r7, #16]
 801f56c:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 801f570:	ee27 7a27 	vmul.f32	s14, s14, s15
 801f574:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801f5f0 <I2C001_lConfigureBitRate+0x194>
 801f578:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801f57c:	eddf 7a1d 	vldr	s15, [pc, #116]	; 801f5f4 <I2C001_lConfigureBitRate+0x198>
 801f580:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801f584:	68bb      	ldr	r3, [r7, #8]
 801f586:	edd3 7a00 	vldr	s15, [r3]
 801f58a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f58e:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f592:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801f596:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801f59a:	eddf 7a17 	vldr	s15, [pc, #92]	; 801f5f8 <I2C001_lConfigureBitRate+0x19c>
 801f59e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f5a2:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 801f5a6:	ed97 7a05 	vldr	s14, [r7, #20]
 801f5aa:	eddf 7a10 	vldr	s15, [pc, #64]	; 801f5ec <I2C001_lConfigureBitRate+0x190>
 801f5ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f5b6:	dd04      	ble.n	801f5c2 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 801f5b8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801f5bc:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801f5c0:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 801f5c2:	edd7 7a05 	vldr	s15, [r7, #20]
 801f5c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f5ca:	687b      	ldr	r3, [r7, #4]
 801f5cc:	edc3 7a00 	vstr	s15, [r3]
}
 801f5d0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801f5d4:	46bd      	mov	sp, r7
 801f5d6:	bc80      	pop	{r7}
 801f5d8:	4770      	bx	lr
 801f5da:	bf00      	nop
 801f5dc:	447a0000 	.word	0x447a0000
 801f5e0:	47c35000 	.word	0x47c35000
 801f5e4:	4ab2d05e 	.word	0x4ab2d05e
 801f5e8:	4a0f0d18 	.word	0x4a0f0d18
 801f5ec:	447fc000 	.word	0x447fc000
 801f5f0:	44800000 	.word	0x44800000
 801f5f4:	49742400 	.word	0x49742400
 801f5f8:	42f00000 	.word	0x42f00000

0801f5fc <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 801f5fc:	b580      	push	{r7, lr}
 801f5fe:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 801f600:	f44f 7080 	mov.w	r0, #256	; 0x100
 801f604:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801f608:	f7fc fbd8 	bl	801bdbc <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 801f60c:	f24c 30e0 	movw	r0, #50144	; 0xc3e0
 801f610:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f614:	f7ff fe44 	bl	801f2a0 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 801f618:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f61c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f620:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f624:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f628:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f62a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801f62e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 801f630:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f634:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f638:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f63c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f640:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f642:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 801f644:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f648:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f64c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f650:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f654:	6912      	ldr	r2, [r2, #16]
 801f656:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 801f65a:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 801f65c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f660:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f664:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f668:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f66c:	6852      	ldr	r2, [r2, #4]
 801f66e:	f042 0204 	orr.w	r2, r2, #4
 801f672:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 801f674:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f678:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f67c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f680:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f684:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f686:	f022 0207 	bic.w	r2, r2, #7
 801f68a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 801f68c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f690:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f694:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f698:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f69c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f69e:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 801f6a0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f6a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f6a8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f6ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f6b0:	6912      	ldr	r2, [r2, #16]
 801f6b2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801f6b6:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 801f6b8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f6bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f6c0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f6c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f6c8:	6852      	ldr	r2, [r2, #4]
 801f6ca:	f042 0201 	orr.w	r2, r2, #1
 801f6ce:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 801f6d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801f6d4:	f7fc fb72 	bl	801bdbc <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 801f6d8:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
 801f6dc:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f6e0:	f7ff fdde 	bl	801f2a0 <I2C001_lInit>
     /* Configuration of SCL Pin 2.4 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD4_Msk));
 801f6e4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f6e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f6ec:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f6f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f6f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f6f6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 801f6fa:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD4_Pos) & PORT2_PDR0_PD4_Msk);       
 801f6fc:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f700:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f704:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f708:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f70c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f70e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->IOCR4 |= ((uint32_t)24 << 3);
 801f710:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f714:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f718:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f71c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f720:	6952      	ldr	r2, [r2, #20]
 801f722:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801f726:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 4);          
 801f728:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f72c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f730:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f734:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f738:	6852      	ldr	r2, [r2, #4]
 801f73a:	f042 0210 	orr.w	r2, r2, #16
 801f73e:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 2.5 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD5_Msk));
 801f740:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f744:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f748:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f74c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f750:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f752:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 801f756:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD5_Pos) & PORT2_PDR0_PD5_Msk);
 801f758:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f75c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f760:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f764:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f768:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f76a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT2->IOCR4 |= ((uint32_t)24 << 11);
 801f76c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f770:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f774:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f778:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f77c:	6952      	ldr	r2, [r2, #20]
 801f77e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 801f782:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 5);
 801f784:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f788:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f78c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f790:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f794:	6852      	ldr	r2, [r2, #4]
 801f796:	f042 0220 	orr.w	r2, r2, #32
 801f79a:	605a      	str	r2, [r3, #4]

}
 801f79c:	bd80      	pop	{r7, pc}
 801f79e:	bf00      	nop

0801f7a0 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 801f7a0:	b480      	push	{r7}
 801f7a2:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 801f7a4:	46bd      	mov	sp, r7
 801f7a6:	bc80      	pop	{r7}
 801f7a8:	4770      	bx	lr
 801f7aa:	bf00      	nop

0801f7ac <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 801f7ac:	b580      	push	{r7, lr}
 801f7ae:	b086      	sub	sp, #24
 801f7b0:	af00      	add	r7, sp, #0
 801f7b2:	6078      	str	r0, [r7, #4]
 801f7b4:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 801f7b6:	f04f 0300 	mov.w	r3, #0
 801f7ba:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 801f7bc:	f04f 0300 	mov.w	r3, #0
 801f7c0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f7c2:	687b      	ldr	r3, [r7, #4]
 801f7c4:	685b      	ldr	r3, [r3, #4]
 801f7c6:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 801f7c8:	f04f 0304 	mov.w	r3, #4
 801f7cc:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801f7ce:	697b      	ldr	r3, [r7, #20]
 801f7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f7d2:	f023 0204 	bic.w	r2, r3, #4
 801f7d6:	697b      	ldr	r3, [r7, #20]
 801f7d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 801f7da:	f107 020c 	add.w	r2, r7, #12
 801f7de:	f107 0308 	add.w	r3, r7, #8
 801f7e2:	6838      	ldr	r0, [r7, #0]
 801f7e4:	4611      	mov	r1, r2
 801f7e6:	461a      	mov	r2, r3
 801f7e8:	f7ff fe38 	bl	801f45c <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801f7ec:	697b      	ldr	r3, [r7, #20]
 801f7ee:	691b      	ldr	r3, [r3, #16]
 801f7f0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801f7f4:	f023 0303 	bic.w	r3, r3, #3
 801f7f8:	697a      	ldr	r2, [r7, #20]
 801f7fa:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 801f7fc:	697b      	ldr	r3, [r7, #20]
 801f7fe:	691a      	ldr	r2, [r3, #16]
 801f800:	68bb      	ldr	r3, [r7, #8]
 801f802:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801f806:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801f80a:	431a      	orrs	r2, r3
 801f80c:	697b      	ldr	r3, [r7, #20]
 801f80e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 801f810:	697b      	ldr	r3, [r7, #20]
 801f812:	695a      	ldr	r2, [r3, #20]
 801f814:	f248 03ff 	movw	r3, #33023	; 0x80ff
 801f818:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 801f81c:	4013      	ands	r3, r2
 801f81e:	697a      	ldr	r2, [r7, #20]
 801f820:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 801f822:	683b      	ldr	r3, [r7, #0]
 801f824:	2b64      	cmp	r3, #100	; 0x64
 801f826:	d80f      	bhi.n	801f848 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f828:	697b      	ldr	r3, [r7, #20]
 801f82a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801f82c:	68fb      	ldr	r3, [r7, #12]
 801f82e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f832:	f04f 0300 	mov.w	r3, #0
 801f836:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f83a:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f83c:	4313      	orrs	r3, r2
 801f83e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801f842:	697b      	ldr	r3, [r7, #20]
 801f844:	615a      	str	r2, [r3, #20]
 801f846:	e00e      	b.n	801f866 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f848:	697b      	ldr	r3, [r7, #20]
 801f84a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801f84c:	68fb      	ldr	r3, [r7, #12]
 801f84e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f852:	f04f 0300 	mov.w	r3, #0
 801f856:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f85a:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f85c:	4313      	orrs	r3, r2
 801f85e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801f862:	697b      	ldr	r3, [r7, #20]
 801f864:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 801f866:	697b      	ldr	r3, [r7, #20]
 801f868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f86a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 801f86e:	697b      	ldr	r3, [r7, #20]
 801f870:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 801f872:	683b      	ldr	r3, [r7, #0]
 801f874:	2b64      	cmp	r3, #100	; 0x64
 801f876:	d804      	bhi.n	801f882 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 801f878:	697b      	ldr	r3, [r7, #20]
 801f87a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801f87c:	697b      	ldr	r3, [r7, #20]
 801f87e:	63da      	str	r2, [r3, #60]	; 0x3c
 801f880:	e005      	b.n	801f88e <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 801f882:	697b      	ldr	r3, [r7, #20]
 801f884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f886:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801f88a:	697b      	ldr	r3, [r7, #20]
 801f88c:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 801f88e:	f04f 0300 	mov.w	r3, #0
 801f892:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801f894:	697b      	ldr	r3, [r7, #20]
 801f896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f898:	f043 0204 	orr.w	r2, r3, #4
 801f89c:	697b      	ldr	r3, [r7, #20]
 801f89e:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 801f8a0:	693b      	ldr	r3, [r7, #16]
}
 801f8a2:	4618      	mov	r0, r3
 801f8a4:	f107 0718 	add.w	r7, r7, #24
 801f8a8:	46bd      	mov	sp, r7
 801f8aa:	bd80      	pop	{r7, pc}

0801f8ac <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 801f8ac:	b480      	push	{r7}
 801f8ae:	b085      	sub	sp, #20
 801f8b0:	af00      	add	r7, sp, #0
 801f8b2:	6078      	str	r0, [r7, #4]
 801f8b4:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801f8b6:	f04f 0300 	mov.w	r3, #0
 801f8ba:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f8bc:	687b      	ldr	r3, [r7, #4]
 801f8be:	685b      	ldr	r3, [r3, #4]
 801f8c0:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 801f8c2:	68bb      	ldr	r3, [r7, #8]
 801f8c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801f8c8:	f003 0308 	and.w	r3, r3, #8
 801f8cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801f8d0:	2b00      	cmp	r3, #0
 801f8d2:	d003      	beq.n	801f8dc <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 801f8d4:	f04f 0300 	mov.w	r3, #0
 801f8d8:	73fb      	strb	r3, [r7, #15]
 801f8da:	e009      	b.n	801f8f0 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 801f8dc:	68bb      	ldr	r3, [r7, #8]
 801f8de:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801f8e2:	b2db      	uxtb	r3, r3
 801f8e4:	461a      	mov	r2, r3
 801f8e6:	683b      	ldr	r3, [r7, #0]
 801f8e8:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 801f8ea:	f04f 0301 	mov.w	r3, #1
 801f8ee:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 801f8f0:	7bfb      	ldrb	r3, [r7, #15]
}
 801f8f2:	4618      	mov	r0, r3
 801f8f4:	f107 0714 	add.w	r7, r7, #20
 801f8f8:	46bd      	mov	sp, r7
 801f8fa:	bc80      	pop	{r7}
 801f8fc:	4770      	bx	lr
 801f8fe:	bf00      	nop

0801f900 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 801f900:	b480      	push	{r7}
 801f902:	b085      	sub	sp, #20
 801f904:	af00      	add	r7, sp, #0
 801f906:	6078      	str	r0, [r7, #4]
 801f908:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801f90a:	f04f 0300 	mov.w	r3, #0
 801f90e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f910:	687b      	ldr	r3, [r7, #4]
 801f912:	685b      	ldr	r3, [r3, #4]
 801f914:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 801f916:	68bb      	ldr	r3, [r7, #8]
 801f918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f91a:	f003 0302 	and.w	r3, r3, #2
 801f91e:	2b00      	cmp	r3, #0
 801f920:	d003      	beq.n	801f92a <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 801f922:	f04f 0300 	mov.w	r3, #0
 801f926:	73fb      	strb	r3, [r7, #15]
       break;
 801f928:	e019      	b.n	801f95e <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 801f92a:	68bb      	ldr	r3, [r7, #8]
 801f92c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801f930:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801f934:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801f938:	2b00      	cmp	r3, #0
 801f93a:	d003      	beq.n	801f944 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 801f93c:	f04f 0300 	mov.w	r3, #0
 801f940:	73fb      	strb	r3, [r7, #15]
 801f942:	e00c      	b.n	801f95e <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 801f944:	683b      	ldr	r3, [r7, #0]
 801f946:	785b      	ldrb	r3, [r3, #1]
 801f948:	ea4f 2203 	mov.w	r2, r3, lsl #8
 801f94c:	683b      	ldr	r3, [r7, #0]
 801f94e:	781b      	ldrb	r3, [r3, #0]
 801f950:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 801f952:	68bb      	ldr	r3, [r7, #8]
 801f954:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 801f958:	f04f 0301 	mov.w	r3, #1
 801f95c:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 801f95e:	7bfb      	ldrb	r3, [r7, #15]

}
 801f960:	4618      	mov	r0, r3
 801f962:	f107 0714 	add.w	r7, r7, #20
 801f966:	46bd      	mov	sp, r7
 801f968:	bc80      	pop	{r7}
 801f96a:	4770      	bx	lr

0801f96c <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801f96c:	b480      	push	{r7}
 801f96e:	b087      	sub	sp, #28
 801f970:	af00      	add	r7, sp, #0
 801f972:	6078      	str	r0, [r7, #4]
 801f974:	460b      	mov	r3, r1
 801f976:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 801f978:	f04f 0302 	mov.w	r3, #2
 801f97c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801f97e:	f04f 0300 	mov.w	r3, #0
 801f982:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f984:	687b      	ldr	r3, [r7, #4]
 801f986:	685b      	ldr	r3, [r3, #4]
 801f988:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801f98a:	78fb      	ldrb	r3, [r7, #3]
 801f98c:	2b04      	cmp	r3, #4
 801f98e:	d80d      	bhi.n	801f9ac <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801f990:	68fb      	ldr	r3, [r7, #12]
 801f992:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f994:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 801f996:	78fb      	ldrb	r3, [r7, #3]
 801f998:	f103 030a 	add.w	r3, r3, #10
 801f99c:	f04f 0201 	mov.w	r2, #1
 801f9a0:	fa02 f303 	lsl.w	r3, r2, r3
 801f9a4:	693a      	ldr	r2, [r7, #16]
 801f9a6:	4013      	ands	r3, r2
 801f9a8:	613b      	str	r3, [r7, #16]
 801f9aa:	e035      	b.n	801fa18 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801f9ac:	78fb      	ldrb	r3, [r7, #3]
 801f9ae:	2b06      	cmp	r3, #6
 801f9b0:	d107      	bne.n	801f9c2 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801f9b2:	68fb      	ldr	r3, [r7, #12]
 801f9b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f9b6:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801f9b8:	693b      	ldr	r3, [r7, #16]
 801f9ba:	f003 0320 	and.w	r3, r3, #32
 801f9be:	613b      	str	r3, [r7, #16]
 801f9c0:	e02a      	b.n	801fa18 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801f9c2:	78fb      	ldrb	r3, [r7, #3]
 801f9c4:	2b05      	cmp	r3, #5
 801f9c6:	d107      	bne.n	801f9d8 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801f9c8:	68fb      	ldr	r3, [r7, #12]
 801f9ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f9cc:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801f9ce:	693b      	ldr	r3, [r7, #16]
 801f9d0:	f003 0302 	and.w	r3, r3, #2
 801f9d4:	613b      	str	r3, [r7, #16]
 801f9d6:	e01f      	b.n	801fa18 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801f9d8:	78fb      	ldrb	r3, [r7, #3]
 801f9da:	2b08      	cmp	r3, #8
 801f9dc:	d80e      	bhi.n	801f9fc <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 801f9de:	68fb      	ldr	r3, [r7, #12]
 801f9e0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801f9e4:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 801f9e6:	78fb      	ldrb	r3, [r7, #3]
 801f9e8:	f1a3 0307 	sub.w	r3, r3, #7
 801f9ec:	f04f 0201 	mov.w	r2, #1
 801f9f0:	fa02 f303 	lsl.w	r3, r2, r3
 801f9f4:	693a      	ldr	r2, [r7, #16]
 801f9f6:	4013      	ands	r3, r2
 801f9f8:	613b      	str	r3, [r7, #16]
 801f9fa:	e00d      	b.n	801fa18 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 801f9fc:	68fb      	ldr	r3, [r7, #12]
 801f9fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801fa02:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fa04:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 801fa06:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fa0a:	f04f 0201 	mov.w	r2, #1
 801fa0e:	fa02 f303 	lsl.w	r3, r2, r3
 801fa12:	693a      	ldr	r2, [r7, #16]
 801fa14:	4013      	ands	r3, r2
 801fa16:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 801fa18:	693b      	ldr	r3, [r7, #16]
 801fa1a:	2b00      	cmp	r3, #0
 801fa1c:	d002      	beq.n	801fa24 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 801fa1e:	f04f 0303 	mov.w	r3, #3
 801fa22:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801fa24:	697b      	ldr	r3, [r7, #20]
}
 801fa26:	4618      	mov	r0, r3
 801fa28:	f107 071c 	add.w	r7, r7, #28
 801fa2c:	46bd      	mov	sp, r7
 801fa2e:	bc80      	pop	{r7}
 801fa30:	4770      	bx	lr
 801fa32:	bf00      	nop

0801fa34 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801fa34:	b480      	push	{r7}
 801fa36:	b085      	sub	sp, #20
 801fa38:	af00      	add	r7, sp, #0
 801fa3a:	6078      	str	r0, [r7, #4]
 801fa3c:	460b      	mov	r3, r1
 801fa3e:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801fa40:	687b      	ldr	r3, [r7, #4]
 801fa42:	685b      	ldr	r3, [r3, #4]
 801fa44:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801fa46:	78fb      	ldrb	r3, [r7, #3]
 801fa48:	2b04      	cmp	r3, #4
 801fa4a:	d809      	bhi.n	801fa60 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fa4c:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 801fa4e:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fa52:	f04f 0201 	mov.w	r2, #1
 801fa56:	fa02 f203 	lsl.w	r2, r2, r3
 801fa5a:	68fb      	ldr	r3, [r7, #12]
 801fa5c:	64da      	str	r2, [r3, #76]	; 0x4c
 801fa5e:	e025      	b.n	801faac <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801fa60:	78fb      	ldrb	r3, [r7, #3]
 801fa62:	2b06      	cmp	r3, #6
 801fa64:	d104      	bne.n	801fa70 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801fa66:	68fb      	ldr	r3, [r7, #12]
 801fa68:	f04f 0220 	mov.w	r2, #32
 801fa6c:	64da      	str	r2, [r3, #76]	; 0x4c
 801fa6e:	e01d      	b.n	801faac <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801fa70:	78fb      	ldrb	r3, [r7, #3]
 801fa72:	2b05      	cmp	r3, #5
 801fa74:	d104      	bne.n	801fa80 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801fa76:	68fb      	ldr	r3, [r7, #12]
 801fa78:	f04f 0202 	mov.w	r2, #2
 801fa7c:	64da      	str	r2, [r3, #76]	; 0x4c
 801fa7e:	e015      	b.n	801faac <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801fa80:	78fb      	ldrb	r3, [r7, #3]
 801fa82:	2b08      	cmp	r3, #8
 801fa84:	d809      	bhi.n	801fa9a <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 801fa86:	78fb      	ldrb	r3, [r7, #3]
 801fa88:	f1a3 0307 	sub.w	r3, r3, #7
 801fa8c:	f04f 0201 	mov.w	r2, #1
 801fa90:	fa02 f203 	lsl.w	r2, r2, r3
 801fa94:	68fb      	ldr	r3, [r7, #12]
 801fa96:	64da      	str	r2, [r3, #76]	; 0x4c
 801fa98:	e008      	b.n	801faac <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fa9a:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 801fa9c:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801faa0:	f04f 0201 	mov.w	r2, #1
 801faa4:	fa02 f203 	lsl.w	r2, r2, r3
 801faa8:	68fb      	ldr	r3, [r7, #12]
 801faaa:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 801faac:	f107 0714 	add.w	r7, r7, #20
 801fab0:	46bd      	mov	sp, r7
 801fab2:	bc80      	pop	{r7}
 801fab4:	4770      	bx	lr
 801fab6:	bf00      	nop

0801fab8 <GMM001_Init>:
/*<<<DD_GMM001_API_1>>>*/
/* This function configures LMM001 handles using different RAM sections available
 * depending on the heap requirement.
 */
void GMM001_Init (void)
{
 801fab8:	b580      	push	{r7, lr}
 801faba:	af00      	add	r7, sp, #0
  
  
  memset ((void *)Heap_Bank1_Start, 0, LENGTH1);
 801fabc:	f64e 6384 	movw	r3, #61060	; 0xee84
 801fac0:	f2c0 0300 	movt	r3, #0
 801fac4:	f241 107c 	movw	r0, #4476	; 0x117c
 801fac8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801facc:	f04f 0100 	mov.w	r1, #0
 801fad0:	461a      	mov	r2, r3
 801fad2:	f006 fbe1 	bl	8026298 <memset>
  memset ((void *)Heap_Bank2_Start, 0, LENGTH2);
 801fad6:	f248 0300 	movw	r3, #32768	; 0x8000
 801fada:	f2c0 0300 	movt	r3, #0
 801fade:	f240 0000 	movw	r0, #0
 801fae2:	f2c3 0000 	movt	r0, #12288	; 0x3000
 801fae6:	f04f 0100 	mov.w	r1, #0
 801faea:	461a      	mov	r2, r3
 801faec:	f006 fbd4 	bl	8026298 <memset>
  memset ((void *)Heap_Bank3_Start, 0, LENGTH3);
 801faf0:	f64f 0300 	movw	r3, #63488	; 0xf800
 801faf4:	f2c0 0300 	movt	r3, #0
 801faf8:	f640 0000 	movw	r0, #2048	; 0x800
 801fafc:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801fb00:	f04f 0100 	mov.w	r1, #0
 801fb04:	461a      	mov	r2, r3
 801fb06:	f006 fbc7 	bl	8026298 <memset>

/* Allocate Heap from RAM1 and RAM2 and RAM3*/  
/*<<<DD_GMM001_API_1_6>>>*/  
  GMM001_handle0.umm_heap = ((LMM001_BlockType *)Heap_Bank1_Start);
 801fb0a:	f241 1374 	movw	r3, #4468	; 0x1174
 801fb0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb12:	f241 127c 	movw	r2, #4476	; 0x117c
 801fb16:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801fb1a:	601a      	str	r2, [r3, #0]
  GMM001_handle0.umm_numblocks = (uint32_t)LENGTH1 / (sizeof(LMM001_BlockType));
 801fb1c:	f64e 6384 	movw	r3, #61060	; 0xee84
 801fb20:	f2c0 0300 	movt	r3, #0
 801fb24:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fb28:	b29a      	uxth	r2, r3
 801fb2a:	f241 1374 	movw	r3, #4468	; 0x1174
 801fb2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb32:	809a      	strh	r2, [r3, #4]
  GMM001_handle1.umm_heap = ((LMM001_BlockType *)Heap_Bank2_Start);
 801fb34:	f241 1364 	movw	r3, #4452	; 0x1164
 801fb38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb3c:	f240 0200 	movw	r2, #0
 801fb40:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801fb44:	601a      	str	r2, [r3, #0]
  GMM001_handle1.umm_numblocks = (uint32_t)LENGTH2 / (sizeof(LMM001_BlockType));
 801fb46:	f248 0300 	movw	r3, #32768	; 0x8000
 801fb4a:	f2c0 0300 	movt	r3, #0
 801fb4e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fb52:	b29a      	uxth	r2, r3
 801fb54:	f241 1364 	movw	r3, #4452	; 0x1164
 801fb58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb5c:	809a      	strh	r2, [r3, #4]
  GMM001_handle2.umm_heap = ((LMM001_BlockType *)Heap_Bank3_Start);
 801fb5e:	f241 136c 	movw	r3, #4460	; 0x116c
 801fb62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb66:	f640 0200 	movw	r2, #2048	; 0x800
 801fb6a:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801fb6e:	601a      	str	r2, [r3, #0]
  GMM001_handle2.umm_numblocks = (uint32_t) LENGTH3/ (sizeof(LMM001_BlockType));
 801fb70:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fb74:	f2c0 0300 	movt	r3, #0
 801fb78:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fb7c:	b29a      	uxth	r2, r3
 801fb7e:	f241 136c 	movw	r3, #4460	; 0x116c
 801fb82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fb86:	809a      	strh	r2, [r3, #4]

  
}
 801fb88:	bd80      	pop	{r7, pc}
 801fb8a:	bf00      	nop

0801fb8c <GMM001_malloc>:
/*<<<DD_GMM001_API_2>>>*/
/*
 * The function allocates memory of 'size' number of bytes.
 */
void * GMM001_malloc (uint32_t size)
{
 801fb8c:	b580      	push	{r7, lr}
 801fb8e:	b084      	sub	sp, #16
 801fb90:	af00      	add	r7, sp, #0
 801fb92:	6078      	str	r0, [r7, #4]
  void * MemPtr = NULL;
 801fb94:	f04f 0300 	mov.w	r3, #0
 801fb98:	60fb      	str	r3, [r7, #12]
  

/*<<<DD_GMM001_API_2_1>>>*/  
  MemPtr = LMM001_malloc(&GMM001_handle0, size);
 801fb9a:	f241 1074 	movw	r0, #4468	; 0x1174
 801fb9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fba2:	6879      	ldr	r1, [r7, #4]
 801fba4:	f7fe fc86 	bl	801e4b4 <LMM001_malloc>
 801fba8:	60f8      	str	r0, [r7, #12]
  if (MemPtr == NULL)
 801fbaa:	68fb      	ldr	r3, [r7, #12]
 801fbac:	2b00      	cmp	r3, #0
 801fbae:	d112      	bne.n	801fbd6 <GMM001_malloc+0x4a>
  {
    MemPtr = LMM001_malloc(&GMM001_handle1, size);
 801fbb0:	f241 1064 	movw	r0, #4452	; 0x1164
 801fbb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fbb8:	6879      	ldr	r1, [r7, #4]
 801fbba:	f7fe fc7b 	bl	801e4b4 <LMM001_malloc>
 801fbbe:	60f8      	str	r0, [r7, #12]
	if (MemPtr == NULL)
 801fbc0:	68fb      	ldr	r3, [r7, #12]
 801fbc2:	2b00      	cmp	r3, #0
 801fbc4:	d107      	bne.n	801fbd6 <GMM001_malloc+0x4a>
	{
		MemPtr = LMM001_malloc(&GMM001_handle2, size);
 801fbc6:	f241 106c 	movw	r0, #4460	; 0x116c
 801fbca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fbce:	6879      	ldr	r1, [r7, #4]
 801fbd0:	f7fe fc70 	bl	801e4b4 <LMM001_malloc>
 801fbd4:	60f8      	str	r0, [r7, #12]
	}
  }

  
  return MemPtr;
 801fbd6:	68fb      	ldr	r3, [r7, #12]
}
 801fbd8:	4618      	mov	r0, r3
 801fbda:	f107 0710 	add.w	r7, r7, #16
 801fbde:	46bd      	mov	sp, r7
 801fbe0:	bd80      	pop	{r7, pc}
 801fbe2:	bf00      	nop

0801fbe4 <GMM001_realloc>:
/*<<<DD_GMM001_API_3>>>*/ 
/*
 * This function changes the size of a block of memory that was previously allocated with malloc().
 */
void * GMM001_realloc (uint32_t size, void * MemPtr)
{
 801fbe4:	b580      	push	{r7, lr}
 801fbe6:	b084      	sub	sp, #16
 801fbe8:	af00      	add	r7, sp, #0
 801fbea:	6078      	str	r0, [r7, #4]
 801fbec:	6039      	str	r1, [r7, #0]
  void * MemPtr1 = NULL;
 801fbee:	f04f 0300 	mov.w	r3, #0
 801fbf2:	60fb      	str	r3, [r7, #12]
  

  if (MemPtr == NULL)
 801fbf4:	683b      	ldr	r3, [r7, #0]
 801fbf6:	2b00      	cmp	r3, #0
 801fbf8:	d104      	bne.n	801fc04 <GMM001_realloc+0x20>
  {
    return(GMM001_malloc(size));
 801fbfa:	6878      	ldr	r0, [r7, #4]
 801fbfc:	f7ff ffc6 	bl	801fb8c <GMM001_malloc>
 801fc00:	4603      	mov	r3, r0
 801fc02:	e05a      	b.n	801fcba <GMM001_realloc+0xd6>
  }

/*<<<DD_GMM001_API_3_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801fc04:	683a      	ldr	r2, [r7, #0]
 801fc06:	f241 137c 	movw	r3, #4476	; 0x117c
 801fc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fc0e:	429a      	cmp	r2, r3
 801fc10:	d315      	bcc.n	801fc3e <GMM001_realloc+0x5a>
 801fc12:	6839      	ldr	r1, [r7, #0]
 801fc14:	f241 127c 	movw	r2, #4476	; 0x117c
 801fc18:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801fc1c:	f64e 6384 	movw	r3, #61060	; 0xee84
 801fc20:	f2c0 0300 	movt	r3, #0
 801fc24:	18d3      	adds	r3, r2, r3
 801fc26:	4299      	cmp	r1, r3
 801fc28:	d809      	bhi.n	801fc3e <GMM001_realloc+0x5a>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle0, MemPtr, size);
 801fc2a:	f241 1074 	movw	r0, #4468	; 0x1174
 801fc2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fc32:	6839      	ldr	r1, [r7, #0]
 801fc34:	687a      	ldr	r2, [r7, #4]
 801fc36:	f7fe fd3f 	bl	801e6b8 <LMM001_realloc>
 801fc3a:	60f8      	str	r0, [r7, #12]
 801fc3c:	e03c      	b.n	801fcb8 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_2>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801fc3e:	683a      	ldr	r2, [r7, #0]
 801fc40:	f240 0300 	movw	r3, #0
 801fc44:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801fc48:	429a      	cmp	r2, r3
 801fc4a:	d315      	bcc.n	801fc78 <GMM001_realloc+0x94>
 801fc4c:	6839      	ldr	r1, [r7, #0]
 801fc4e:	f240 0200 	movw	r2, #0
 801fc52:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801fc56:	f248 0300 	movw	r3, #32768	; 0x8000
 801fc5a:	f2c0 0300 	movt	r3, #0
 801fc5e:	18d3      	adds	r3, r2, r3
 801fc60:	4299      	cmp	r1, r3
 801fc62:	d809      	bhi.n	801fc78 <GMM001_realloc+0x94>
  {
 	MemPtr1 = LMM001_realloc(&GMM001_handle1, MemPtr, size);
 801fc64:	f241 1064 	movw	r0, #4452	; 0x1164
 801fc68:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fc6c:	6839      	ldr	r1, [r7, #0]
 801fc6e:	687a      	ldr	r2, [r7, #4]
 801fc70:	f7fe fd22 	bl	801e6b8 <LMM001_realloc>
 801fc74:	60f8      	str	r0, [r7, #12]
 801fc76:	e01f      	b.n	801fcb8 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_3>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801fc78:	683a      	ldr	r2, [r7, #0]
 801fc7a:	f640 0300 	movw	r3, #2048	; 0x800
 801fc7e:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801fc82:	429a      	cmp	r2, r3
 801fc84:	d315      	bcc.n	801fcb2 <GMM001_realloc+0xce>
 801fc86:	6839      	ldr	r1, [r7, #0]
 801fc88:	f640 0200 	movw	r2, #2048	; 0x800
 801fc8c:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801fc90:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fc94:	f2c0 0300 	movt	r3, #0
 801fc98:	18d3      	adds	r3, r2, r3
 801fc9a:	4299      	cmp	r1, r3
 801fc9c:	d809      	bhi.n	801fcb2 <GMM001_realloc+0xce>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle2, MemPtr, size);
 801fc9e:	f241 106c 	movw	r0, #4460	; 0x116c
 801fca2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fca6:	6839      	ldr	r1, [r7, #0]
 801fca8:	687a      	ldr	r2, [r7, #4]
 801fcaa:	f7fe fd05 	bl	801e6b8 <LMM001_realloc>
 801fcae:	60f8      	str	r0, [r7, #12]
 801fcb0:	e002      	b.n	801fcb8 <GMM001_realloc+0xd4>
  }
  else 
  {
    MemPtr1 = NULL;
 801fcb2:	f04f 0300 	mov.w	r3, #0
 801fcb6:	60fb      	str	r3, [r7, #12]
  }
  
  return MemPtr1;
 801fcb8:	68fb      	ldr	r3, [r7, #12]
}
 801fcba:	4618      	mov	r0, r3
 801fcbc:	f107 0710 	add.w	r7, r7, #16
 801fcc0:	46bd      	mov	sp, r7
 801fcc2:	bd80      	pop	{r7, pc}

0801fcc4 <GMM001_free>:
/*<<<DD_GMM001_API_4>>>*/ 
/*
 *  The function deallocates the memory pointed by Memptr.
 */
void GMM001_free (void * MemPtr)
{
 801fcc4:	b580      	push	{r7, lr}
 801fcc6:	b082      	sub	sp, #8
 801fcc8:	af00      	add	r7, sp, #0
 801fcca:	6078      	str	r0, [r7, #4]
  

/*<<<DD_GMM001_API_4_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801fccc:	687a      	ldr	r2, [r7, #4]
 801fcce:	f241 137c 	movw	r3, #4476	; 0x117c
 801fcd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fcd6:	429a      	cmp	r2, r3
 801fcd8:	d312      	bcc.n	801fd00 <GMM001_free+0x3c>
 801fcda:	6879      	ldr	r1, [r7, #4]
 801fcdc:	f241 127c 	movw	r2, #4476	; 0x117c
 801fce0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801fce4:	f64e 6384 	movw	r3, #61060	; 0xee84
 801fce8:	f2c0 0300 	movt	r3, #0
 801fcec:	18d3      	adds	r3, r2, r3
 801fcee:	4299      	cmp	r1, r3
 801fcf0:	d806      	bhi.n	801fd00 <GMM001_free+0x3c>
  {
    LMM001_free(&GMM001_handle0, MemPtr);
 801fcf2:	f241 1074 	movw	r0, #4468	; 0x1174
 801fcf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fcfa:	6879      	ldr	r1, [r7, #4]
 801fcfc:	f7fe fb66 	bl	801e3cc <LMM001_free>
  }

/*<<<DD_GMM001_API_4_2>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801fd00:	687a      	ldr	r2, [r7, #4]
 801fd02:	f240 0300 	movw	r3, #0
 801fd06:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801fd0a:	429a      	cmp	r2, r3
 801fd0c:	d312      	bcc.n	801fd34 <GMM001_free+0x70>
 801fd0e:	6879      	ldr	r1, [r7, #4]
 801fd10:	f240 0200 	movw	r2, #0
 801fd14:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801fd18:	f248 0300 	movw	r3, #32768	; 0x8000
 801fd1c:	f2c0 0300 	movt	r3, #0
 801fd20:	18d3      	adds	r3, r2, r3
 801fd22:	4299      	cmp	r1, r3
 801fd24:	d806      	bhi.n	801fd34 <GMM001_free+0x70>
  {
    LMM001_free(&GMM001_handle1, MemPtr);
 801fd26:	f241 1064 	movw	r0, #4452	; 0x1164
 801fd2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fd2e:	6879      	ldr	r1, [r7, #4]
 801fd30:	f7fe fb4c 	bl	801e3cc <LMM001_free>
  }

/*<<<DD_GMM001_API_4_3>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801fd34:	687a      	ldr	r2, [r7, #4]
 801fd36:	f640 0300 	movw	r3, #2048	; 0x800
 801fd3a:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801fd3e:	429a      	cmp	r2, r3
 801fd40:	d312      	bcc.n	801fd68 <GMM001_free+0xa4>
 801fd42:	6879      	ldr	r1, [r7, #4]
 801fd44:	f640 0200 	movw	r2, #2048	; 0x800
 801fd48:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801fd4c:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fd50:	f2c0 0300 	movt	r3, #0
 801fd54:	18d3      	adds	r3, r2, r3
 801fd56:	4299      	cmp	r1, r3
 801fd58:	d806      	bhi.n	801fd68 <GMM001_free+0xa4>
  {
    LMM001_free(&GMM001_handle2, MemPtr);
 801fd5a:	f241 106c 	movw	r0, #4460	; 0x116c
 801fd5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fd62:	6879      	ldr	r1, [r7, #4]
 801fd64:	f7fe fb32 	bl	801e3cc <LMM001_free>
  }
  
}
 801fd68:	f107 0708 	add.w	r7, r7, #8
 801fd6c:	46bd      	mov	sp, r7
 801fd6e:	bd80      	pop	{r7, pc}

0801fd70 <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 801fd70:	b580      	push	{r7, lr}
 801fd72:	b082      	sub	sp, #8
 801fd74:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801fd76:	f04f 0300 	mov.w	r3, #0
 801fd7a:	607b      	str	r3, [r7, #4]
 801fd7c:	e00d      	b.n	801fd9a <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 801fd7e:	f240 13c4 	movw	r3, #452	; 0x1c4
 801fd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd86:	687a      	ldr	r2, [r7, #4]
 801fd88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801fd8c:	4618      	mov	r0, r3
 801fd8e:	f000 f80b 	bl	801fda8 <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801fd92:	687b      	ldr	r3, [r7, #4]
 801fd94:	f103 0301 	add.w	r3, r3, #1
 801fd98:	607b      	str	r3, [r7, #4]
 801fd9a:	687b      	ldr	r3, [r7, #4]
 801fd9c:	2b01      	cmp	r3, #1
 801fd9e:	d9ee      	bls.n	801fd7e <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 801fda0:	f107 0708 	add.w	r7, r7, #8
 801fda4:	46bd      	mov	sp, r7
 801fda6:	bd80      	pop	{r7, pc}

0801fda8 <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 801fda8:	b590      	push	{r4, r7, lr}
 801fdaa:	b083      	sub	sp, #12
 801fdac:	af00      	add	r7, sp, #0
 801fdae:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 801fdb0:	687b      	ldr	r3, [r7, #4]
 801fdb2:	681a      	ldr	r2, [r3, #0]
 801fdb4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801fdb8:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801fdbc:	429a      	cmp	r2, r3
 801fdbe:	d10a      	bne.n	801fdd6 <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 801fdc0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801fdc4:	f7fc f83a 	bl	801be3c <RESET001_GetStatus>
 801fdc8:	4603      	mov	r3, r0
 801fdca:	2b01      	cmp	r3, #1
 801fdcc:	d103      	bne.n	801fdd6 <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 801fdce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801fdd2:	f7fb fff3 	bl	801bdbc <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 801fdd6:	687b      	ldr	r3, [r7, #4]
 801fdd8:	681b      	ldr	r3, [r3, #0]
 801fdda:	687a      	ldr	r2, [r7, #4]
 801fddc:	6852      	ldr	r2, [r2, #4]
 801fdde:	6879      	ldr	r1, [r7, #4]
 801fde0:	6809      	ldr	r1, [r1, #0]
 801fde2:	6878      	ldr	r0, [r7, #4]
 801fde4:	6840      	ldr	r0, [r0, #4]
 801fde6:	f100 0008 	add.w	r0, r0, #8
 801fdea:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 801fdee:	6879      	ldr	r1, [r7, #4]
 801fdf0:	6889      	ldr	r1, [r1, #8]
 801fdf2:	ea4f 1101 	mov.w	r1, r1, lsl #4
 801fdf6:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 801fdfa:	6879      	ldr	r1, [r7, #4]
 801fdfc:	68c9      	ldr	r1, [r1, #12]
 801fdfe:	ea4f 0181 	mov.w	r1, r1, lsl #2
 801fe02:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 801fe06:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 801fe08:	4301      	orrs	r1, r0
 801fe0a:	f102 0208 	add.w	r2, r2, #8
 801fe0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 801fe12:	f107 070c 	add.w	r7, r7, #12
 801fe16:	46bd      	mov	sp, r7
 801fe18:	bd90      	pop	{r4, r7, pc}
 801fe1a:	bf00      	nop

0801fe1c <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 801fe1c:	b480      	push	{r7}
 801fe1e:	b085      	sub	sp, #20
 801fe20:	af00      	add	r7, sp, #0
 801fe22:	6078      	str	r0, [r7, #4]
 801fe24:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 801fe26:	f04f 0300 	mov.w	r3, #0
 801fe2a:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 801fe2c:	687b      	ldr	r3, [r7, #4]
 801fe2e:	681b      	ldr	r3, [r3, #0]
 801fe30:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 801fe32:	683b      	ldr	r3, [r7, #0]
 801fe34:	2b03      	cmp	r3, #3
 801fe36:	d81a      	bhi.n	801fe6e <ERU002_SetPeripheralTrigInputSrc+0x52>
 801fe38:	68bb      	ldr	r3, [r7, #8]
 801fe3a:	2b00      	cmp	r3, #0
 801fe3c:	d017      	beq.n	801fe6e <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 801fe3e:	687b      	ldr	r3, [r7, #4]
 801fe40:	685a      	ldr	r2, [r3, #4]
 801fe42:	683b      	ldr	r3, [r7, #0]
 801fe44:	f003 0103 	and.w	r1, r3, #3
 801fe48:	687b      	ldr	r3, [r7, #4]
 801fe4a:	6858      	ldr	r0, [r3, #4]
 801fe4c:	68bb      	ldr	r3, [r7, #8]
 801fe4e:	f100 0008 	add.w	r0, r0, #8
 801fe52:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 801fe56:	f023 0303 	bic.w	r3, r3, #3
 801fe5a:	4319      	orrs	r1, r3
 801fe5c:	68bb      	ldr	r3, [r7, #8]
 801fe5e:	f102 0208 	add.w	r2, r2, #8
 801fe62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 801fe66:	f04f 0301 	mov.w	r3, #1
 801fe6a:	60fb      	str	r3, [r7, #12]
 801fe6c:	e002      	b.n	801fe74 <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 801fe6e:	f04f 030f 	mov.w	r3, #15
 801fe72:	60fb      	str	r3, [r7, #12]
	}
	return status;
 801fe74:	68fb      	ldr	r3, [r7, #12]
	
}
 801fe76:	4618      	mov	r0, r3
 801fe78:	f107 0714 	add.w	r7, r7, #20
 801fe7c:	46bd      	mov	sp, r7
 801fe7e:	bc80      	pop	{r7}
 801fe80:	4770      	bx	lr
 801fe82:	bf00      	nop

0801fe84 <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 801fe84:	b490      	push	{r4, r7}
 801fe86:	b086      	sub	sp, #24
 801fe88:	af00      	add	r7, sp, #0
 801fe8a:	463c      	mov	r4, r7
 801fe8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 801fe90:	683b      	ldr	r3, [r7, #0]
 801fe92:	687a      	ldr	r2, [r7, #4]
 801fe94:	f102 0208 	add.w	r2, r2, #8
 801fe98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801fe9c:	f003 0308 	and.w	r3, r3, #8
 801fea0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fea4:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 801fea6:	697b      	ldr	r3, [r7, #20]

}
 801fea8:	4618      	mov	r0, r3
 801feaa:	f107 0718 	add.w	r7, r7, #24
 801feae:	46bd      	mov	sp, r7
 801feb0:	bc90      	pop	{r4, r7}
 801feb2:	4770      	bx	lr

0801feb4 <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 801feb4:	b480      	push	{r7}
 801feb6:	b083      	sub	sp, #12
 801feb8:	af00      	add	r7, sp, #0
 801feba:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 801febc:	687b      	ldr	r3, [r7, #4]
 801febe:	2b00      	cmp	r3, #0
 801fec0:	d011      	beq.n	801fee6 <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801fec2:	687b      	ldr	r3, [r7, #4]
 801fec4:	681b      	ldr	r3, [r3, #0]
 801fec6:	687a      	ldr	r2, [r7, #4]
 801fec8:	6852      	ldr	r2, [r2, #4]
 801feca:	6879      	ldr	r1, [r7, #4]
 801fecc:	6809      	ldr	r1, [r1, #0]
 801fece:	6878      	ldr	r0, [r7, #4]
 801fed0:	6840      	ldr	r0, [r0, #4]
 801fed2:	f100 0008 	add.w	r0, r0, #8
 801fed6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801feda:	f041 0104 	orr.w	r1, r1, #4
 801fede:	f102 0208 	add.w	r2, r2, #8
 801fee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 801fee6:	f107 070c 	add.w	r7, r7, #12
 801feea:	46bd      	mov	sp, r7
 801feec:	bc80      	pop	{r7}
 801feee:	4770      	bx	lr

0801fef0 <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 801fef0:	b480      	push	{r7}
 801fef2:	b083      	sub	sp, #12
 801fef4:	af00      	add	r7, sp, #0
 801fef6:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 801fef8:	687b      	ldr	r3, [r7, #4]
 801fefa:	2b00      	cmp	r3, #0
 801fefc:	d011      	beq.n	801ff22 <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801fefe:	687b      	ldr	r3, [r7, #4]
 801ff00:	681b      	ldr	r3, [r3, #0]
 801ff02:	687a      	ldr	r2, [r7, #4]
 801ff04:	6852      	ldr	r2, [r2, #4]
 801ff06:	6879      	ldr	r1, [r7, #4]
 801ff08:	6809      	ldr	r1, [r1, #0]
 801ff0a:	6878      	ldr	r0, [r7, #4]
 801ff0c:	6840      	ldr	r0, [r0, #4]
 801ff0e:	f100 0008 	add.w	r0, r0, #8
 801ff12:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801ff16:	f021 0104 	bic.w	r1, r1, #4
 801ff1a:	f102 0208 	add.w	r2, r2, #8
 801ff1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 801ff22:	f107 070c 	add.w	r7, r7, #12
 801ff26:	46bd      	mov	sp, r7
 801ff28:	bc80      	pop	{r7}
 801ff2a:	4770      	bx	lr

0801ff2c <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 801ff2c:	b490      	push	{r4, r7}
 801ff2e:	b082      	sub	sp, #8
 801ff30:	af00      	add	r7, sp, #0
 801ff32:	6078      	str	r0, [r7, #4]
 801ff34:	460b      	mov	r3, r1
 801ff36:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 801ff38:	687b      	ldr	r3, [r7, #4]
 801ff3a:	2b00      	cmp	r3, #0
 801ff3c:	d017      	beq.n	801ff6e <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 801ff3e:	687b      	ldr	r3, [r7, #4]
 801ff40:	681b      	ldr	r3, [r3, #0]
 801ff42:	687a      	ldr	r2, [r7, #4]
 801ff44:	6852      	ldr	r2, [r2, #4]
 801ff46:	78f9      	ldrb	r1, [r7, #3]
 801ff48:	ea4f 1101 	mov.w	r1, r1, lsl #4
 801ff4c:	f001 0030 	and.w	r0, r1, #48	; 0x30
 801ff50:	6879      	ldr	r1, [r7, #4]
 801ff52:	6809      	ldr	r1, [r1, #0]
 801ff54:	687c      	ldr	r4, [r7, #4]
 801ff56:	6864      	ldr	r4, [r4, #4]
 801ff58:	f104 0408 	add.w	r4, r4, #8
 801ff5c:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 801ff60:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 801ff64:	4301      	orrs	r1, r0
 801ff66:	f102 0208 	add.w	r2, r2, #8
 801ff6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 801ff6e:	f107 0708 	add.w	r7, r7, #8
 801ff72:	46bd      	mov	sp, r7
 801ff74:	bc90      	pop	{r4, r7}
 801ff76:	4770      	bx	lr

0801ff78 <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 801ff78:	b580      	push	{r7, lr}
 801ff7a:	b084      	sub	sp, #16
 801ff7c:	af00      	add	r7, sp, #0
 801ff7e:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 801ff80:	f04f 0300 	mov.w	r3, #0
 801ff84:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 801ff86:	687b      	ldr	r3, [r7, #4]
 801ff88:	681a      	ldr	r2, [r3, #0]
 801ff8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ff8e:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801ff92:	429a      	cmp	r2, r3
 801ff94:	d10a      	bne.n	801ffac <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 801ff96:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801ff9a:	f7fb ff4f 	bl	801be3c <RESET001_GetStatus>
 801ff9e:	4603      	mov	r3, r0
 801ffa0:	2b01      	cmp	r3, #1
 801ffa2:	d103      	bne.n	801ffac <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 801ffa4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801ffa8:	f7fb ff08 	bl	801bdbc <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 801ffac:	687b      	ldr	r3, [r7, #4]
 801ffae:	795b      	ldrb	r3, [r3, #5]
 801ffb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ffb4:	f003 0302 	and.w	r3, r3, #2
 801ffb8:	68fa      	ldr	r2, [r7, #12]
 801ffba:	4313      	orrs	r3, r2
 801ffbc:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 801ffbe:	687b      	ldr	r3, [r7, #4]
 801ffc0:	799b      	ldrb	r3, [r3, #6]
 801ffc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801ffc6:	f003 0304 	and.w	r3, r3, #4
 801ffca:	68fa      	ldr	r2, [r7, #12]
 801ffcc:	4313      	orrs	r3, r2
 801ffce:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 801ffd0:	687b      	ldr	r3, [r7, #4]
 801ffd2:	79db      	ldrb	r3, [r3, #7]
 801ffd4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ffd8:	f003 0308 	and.w	r3, r3, #8
 801ffdc:	68fa      	ldr	r2, [r7, #12]
 801ffde:	4313      	orrs	r3, r2
 801ffe0:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 801ffe2:	687b      	ldr	r3, [r7, #4]
 801ffe4:	7a1b      	ldrb	r3, [r3, #8]
 801ffe6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801ffea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801ffee:	68fa      	ldr	r2, [r7, #12]
 801fff0:	4313      	orrs	r3, r2
 801fff2:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 801fff4:	687b      	ldr	r3, [r7, #4]
 801fff6:	7a5b      	ldrb	r3, [r3, #9]
 801fff8:	ea4f 2383 	mov.w	r3, r3, lsl #10
 801fffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020000:	68fa      	ldr	r2, [r7, #12]
 8020002:	4313      	orrs	r3, r2
 8020004:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 8020006:	687b      	ldr	r3, [r7, #4]
 8020008:	7a9b      	ldrb	r3, [r3, #10]
 802000a:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 802000e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8020012:	68fa      	ldr	r2, [r7, #12]
 8020014:	4313      	orrs	r3, r2
 8020016:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 8020018:	687b      	ldr	r3, [r7, #4]
 802001a:	681b      	ldr	r3, [r3, #0]
 802001c:	687a      	ldr	r2, [r7, #4]
 802001e:	7912      	ldrb	r2, [r2, #4]
 8020020:	6879      	ldr	r1, [r7, #4]
 8020022:	6809      	ldr	r1, [r1, #0]
 8020024:	6878      	ldr	r0, [r7, #4]
 8020026:	7900      	ldrb	r0, [r0, #4]
 8020028:	f100 0004 	add.w	r0, r0, #4
 802002c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8020030:	68f9      	ldr	r1, [r7, #12]
 8020032:	4301      	orrs	r1, r0
 8020034:	f102 0204 	add.w	r2, r2, #4
 8020038:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 802003c:	f107 0710 	add.w	r7, r7, #16
 8020040:	46bd      	mov	sp, r7
 8020042:	bd80      	pop	{r7, pc}

08020044 <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 8020044:	b580      	push	{r7, lr}
 8020046:	b082      	sub	sp, #8
 8020048:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 802004a:	f04f 0300 	mov.w	r3, #0
 802004e:	607b      	str	r3, [r7, #4]
 8020050:	e00d      	b.n	802006e <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 8020052:	f240 13cc 	movw	r3, #460	; 0x1cc
 8020056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802005a:	687a      	ldr	r2, [r7, #4]
 802005c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020060:	4618      	mov	r0, r3
 8020062:	f7ff ff89 	bl	801ff78 <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 8020066:	687b      	ldr	r3, [r7, #4]
 8020068:	f103 0301 	add.w	r3, r3, #1
 802006c:	607b      	str	r3, [r7, #4]
 802006e:	687b      	ldr	r3, [r7, #4]
 8020070:	2b01      	cmp	r3, #1
 8020072:	d9ee      	bls.n	8020052 <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 8020074:	f107 0708 	add.w	r7, r7, #8
 8020078:	46bd      	mov	sp, r7
 802007a:	bd80      	pop	{r7, pc}

0802007c <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 802007c:	b480      	push	{r7}
 802007e:	b085      	sub	sp, #20
 8020080:	af00      	add	r7, sp, #0
 8020082:	f107 0304 	add.w	r3, r7, #4
 8020086:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 802008a:	687b      	ldr	r3, [r7, #4]
 802008c:	7a3a      	ldrb	r2, [r7, #8]
 802008e:	6879      	ldr	r1, [r7, #4]
 8020090:	7a38      	ldrb	r0, [r7, #8]
 8020092:	f100 0004 	add.w	r0, r0, #4
 8020096:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 802009a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 802009e:	f102 0204 	add.w	r2, r2, #4
 80200a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80200a6:	f107 0714 	add.w	r7, r7, #20
 80200aa:	46bd      	mov	sp, r7
 80200ac:	bc80      	pop	{r7}
 80200ae:	4770      	bx	lr

080200b0 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80200b0:	b480      	push	{r7}
 80200b2:	b085      	sub	sp, #20
 80200b4:	af00      	add	r7, sp, #0
 80200b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80200b8:	687b      	ldr	r3, [r7, #4]
 80200ba:	f003 0307 	and.w	r3, r3, #7
 80200be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80200c0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80200c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80200c8:	68db      	ldr	r3, [r3, #12]
 80200ca:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80200cc:	68ba      	ldr	r2, [r7, #8]
 80200ce:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80200d2:	4013      	ands	r3, r2
 80200d4:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80200d6:	68fb      	ldr	r3, [r7, #12]
 80200d8:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80200dc:	68bb      	ldr	r3, [r7, #8]
 80200de:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80200e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80200e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80200e8:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80200ea:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80200ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80200f2:	68ba      	ldr	r2, [r7, #8]
 80200f4:	60da      	str	r2, [r3, #12]
}
 80200f6:	f107 0714 	add.w	r7, r7, #20
 80200fa:	46bd      	mov	sp, r7
 80200fc:	bc80      	pop	{r7}
 80200fe:	4770      	bx	lr

08020100 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8020100:	b580      	push	{r7, lr}
 8020102:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8020104:	f04f 0001 	mov.w	r0, #1
 8020108:	f7ff ffd2 	bl	80200b0 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 802010c:	f000 fb52 	bl	80207b4 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8020110:	f000 feee 	bl	8020ef0 <CLK001_Init>
	 
	//  Initialization of app 'NVIC_SCU001'		     
	NVIC_SCU001_Init();
 8020114:	f7fd fc94 	bl	801da40 <NVIC_SCU001_Init>
	 
	//  Initialization of app 'RTC001'		     
	RTC001_Init();
 8020118:	f7fb f93e 	bl	801b398 <RTC001_Init>
	 
	//  Initialization of app 'GMM001'		     
	GMM001_Init();
 802011c:	f7ff fccc 	bl	801fab8 <GMM001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8020120:	f7fa fd8e 	bl	801ac40 <SYSTM001_Init>
	 
	//  Initialization of app 'USBCORE001'		     
	USBCORE001_Init();
 8020124:	f7f7 fd20 	bl	8017b68 <USBCORE001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8020128:	f7fa f88a 	bl	801a240 <UART001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 802012c:	f000 ff0c 	bl	8020f48 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 8020130:	f7fb fed6 	bl	801bee0 <PWMSP001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8020134:	f7fd ffaa 	bl	801e08c <NVIC002_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8020138:	f7ff fa60 	bl	801f5fc <I2C001_Init>
	 
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 802013c:	f7ff ff82 	bl	8020044 <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 8020140:	f7ff fe16 	bl	801fd70 <ERU002_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 8020144:	f7fe ff0e 	bl	801ef64 <IO002_Init>
	 
	//  Initialization of app 'ADCGLOB001'		     
	ADCGLOB001_Init();
 8020148:	f001 fc8c 	bl	8021a64 <ADCGLOB001_Init>
	 
	//  Initialization of app 'ADCGROUP001'		     
	ADCGROUP001_Init();
 802014c:	f000 ff40 	bl	8020fd0 <ADCGROUP001_Init>
	 
	//  Initialization of app 'IO001'		     
	IO001_Init();
 8020150:	f7fe ffa4 	bl	801f09c <IO001_Init>
	 
	//  Initialization of app 'ADC001'		     
	ADC001_Init();
 8020154:	f002 f90c 	bl	8022370 <ADC001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8020158:	f7fe fb8a 	bl	801e870 <IO004_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 802015c:	f000 f808 	bl	8020170 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8020160:	bd80      	pop	{r7, pc}
 8020162:	bf00      	nop

08020164 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8020164:	b580      	push	{r7, lr}
 8020166:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8020168:	f000 fec2 	bl	8020ef0 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 802016c:	bd80      	pop	{r7, pc}
 802016e:	bf00      	nop

08020170 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8020170:	b480      	push	{r7}
 8020172:	b087      	sub	sp, #28
 8020174:	af00      	add	r7, sp, #0
            	         
                                            
/*        ERU0 Macro definitions:         */    
/*        ERU1 Macro definitions:         */  

  WR_REG(ERU1->EXICON[1], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[1]_PE */
 8020176:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 802017a:	f2c4 0304 	movt	r3, #16388	; 0x4004
 802017e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8020182:	f2c4 0204 	movt	r2, #16388	; 0x4004
 8020186:	6952      	ldr	r2, [r2, #20]
 8020188:	f042 0201 	orr.w	r2, r2, #1
 802018c:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[1], ERU_EXICON_OCS_Msk, ERU_EXICON_OCS_Pos, SIGNAL_TRx3);                        /*    ERU1_EXICON[1]_OCS */
 802018e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8020192:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8020196:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 802019a:	f2c4 0204 	movt	r2, #16388	; 0x4004
 802019e:	6952      	ldr	r2, [r2, #20]
 80201a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80201a4:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80201a8:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[3], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[3]_PE */    
 80201aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80201ae:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80201b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80201b6:	f2c4 0204 	movt	r2, #16388	; 0x4004
 80201ba:	69d2      	ldr	r2, [r2, #28]
 80201bc:	f042 0201 	orr.w	r2, r2, #1
 80201c0:	61da      	str	r2, [r3, #28]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 80201c2:	463b      	mov	r3, r7
 80201c4:	f04f 0200 	mov.w	r2, #0
 80201c8:	601a      	str	r2, [r3, #0]
 80201ca:	f103 0304 	add.w	r3, r3, #4
 80201ce:	f04f 0200 	mov.w	r2, #0
 80201d2:	601a      	str	r2, [r3, #0]
 80201d4:	f103 0304 	add.w	r3, r3, #4
 80201d8:	f04f 0200 	mov.w	r2, #0
 80201dc:	601a      	str	r2, [r3, #0]
 80201de:	f103 0304 	add.w	r3, r3, #4
 80201e2:	f04f 0200 	mov.w	r2, #0
 80201e6:	601a      	str	r2, [r3, #0]
 80201e8:	f103 0304 	add.w	r3, r3, #4
 80201ec:	f04f 0200 	mov.w	r2, #0
 80201f0:	601a      	str	r2, [r3, #0]
 80201f2:	f103 0304 	add.w	r3, r3, #4
 80201f6:	f04f 0200 	mov.w	r2, #0
 80201fa:	601a      	str	r2, [r3, #0]
 80201fc:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8020200:	683a      	ldr	r2, [r7, #0]
 8020202:	f04f 0300 	mov.w	r3, #0
 8020206:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802020a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802020c:	f003 030f 	and.w	r3, r3, #15
 8020210:	4313      	orrs	r3, r2
 8020212:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8020214:	f04f 0300 	mov.w	r3, #0
 8020218:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802021c:	f04f 0200 	mov.w	r2, #0
 8020220:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020224:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020226:	f022 020f 	bic.w	r2, r2, #15
 802022a:	641a      	str	r2, [r3, #64]	; 0x40
                        
    UsicCcrMode[1] |= (uint32_t) RD_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 802022c:	687a      	ldr	r2, [r7, #4]
 802022e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020232:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020238:	f003 030f 	and.w	r3, r3, #15
 802023c:	4313      	orrs	r3, r2
 802023e:	607b      	str	r3, [r7, #4]
    WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);   
 8020240:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020244:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020248:	f44f 7200 	mov.w	r2, #512	; 0x200
 802024c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020250:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020252:	f022 020f 	bic.w	r2, r2, #15
 8020256:	641a      	str	r2, [r3, #64]	; 0x40
                  
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8020258:	68ba      	ldr	r2, [r7, #8]
 802025a:	f04f 0300 	mov.w	r3, #0
 802025e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020264:	f003 030f 	and.w	r3, r3, #15
 8020268:	4313      	orrs	r3, r2
 802026a:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 802026c:	f04f 0300 	mov.w	r3, #0
 8020270:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020274:	f04f 0200 	mov.w	r2, #0
 8020278:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802027c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802027e:	f022 020f 	bic.w	r2, r2, #15
 8020282:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[3] |= (uint32_t) RD_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 8020284:	68fa      	ldr	r2, [r7, #12]
 8020286:	f44f 7300 	mov.w	r3, #512	; 0x200
 802028a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802028e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020290:	f003 030f 	and.w	r3, r3, #15
 8020294:	4313      	orrs	r3, r2
 8020296:	60fb      	str	r3, [r7, #12]
    WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8020298:	f44f 7300 	mov.w	r3, #512	; 0x200
 802029c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80202a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80202a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80202a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80202aa:	f022 020f 	bic.w	r2, r2, #15
 80202ae:	641a      	str	r2, [r3, #64]	; 0x40
           
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 80202b0:	693a      	ldr	r2, [r7, #16]
 80202b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80202b6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80202ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80202bc:	f003 030f 	and.w	r3, r3, #15
 80202c0:	4313      	orrs	r3, r2
 80202c2:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80202c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80202c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80202cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80202d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80202d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80202d6:	f022 020f 	bic.w	r2, r2, #15
 80202da:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 80202dc:	f04f 0300 	mov.w	r3, #0
 80202e0:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80202e4:	f04f 0200 	mov.w	r2, #0
 80202e8:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80202ec:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80202f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80202f4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 3 is selected for Standard receive buffer event                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,3);  
 80202f8:	f04f 0300 	mov.w	r3, #0
 80202fc:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020300:	f04f 0200 	mov.w	r2, #0
 8020304:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020308:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 802030c:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8020310:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020314:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8020318:	f04f 0300 	mov.w	r3, #0
 802031c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020320:	f04f 0200 	mov.w	r2, #0
 8020324:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020328:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 802032c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020330:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020334:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8020338:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 802033c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020340:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020344:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020348:	f2c4 0203 	movt	r2, #16387	; 0x4003
 802034c:	69d2      	ldr	r2, [r2, #28]
 802034e:	f022 0207 	bic.w	r2, r2, #7
 8020352:	f042 0201 	orr.w	r2, r2, #1
 8020356:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 5 is selected for Protocol specific event             
 WR_REG(USIC0_CH1->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,5);  
 8020358:	f44f 7300 	mov.w	r3, #512	; 0x200
 802035c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020364:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020368:	6992      	ldr	r2, [r2, #24]
 802036a:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 802036e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8020372:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000022);		/*    DPTR = 34,  SIZE = 1 */ 
 8020374:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020378:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802037c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020380:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020384:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8020388:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 802038c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020390:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8020394:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 8020398:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000020);		/*    DPTR = 32,  SIZE = 1 */ 
 802039c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80203a0:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80203a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80203a8:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80203ac:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80203b0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80203b4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80203b8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80203bc:	f042 0220 	orr.w	r2, r2, #32
 80203c0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 80203c4:	f04f 0300 	mov.w	r3, #0
 80203c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80203cc:	f04f 0200 	mov.w	r2, #0
 80203d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80203d4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80203d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80203dc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80203e0:	f04f 0300 	mov.w	r3, #0
 80203e4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80203e8:	f04f 0200 	mov.w	r2, #0
 80203ec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80203f0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80203f4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80203f8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80203fc:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8020400:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8020404:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020408:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802040c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020410:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020414:	69d2      	ldr	r2, [r2, #28]
 8020416:	f022 0207 	bic.w	r2, r2, #7
 802041a:	f042 0203 	orr.w	r2, r2, #3
 802041e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x04000030);		/*    DPTR = 48,  SIZE = 4 */ 
 8020420:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020424:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020428:	f44f 7200 	mov.w	r2, #512	; 0x200
 802042c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020430:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8020434:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020438:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 802043c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8020440:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8020444:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000020);		/*    DPTR = 32,  SIZE = 4 */ 
 8020448:	f44f 7300 	mov.w	r3, #512	; 0x200
 802044c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020450:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020454:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020458:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 802045c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020460:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020464:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8020468:	f042 0220 	orr.w	r2, r2, #32
 802046c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8020470:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8020474:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020478:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 802047c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020480:	69d2      	ldr	r2, [r2, #28]
 8020482:	f022 0207 	bic.w	r2, r2, #7
 8020486:	f042 0201 	orr.w	r2, r2, #1
 802048a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 2 is selected for Protocol specific event             
 WR_REG(USIC2_CH0->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,2);  
 802048c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8020490:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020494:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8020498:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802049c:	6992      	ldr	r2, [r2, #24]
 802049e:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80204a2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80204a6:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
 80204a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80204ac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80204b4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80204b8:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80204bc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80204c0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80204c4:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80204c8:	f042 0220 	orr.w	r2, r2, #32
 80204cc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80204d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80204d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80204dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80204e0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80204e4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80204e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80204ec:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80204f0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 80204f4:	f04f 0300 	mov.w	r3, #0
 80204f8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80204fc:	683a      	ldr	r2, [r7, #0]
 80204fe:	f002 010f 	and.w	r1, r2, #15
 8020502:	f04f 0200 	mov.w	r2, #0
 8020506:	f2c4 0203 	movt	r2, #16387	; 0x4003
 802050a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802050c:	f022 020f 	bic.w	r2, r2, #15
 8020510:	430a      	orrs	r2, r1
 8020512:	641a      	str	r2, [r3, #64]	; 0x40
         
   WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[1]);   
 8020514:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020518:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802051c:	687a      	ldr	r2, [r7, #4]
 802051e:	f002 010f 	and.w	r1, r2, #15
 8020522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020526:	f2c4 0203 	movt	r2, #16387	; 0x4003
 802052a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802052c:	f022 020f 	bic.w	r2, r2, #15
 8020530:	430a      	orrs	r2, r1
 8020532:	641a      	str	r2, [r3, #64]	; 0x40
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8020534:	f04f 0300 	mov.w	r3, #0
 8020538:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802053c:	68ba      	ldr	r2, [r7, #8]
 802053e:	f002 010f 	and.w	r1, r2, #15
 8020542:	f04f 0200 	mov.w	r2, #0
 8020546:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802054a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802054c:	f022 020f 	bic.w	r2, r2, #15
 8020550:	430a      	orrs	r2, r1
 8020552:	641a      	str	r2, [r3, #64]	; 0x40
                  
   WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[3]);
 8020554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020558:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802055c:	68fa      	ldr	r2, [r7, #12]
 802055e:	f002 010f 	and.w	r1, r2, #15
 8020562:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020566:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802056a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802056c:	f022 020f 	bic.w	r2, r2, #15
 8020570:	430a      	orrs	r2, r1
 8020572:	641a      	str	r2, [r3, #64]	; 0x40
        
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8020574:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8020578:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802057c:	693a      	ldr	r2, [r7, #16]
 802057e:	f002 010f 	and.w	r1, r2, #15
 8020582:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8020586:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802058a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802058c:	f022 020f 	bic.w	r2, r2, #15
 8020590:	430a      	orrs	r2, r1
 8020592:	641a      	str	r2, [r3, #64]	; 0x40
                                              
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU40_CC40SRS  =  Service Request Selector

    WR_REG(CCU40_CC40->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR1);    
 8020594:	f44f 4341 	mov.w	r3, #49408	; 0xc100
 8020598:	f2c4 0300 	movt	r3, #16384	; 0x4000
 802059c:	f44f 4241 	mov.w	r2, #49408	; 0xc100
 80205a0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80205a4:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80205a8:	f022 020c 	bic.w	r2, r2, #12
 80205ac:	f042 0204 	orr.w	r2, r2, #4
 80205b0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU40_CC41SRS  =  Service Request Selector

    WR_REG(CCU40_CC41->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR2);    
 80205b4:	f44f 4342 	mov.w	r3, #49664	; 0xc200
 80205b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80205bc:	f44f 4242 	mov.w	r2, #49664	; 0xc200
 80205c0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80205c4:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80205c8:	f022 020c 	bic.w	r2, r2, #12
 80205cc:	f042 0208 	orr.w	r2, r2, #8
 80205d0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU41_CC43SRS  =  Service Request Selector

    WR_REG(CCU41_CC43->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR1);    
 80205d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80205d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80205dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80205e0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80205e4:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80205e8:	f022 0203 	bic.w	r2, r2, #3
 80205ec:	f042 0201 	orr.w	r2, r2, #1
 80205f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.1 : PORT0_IOCR0_PC1_PCR and PORT0_IOCR0_PC1_OE */					   
 80205f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80205f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80205fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8020600:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020604:	6912      	ldr	r2, [r2, #16]
 8020606:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 802060a:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 802060e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P1.0 : PORT1_IOCR0_PC0_PCR and PORT1_IOCR0_PC0_OE */					   
 8020610:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8020614:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020618:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 802061c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020620:	6912      	ldr	r2, [r2, #16]
 8020622:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8020626:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 802062a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.2 : PORT1_IOCR0_PC2_PCR and PORT1_IOCR0_PC2_OE */					   
 802062c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8020630:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020634:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8020638:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802063c:	6912      	ldr	r2, [r2, #16]
 802063e:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8020642:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 8020646:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P1.3 : PORT1_IOCR0_PC3_PCR and PORT1_IOCR0_PC3_OE */					   
 8020648:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 802064c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020650:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8020654:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020658:	6912      	ldr	r2, [r2, #16]
 802065a:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 802065e:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 8020662:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P2.2 : PORT2_IOCR0_PC2_PCR and PORT2_IOCR0_PC2_OE */					   
 8020664:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8020668:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802066c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8020670:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020674:	6912      	ldr	r2, [r2, #16]
 8020676:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 802067a:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 802067e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P2.4 : PORT2_IOCR4_PC4_PCR and PORT2_IOCR4_PC4_OE */					   
 8020680:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8020684:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020688:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 802068c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020690:	6952      	ldr	r2, [r2, #20]
 8020692:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8020696:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 802069a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P2.5 : PORT2_IOCR4_PC5_PCR and PORT2_IOCR4_PC5_OE */					   
 802069c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80206a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206a4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80206a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206ac:	6952      	ldr	r2, [r2, #20]
 80206ae:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80206b2:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 80206b6:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 80206b8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80206bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206c0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80206c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206c8:	69d2      	ldr	r2, [r2, #28]
 80206ca:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80206ce:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 80206d2:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.0 : PORT3_IOCR0_PC0_OE */					   
 80206d4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80206d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206dc:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80206e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206e4:	6912      	ldr	r2, [r2, #16]
 80206e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80206ea:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P3.1 : PORT3_IOCR0_PC1_OE */					   
 80206ec:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80206f0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206f4:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 80206f8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206fc:	6912      	ldr	r2, [r2, #16]
 80206fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8020702:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P3.2 : PORT3_IOCR0_PC2_OE */					   
 8020704:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8020708:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802070c:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8020710:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020714:	6912      	ldr	r2, [r2, #16]
 8020716:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 802071a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 802071c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8020720:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020724:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8020728:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802072c:	6912      	ldr	r2, [r2, #16]
 802072e:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8020732:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8020736:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 8020738:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 802073c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020740:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8020744:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020748:	6912      	ldr	r2, [r2, #16]
 802074a:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 802074e:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 8020752:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8020754:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8020758:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802075c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8020760:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020764:	6912      	ldr	r2, [r2, #16]
 8020766:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 802076a:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 802076e:	611a      	str	r2, [r3, #16]
                  /*VADC GROUP1 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         						          

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                               
                  /*VADC GROUP2 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         
  WR_REG(VADC_G2->ALIAS, VADC_G_ALIAS_ALIAS0_Msk, VADC_G_ALIAS_ALIAS0_Pos,1); 
 8020770:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 8020774:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8020778:	f44f 4298 	mov.w	r2, #19456	; 0x4c00
 802077c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8020780:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8020784:	f022 021f 	bic.w	r2, r2, #31
 8020788:	f042 0201 	orr.w	r2, r2, #1
 802078c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                  /*VADC GROUP3 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         						          

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                                 
               /*VADC GLOBAL RESULT Mux Related SFR/Bitfields Configurations*/  						          
  WR_REG(VADC->GLOBEVNP, VADC_GLOBEVNP_REV0NP_Msk, VADC_GLOBEVNP_REV0NP_Pos,2); 
 8020790:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8020794:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8020798:	f8d2 2140 	ldr.w	r2, [r2, #320]	; 0x140
 802079c:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80207a0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80207a4:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
                 						                     						                                 
               /*VADC BACKGROUND Source Mux Related SFR/Bitfields Configurations*/  						                  						                						                                                                          
}
 80207a8:	f107 071c 	add.w	r7, r7, #28
 80207ac:	46bd      	mov	sp, r7
 80207ae:	bc80      	pop	{r7}
 80207b0:	4770      	bx	lr
 80207b2:	bf00      	nop

080207b4 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                            
 80207b4:	b480      	push	{r7}
 80207b6:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 80207b8:	46bd      	mov	sp, r7
 80207ba:	bc80      	pop	{r7}
 80207bc:	4770      	bx	lr
 80207be:	bf00      	nop

080207c0 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 80207c0:	b480      	push	{r7}
 80207c2:	b085      	sub	sp, #20
 80207c4:	af00      	add	r7, sp, #0
 80207c6:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 80207c8:	f04f 0300 	mov.w	r3, #0
 80207cc:	60fb      	str	r3, [r7, #12]
 80207ce:	e007      	b.n	80207e0 <CLK001_Delay+0x20>
 80207d0:	bf00      	nop
 80207d2:	bf00      	nop
 80207d4:	bf00      	nop
 80207d6:	bf00      	nop
 80207d8:	68fb      	ldr	r3, [r7, #12]
 80207da:	f103 0301 	add.w	r3, r3, #1
 80207de:	60fb      	str	r3, [r7, #12]
 80207e0:	68fa      	ldr	r2, [r7, #12]
 80207e2:	687b      	ldr	r3, [r7, #4]
 80207e4:	429a      	cmp	r2, r3
 80207e6:	d3f3      	bcc.n	80207d0 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 80207e8:	f107 0714 	add.w	r7, r7, #20
 80207ec:	46bd      	mov	sp, r7
 80207ee:	bc80      	pop	{r7}
 80207f0:	4770      	bx	lr
 80207f2:	bf00      	nop

080207f4 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 80207f4:	b480      	push	{r7}
 80207f6:	b083      	sub	sp, #12
 80207f8:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 80207fa:	f04f 0301 	mov.w	r3, #1
 80207fe:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020800:	f244 7310 	movw	r3, #18192	; 0x4710
 8020804:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020808:	685a      	ldr	r2, [r3, #4]
 802080a:	f04f 0302 	mov.w	r3, #2
 802080e:	f2c0 0301 	movt	r3, #1
 8020812:	4013      	ands	r3, r2
 8020814:	2b00      	cmp	r3, #0
 8020816:	d002      	beq.n	802081e <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8020818:	f04f 0300 	mov.w	r3, #0
 802081c:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 802081e:	687b      	ldr	r3, [r7, #4]
}
 8020820:	4618      	mov	r0, r3
 8020822:	f107 070c 	add.w	r7, r7, #12
 8020826:	46bd      	mov	sp, r7
 8020828:	bc80      	pop	{r7}
 802082a:	4770      	bx	lr

0802082c <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 802082c:	b580      	push	{r7, lr}
 802082e:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8020830:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8020834:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020838:	681b      	ldr	r3, [r3, #0]
 802083a:	f003 0301 	and.w	r3, r3, #1
 802083e:	2b00      	cmp	r3, #0
 8020840:	d10b      	bne.n	802085a <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8020842:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8020846:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802084a:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 802084e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020852:	6852      	ldr	r2, [r2, #4]
 8020854:	f042 0201 	orr.w	r2, r2, #1
 8020858:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 802085a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 802085e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020862:	681b      	ldr	r3, [r3, #0]
 8020864:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8020868:	2b00      	cmp	r3, #0
 802086a:	d00b      	beq.n	8020884 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 802086c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8020870:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020874:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8020878:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802087c:	6892      	ldr	r2, [r2, #8]
 802087e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020882:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8020884:	f244 7310 	movw	r3, #18192	; 0x4710
 8020888:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802088c:	f244 7210 	movw	r2, #18192	; 0x4710
 8020890:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020894:	6852      	ldr	r2, [r2, #4]
 8020896:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 802089a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 802089c:	f04f 0064 	mov.w	r0, #100	; 0x64
 80208a0:	f7ff ff8e 	bl	80207c0 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80208a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80208a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80208ac:	f244 7210 	movw	r2, #18192	; 0x4710
 80208b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80208b4:	6852      	ldr	r2, [r2, #4]
 80208b6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80208ba:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 80208bc:	bd80      	pop	{r7, pc}
 80208be:	bf00      	nop

080208c0 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 80208c0:	b580      	push	{r7, lr}
 80208c2:	b082      	sub	sp, #8
 80208c4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80208c6:	f04f 0301 	mov.w	r3, #1
 80208ca:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 80208cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80208d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80208d4:	f244 7210 	movw	r2, #18192	; 0x4710
 80208d8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80208dc:	6852      	ldr	r2, [r2, #4]
 80208de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80208e2:	f022 0202 	bic.w	r2, r2, #2
 80208e6:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 80208e8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80208ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80208f0:	685b      	ldr	r3, [r3, #4]
 80208f2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80208f6:	2b00      	cmp	r3, #0
 80208f8:	d054      	beq.n	80209a4 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 80208fa:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80208fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020902:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020906:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802090a:	6852      	ldr	r2, [r2, #4]
 802090c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8020910:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8020912:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020916:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802091a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 802091e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020922:	6852      	ldr	r2, [r2, #4]
 8020924:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020928:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 802092a:	f244 7310 	movw	r3, #18192	; 0x4710
 802092e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020932:	f244 7210 	movw	r2, #18192	; 0x4710
 8020936:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802093a:	68d2      	ldr	r2, [r2, #12]
 802093c:	f022 0201 	bic.w	r2, r2, #1
 8020940:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8020942:	f244 7310 	movw	r3, #18192	; 0x4710
 8020946:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802094a:	f244 7210 	movw	r2, #18192	; 0x4710
 802094e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020952:	6852      	ldr	r2, [r2, #4]
 8020954:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8020958:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 802095a:	f244 6350 	movw	r3, #18000	; 0x4650
 802095e:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8020960:	f04f 000a 	mov.w	r0, #10
 8020964:	f7ff ff2c 	bl	80207c0 <CLK001_Delay>
        timeout_count--;
 8020968:	683b      	ldr	r3, [r7, #0]
 802096a:	f103 33ff 	add.w	r3, r3, #4294967295
 802096e:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8020970:	f244 7310 	movw	r3, #18192	; 0x4710
 8020974:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020978:	681b      	ldr	r3, [r3, #0]
 802097a:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 802097e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8020982:	d002      	beq.n	802098a <CLK001_SetMainPLLClkSrc+0xca>
 8020984:	683b      	ldr	r3, [r7, #0]
 8020986:	2b00      	cmp	r3, #0
 8020988:	d1ea      	bne.n	8020960 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 802098a:	f244 7310 	movw	r3, #18192	; 0x4710
 802098e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020992:	681b      	ldr	r3, [r3, #0]
 8020994:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8020998:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 802099c:	d002      	beq.n	80209a4 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 802099e:	f04f 0300 	mov.w	r3, #0
 80209a2:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 80209a4:	687b      	ldr	r3, [r7, #4]
}
 80209a6:	4618      	mov	r0, r3
 80209a8:	f107 0708 	add.w	r7, r7, #8
 80209ac:	46bd      	mov	sp, r7
 80209ae:	bd80      	pop	{r7, pc}

080209b0 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 80209b0:	b580      	push	{r7, lr}
 80209b2:	b082      	sub	sp, #8
 80209b4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80209b6:	f04f 0301 	mov.w	r3, #1
 80209ba:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80209bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80209c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80209c4:	681b      	ldr	r3, [r3, #0]
 80209c6:	f003 0304 	and.w	r3, r3, #4
 80209ca:	2b00      	cmp	r3, #0
 80209cc:	f040 8097 	bne.w	8020afe <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80209d0:	f640 034c 	movw	r3, #2124	; 0x84c
 80209d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80209d8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80209dc:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80209e0:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 80209e2:	f640 034c 	movw	r3, #2124	; 0x84c
 80209e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80209ea:	681a      	ldr	r2, [r3, #0]
 80209ec:	f649 7381 	movw	r3, #40833	; 0x9f81
 80209f0:	f2c1 635e 	movt	r3, #5726	; 0x165e
 80209f4:	fba3 1302 	umull	r1, r3, r3, r2
 80209f8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80209fc:	f103 32ff 	add.w	r2, r3, #4294967295
 8020a00:	f640 0350 	movw	r3, #2128	; 0x850
 8020a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020a08:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8020a0a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a12:	f244 7210 	movw	r2, #18192	; 0x4710
 8020a16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020a1a:	6852      	ldr	r2, [r2, #4]
 8020a1c:	f042 0201 	orr.w	r2, r2, #1
 8020a20:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8020a22:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a26:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a2a:	f244 7210 	movw	r2, #18192	; 0x4710
 8020a2e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020a32:	6852      	ldr	r2, [r2, #4]
 8020a34:	f042 0210 	orr.w	r2, r2, #16
 8020a38:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020a3a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a3e:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8020a42:	f640 0250 	movw	r2, #2128	; 0x850
 8020a46:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020a4a:	6812      	ldr	r2, [r2, #0]
 8020a4c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020a50:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020a54:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8020a56:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a5e:	f244 7210 	movw	r2, #18192	; 0x4710
 8020a62:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020a66:	6852      	ldr	r2, [r2, #4]
 8020a68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8020a6c:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8020a6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a76:	f244 7210 	movw	r2, #18192	; 0x4710
 8020a7a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020a7e:	6852      	ldr	r2, [r2, #4]
 8020a80:	f022 0210 	bic.w	r2, r2, #16
 8020a84:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8020a86:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8020a92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020a96:	6852      	ldr	r2, [r2, #4]
 8020a98:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8020a9c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8020a9e:	f244 6350 	movw	r3, #18000	; 0x4650
 8020aa2:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8020aa4:	f04f 000a 	mov.w	r0, #10
 8020aa8:	f7ff fe8a 	bl	80207c0 <CLK001_Delay>
        timeout_count--;
 8020aac:	683b      	ldr	r3, [r7, #0]
 8020aae:	f103 33ff 	add.w	r3, r3, #4294967295
 8020ab2:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8020ab4:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ab8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020abc:	681b      	ldr	r3, [r3, #0]
 8020abe:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8020ac2:	2b00      	cmp	r3, #0
 8020ac4:	d102      	bne.n	8020acc <CLK001_ConfigMainPLL+0x11c>
 8020ac6:	683b      	ldr	r3, [r7, #0]
 8020ac8:	2b00      	cmp	r3, #0
 8020aca:	d1eb      	bne.n	8020aa4 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8020acc:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ad0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ad4:	681b      	ldr	r3, [r3, #0]
 8020ad6:	f003 0304 	and.w	r3, r3, #4
 8020ada:	2b00      	cmp	r3, #0
 8020adc:	d00c      	beq.n	8020af8 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8020ade:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ae2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ae6:	f244 7210 	movw	r2, #18192	; 0x4710
 8020aea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020aee:	6852      	ldr	r2, [r2, #4]
 8020af0:	f022 0201 	bic.w	r2, r2, #1
 8020af4:	605a      	str	r2, [r3, #4]
 8020af6:	e002      	b.n	8020afe <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8020af8:	f04f 0300 	mov.w	r3, #0
 8020afc:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8020afe:	687b      	ldr	r3, [r7, #4]
}
 8020b00:	4618      	mov	r0, r3
 8020b02:	f107 0708 	add.w	r7, r7, #8
 8020b06:	46bd      	mov	sp, r7
 8020b08:	bd80      	pop	{r7, pc}
 8020b0a:	bf00      	nop

08020b0c <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8020b0c:	b580      	push	{r7, lr}
 8020b0e:	b082      	sub	sp, #8
 8020b10:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8020b12:	f04f 0301 	mov.w	r3, #1
 8020b16:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8020b18:	f244 7310 	movw	r3, #18192	; 0x4710
 8020b1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b20:	f244 7210 	movw	r2, #18192	; 0x4710
 8020b24:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b28:	6852      	ldr	r2, [r2, #4]
 8020b2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020b2e:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8020b30:	f640 034c 	movw	r3, #2124	; 0x84c
 8020b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020b38:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8020b3c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8020b40:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50µs */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8020b42:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020b46:	f7ff fe3b 	bl	80207c0 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8020b4a:	f640 034c 	movw	r3, #2124	; 0x84c
 8020b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020b52:	681b      	ldr	r3, [r3, #0]
 8020b54:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8020b58:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8020b5c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8020b60:	fba3 1302 	umull	r1, r3, r3, r2
 8020b64:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8020b68:	f103 32ff 	add.w	r2, r3, #4294967295
 8020b6c:	f640 0350 	movw	r3, #2128	; 0x850
 8020b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020b74:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020b76:	f244 7310 	movw	r3, #18192	; 0x4710
 8020b7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8020b7e:	f640 0250 	movw	r2, #2128	; 0x850
 8020b82:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020b86:	6812      	ldr	r2, [r2, #0]
 8020b88:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020b8c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020b90:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8020b92:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020b96:	f7ff fe13 	bl	80207c0 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8020b9a:	f640 034c 	movw	r3, #2124	; 0x84c
 8020b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020ba2:	681b      	ldr	r3, [r3, #0]
 8020ba4:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8020ba8:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8020bac:	f2c0 03be 	movt	r3, #190	; 0xbe
 8020bb0:	fba3 1302 	umull	r1, r3, r3, r2
 8020bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020bb8:	f103 32ff 	add.w	r2, r3, #4294967295
 8020bbc:	f640 0350 	movw	r3, #2128	; 0x850
 8020bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020bc4:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020bc6:	f244 7310 	movw	r3, #18192	; 0x4710
 8020bca:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8020bce:	f640 0250 	movw	r2, #2128	; 0x850
 8020bd2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020bd6:	6812      	ldr	r2, [r2, #0]
 8020bd8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020bdc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020be0:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50µs */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8020be2:	f04f 0096 	mov.w	r0, #150	; 0x96
 8020be6:	f7ff fdeb 	bl	80207c0 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020bea:	f244 7310 	movw	r3, #18192	; 0x4710
 8020bee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020bf2:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8020bf6:	f2c0 0203 	movt	r2, #3
 8020bfa:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8020bfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c04:	689b      	ldr	r3, [r3, #8]
 8020c06:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8020c0a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8020c0e:	2b00      	cmp	r3, #0
 8020c10:	d11e      	bne.n	8020c50 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8020c12:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c1a:	689b      	ldr	r3, [r3, #8]
 8020c1c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8020c20:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8020c24:	2b27      	cmp	r3, #39	; 0x27
 8020c26:	d113      	bne.n	8020c50 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8020c28:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c30:	689b      	ldr	r3, [r3, #8]
 8020c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8020c36:	2b00      	cmp	r3, #0
 8020c38:	d10a      	bne.n	8020c50 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8020c3a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c3e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c42:	689b      	ldr	r3, [r3, #8]
 8020c44:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8020c48:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8020c4c:	2b03      	cmp	r3, #3
 8020c4e:	d002      	beq.n	8020c56 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8020c50:	f04f 0300 	mov.w	r3, #0
 8020c54:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8020c56:	f244 1360 	movw	r3, #16736	; 0x4160
 8020c5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c5e:	f04f 0205 	mov.w	r2, #5
 8020c62:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8020c64:	687b      	ldr	r3, [r7, #4]
}
 8020c66:	4618      	mov	r0, r3
 8020c68:	f107 0708 	add.w	r7, r7, #8
 8020c6c:	46bd      	mov	sp, r7
 8020c6e:	bd80      	pop	{r7, pc}

08020c70 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8020c70:	b580      	push	{r7, lr}
 8020c72:	b082      	sub	sp, #8
 8020c74:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8020c76:	f04f 0301 	mov.w	r3, #1
 8020c7a:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8020c7c:	f7ff fdd6 	bl	802082c <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8020c80:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020c84:	f7ff fd9c 	bl	80207c0 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8020c88:	f7ff fe1a 	bl	80208c0 <CLK001_SetMainPLLClkSrc>
 8020c8c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8020c8e:	f7ff fe8f 	bl	80209b0 <CLK001_ConfigMainPLL>
 8020c92:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8020c94:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8020c98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c9c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8020ca0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ca4:	68d2      	ldr	r2, [r2, #12]
 8020ca6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8020caa:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8020cac:	f7ff ff2e 	bl	8020b0c <CLK001_FreqStepupMainPLL>
 8020cb0:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8020cb2:	687b      	ldr	r3, [r7, #4]
}
 8020cb4:	4618      	mov	r0, r3
 8020cb6:	f107 0708 	add.w	r7, r7, #8
 8020cba:	46bd      	mov	sp, r7
 8020cbc:	bd80      	pop	{r7, pc}
 8020cbe:	bf00      	nop

08020cc0 <CLK001_USBClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Valid(void)
{
 8020cc0:	b480      	push	{r7}
 8020cc2:	b083      	sub	sp, #12
 8020cc4:	af00      	add	r7, sp, #0
  uint32_t USB_clock_status = 1UL;
 8020cc6:	f04f 0301 	mov.w	r3, #1
 8020cca:	607b      	str	r3, [r7, #4]
  /* check if PLL is switched on */
  if((SCU_PLL->USBPLLCON &(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8020ccc:	f244 7310 	movw	r3, #18192	; 0x4710
 8020cd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020cd4:	695a      	ldr	r2, [r3, #20]
 8020cd6:	f04f 0302 	mov.w	r3, #2
 8020cda:	f2c0 0301 	movt	r3, #1
 8020cde:	4013      	ands	r3, r2
 8020ce0:	2b00      	cmp	r3, #0
 8020ce2:	d002      	beq.n	8020cea <CLK001_USBClk_Valid+0x2a>
                           SCU_PLL_USBPLLCON_PLLPWD_Msk)) != 0UL)
  {
    USB_clock_status=0UL;
 8020ce4:	f04f 0300 	mov.w	r3, #0
 8020ce8:	607b      	str	r3, [r7, #4]
  }

  return(USB_clock_status);
 8020cea:	687b      	ldr	r3, [r7, #4]
}
 8020cec:	4618      	mov	r0, r3
 8020cee:	f107 070c 	add.w	r7, r7, #12
 8020cf2:	46bd      	mov	sp, r7
 8020cf4:	bc80      	pop	{r7}
 8020cf6:	4770      	bx	lr

08020cf8 <CLK001_USBClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Init(void)
{
 8020cf8:	b580      	push	{r7, lr}
 8020cfa:	b082      	sub	sp, #8
 8020cfc:	af00      	add	r7, sp, #0
  uint32_t timeout_count;
  uint32_t Return_status = 1UL;
 8020cfe:	f04f 0301 	mov.w	r3, #1
 8020d02:	603b      	str	r3, [r7, #0]
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8020d04:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d0c:	f244 7210 	movw	r2, #18192	; 0x4710
 8020d10:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d14:	6952      	ldr	r2, [r2, #20]
 8020d16:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8020d1a:	f022 0202 	bic.w	r2, r2, #2
 8020d1e:	615a      	str	r2, [r3, #20]
                         SCU_PLL_USBPLLCON_PLLPWD_Msk);

  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8020d20:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020d24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d28:	685b      	ldr	r3, [r3, #4]
 8020d2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8020d2e:	2b00      	cmp	r3, #0
 8020d30:	d063      	beq.n	8020dfa <CLK001_USBClk_Init+0x102>
     ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
  {
    /* check if Main PLL is switched on for OSC WD*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020d32:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d3a:	685a      	ldr	r2, [r3, #4]
 8020d3c:	f04f 0302 	mov.w	r3, #2
 8020d40:	f2c0 0301 	movt	r3, #1
 8020d44:	4013      	ands	r3, r2
 8020d46:	2b00      	cmp	r3, #0
 8020d48:	d00d      	beq.n	8020d66 <CLK001_USBClk_Init+0x6e>
        SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020d4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d52:	f244 7210 	movw	r2, #18192	; 0x4710
 8020d56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d5a:	6852      	ldr	r2, [r2, #4]
 8020d5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8020d60:	f022 0202 	bic.w	r2, r2, #2
 8020d64:	605a      	str	r2, [r3, #4]
    }

    /*The OSC HP mode is guaranteed to  be = 11b at this point
    * so we can just clear the bit(s) as per the selected mode
    */
    SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) |
 8020d66:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020d6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d6e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020d72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d76:	6852      	ldr	r2, [r2, #4]
 8020d78:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8020d7c:	605a      	str	r2, [r3, #4]
       ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
   
    /* setup OSC WDG Divider */
    SCU_OSC->OSCHPCTRL|= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/
 8020d7e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020d82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d86:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020d8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d8e:	6852      	ldr	r2, [r2, #4]
 8020d90:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020d94:	605a      	str	r2, [r3, #4]
                      CLK001_SOSCWDG_FREF)-1UL) <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
   
    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8020d96:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d9e:	f244 7210 	movw	r2, #18192	; 0x4710
 8020da2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020da6:	6852      	ldr	r2, [r2, #4]
 8020da8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8020dac:	605a      	str	r2, [r3, #4]

     /* Timeout for wait loo ~150ms */
    /********************************/	  
    /*approximate loop count for 150ms @ Backup Clock freq*/
    timeout_count = CLK001_LOOP_CNT_150MS;
 8020dae:	f244 6350 	movw	r3, #18000	; 0x4650
 8020db2:	607b      	str	r3, [r7, #4]
    do
    {
      CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8020db4:	f04f 000a 	mov.w	r0, #10
 8020db8:	f7ff fd02 	bl	80207c0 <CLK001_Delay>
      timeout_count--;
 8020dbc:	687b      	ldr	r3, [r7, #4]
 8020dbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8020dc2:	607b      	str	r3, [r7, #4]
    }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8020dc4:	f244 7310 	movw	r3, #18192	; 0x4710
 8020dc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020dcc:	681b      	ldr	r3, [r3, #0]
 8020dce:	f403 7360 	and.w	r3, r3, #896	; 0x380
          CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8020dd2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8020dd6:	d002      	beq.n	8020dde <CLK001_USBClk_Init+0xe6>
 8020dd8:	687b      	ldr	r3, [r7, #4]
 8020dda:	2b00      	cmp	r3, #0
 8020ddc:	d1ea      	bne.n	8020db4 <CLK001_USBClk_Init+0xbc>

    if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8020dde:	f244 7310 	movw	r3, #18192	; 0x4710
 8020de2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020de6:	681b      	ldr	r3, [r3, #0]
 8020de8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8020dec:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8020df0:	d003      	beq.n	8020dfa <CLK001_USBClk_Init+0x102>
          CLK001_PLLSTAT_OSC_USABLE_MASK)
    {
      Return_status =0UL;/* Return Error */
 8020df2:	f04f 0300 	mov.w	r3, #0
 8020df6:	603b      	str	r3, [r7, #0]
      while (1)
      {
        /* The Oscillator frequency not usable, 
        therefore the PLL shall not be used */
      }
 8020df8:	e7fe      	b.n	8020df8 <CLK001_USBClk_Init+0x100>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8020dfa:	f244 7310 	movw	r3, #18192	; 0x4710
 8020dfe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e02:	f244 7210 	movw	r2, #18192	; 0x4710
 8020e06:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020e0a:	6952      	ldr	r2, [r2, #20]
 8020e0c:	f042 0201 	orr.w	r2, r2, #1
 8020e10:	615a      	str	r2, [r3, #20]
  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8020e12:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e1a:	f244 7210 	movw	r2, #18192	; 0x4710
 8020e1e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020e22:	6952      	ldr	r2, [r2, #20]
 8020e24:	f042 0210 	orr.w	r2, r2, #16
 8020e28:	615a      	str	r2, [r3, #20]
  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON =
 8020e2a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e32:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 8020e36:	f2c0 1200 	movt	r2, #256	; 0x100
 8020e3a:	615a      	str	r2, [r3, #20]
    (((uint32_t)CLK001_USBPLL_NDIV<<SCU_PLL_USBPLLCON_NDIV_Pos)|
     ((uint32_t)CLK001_USBPLL_PDIV<<SCU_PLL_USBPLLCON_PDIV_Pos));
  /* Setup USBDIV settings USB clock */
  SCU_CLK->USBCLKCR = CLK001_USBDIV;
 8020e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8020e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e44:	f04f 0203 	mov.w	r2, #3
 8020e48:	619a      	str	r2, [r3, #24]
  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8020e4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e52:	f244 7210 	movw	r2, #18192	; 0x4710
 8020e56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020e5a:	6952      	ldr	r2, [r2, #20]
 8020e5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8020e60:	615a      	str	r2, [r3, #20]
  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8020e62:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e6a:	f244 7210 	movw	r2, #18192	; 0x4710
 8020e6e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020e72:	6952      	ldr	r2, [r2, #20]
 8020e74:	f022 0210 	bic.w	r2, r2, #16
 8020e78:	615a      	str	r2, [r3, #20]
  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8020e7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e82:	f244 7210 	movw	r2, #18192	; 0x4710
 8020e86:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020e8a:	6952      	ldr	r2, [r2, #20]
 8020e8c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8020e90:	615a      	str	r2, [r3, #20]

  /* wait for PLL Lock */
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)!= 
 8020e92:	bf00      	nop
 8020e94:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e9c:	691b      	ldr	r3, [r3, #16]
 8020e9e:	f003 0304 	and.w	r3, r3, #4
 8020ea2:	2b00      	cmp	r3, #0
 8020ea4:	d0f6      	beq.n	8020e94 <CLK001_USBClk_Init+0x19c>
          SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)
  {}

  /* Enable USB Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_USBCEN_Msk;
 8020ea6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8020eaa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020eae:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8020eb2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020eb6:	6852      	ldr	r2, [r2, #4]
 8020eb8:	f042 0201 	orr.w	r2, r2, #1
 8020ebc:	605a      	str	r2, [r3, #4]

  return Return_status;
 8020ebe:	683b      	ldr	r3, [r7, #0]
} 
 8020ec0:	4618      	mov	r0, r3
 8020ec2:	f107 0708 	add.w	r7, r7, #8
 8020ec6:	46bd      	mov	sp, r7
 8020ec8:	bd80      	pop	{r7, pc}
 8020eca:	bf00      	nop

08020ecc <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 8020ecc:	b480      	push	{r7}
 8020ece:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 8020ed0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8020ed4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ed8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8020edc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ee0:	6852      	ldr	r2, [r2, #4]
 8020ee2:	f042 0210 	orr.w	r2, r2, #16
 8020ee6:	605a      	str	r2, [r3, #4]
}
 8020ee8:	46bd      	mov	sp, r7
 8020eea:	bc80      	pop	{r7}
 8020eec:	4770      	bx	lr
 8020eee:	bf00      	nop

08020ef0 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8020ef0:	b580      	push	{r7, lr}
 8020ef2:	b082      	sub	sp, #8
 8020ef4:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8020ef6:	f04f 0300 	mov.w	r3, #0
 8020efa:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8020efc:	f7ff fc7a 	bl	80207f4 <CLK001_SysClk_Valid>
 8020f00:	4603      	mov	r3, r0
 8020f02:	2b00      	cmp	r3, #0
 8020f04:	d105      	bne.n	8020f12 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8020f06:	f7ff feb3 	bl	8020c70 <CLK001_SysClk_Init>
 8020f0a:	4603      	mov	r3, r0
 8020f0c:	687a      	ldr	r2, [r7, #4]
 8020f0e:	4313      	orrs	r3, r2
 8020f10:	607b      	str	r3, [r7, #4]
  }

  #ifdef CLK001_USBCLK_EN
  /*  Function to initialize the USB Clock based on UI configuration */     
  if(CLK001_USBClk_Valid() == 0UL)
 8020f12:	f7ff fed5 	bl	8020cc0 <CLK001_USBClk_Valid>
 8020f16:	4603      	mov	r3, r0
 8020f18:	2b00      	cmp	r3, #0
 8020f1a:	d101      	bne.n	8020f20 <CLK001_Init+0x30>
  {   
  	CLK001_USBClk_Init();
 8020f1c:	f7ff feec 	bl	8020cf8 <CLK001_USBClk_Init>
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 8020f20:	687b      	ldr	r3, [r7, #4]
 8020f22:	2b01      	cmp	r3, #1
 8020f24:	d101      	bne.n	8020f2a <CLK001_Init+0x3a>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 8020f26:	f7ff ffd1 	bl	8020ecc <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8020f2a:	f7e4 fefd 	bl	8005d28 <SystemCoreClockUpdate>
}
 8020f2e:	f107 0708 	add.w	r7, r7, #8
 8020f32:	46bd      	mov	sp, r7
 8020f34:	bd80      	pop	{r7, pc}
 8020f36:	bf00      	nop

08020f38 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8020f38:	b480      	push	{r7}
 8020f3a:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8020f3c:	f04f 0300 	mov.w	r3, #0
}
 8020f40:	4618      	mov	r0, r3
 8020f42:	46bd      	mov	sp, r7
 8020f44:	bc80      	pop	{r7}
 8020f46:	4770      	bx	lr

08020f48 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 8020f48:	b580      	push	{r7, lr}
 8020f4a:	b082      	sub	sp, #8
 8020f4c:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 8020f4e:	f04f 0300 	mov.w	r3, #0
 8020f52:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 8020f54:	f640 0354 	movw	r3, #2132	; 0x854
 8020f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020f5c:	681b      	ldr	r3, [r3, #0]
 8020f5e:	2b00      	cmp	r3, #0
 8020f60:	d11b      	bne.n	8020f9a <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 8020f62:	f04f 0300 	mov.w	r3, #0
 8020f66:	607b      	str	r3, [r7, #4]
 8020f68:	e00d      	b.n	8020f86 <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 8020f6a:	f240 13d4 	movw	r3, #468	; 0x1d4
 8020f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020f72:	687a      	ldr	r2, [r7, #4]
 8020f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020f78:	4618      	mov	r0, r3
 8020f7a:	f000 f813 	bl	8020fa4 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 8020f7e:	687b      	ldr	r3, [r7, #4]
 8020f80:	f103 0301 	add.w	r3, r3, #1
 8020f84:	607b      	str	r3, [r7, #4]
 8020f86:	687b      	ldr	r3, [r7, #4]
 8020f88:	2b01      	cmp	r3, #1
 8020f8a:	d9ee      	bls.n	8020f6a <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 8020f8c:	f640 0354 	movw	r3, #2132	; 0x854
 8020f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020f94:	f04f 0201 	mov.w	r2, #1
 8020f98:	601a      	str	r2, [r3, #0]
  }
}
 8020f9a:	f107 0708 	add.w	r7, r7, #8
 8020f9e:	46bd      	mov	sp, r7
 8020fa0:	bd80      	pop	{r7, pc}
 8020fa2:	bf00      	nop

08020fa4 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 8020fa4:	b580      	push	{r7, lr}
 8020fa6:	b082      	sub	sp, #8
 8020fa8:	af00      	add	r7, sp, #0
 8020faa:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 8020fac:	687b      	ldr	r3, [r7, #4]
 8020fae:	689b      	ldr	r3, [r3, #8]
 8020fb0:	4618      	mov	r0, r3
 8020fb2:	f7fa ff03 	bl	801bdbc <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 8020fb6:	687b      	ldr	r3, [r7, #4]
 8020fb8:	681b      	ldr	r3, [r3, #0]
 8020fba:	687a      	ldr	r2, [r7, #4]
 8020fbc:	6812      	ldr	r2, [r2, #0]
 8020fbe:	68d2      	ldr	r2, [r2, #12]
 8020fc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020fc4:	60da      	str	r2, [r3, #12]

}
 8020fc6:	f107 0708 	add.w	r7, r7, #8
 8020fca:	46bd      	mov	sp, r7
 8020fcc:	bd80      	pop	{r7, pc}
 8020fce:	bf00      	nop

08020fd0 <ADCGROUP001_Init>:



/** This function initializes the app */
void ADCGROUP001_Init(void)
{
 8020fd0:	b580      	push	{r7, lr}
 8020fd2:	af00      	add	r7, sp, #0
/*Initialize the global app */
  ADCGLOB001_Init();
 8020fd4:	f000 fd46 	bl	8021a64 <ADCGLOB001_Init>


		
  ADCGROUP001_lInit(&ADCGROUP001_Handle0);   //master
 8020fd8:	f24c 4060 	movw	r0, #50272	; 0xc460
 8020fdc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8020fe0:	f000 f80c 	bl	8020ffc <ADCGROUP001_lInit>

  if(ADCGLOB001_StartUpCalibrationInit() == (uint32_t)DAVEApp_SUCCESS)
 8020fe4:	f000 feb6 	bl	8021d54 <ADCGLOB001_StartUpCalibrationInit>
 8020fe8:	4603      	mov	r3, r0
 8020fea:	2b00      	cmp	r3, #0
 8020fec:	d105      	bne.n	8020ffa <ADCGROUP001_Init+0x2a>
  {    
     ADCGROUP001_GetStartupCalStatus(&ADCGROUP001_Handle0); 
 8020fee:	f24c 4060 	movw	r0, #50272	; 0xc460
 8020ff2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8020ff6:	f000 f913 	bl	8021220 <ADCGROUP001_GetStartupCalStatus>
  }
}
 8020ffa:	bd80      	pop	{r7, pc}

08020ffc <ADCGROUP001_lInit>:
/*
 * This Function initializes the adcgroup App. Local function is used to
 * initialize all the instances of the app.
 */
void ADCGROUP001_lInit(const ADCGROUP001_HandleType *HandlePtr )
{
 8020ffc:	b480      	push	{r7}
 8020ffe:	b087      	sub	sp, #28
 8021000:	af00      	add	r7, sp, #0
 8021002:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021004:	f04f 0301 	mov.w	r3, #1
 8021008:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802100a:	687b      	ldr	r3, [r7, #4]
 802100c:	691b      	ldr	r3, [r3, #16]
 802100e:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021010:	687b      	ldr	r3, [r7, #4]
 8021012:	695b      	ldr	r3, [r3, #20]
 8021014:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_UNINITIALIZED))
 8021016:	687b      	ldr	r3, [r7, #4]
 8021018:	68db      	ldr	r3, [r3, #12]
 802101a:	781b      	ldrb	r3, [r3, #0]
 802101c:	2b00      	cmp	r3, #0
 802101e:	f040 80b7 	bne.w	8021190 <ADCGROUP001_lInit+0x194>
  {

    /* Set the Post calibration enable\disable */
    WR_REG(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Msk,
 8021022:	687b      	ldr	r3, [r7, #4]
 8021024:	785b      	ldrb	r3, [r3, #1]
 8021026:	461a      	mov	r2, r3
 8021028:	687b      	ldr	r3, [r7, #4]
 802102a:	781b      	ldrb	r3, [r3, #0]
 802102c:	f103 0310 	add.w	r3, r3, #16
 8021030:	fa02 f303 	lsl.w	r3, r2, r3
 8021034:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8021038:	693b      	ldr	r3, [r7, #16]
 802103a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 802103e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8021042:	431a      	orrs	r2, r3
 8021044:	693b      	ldr	r3, [r7, #16]
 8021046:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#ifdef ADCSYNC
    if ( !( (ADCSYNC>>HandlePtr->kGroupNo) % 2 ) )
#endif
	{
      /*  Converter is permanently on */
      WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ANONC_Msk,
 802104a:	687b      	ldr	r3, [r7, #4]
 802104c:	7adb      	ldrb	r3, [r3, #11]
 802104e:	f003 0203 	and.w	r2, r3, #3
 8021052:	68fb      	ldr	r3, [r7, #12]
 8021054:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021058:	f023 0303 	bic.w	r3, r3, #3
 802105c:	431a      	orrs	r2, r3
 802105e:	68fb      	ldr	r3, [r7, #12]
 8021060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
           VADC_G_ARBCFG_ANONC_Pos, (uint32_t)HandlePtr->kAnalogConverterCtrl);
  	}

    /* Set the Arbitration mode */
    WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ARBM_Msk, VADC_G_ARBCFG_ARBM_Pos,
 8021064:	687b      	ldr	r3, [r7, #4]
 8021066:	789b      	ldrb	r3, [r3, #2]
 8021068:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 802106c:	b2da      	uxtb	r2, r3
 802106e:	68fb      	ldr	r3, [r7, #12]
 8021070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021074:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8021078:	431a      	orrs	r2, r3
 802107a:	68fb      	ldr	r3, [r7, #12]
 802107c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                                         (uint32_t)HandlePtr->kArbitrationMode);

    /* Set the Group specific boundary 0 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 8021080:	687b      	ldr	r3, [r7, #4]
 8021082:	889b      	ldrh	r3, [r3, #4]
 8021084:	ea4f 5203 	mov.w	r2, r3, lsl #20
 8021088:	ea4f 5212 	mov.w	r2, r2, lsr #20
 802108c:	68fb      	ldr	r3, [r7, #12]
 802108e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8021092:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8021096:	f023 030f 	bic.w	r3, r3, #15
 802109a:	431a      	orrs	r2, r3
 802109c:	68fb      	ldr	r3, [r7, #12]
 802109e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
               VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)HandlePtr->kGrpBoundary0);

    /* Set the Group specific boundary 1 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 80210a2:	687b      	ldr	r3, [r7, #4]
 80210a4:	88db      	ldrh	r3, [r3, #6]
 80210a6:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80210aa:	f04f 0300 	mov.w	r3, #0
 80210ae:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 80210b2:	4013      	ands	r3, r2
 80210b4:	68fa      	ldr	r2, [r7, #12]
 80210b6:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 80210ba:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 80210be:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80210c2:	431a      	orrs	r2, r3
 80210c4:	68fb      	ldr	r3, [r7, #12]
 80210c6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 80210ca:	68fb      	ldr	r3, [r7, #12]
 80210cc:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
 80210d0:	687b      	ldr	r3, [r7, #4]
 80210d2:	7a1b      	ldrb	r3, [r3, #8]
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 80210d4:	ea4f 7303 	mov.w	r3, r3, lsl #28
 80210d8:	f003 5180 	and.w	r1, r3, #268435456	; 0x10000000
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
 80210dc:	687b      	ldr	r3, [r7, #4]
 80210de:	7a5b      	ldrb	r3, [r3, #9]
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
 80210e0:	f003 0307 	and.w	r3, r3, #7
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 80210e4:	4319      	orrs	r1, r3
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXMode \
 80210e6:	687b      	ldr	r3, [r7, #4]
 80210e8:	7a9b      	ldrb	r3, [r3, #10]
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
 80210ea:	ea4f 6383 	mov.w	r3, r3, lsl #26
 80210ee:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 80210f2:	430b      	orrs	r3, r1
 80210f4:	4313      	orrs	r3, r2
 80210f6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80210fa:	68fb      	ldr	r3, [r7, #12]
 80210fc:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 8021100:	68fb      	ldr	r3, [r7, #12]
 8021102:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8021106:	687b      	ldr	r3, [r7, #4]
 8021108:	7e1b      	ldrb	r3, [r3, #24]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 802110a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 802110e:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
 8021112:	687b      	ldr	r3, [r7, #4]
 8021114:	7f1b      	ldrb	r3, [r3, #28]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8021116:	ea4f 6303 	mov.w	r3, r3, lsl #24
 802111a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 802111e:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
 8021120:	687b      	ldr	r3, [r7, #4]
 8021122:	7e9b      	ldrb	r3, [r3, #26]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
 8021124:	f003 031f 	and.w	r3, r3, #31
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8021128:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass0 \
 802112a:	687b      	ldr	r3, [r7, #4]
 802112c:	7f9b      	ldrb	r3, [r3, #30]
                                                << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 802112e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021132:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 8021136:	430b      	orrs	r3, r1
 8021138:	431a      	orrs	r2, r3
 802113a:	68fb      	ldr	r3, [r7, #12]
 802113c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 8021140:	68fb      	ldr	r3, [r7, #12]
 8021142:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8021146:	687b      	ldr	r3, [r7, #4]
 8021148:	7e5b      	ldrb	r3, [r3, #25]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 802114a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 802114e:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
 8021152:	687b      	ldr	r3, [r7, #4]
 8021154:	7f5b      	ldrb	r3, [r3, #29]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8021156:	ea4f 6303 	mov.w	r3, r3, lsl #24
 802115a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 802115e:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
 8021160:	687b      	ldr	r3, [r7, #4]
 8021162:	7edb      	ldrb	r3, [r3, #27]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
 8021164:	f003 031f 	and.w	r3, r3, #31
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 8021168:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
 802116a:	687b      	ldr	r3, [r7, #4]
 802116c:	7fdb      	ldrb	r3, [r3, #31]
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 802116e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021172:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 8021176:	430b      	orrs	r3, r1
 8021178:	431a      	orrs	r2, r3
 802117a:	68fb      	ldr	r3, [r7, #12]
 802117c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_INITIALIZED;
 8021180:	687b      	ldr	r3, [r7, #4]
 8021182:	68db      	ldr	r3, [r3, #12]
 8021184:	f04f 0201 	mov.w	r2, #1
 8021188:	701a      	strb	r2, [r3, #0]

    Status &= (uint32_t)DAVEApp_SUCCESS;
 802118a:	f04f 0300 	mov.w	r3, #0
 802118e:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 8021190:	f107 071c 	add.w	r7, r7, #28
 8021194:	46bd      	mov	sp, r7
 8021196:	bc80      	pop	{r7}
 8021198:	4770      	bx	lr
 802119a:	bf00      	nop

0802119c <ADCGROUP001_Deinit>:

/* This Function resets the adcgroup001 app */
status_t ADCGROUP001_Deinit(const ADCGROUP001_HandleType *HandlePtr )
{
 802119c:	b480      	push	{r7}
 802119e:	b087      	sub	sp, #28
 80211a0:	af00      	add	r7, sp, #0
 80211a2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80211a4:	f04f 0301 	mov.w	r3, #1
 80211a8:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80211aa:	687b      	ldr	r3, [r7, #4]
 80211ac:	691b      	ldr	r3, [r3, #16]
 80211ae:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80211b0:	687b      	ldr	r3, [r7, #4]
 80211b2:	695b      	ldr	r3, [r3, #20]
 80211b4:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80211b6:	687b      	ldr	r3, [r7, #4]
 80211b8:	68db      	ldr	r3, [r3, #12]
 80211ba:	781b      	ldrb	r3, [r3, #0]
 80211bc:	2b01      	cmp	r3, #1
 80211be:	d128      	bne.n	8021212 <ADCGROUP001_Deinit+0x76>
  {
    /* Reset the Post calibration enable\disable */
    CLR_BIT(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Pos);
 80211c0:	693b      	ldr	r3, [r7, #16]
 80211c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80211c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80211ca:	693b      	ldr	r3, [r7, #16]
 80211cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Arbitration mode */
    VADCGroupPtr->ARBCFG = (uint32_t)0x00;
 80211d0:	68fb      	ldr	r3, [r7, #12]
 80211d2:	f04f 0200 	mov.w	r2, #0
 80211d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Group specific boundary */
    VADCGroupPtr->BOUND = (uint32_t)0x00;
 80211da:	68fb      	ldr	r3, [r7, #12]
 80211dc:	f04f 0200 	mov.w	r2, #0
 80211e0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /* ReSet the EMUX control register */
    VADCGroupPtr->EMUXCTR = (uint32_t)(0X80000000);
 80211e4:	68fb      	ldr	r3, [r7, #12]
 80211e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80211ea:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

    /* Reset class 0 input register*/
    VADCGroupPtr->ICLASS[0] = (uint32_t)0x00;
 80211ee:	68fb      	ldr	r3, [r7, #12]
 80211f0:	f04f 0200 	mov.w	r2, #0
 80211f4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    /* Reset class 1 input register*/
    VADCGroupPtr->ICLASS[1] = (uint32_t)0x00;
 80211f8:	68fb      	ldr	r3, [r7, #12]
 80211fa:	f04f 0200 	mov.w	r2, #0
 80211fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_UNINITIALIZED;
 8021202:	687b      	ldr	r3, [r7, #4]
 8021204:	68db      	ldr	r3, [r3, #12]
 8021206:	f04f 0200 	mov.w	r2, #0
 802120a:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 802120c:	f04f 0300 	mov.w	r3, #0
 8021210:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021212:	697b      	ldr	r3, [r7, #20]
}
 8021214:	4618      	mov	r0, r3
 8021216:	f107 071c 	add.w	r7, r7, #28
 802121a:	46bd      	mov	sp, r7
 802121c:	bc80      	pop	{r7}
 802121e:	4770      	bx	lr

08021220 <ADCGROUP001_GetStartupCalStatus>:

/* This Function checks the status of calibration */
status_t ADCGROUP001_GetStartupCalStatus(const ADCGROUP001_HandleType *HandlePtr)
{
 8021220:	b480      	push	{r7}
 8021222:	b085      	sub	sp, #20
 8021224:	af00      	add	r7, sp, #0
 8021226:	6078      	str	r0, [r7, #4]
    uint32_t Status=1;
 8021228:	f04f 0301 	mov.w	r3, #1
 802122c:	60fb      	str	r3, [r7, #12]

    do
    {
        Status = RD_REG(HandlePtr->VADCGroupPtr->ARBCFG,VADC_G_ARBCFG_CAL_Msk,VADC_G_ARBCFG_CAL_Pos);
 802122e:	687b      	ldr	r3, [r7, #4]
 8021230:	695b      	ldr	r3, [r3, #20]
 8021232:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802123a:	ea4f 7313 	mov.w	r3, r3, lsr #28
 802123e:	60fb      	str	r3, [r7, #12]
    }
    while(Status==1);
 8021240:	68fb      	ldr	r3, [r7, #12]
 8021242:	2b01      	cmp	r3, #1
 8021244:	d0f3      	beq.n	802122e <ADCGROUP001_GetStartupCalStatus+0xe>

    return Status;
 8021246:	68fb      	ldr	r3, [r7, #12]
}
 8021248:	4618      	mov	r0, r3
 802124a:	f107 0714 	add.w	r7, r7, #20
 802124e:	46bd      	mov	sp, r7
 8021250:	bc80      	pop	{r7}
 8021252:	4770      	bx	lr

08021254 <ADCGROUP001_SetGroupBound0>:


/* This Function sets the group specific boundary 0 */
status_t ADCGROUP001_SetGroupBound0(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 8021254:	b480      	push	{r7}
 8021256:	b085      	sub	sp, #20
 8021258:	af00      	add	r7, sp, #0
 802125a:	6078      	str	r0, [r7, #4]
 802125c:	460b      	mov	r3, r1
 802125e:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021260:	f04f 0301 	mov.w	r3, #1
 8021264:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021266:	687b      	ldr	r3, [r7, #4]
 8021268:	695b      	ldr	r3, [r3, #20]
 802126a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 802126c:	687b      	ldr	r3, [r7, #4]
 802126e:	68db      	ldr	r3, [r3, #12]
 8021270:	781b      	ldrb	r3, [r3, #0]
 8021272:	2b01      	cmp	r3, #1
 8021274:	d11a      	bne.n	80212ac <ADCGROUP001_SetGroupBound0+0x58>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 8021276:	887b      	ldrh	r3, [r7, #2]
 8021278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802127c:	d813      	bhi.n	80212a6 <ADCGROUP001_SetGroupBound0+0x52>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 802127e:	887b      	ldrh	r3, [r7, #2]
 8021280:	ea4f 5203 	mov.w	r2, r3, lsl #20
 8021284:	ea4f 5212 	mov.w	r2, r2, lsr #20
 8021288:	68bb      	ldr	r3, [r7, #8]
 802128a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 802128e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8021292:	f023 030f 	bic.w	r3, r3, #15
 8021296:	431a      	orrs	r2, r3
 8021298:	68bb      	ldr	r3, [r7, #8]
 802129a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 802129e:	f04f 0300 	mov.w	r3, #0
 80212a2:	60fb      	str	r3, [r7, #12]
 80212a4:	e002      	b.n	80212ac <ADCGROUP001_SetGroupBound0+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80212a6:	f04f 0302 	mov.w	r3, #2
 80212aa:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80212ac:	68fb      	ldr	r3, [r7, #12]
}
 80212ae:	4618      	mov	r0, r3
 80212b0:	f107 0714 	add.w	r7, r7, #20
 80212b4:	46bd      	mov	sp, r7
 80212b6:	bc80      	pop	{r7}
 80212b8:	4770      	bx	lr
 80212ba:	bf00      	nop

080212bc <ADCGROUP001_SetGroupBound1>:


/* This Function sets the group specific boundary 1 */
status_t ADCGROUP001_SetGroupBound1(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 80212bc:	b480      	push	{r7}
 80212be:	b085      	sub	sp, #20
 80212c0:	af00      	add	r7, sp, #0
 80212c2:	6078      	str	r0, [r7, #4]
 80212c4:	460b      	mov	r3, r1
 80212c6:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80212c8:	f04f 0301 	mov.w	r3, #1
 80212cc:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80212ce:	687b      	ldr	r3, [r7, #4]
 80212d0:	695b      	ldr	r3, [r3, #20]
 80212d2:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 80212d4:	687b      	ldr	r3, [r7, #4]
 80212d6:	68db      	ldr	r3, [r3, #12]
 80212d8:	781b      	ldrb	r3, [r3, #0]
 80212da:	2b01      	cmp	r3, #1
 80212dc:	d11d      	bne.n	802131a <ADCGROUP001_SetGroupBound1+0x5e>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 80212de:	887b      	ldrh	r3, [r7, #2]
 80212e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80212e4:	d816      	bhi.n	8021314 <ADCGROUP001_SetGroupBound1+0x58>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 80212e6:	887b      	ldrh	r3, [r7, #2]
 80212e8:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80212ec:	f04f 0300 	mov.w	r3, #0
 80212f0:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 80212f4:	4013      	ands	r3, r2
 80212f6:	68ba      	ldr	r2, [r7, #8]
 80212f8:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 80212fc:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 8021300:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8021304:	431a      	orrs	r2, r3
 8021306:	68bb      	ldr	r3, [r7, #8]
 8021308:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY1_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 802130c:	f04f 0300 	mov.w	r3, #0
 8021310:	60fb      	str	r3, [r7, #12]
 8021312:	e002      	b.n	802131a <ADCGROUP001_SetGroupBound1+0x5e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021314:	f04f 0302 	mov.w	r3, #2
 8021318:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802131a:	68fb      	ldr	r3, [r7, #12]
}
 802131c:	4618      	mov	r0, r3
 802131e:	f107 0714 	add.w	r7, r7, #20
 8021322:	46bd      	mov	sp, r7
 8021324:	bc80      	pop	{r7}
 8021326:	4770      	bx	lr

08021328 <ADCGROUP001_ActiveGroupServiceRequestNode>:


/* This function activates group specific service request node */
status_t ADCGROUP001_ActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8021328:	b480      	push	{r7}
 802132a:	b085      	sub	sp, #20
 802132c:	af00      	add	r7, sp, #0
 802132e:	6078      	str	r0, [r7, #4]
 8021330:	460b      	mov	r3, r1
 8021332:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021334:	f04f 0301 	mov.w	r3, #1
 8021338:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802133a:	687b      	ldr	r3, [r7, #4]
 802133c:	695b      	ldr	r3, [r3, #20]
 802133e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021340:	687b      	ldr	r3, [r7, #4]
 8021342:	68db      	ldr	r3, [r3, #12]
 8021344:	781b      	ldrb	r3, [r3, #0]
 8021346:	2b01      	cmp	r3, #1
 8021348:	d123      	bne.n	8021392 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 802134a:	78fb      	ldrb	r3, [r7, #3]
 802134c:	2b03      	cmp	r3, #3
 802134e:	d81d      	bhi.n	802138c <ADCGROUP001_ActiveGroupServiceRequestNode+0x64>
    {
      /* Activate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 8021350:	68bb      	ldr	r3, [r7, #8]
 8021352:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8021356:	78fb      	ldrb	r3, [r7, #3]
 8021358:	f04f 0101 	mov.w	r1, #1
 802135c:	fa01 f303 	lsl.w	r3, r1, r3
 8021360:	ea6f 0303 	mvn.w	r3, r3
 8021364:	401a      	ands	r2, r3
 8021366:	68bb      	ldr	r3, [r7, #8]
 8021368:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 802136c:	68bb      	ldr	r3, [r7, #8]
 802136e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8021372:	78fb      	ldrb	r3, [r7, #3]
 8021374:	f04f 0101 	mov.w	r1, #1
 8021378:	fa01 f303 	lsl.w	r3, r1, r3
 802137c:	431a      	orrs	r2, r3
 802137e:	68bb      	ldr	r3, [r7, #8]
 8021380:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021384:	f04f 0300 	mov.w	r3, #0
 8021388:	60fb      	str	r3, [r7, #12]
 802138a:	e002      	b.n	8021392 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802138c:	f04f 0302 	mov.w	r3, #2
 8021390:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021392:	68fb      	ldr	r3, [r7, #12]
}
 8021394:	4618      	mov	r0, r3
 8021396:	f107 0714 	add.w	r7, r7, #20
 802139a:	46bd      	mov	sp, r7
 802139c:	bc80      	pop	{r7}
 802139e:	4770      	bx	lr

080213a0 <ADCGROUP001_DeActiveGroupServiceRequestNode>:

/* This function deactivates group specific service request node */
status_t ADCGROUP001_DeActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 80213a0:	b480      	push	{r7}
 80213a2:	b085      	sub	sp, #20
 80213a4:	af00      	add	r7, sp, #0
 80213a6:	6078      	str	r0, [r7, #4]
 80213a8:	460b      	mov	r3, r1
 80213aa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80213ac:	f04f 0301 	mov.w	r3, #1
 80213b0:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80213b2:	687b      	ldr	r3, [r7, #4]
 80213b4:	695b      	ldr	r3, [r3, #20]
 80213b6:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80213b8:	687b      	ldr	r3, [r7, #4]
 80213ba:	68db      	ldr	r3, [r3, #12]
 80213bc:	781b      	ldrb	r3, [r3, #0]
 80213be:	2b01      	cmp	r3, #1
 80213c0:	d117      	bne.n	80213f2 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 80213c2:	78fb      	ldrb	r3, [r7, #3]
 80213c4:	2b03      	cmp	r3, #3
 80213c6:	d811      	bhi.n	80213ec <ADCGROUP001_DeActiveGroupServiceRequestNode+0x4c>
    {
      /* Deactivate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 80213c8:	68bb      	ldr	r3, [r7, #8]
 80213ca:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 80213ce:	78fb      	ldrb	r3, [r7, #3]
 80213d0:	f04f 0101 	mov.w	r1, #1
 80213d4:	fa01 f303 	lsl.w	r3, r1, r3
 80213d8:	ea6f 0303 	mvn.w	r3, r3
 80213dc:	401a      	ands	r2, r3
 80213de:	68bb      	ldr	r3, [r7, #8]
 80213e0:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 80213e4:	f04f 0300 	mov.w	r3, #0
 80213e8:	60fb      	str	r3, [r7, #12]
 80213ea:	e002      	b.n	80213f2 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80213ec:	f04f 0302 	mov.w	r3, #2
 80213f0:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80213f2:	68fb      	ldr	r3, [r7, #12]
}
 80213f4:	4618      	mov	r0, r3
 80213f6:	f107 0714 	add.w	r7, r7, #20
 80213fa:	46bd      	mov	sp, r7
 80213fc:	bc80      	pop	{r7}
 80213fe:	4770      	bx	lr

08021400 <ADCGROUP001_ActiveSharedServiceRequestNode>:

/* This function activates the shared service request node. */
status_t ADCGROUP001_ActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8021400:	b480      	push	{r7}
 8021402:	b085      	sub	sp, #20
 8021404:	af00      	add	r7, sp, #0
 8021406:	6078      	str	r0, [r7, #4]
 8021408:	460b      	mov	r3, r1
 802140a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 802140c:	f04f 0301 	mov.w	r3, #1
 8021410:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021412:	687b      	ldr	r3, [r7, #4]
 8021414:	695b      	ldr	r3, [r3, #20]
 8021416:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021418:	687b      	ldr	r3, [r7, #4]
 802141a:	68db      	ldr	r3, [r3, #12]
 802141c:	781b      	ldrb	r3, [r3, #0]
 802141e:	2b01      	cmp	r3, #1
 8021420:	d127      	bne.n	8021472 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8021422:	78fb      	ldrb	r3, [r7, #3]
 8021424:	2b03      	cmp	r3, #3
 8021426:	d821      	bhi.n	802146c <ADCGROUP001_ActiveSharedServiceRequestNode+0x6c>
    {
      /* Activates the shared service request node. */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 8021428:	68bb      	ldr	r3, [r7, #8]
 802142a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 802142e:	78fb      	ldrb	r3, [r7, #3]
 8021430:	f103 0308 	add.w	r3, r3, #8
 8021434:	f04f 0101 	mov.w	r1, #1
 8021438:	fa01 f303 	lsl.w	r3, r1, r3
 802143c:	ea6f 0303 	mvn.w	r3, r3
 8021440:	401a      	ands	r2, r3
 8021442:	68bb      	ldr	r3, [r7, #8]
 8021444:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 8021448:	68bb      	ldr	r3, [r7, #8]
 802144a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 802144e:	78fb      	ldrb	r3, [r7, #3]
 8021450:	f103 0308 	add.w	r3, r3, #8
 8021454:	f04f 0101 	mov.w	r1, #1
 8021458:	fa01 f303 	lsl.w	r3, r1, r3
 802145c:	431a      	orrs	r2, r3
 802145e:	68bb      	ldr	r3, [r7, #8]
 8021460:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021464:	f04f 0300 	mov.w	r3, #0
 8021468:	60fb      	str	r3, [r7, #12]
 802146a:	e002      	b.n	8021472 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802146c:	f04f 0302 	mov.w	r3, #2
 8021470:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021472:	68fb      	ldr	r3, [r7, #12]
}
 8021474:	4618      	mov	r0, r3
 8021476:	f107 0714 	add.w	r7, r7, #20
 802147a:	46bd      	mov	sp, r7
 802147c:	bc80      	pop	{r7}
 802147e:	4770      	bx	lr

08021480 <ADCGROUP001_DeActiveSharedServiceRequestNode>:

/* This deactivates the shared service request node.*/
status_t ADCGROUP001_DeActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8021480:	b480      	push	{r7}
 8021482:	b085      	sub	sp, #20
 8021484:	af00      	add	r7, sp, #0
 8021486:	6078      	str	r0, [r7, #4]
 8021488:	460b      	mov	r3, r1
 802148a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 802148c:	f04f 0301 	mov.w	r3, #1
 8021490:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021492:	687b      	ldr	r3, [r7, #4]
 8021494:	695b      	ldr	r3, [r3, #20]
 8021496:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021498:	687b      	ldr	r3, [r7, #4]
 802149a:	68db      	ldr	r3, [r3, #12]
 802149c:	781b      	ldrb	r3, [r3, #0]
 802149e:	2b01      	cmp	r3, #1
 80214a0:	d119      	bne.n	80214d6 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 80214a2:	78fb      	ldrb	r3, [r7, #3]
 80214a4:	2b03      	cmp	r3, #3
 80214a6:	d813      	bhi.n	80214d0 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x50>
    {
      /* Deactivate the shared service request node.*/
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 80214a8:	68bb      	ldr	r3, [r7, #8]
 80214aa:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 80214ae:	78fb      	ldrb	r3, [r7, #3]
 80214b0:	f103 0308 	add.w	r3, r3, #8
 80214b4:	f04f 0101 	mov.w	r1, #1
 80214b8:	fa01 f303 	lsl.w	r3, r1, r3
 80214bc:	ea6f 0303 	mvn.w	r3, r3
 80214c0:	401a      	ands	r2, r3
 80214c2:	68bb      	ldr	r3, [r7, #8]
 80214c4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 80214c8:	f04f 0300 	mov.w	r3, #0
 80214cc:	60fb      	str	r3, [r7, #12]
 80214ce:	e002      	b.n	80214d6 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80214d0:	f04f 0302 	mov.w	r3, #2
 80214d4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80214d6:	68fb      	ldr	r3, [r7, #12]
}
 80214d8:	4618      	mov	r0, r3
 80214da:	f107 0714 	add.w	r7, r7, #20
 80214de:	46bd      	mov	sp, r7
 80214e0:	bc80      	pop	{r7}
 80214e2:	4770      	bx	lr

080214e4 <ADCGROUP001_EMUXStartSelection>:


/* This Function sets the value of EMUX start selection. */
status_t ADCGROUP001_EMUXStartSelection(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t StartSelectionValue)
{
 80214e4:	b480      	push	{r7}
 80214e6:	b085      	sub	sp, #20
 80214e8:	af00      	add	r7, sp, #0
 80214ea:	6078      	str	r0, [r7, #4]
 80214ec:	460b      	mov	r3, r1
 80214ee:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80214f0:	f04f 0301 	mov.w	r3, #1
 80214f4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80214f6:	687b      	ldr	r3, [r7, #4]
 80214f8:	695b      	ldr	r3, [r3, #20]
 80214fa:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80214fc:	687b      	ldr	r3, [r7, #4]
 80214fe:	68db      	ldr	r3, [r3, #12]
 8021500:	781b      	ldrb	r3, [r3, #0]
 8021502:	2b01      	cmp	r3, #1
 8021504:	d115      	bne.n	8021532 <ADCGROUP001_EMUXStartSelection+0x4e>
  {
    if( StartSelectionValue <= (uint8_t)ADCGROUP001_MAX_ADC_GROUP_CHANNEL)
 8021506:	78fb      	ldrb	r3, [r7, #3]
 8021508:	2b08      	cmp	r3, #8
 802150a:	d80f      	bhi.n	802152c <ADCGROUP001_EMUXStartSelection+0x48>
    {
      /* Set the EMUX start selection */
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXSET_Msk,
 802150c:	78fb      	ldrb	r3, [r7, #3]
 802150e:	f003 0207 	and.w	r2, r3, #7
 8021512:	68bb      	ldr	r3, [r7, #8]
 8021514:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021518:	f023 0307 	bic.w	r3, r3, #7
 802151c:	431a      	orrs	r2, r3
 802151e:	68bb      	ldr	r3, [r7, #8]
 8021520:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                     VADC_G_EMUXCTR_EMUXSET_Pos, (uint32_t)StartSelectionValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021524:	f04f 0300 	mov.w	r3, #0
 8021528:	60fb      	str	r3, [r7, #12]
 802152a:	e002      	b.n	8021532 <ADCGROUP001_EMUXStartSelection+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802152c:	f04f 0302 	mov.w	r3, #2
 8021530:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021532:	68fb      	ldr	r3, [r7, #12]
}
 8021534:	4618      	mov	r0, r3
 8021536:	f107 0714 	add.w	r7, r7, #20
 802153a:	46bd      	mov	sp, r7
 802153c:	bc80      	pop	{r7}
 802153e:	4770      	bx	lr

08021540 <ADCGROUP001_GetEMUXStartSelection>:

/* This function gets the value of EMUX start selection. */
status_t ADCGROUP001_GetEMUXStartSelection(
       const ADCGROUP001_HandleType *HandlePtr, uint8_t *StartSelectionValuePtr)
{
 8021540:	b480      	push	{r7}
 8021542:	b085      	sub	sp, #20
 8021544:	af00      	add	r7, sp, #0
 8021546:	6078      	str	r0, [r7, #4]
 8021548:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 802154a:	f04f 0301 	mov.w	r3, #1
 802154e:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021550:	687b      	ldr	r3, [r7, #4]
 8021552:	695b      	ldr	r3, [r3, #20]
 8021554:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021556:	687b      	ldr	r3, [r7, #4]
 8021558:	68db      	ldr	r3, [r3, #12]
 802155a:	781b      	ldrb	r3, [r3, #0]
 802155c:	2b01      	cmp	r3, #1
 802155e:	d112      	bne.n	8021586 <ADCGROUP001_GetEMUXStartSelection+0x46>
  {
    if(StartSelectionValuePtr != NULL)
 8021560:	683b      	ldr	r3, [r7, #0]
 8021562:	2b00      	cmp	r3, #0
 8021564:	d00c      	beq.n	8021580 <ADCGROUP001_GetEMUXStartSelection+0x40>
    {
      /* Get the EMUX start selection*/
      *StartSelectionValuePtr = (uint8_t)RD_REG( VADCGroupPtr->EMUXCTR,
 8021566:	68bb      	ldr	r3, [r7, #8]
 8021568:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 802156c:	b2db      	uxtb	r3, r3
 802156e:	f003 0307 	and.w	r3, r3, #7
 8021572:	b2da      	uxtb	r2, r3
 8021574:	683b      	ldr	r3, [r7, #0]
 8021576:	701a      	strb	r2, [r3, #0]
                        VADC_G_EMUXCTR_EMUXSET_Msk, VADC_G_EMUXCTR_EMUXSET_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021578:	f04f 0300 	mov.w	r3, #0
 802157c:	60fb      	str	r3, [r7, #12]
 802157e:	e002      	b.n	8021586 <ADCGROUP001_GetEMUXStartSelection+0x46>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021580:	f04f 0302 	mov.w	r3, #2
 8021584:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021586:	68fb      	ldr	r3, [r7, #12]
}
 8021588:	4618      	mov	r0, r3
 802158a:	f107 0714 	add.w	r7, r7, #20
 802158e:	46bd      	mov	sp, r7
 8021590:	bc80      	pop	{r7}
 8021592:	4770      	bx	lr

08021594 <ADCGROUP001_SetEMUXChannelSelect>:

/* This function sets the value of EMUX channel select. */
status_t ADCGROUP001_SetEMUXChannelSelect(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t ChannelSelectValue)
{
 8021594:	b480      	push	{r7}
 8021596:	b085      	sub	sp, #20
 8021598:	af00      	add	r7, sp, #0
 802159a:	6078      	str	r0, [r7, #4]
 802159c:	460b      	mov	r3, r1
 802159e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80215a0:	f04f 0301 	mov.w	r3, #1
 80215a4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80215a6:	687b      	ldr	r3, [r7, #4]
 80215a8:	695b      	ldr	r3, [r3, #20]
 80215aa:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80215ac:	687b      	ldr	r3, [r7, #4]
 80215ae:	68db      	ldr	r3, [r3, #12]
 80215b0:	781b      	ldrb	r3, [r3, #0]
 80215b2:	2b01      	cmp	r3, #1
 80215b4:	d117      	bne.n	80215e6 <ADCGROUP001_SetEMUXChannelSelect+0x52>
  {
    if( ChannelSelectValue <= (uint8_t)ADCGROUP001_TOTAL_ADC_CHANNEL )
 80215b6:	78fb      	ldrb	r3, [r7, #3]
 80215b8:	2b20      	cmp	r3, #32
 80215ba:	d811      	bhi.n	80215e0 <ADCGROUP001_SetEMUXChannelSelect+0x4c>
    {
      /* Set the EMUX channel select*/
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXCH_Msk,
 80215bc:	78fb      	ldrb	r3, [r7, #3]
 80215be:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80215c2:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 80215c6:	68bb      	ldr	r3, [r7, #8]
 80215c8:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80215cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80215d0:	431a      	orrs	r2, r3
 80215d2:	68bb      	ldr	r3, [r7, #8]
 80215d4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                       VADC_G_EMUXCTR_EMUXCH_Pos, (uint32_t)ChannelSelectValue);

      Status = (uint32_t)DAVEApp_SUCCESS;
 80215d8:	f04f 0300 	mov.w	r3, #0
 80215dc:	60fb      	str	r3, [r7, #12]
 80215de:	e002      	b.n	80215e6 <ADCGROUP001_SetEMUXChannelSelect+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80215e0:	f04f 0302 	mov.w	r3, #2
 80215e4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80215e6:	68fb      	ldr	r3, [r7, #12]
}
 80215e8:	4618      	mov	r0, r3
 80215ea:	f107 0714 	add.w	r7, r7, #20
 80215ee:	46bd      	mov	sp, r7
 80215f0:	bc80      	pop	{r7}
 80215f2:	4770      	bx	lr

080215f4 <ADCGROUP001_SetEMUXMode>:

/* This function sets the value of EMUX mode. */
status_t ADCGROUP001_SetEMUXMode(const ADCGROUP001_HandleType *HandlePtr,
                                                                  uint8_t Mode)
{
 80215f4:	b480      	push	{r7}
 80215f6:	b087      	sub	sp, #28
 80215f8:	af00      	add	r7, sp, #0
 80215fa:	6078      	str	r0, [r7, #4]
 80215fc:	460b      	mov	r3, r1
 80215fe:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021600:	f04f 0301 	mov.w	r3, #1
 8021604:	617b      	str	r3, [r7, #20]
  uint32_t ModeTemp;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021606:	687b      	ldr	r3, [r7, #4]
 8021608:	695b      	ldr	r3, [r3, #20]
 802160a:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802160c:	687b      	ldr	r3, [r7, #4]
 802160e:	68db      	ldr	r3, [r3, #12]
 8021610:	781b      	ldrb	r3, [r3, #0]
 8021612:	2b01      	cmp	r3, #1
 8021614:	d11f      	bne.n	8021656 <ADCGROUP001_SetEMUXMode+0x62>
  {
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
 8021616:	78fb      	ldrb	r3, [r7, #3]
 8021618:	2b03      	cmp	r3, #3
 802161a:	d819      	bhi.n	8021650 <ADCGROUP001_SetEMUXMode+0x5c>
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
 802161c:	693b      	ldr	r3, [r7, #16]
 802161e:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021622:	60fb      	str	r3, [r7, #12]
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
 8021624:	68fb      	ldr	r3, [r7, #12]
 8021626:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 802162a:	60fb      	str	r3, [r7, #12]
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
 802162c:	78fb      	ldrb	r3, [r7, #3]
 802162e:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8021632:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 8021636:	68fb      	ldr	r3, [r7, #12]
 8021638:	4313      	orrs	r3, r2
 802163a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802163e:	60fb      	str	r3, [r7, #12]
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
      VADCGroupPtr->EMUXCTR = ModeTemp;
 8021640:	693b      	ldr	r3, [r7, #16]
 8021642:	68fa      	ldr	r2, [r7, #12]
 8021644:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021648:	f04f 0300 	mov.w	r3, #0
 802164c:	617b      	str	r3, [r7, #20]
 802164e:	e002      	b.n	8021656 <ADCGROUP001_SetEMUXMode+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021650:	f04f 0302 	mov.w	r3, #2
 8021654:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021656:	697b      	ldr	r3, [r7, #20]
}
 8021658:	4618      	mov	r0, r3
 802165a:	f107 071c 	add.w	r7, r7, #28
 802165e:	46bd      	mov	sp, r7
 8021660:	bc80      	pop	{r7}
 8021662:	4770      	bx	lr

08021664 <ADCGROUP001_SetEMUXCodeScheme>:


/* This function sets the value of EMUX coding scheme. */
status_t ADCGROUP001_SetEMUXCodeScheme(const ADCGROUP001_HandleType *HandlePtr,
                                                            uint8_t CodeScheme)
{
 8021664:	b480      	push	{r7}
 8021666:	b087      	sub	sp, #28
 8021668:	af00      	add	r7, sp, #0
 802166a:	6078      	str	r0, [r7, #4]
 802166c:	460b      	mov	r3, r1
 802166e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021670:	f04f 0301 	mov.w	r3, #1
 8021674:	617b      	str	r3, [r7, #20]
  uint32_t CodeSchemeTemp = (uint32_t)0;
 8021676:	f04f 0300 	mov.w	r3, #0
 802167a:	613b      	str	r3, [r7, #16]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802167c:	687b      	ldr	r3, [r7, #4]
 802167e:	695b      	ldr	r3, [r3, #20]
 8021680:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021682:	687b      	ldr	r3, [r7, #4]
 8021684:	68db      	ldr	r3, [r3, #12]
 8021686:	781b      	ldrb	r3, [r3, #0]
 8021688:	2b01      	cmp	r3, #1
 802168a:	d11f      	bne.n	80216cc <ADCGROUP001_SetEMUXCodeScheme+0x68>
  {
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
 802168c:	78fb      	ldrb	r3, [r7, #3]
 802168e:	2b01      	cmp	r3, #1
 8021690:	d819      	bhi.n	80216c6 <ADCGROUP001_SetEMUXCodeScheme+0x62>
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
 8021692:	68fb      	ldr	r3, [r7, #12]
 8021694:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021698:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
 802169a:	693b      	ldr	r3, [r7, #16]
 802169c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80216a0:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
 80216a2:	78fb      	ldrb	r3, [r7, #3]
 80216a4:	ea4f 7303 	mov.w	r3, r3, lsl #28
 80216a8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 80216ac:	693b      	ldr	r3, [r7, #16]
 80216ae:	4313      	orrs	r3, r2
 80216b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80216b4:	613b      	str	r3, [r7, #16]
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
      VADCGroupPtr->EMUXCTR = CodeSchemeTemp;
 80216b6:	68fb      	ldr	r3, [r7, #12]
 80216b8:	693a      	ldr	r2, [r7, #16]
 80216ba:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 80216be:	f04f 0300 	mov.w	r3, #0
 80216c2:	617b      	str	r3, [r7, #20]
 80216c4:	e002      	b.n	80216cc <ADCGROUP001_SetEMUXCodeScheme+0x68>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80216c6:	f04f 0302 	mov.w	r3, #2
 80216ca:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80216cc:	697b      	ldr	r3, [r7, #20]
}
 80216ce:	4618      	mov	r0, r3
 80216d0:	f107 071c 	add.w	r7, r7, #28
 80216d4:	46bd      	mov	sp, r7
 80216d6:	bc80      	pop	{r7}
 80216d8:	4770      	bx	lr
 80216da:	bf00      	nop

080216dc <ADCGROUP001_SetGroupClass0SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass0SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 80216dc:	b480      	push	{r7}
 80216de:	b085      	sub	sp, #20
 80216e0:	af00      	add	r7, sp, #0
 80216e2:	6078      	str	r0, [r7, #4]
 80216e4:	460b      	mov	r3, r1
 80216e6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80216e8:	f04f 0301 	mov.w	r3, #1
 80216ec:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80216ee:	687b      	ldr	r3, [r7, #4]
 80216f0:	695b      	ldr	r3, [r3, #20]
 80216f2:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80216f4:	687b      	ldr	r3, [r7, #4]
 80216f6:	68db      	ldr	r3, [r3, #12]
 80216f8:	781b      	ldrb	r3, [r3, #0]
 80216fa:	2b01      	cmp	r3, #1
 80216fc:	d115      	bne.n	802172a <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 80216fe:	78fb      	ldrb	r3, [r7, #3]
 8021700:	2b1f      	cmp	r3, #31
 8021702:	d80f      	bhi.n	8021724 <ADCGROUP001_SetGroupClass0SampleTime+0x48>
    {
      /* Set standard sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCS_Msk,
 8021704:	78fb      	ldrb	r3, [r7, #3]
 8021706:	f003 021f 	and.w	r2, r3, #31
 802170a:	68bb      	ldr	r3, [r7, #8]
 802170c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021710:	f023 031f 	bic.w	r3, r3, #31
 8021714:	431a      	orrs	r2, r3
 8021716:	68bb      	ldr	r3, [r7, #8]
 8021718:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 802171c:	f04f 0300 	mov.w	r3, #0
 8021720:	60fb      	str	r3, [r7, #12]
 8021722:	e002      	b.n	802172a <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021724:	f04f 0302 	mov.w	r3, #2
 8021728:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802172a:	68fb      	ldr	r3, [r7, #12]
}
 802172c:	4618      	mov	r0, r3
 802172e:	f107 0714 	add.w	r7, r7, #20
 8021732:	46bd      	mov	sp, r7
 8021734:	bc80      	pop	{r7}
 8021736:	4770      	bx	lr

08021738 <ADCGROUP001_SetGroupClass1SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass1SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 8021738:	b480      	push	{r7}
 802173a:	b085      	sub	sp, #20
 802173c:	af00      	add	r7, sp, #0
 802173e:	6078      	str	r0, [r7, #4]
 8021740:	460b      	mov	r3, r1
 8021742:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021744:	f04f 0301 	mov.w	r3, #1
 8021748:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802174a:	687b      	ldr	r3, [r7, #4]
 802174c:	695b      	ldr	r3, [r3, #20]
 802174e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021750:	687b      	ldr	r3, [r7, #4]
 8021752:	68db      	ldr	r3, [r3, #12]
 8021754:	781b      	ldrb	r3, [r3, #0]
 8021756:	2b01      	cmp	r3, #1
 8021758:	d115      	bne.n	8021786 <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 802175a:	78fb      	ldrb	r3, [r7, #3]
 802175c:	2b1f      	cmp	r3, #31
 802175e:	d80f      	bhi.n	8021780 <ADCGROUP001_SetGroupClass1SampleTime+0x48>
    {
      /* Set standard sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCS_Msk,
 8021760:	78fb      	ldrb	r3, [r7, #3]
 8021762:	f003 021f 	and.w	r2, r3, #31
 8021766:	68bb      	ldr	r3, [r7, #8]
 8021768:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 802176c:	f023 031f 	bic.w	r3, r3, #31
 8021770:	431a      	orrs	r2, r3
 8021772:	68bb      	ldr	r3, [r7, #8]
 8021774:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021778:	f04f 0300 	mov.w	r3, #0
 802177c:	60fb      	str	r3, [r7, #12]
 802177e:	e002      	b.n	8021786 <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021780:	f04f 0302 	mov.w	r3, #2
 8021784:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021786:	68fb      	ldr	r3, [r7, #12]
}
 8021788:	4618      	mov	r0, r3
 802178a:	f107 0714 	add.w	r7, r7, #20
 802178e:	46bd      	mov	sp, r7
 8021790:	bc80      	pop	{r7}
 8021792:	4770      	bx	lr

08021794 <ADCGROUP001_SetGroupClass0EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass0EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 8021794:	b480      	push	{r7}
 8021796:	b085      	sub	sp, #20
 8021798:	af00      	add	r7, sp, #0
 802179a:	6078      	str	r0, [r7, #4]
 802179c:	460b      	mov	r3, r1
 802179e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80217a0:	f04f 0301 	mov.w	r3, #1
 80217a4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80217a6:	687b      	ldr	r3, [r7, #4]
 80217a8:	695b      	ldr	r3, [r3, #20]
 80217aa:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80217ac:	687b      	ldr	r3, [r7, #4]
 80217ae:	68db      	ldr	r3, [r3, #12]
 80217b0:	781b      	ldrb	r3, [r3, #0]
 80217b2:	2b01      	cmp	r3, #1
 80217b4:	d117      	bne.n	80217e6 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 80217b6:	78fb      	ldrb	r3, [r7, #3]
 80217b8:	2b1f      	cmp	r3, #31
 80217ba:	d811      	bhi.n	80217e0 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCE_Msk,
 80217bc:	78fb      	ldrb	r3, [r7, #3]
 80217be:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80217c2:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 80217c6:	68bb      	ldr	r3, [r7, #8]
 80217c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80217cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80217d0:	431a      	orrs	r2, r3
 80217d2:	68bb      	ldr	r3, [r7, #8]
 80217d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 80217d8:	f04f 0300 	mov.w	r3, #0
 80217dc:	60fb      	str	r3, [r7, #12]
 80217de:	e002      	b.n	80217e6 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80217e0:	f04f 0302 	mov.w	r3, #2
 80217e4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80217e6:	68fb      	ldr	r3, [r7, #12]
}
 80217e8:	4618      	mov	r0, r3
 80217ea:	f107 0714 	add.w	r7, r7, #20
 80217ee:	46bd      	mov	sp, r7
 80217f0:	bc80      	pop	{r7}
 80217f2:	4770      	bx	lr

080217f4 <ADCGROUP001_SetGroupClass1EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass1EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 80217f4:	b480      	push	{r7}
 80217f6:	b085      	sub	sp, #20
 80217f8:	af00      	add	r7, sp, #0
 80217fa:	6078      	str	r0, [r7, #4]
 80217fc:	460b      	mov	r3, r1
 80217fe:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021800:	f04f 0301 	mov.w	r3, #1
 8021804:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021806:	687b      	ldr	r3, [r7, #4]
 8021808:	695b      	ldr	r3, [r3, #20]
 802180a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802180c:	687b      	ldr	r3, [r7, #4]
 802180e:	68db      	ldr	r3, [r3, #12]
 8021810:	781b      	ldrb	r3, [r3, #0]
 8021812:	2b01      	cmp	r3, #1
 8021814:	d117      	bne.n	8021846 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 8021816:	78fb      	ldrb	r3, [r7, #3]
 8021818:	2b1f      	cmp	r3, #31
 802181a:	d811      	bhi.n	8021840 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCE_Msk,
 802181c:	78fb      	ldrb	r3, [r7, #3]
 802181e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021822:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 8021826:	68bb      	ldr	r3, [r7, #8]
 8021828:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 802182c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8021830:	431a      	orrs	r2, r3
 8021832:	68bb      	ldr	r3, [r7, #8]
 8021834:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                  VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021838:	f04f 0300 	mov.w	r3, #0
 802183c:	60fb      	str	r3, [r7, #12]
 802183e:	e002      	b.n	8021846 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021840:	f04f 0302 	mov.w	r3, #2
 8021844:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021846:	68fb      	ldr	r3, [r7, #12]
}
 8021848:	4618      	mov	r0, r3
 802184a:	f107 0714 	add.w	r7, r7, #20
 802184e:	46bd      	mov	sp, r7
 8021850:	bc80      	pop	{r7}
 8021852:	4770      	bx	lr

08021854 <ADCGROUP001_SetGroupClass0ConvMode>:

/* This function sets the standard conversion mode in group class 0 */
status_t ADCGROUP001_SetGroupClass0ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 8021854:	b480      	push	{r7}
 8021856:	b085      	sub	sp, #20
 8021858:	af00      	add	r7, sp, #0
 802185a:	6078      	str	r0, [r7, #4]
 802185c:	460b      	mov	r3, r1
 802185e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021860:	f04f 0301 	mov.w	r3, #1
 8021864:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021866:	687b      	ldr	r3, [r7, #4]
 8021868:	695b      	ldr	r3, [r3, #20]
 802186a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802186c:	687b      	ldr	r3, [r7, #4]
 802186e:	68db      	ldr	r3, [r3, #12]
 8021870:	781b      	ldrb	r3, [r3, #0]
 8021872:	2b01      	cmp	r3, #1
 8021874:	d11a      	bne.n	80218ac <ADCGROUP001_SetGroupClass0ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021876:	78fb      	ldrb	r3, [r7, #3]
 8021878:	2b02      	cmp	r3, #2
 802187a:	d902      	bls.n	8021882 <ADCGROUP001_SetGroupClass0ConvMode+0x2e>
 802187c:	78fb      	ldrb	r3, [r7, #3]
 802187e:	2b05      	cmp	r3, #5
 8021880:	d111      	bne.n	80218a6 <ADCGROUP001_SetGroupClass0ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CMS_Msk,
 8021882:	78fb      	ldrb	r3, [r7, #3]
 8021884:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021888:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 802188c:	68bb      	ldr	r3, [r7, #8]
 802188e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021892:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8021896:	431a      	orrs	r2, r3
 8021898:	68bb      	ldr	r3, [r7, #8]
 802189a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 802189e:	f04f 0300 	mov.w	r3, #0
 80218a2:	60fb      	str	r3, [r7, #12]
 80218a4:	e002      	b.n	80218ac <ADCGROUP001_SetGroupClass0ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80218a6:	f04f 0302 	mov.w	r3, #2
 80218aa:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80218ac:	68fb      	ldr	r3, [r7, #12]
}
 80218ae:	4618      	mov	r0, r3
 80218b0:	f107 0714 	add.w	r7, r7, #20
 80218b4:	46bd      	mov	sp, r7
 80218b6:	bc80      	pop	{r7}
 80218b8:	4770      	bx	lr
 80218ba:	bf00      	nop

080218bc <ADCGROUP001_SetGroupClass1ConvMode>:

/* This function sets the standard conversion mode */
status_t ADCGROUP001_SetGroupClass1ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 80218bc:	b480      	push	{r7}
 80218be:	b085      	sub	sp, #20
 80218c0:	af00      	add	r7, sp, #0
 80218c2:	6078      	str	r0, [r7, #4]
 80218c4:	460b      	mov	r3, r1
 80218c6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80218c8:	f04f 0301 	mov.w	r3, #1
 80218cc:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80218ce:	687b      	ldr	r3, [r7, #4]
 80218d0:	695b      	ldr	r3, [r3, #20]
 80218d2:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80218d4:	687b      	ldr	r3, [r7, #4]
 80218d6:	68db      	ldr	r3, [r3, #12]
 80218d8:	781b      	ldrb	r3, [r3, #0]
 80218da:	2b01      	cmp	r3, #1
 80218dc:	d11a      	bne.n	8021914 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 80218de:	78fb      	ldrb	r3, [r7, #3]
 80218e0:	2b02      	cmp	r3, #2
 80218e2:	d902      	bls.n	80218ea <ADCGROUP001_SetGroupClass1ConvMode+0x2e>
 80218e4:	78fb      	ldrb	r3, [r7, #3]
 80218e6:	2b05      	cmp	r3, #5
 80218e8:	d111      	bne.n	802190e <ADCGROUP001_SetGroupClass1ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CMS_Msk,
 80218ea:	78fb      	ldrb	r3, [r7, #3]
 80218ec:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80218f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80218f4:	68bb      	ldr	r3, [r7, #8]
 80218f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80218fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80218fe:	431a      	orrs	r2, r3
 8021900:	68bb      	ldr	r3, [r7, #8]
 8021902:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021906:	f04f 0300 	mov.w	r3, #0
 802190a:	60fb      	str	r3, [r7, #12]
 802190c:	e002      	b.n	8021914 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802190e:	f04f 0302 	mov.w	r3, #2
 8021912:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021914:	68fb      	ldr	r3, [r7, #12]
}
 8021916:	4618      	mov	r0, r3
 8021918:	f107 0714 	add.w	r7, r7, #20
 802191c:	46bd      	mov	sp, r7
 802191e:	bc80      	pop	{r7}
 8021920:	4770      	bx	lr
 8021922:	bf00      	nop

08021924 <ADCGROUP001_SetGroupClass0EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass0EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 8021924:	b480      	push	{r7}
 8021926:	b085      	sub	sp, #20
 8021928:	af00      	add	r7, sp, #0
 802192a:	6078      	str	r0, [r7, #4]
 802192c:	460b      	mov	r3, r1
 802192e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021930:	f04f 0301 	mov.w	r3, #1
 8021934:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021936:	687b      	ldr	r3, [r7, #4]
 8021938:	695b      	ldr	r3, [r3, #20]
 802193a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802193c:	687b      	ldr	r3, [r7, #4]
 802193e:	68db      	ldr	r3, [r3, #12]
 8021940:	781b      	ldrb	r3, [r3, #0]
 8021942:	2b01      	cmp	r3, #1
 8021944:	d11a      	bne.n	802197c <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021946:	78fb      	ldrb	r3, [r7, #3]
 8021948:	2b02      	cmp	r3, #2
 802194a:	d902      	bls.n	8021952 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x2e>
 802194c:	78fb      	ldrb	r3, [r7, #3]
 802194e:	2b05      	cmp	r3, #5
 8021950:	d111      	bne.n	8021976 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CME_Msk,
 8021952:	78fb      	ldrb	r3, [r7, #3]
 8021954:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021958:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 802195c:	68bb      	ldr	r3, [r7, #8]
 802195e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021962:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8021966:	431a      	orrs	r2, r3
 8021968:	68bb      	ldr	r3, [r7, #8]
 802196a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 802196e:	f04f 0300 	mov.w	r3, #0
 8021972:	60fb      	str	r3, [r7, #12]
 8021974:	e002      	b.n	802197c <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021976:	f04f 0302 	mov.w	r3, #2
 802197a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802197c:	68fb      	ldr	r3, [r7, #12]
}
 802197e:	4618      	mov	r0, r3
 8021980:	f107 0714 	add.w	r7, r7, #20
 8021984:	46bd      	mov	sp, r7
 8021986:	bc80      	pop	{r7}
 8021988:	4770      	bx	lr
 802198a:	bf00      	nop

0802198c <ADCGROUP001_SetGroupClass1EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass1EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 802198c:	b480      	push	{r7}
 802198e:	b085      	sub	sp, #20
 8021990:	af00      	add	r7, sp, #0
 8021992:	6078      	str	r0, [r7, #4]
 8021994:	460b      	mov	r3, r1
 8021996:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021998:	f04f 0301 	mov.w	r3, #1
 802199c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802199e:	687b      	ldr	r3, [r7, #4]
 80219a0:	695b      	ldr	r3, [r3, #20]
 80219a2:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80219a4:	687b      	ldr	r3, [r7, #4]
 80219a6:	68db      	ldr	r3, [r3, #12]
 80219a8:	781b      	ldrb	r3, [r3, #0]
 80219aa:	2b01      	cmp	r3, #1
 80219ac:	d11a      	bne.n	80219e4 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 80219ae:	78fb      	ldrb	r3, [r7, #3]
 80219b0:	2b02      	cmp	r3, #2
 80219b2:	d902      	bls.n	80219ba <ADCGROUP001_SetGroupClass1EmuxConvMode+0x2e>
 80219b4:	78fb      	ldrb	r3, [r7, #3]
 80219b6:	2b05      	cmp	r3, #5
 80219b8:	d111      	bne.n	80219de <ADCGROUP001_SetGroupClass1EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CME_Msk,
 80219ba:	78fb      	ldrb	r3, [r7, #3]
 80219bc:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80219c0:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 80219c4:	68bb      	ldr	r3, [r7, #8]
 80219c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80219ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80219ce:	431a      	orrs	r2, r3
 80219d0:	68bb      	ldr	r3, [r7, #8]
 80219d2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                           VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 80219d6:	f04f 0300 	mov.w	r3, #0
 80219da:	60fb      	str	r3, [r7, #12]
 80219dc:	e002      	b.n	80219e4 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80219de:	f04f 0302 	mov.w	r3, #2
 80219e2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80219e4:	68fb      	ldr	r3, [r7, #12]
}
 80219e6:	4618      	mov	r0, r3
 80219e8:	f107 0714 	add.w	r7, r7, #20
 80219ec:	46bd      	mov	sp, r7
 80219ee:	bc80      	pop	{r7}
 80219f0:	4770      	bx	lr
 80219f2:	bf00      	nop

080219f4 <ADCGROUP001_SetEMUXSampleTimeControl>:


/* This function sets the value of EMUX sample time control. */
status_t ADCGROUP001_SetEMUXSampleTimeControl(
                  const ADCGROUP001_HandleType *HandlePtr, uint8_t ControlValue)
{
 80219f4:	b480      	push	{r7}
 80219f6:	b087      	sub	sp, #28
 80219f8:	af00      	add	r7, sp, #0
 80219fa:	6078      	str	r0, [r7, #4]
 80219fc:	460b      	mov	r3, r1
 80219fe:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021a00:	f04f 0301 	mov.w	r3, #1
 8021a04:	617b      	str	r3, [r7, #20]
  uint32_t SampleTimeCtrl;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021a06:	687b      	ldr	r3, [r7, #4]
 8021a08:	695b      	ldr	r3, [r3, #20]
 8021a0a:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021a0c:	687b      	ldr	r3, [r7, #4]
 8021a0e:	68db      	ldr	r3, [r3, #12]
 8021a10:	781b      	ldrb	r3, [r3, #0]
 8021a12:	2b01      	cmp	r3, #1
 8021a14:	d11f      	bne.n	8021a56 <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
  {
    if(ControlValue <= (uint8_t)SET)
 8021a16:	78fb      	ldrb	r3, [r7, #3]
 8021a18:	2b01      	cmp	r3, #1
 8021a1a:	d819      	bhi.n	8021a50 <ADCGROUP001_SetEMUXSampleTimeControl+0x5c>
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
 8021a1c:	693b      	ldr	r3, [r7, #16]
 8021a1e:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021a22:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
 8021a24:	68fb      	ldr	r3, [r7, #12]
 8021a26:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8021a2a:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
 8021a2c:	78fb      	ldrb	r3, [r7, #3]
 8021a2e:	ea4f 7343 	mov.w	r3, r3, lsl #29
 8021a32:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    if(ControlValue <= (uint8_t)SET)
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
 8021a36:	68fb      	ldr	r3, [r7, #12]
 8021a38:	4313      	orrs	r3, r2
 8021a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021a3e:	60fb      	str	r3, [r7, #12]
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
      VADCGroupPtr->EMUXCTR = SampleTimeCtrl;
 8021a40:	693b      	ldr	r3, [r7, #16]
 8021a42:	68fa      	ldr	r2, [r7, #12]
 8021a44:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021a48:	f04f 0300 	mov.w	r3, #0
 8021a4c:	617b      	str	r3, [r7, #20]
 8021a4e:	e002      	b.n	8021a56 <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021a50:	f04f 0302 	mov.w	r3, #2
 8021a54:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021a56:	697b      	ldr	r3, [r7, #20]
}
 8021a58:	4618      	mov	r0, r3
 8021a5a:	f107 071c 	add.w	r7, r7, #28
 8021a5e:	46bd      	mov	sp, r7
 8021a60:	bc80      	pop	{r7}
 8021a62:	4770      	bx	lr

08021a64 <ADCGLOB001_Init>:

/**
 *This function initialize all VADC Global registers based on GUI configuration.
 */
void ADCGLOB001_Init(void)
{
 8021a64:	b580      	push	{r7, lr}
 8021a66:	b082      	sub	sp, #8
 8021a68:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021a6a:	f04f 0301 	mov.w	r3, #1
 8021a6e:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_UNINITIALIZED )
 8021a70:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021a74:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021a78:	685b      	ldr	r3, [r3, #4]
 8021a7a:	781b      	ldrb	r3, [r3, #0]
 8021a7c:	2b00      	cmp	r3, #0
 8021a7e:	f040 80bc 	bne.w	8021bfa <ADCGLOB001_Init+0x196>
    {        
        /* Bring ADC Module Out of Reset
         *  This is not applicable for XMC1000
         */
        RESET001_DeassertReset(PER0_VADC);
 8021a82:	f04f 0001 	mov.w	r0, #1
 8021a86:	f7fa f999 	bl	801bdbc <RESET001_DeassertReset>
        /* Bring the module out of disabled state.*/
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021a8a:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021a8e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021a92:	681a      	ldr	r2, [r3, #0]
 8021a94:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021a98:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021a9c:	681b      	ldr	r3, [r3, #0]
 8021a9e:	681b      	ldr	r3, [r3, #0]
 8021aa0:	f023 0301 	bic.w	r3, r3, #1
 8021aa4:	6013      	str	r3, [r2, #0]
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8021aa6:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021aaa:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021aae:	681a      	ldr	r2, [r3, #0]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
 8021ab0:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021ab4:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021ab8:	7b5b      	ldrb	r3, [r3, #13]
 8021aba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021abe:	f403 7140 	and.w	r1, r3, #768	; 0x300
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
 8021ac2:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021ac6:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021aca:	7b1b      	ldrb	r3, [r3, #12]
 8021acc:	f003 031f 	and.w	r3, r3, #31
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
 8021ad0:	430b      	orrs	r3, r1
 8021ad2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8021ad6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
        /* Make the divider bit fields write protected */
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 8021ada:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021ade:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021ae2:	681a      	ldr	r2, [r3, #0]
 8021ae4:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021ae8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021aec:	681b      	ldr	r3, [r3, #0]
 8021aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021af2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8021af6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 8021afa:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021afe:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b02:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021b04:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b08:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b0c:	7d1b      	ldrb	r3, [r3, #20]
 8021b0e:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021b12:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021b16:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b1a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b1e:	7c1b      	ldrb	r3, [r3, #16]
 8021b20:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021b24:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021b28:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 8021b2a:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b2e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b32:	7c9b      	ldrb	r3, [r3, #18]
 8021b34:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021b38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021b3c:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass0 <<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 8021b3e:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b42:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b46:	7b9b      	ldrb	r3, [r3, #14]
 8021b48:	f003 031f 	and.w	r3, r3, #31
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021b4c:	430b      	orrs	r3, r1
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 8021b4e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 8021b52:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b56:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b5a:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021b5c:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b60:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b64:	7d5b      	ldrb	r3, [r3, #21]
 8021b66:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021b6a:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021b6e:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b72:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b76:	7c5b      	ldrb	r3, [r3, #17]
 8021b78:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021b7c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021b80:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 8021b82:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b86:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b8a:	7cdb      	ldrb	r3, [r3, #19]
 8021b8c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021b90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021b94:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 8021b96:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021b9a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021b9e:	7bdb      	ldrb	r3, [r3, #15]
 8021ba0:	f003 031f 	and.w	r3, r3, #31
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021ba4:	430b      	orrs	r3, r1
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 8021ba6:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 8021baa:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021bae:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021bb2:	6819      	ldr	r1, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 8021bb4:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021bb8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021bbc:	895b      	ldrh	r3, [r3, #10]
 8021bbe:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8021bc2:	f04f 0300 	mov.w	r3, #0
 8021bc6:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8021bca:	4013      	ands	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
 8021bcc:	f24c 4280 	movw	r2, #50304	; 0xc480
 8021bd0:	f6c0 0202 	movt	r2, #2050	; 0x802
 8021bd4:	8912      	ldrh	r2, [r2, #8]
 8021bd6:	ea4f 5202 	mov.w	r2, r2, lsl #20
 8021bda:	ea4f 5212 	mov.w	r2, r2, lsr #20
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 8021bde:	4313      	orrs	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 8021be0:	f8c1 30b8 	str.w	r3, [r1, #184]	; 0xb8
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
        ADCGLOB001_Handle0.kDynamicDataPtr->StateType = ADCGLOB001_INITIALIZED;
 8021be4:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021be8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021bec:	685b      	ldr	r3, [r3, #4]
 8021bee:	f04f 0201 	mov.w	r2, #1
 8021bf2:	701a      	strb	r2, [r3, #0]
        Status &= (uint32_t)DAVEApp_SUCCESS;
 8021bf4:	f04f 0300 	mov.w	r3, #0
 8021bf8:	607b      	str	r3, [r7, #4]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
 8021bfa:	f107 0708 	add.w	r7, r7, #8
 8021bfe:	46bd      	mov	sp, r7
 8021c00:	bd80      	pop	{r7, pc}
 8021c02:	bf00      	nop

08021c04 <ADCGLOB001_DeInit>:

/**
 * This function will de-initialize VADC Global registers.
 */
status_t ADCGLOB001_DeInit(const ADCGLOB001_HandleType * HandlePtr)
{
 8021c04:	b480      	push	{r7}
 8021c06:	b085      	sub	sp, #20
 8021c08:	af00      	add	r7, sp, #0
 8021c0a:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021c0c:	f04f 0301 	mov.w	r3, #1
 8021c10:	60fb      	str	r3, [r7, #12]

    if(HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 8021c12:	687b      	ldr	r3, [r7, #4]
 8021c14:	685b      	ldr	r3, [r3, #4]
 8021c16:	781b      	ldrb	r3, [r3, #0]
 8021c18:	2b01      	cmp	r3, #1
 8021c1a:	d137      	bne.n	8021c8c <ADCGLOB001_DeInit+0x88>
    {
        /* Bring the module out of disabled state */
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021c1c:	687b      	ldr	r3, [r7, #4]
 8021c1e:	681b      	ldr	r3, [r3, #0]
 8021c20:	687a      	ldr	r2, [r7, #4]
 8021c22:	6812      	ldr	r2, [r2, #0]
 8021c24:	6812      	ldr	r2, [r2, #0]
 8021c26:	f022 0201 	bic.w	r2, r2, #1
 8021c2a:	601a      	str	r2, [r3, #0]

        /* Make divider bit fields writable and deconfigure Analog Internal Clock,
     Arbiter Clock & MSB Conversion bits.*/
        HandlePtr->kGlobalPtr->GLOBCFG = \
 8021c2c:	687b      	ldr	r3, [r7, #4]
 8021c2e:	681a      	ldr	r2, [r3, #0]
 8021c30:	f64f 4360 	movw	r3, #64608	; 0xfc60
 8021c34:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8021c38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)|((~(VADC_GLOBCFG_DIVD_Msk))& \
                        (~(VADC_GLOBCFG_DCMSB_Msk)) & (~(VADC_GLOBCFG_DIVA_Msk))));

        /* Again make the divider bit fields write protected */
        CLR_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 8021c3c:	687b      	ldr	r3, [r7, #4]
 8021c3e:	681b      	ldr	r3, [r3, #0]
 8021c40:	687a      	ldr	r2, [r7, #4]
 8021c42:	6812      	ldr	r2, [r2, #0]
 8021c44:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8021c48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8021c4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
         *  mode.
         * Configure Class0 Conversion Mode for Standard Conversion into default mode.
         * Configure Class0 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class0  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[0] = \
 8021c50:	687b      	ldr	r3, [r7, #4]
 8021c52:	681a      	ldr	r2, [r3, #0]
 8021c54:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 8021c58:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 8021c5c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         *  mode.
         * Configure Class1 Conversion Mode for Standard Conversion into default mode.
         * Configure Class1 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class1  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[1] = \
 8021c60:	687b      	ldr	r3, [r7, #4]
 8021c62:	681a      	ldr	r2, [r3, #0]
 8021c64:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 8021c68:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 8021c6c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                ((~(VADC_GLOBICLASS_CME_Msk))&(~(VADC_GLOBICLASS_STCE_Msk))& \
                        (~(VADC_GLOBICLASS_CMS_Msk))&(~(VADC_GLOBICLASS_STCS_Msk)));

        /* Configure global lower and upper boundary value into default value.*/
        HandlePtr->kGlobalPtr->GLOBBOUND = \
 8021c70:	687b      	ldr	r3, [r7, #4]
 8021c72:	681b      	ldr	r3, [r3, #0]
 8021c74:	f04f 22f0 	mov.w	r2, #4026593280	; 0xf000f000
 8021c78:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                ((~(VADC_GLOBBOUND_BOUNDARY1_Msk))&(~(VADC_GLOBBOUND_BOUNDARY0_Msk)));

        HandlePtr->kDynamicDataPtr->StateType = ADCGLOB001_UNINITIALIZED;
 8021c7c:	687b      	ldr	r3, [r7, #4]
 8021c7e:	685b      	ldr	r3, [r3, #4]
 8021c80:	f04f 0200 	mov.w	r2, #0
 8021c84:	701a      	strb	r2, [r3, #0]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8021c86:	f04f 0300 	mov.w	r3, #0
 8021c8a:	60fb      	str	r3, [r7, #12]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021c8c:	68fb      	ldr	r3, [r7, #12]
}
 8021c8e:	4618      	mov	r0, r3
 8021c90:	f107 0714 	add.w	r7, r7, #20
 8021c94:	46bd      	mov	sp, r7
 8021c96:	bc80      	pop	{r7}
 8021c98:	4770      	bx	lr
 8021c9a:	bf00      	nop

08021c9c <ADCGLOB001_CLKRequestDisable>:

/**
 * This function disable the control of the module.
 */
status_t ADCGLOB001_CLKRequestDisable(const ADCGLOB001_HandleType * HandlePtr)
{
 8021c9c:	b480      	push	{r7}
 8021c9e:	b085      	sub	sp, #20
 8021ca0:	af00      	add	r7, sp, #0
 8021ca2:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021ca4:	f04f 0301 	mov.w	r3, #1
 8021ca8:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021caa:	687b      	ldr	r3, [r7, #4]
 8021cac:	685b      	ldr	r3, [r3, #4]
 8021cae:	781b      	ldrb	r3, [r3, #0]
 8021cb0:	2b01      	cmp	r3, #1
 8021cb2:	d10a      	bne.n	8021cca <ADCGLOB001_CLKRequestDisable+0x2e>
        /* Bring the module in disabled state
         * Module Disable Request Bit
         * 0 : enable the module clock
         * 1 : stop the module clock */

        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021cb4:	687b      	ldr	r3, [r7, #4]
 8021cb6:	681b      	ldr	r3, [r3, #0]
 8021cb8:	687a      	ldr	r2, [r7, #4]
 8021cba:	6812      	ldr	r2, [r2, #0]
 8021cbc:	6812      	ldr	r2, [r2, #0]
 8021cbe:	f042 0201 	orr.w	r2, r2, #1
 8021cc2:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021cc4:	f04f 0300 	mov.w	r3, #0
 8021cc8:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021cca:	68fb      	ldr	r3, [r7, #12]
}
 8021ccc:	4618      	mov	r0, r3
 8021cce:	f107 0714 	add.w	r7, r7, #20
 8021cd2:	46bd      	mov	sp, r7
 8021cd4:	bc80      	pop	{r7}
 8021cd6:	4770      	bx	lr

08021cd8 <ADCGLOB001_CLKRequestEnable>:
/**
 * This function enable the control of the module.
 */
status_t ADCGLOB001_CLKRequestEnable(const ADCGLOB001_HandleType * HandlePtr)
{
 8021cd8:	b480      	push	{r7}
 8021cda:	b085      	sub	sp, #20
 8021cdc:	af00      	add	r7, sp, #0
 8021cde:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021ce0:	f04f 0301 	mov.w	r3, #1
 8021ce4:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021ce6:	687b      	ldr	r3, [r7, #4]
 8021ce8:	685b      	ldr	r3, [r3, #4]
 8021cea:	781b      	ldrb	r3, [r3, #0]
 8021cec:	2b01      	cmp	r3, #1
 8021cee:	d10a      	bne.n	8021d06 <ADCGLOB001_CLKRequestEnable+0x2e>
    {
        /* Bring the module out of disabled state */

        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021cf0:	687b      	ldr	r3, [r7, #4]
 8021cf2:	681b      	ldr	r3, [r3, #0]
 8021cf4:	687a      	ldr	r2, [r7, #4]
 8021cf6:	6812      	ldr	r2, [r2, #0]
 8021cf8:	6812      	ldr	r2, [r2, #0]
 8021cfa:	f022 0201 	bic.w	r2, r2, #1
 8021cfe:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021d00:	f04f 0300 	mov.w	r3, #0
 8021d04:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021d06:	68fb      	ldr	r3, [r7, #12]
}
 8021d08:	4618      	mov	r0, r3
 8021d0a:	f107 0714 	add.w	r7, r7, #20
 8021d0e:	46bd      	mov	sp, r7
 8021d10:	bc80      	pop	{r7}
 8021d12:	4770      	bx	lr

08021d14 <ADCGLOB001_SetStartUpCalibration>:
 */

status_t ADCGLOB001_SetStartUpCalibration(
        const ADCGLOB001_HandleType *HandlePtr
)
{
 8021d14:	b480      	push	{r7}
 8021d16:	b085      	sub	sp, #20
 8021d18:	af00      	add	r7, sp, #0
 8021d1a:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021d1c:	f04f 0301 	mov.w	r3, #1
 8021d20:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021d22:	687b      	ldr	r3, [r7, #4]
 8021d24:	685b      	ldr	r3, [r3, #4]
 8021d26:	781b      	ldrb	r3, [r3, #0]
 8021d28:	2b01      	cmp	r3, #1
 8021d2a:	d10c      	bne.n	8021d46 <ADCGLOB001_SetStartUpCalibration+0x32>
    {
        /* Initiate Start-Up Calibration */

        SET_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 8021d2c:	687b      	ldr	r3, [r7, #4]
 8021d2e:	681b      	ldr	r3, [r3, #0]
 8021d30:	687a      	ldr	r2, [r7, #4]
 8021d32:	6812      	ldr	r2, [r2, #0]
 8021d34:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8021d38:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8021d3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021d40:	f04f 0300 	mov.w	r3, #0
 8021d44:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021d46:	68fb      	ldr	r3, [r7, #12]
}
 8021d48:	4618      	mov	r0, r3
 8021d4a:	f107 0714 	add.w	r7, r7, #20
 8021d4e:	46bd      	mov	sp, r7
 8021d50:	bc80      	pop	{r7}
 8021d52:	4770      	bx	lr

08021d54 <ADCGLOB001_StartUpCalibrationInit>:
/**
 * This function Initialise the calibration based on GUI configuration.
 */
status_t ADCGLOB001_StartUpCalibrationInit(void)
{
 8021d54:	b480      	push	{r7}
 8021d56:	b083      	sub	sp, #12
 8021d58:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021d5a:	f04f 0301 	mov.w	r3, #1
 8021d5e:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 8021d60:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021d64:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d68:	685b      	ldr	r3, [r3, #4]
 8021d6a:	781b      	ldrb	r3, [r3, #0]
 8021d6c:	2b01      	cmp	r3, #1
 8021d6e:	d119      	bne.n	8021da4 <ADCGLOB001_StartUpCalibrationInit+0x50>
    {
        /* Initialise Calibration */

        if(ADCGLOB001_Handle0.keStartCalib == (uint8_t)1)
 8021d70:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021d74:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d78:	7d9b      	ldrb	r3, [r3, #22]
 8021d7a:	2b01      	cmp	r3, #1
 8021d7c:	d10f      	bne.n	8021d9e <ADCGLOB001_StartUpCalibrationInit+0x4a>
        {
            /* Initiate Start-Up Calibration */
            SET_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 8021d7e:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021d82:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d86:	681a      	ldr	r2, [r3, #0]
 8021d88:	f24c 4380 	movw	r3, #50304	; 0xc480
 8021d8c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d90:	681b      	ldr	r3, [r3, #0]
 8021d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021d96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021d9a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
            
        }

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021d9e:	f04f 0300 	mov.w	r3, #0
 8021da2:	607b      	str	r3, [r7, #4]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021da4:	687b      	ldr	r3, [r7, #4]
}
 8021da6:	4618      	mov	r0, r3
 8021da8:	f107 070c 	add.w	r7, r7, #12
 8021dac:	46bd      	mov	sp, r7
 8021dae:	bc80      	pop	{r7}
 8021db0:	4770      	bx	lr
 8021db2:	bf00      	nop

08021db4 <ADCGLOB001_EnableSleepModeControl>:
 * reaction to sleep mode.
 */
status_t ADCGLOB001_EnableSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8021db4:	b480      	push	{r7}
 8021db6:	b085      	sub	sp, #20
 8021db8:	af00      	add	r7, sp, #0
 8021dba:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021dbc:	f04f 0301 	mov.w	r3, #1
 8021dc0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021dc2:	687b      	ldr	r3, [r7, #4]
 8021dc4:	685b      	ldr	r3, [r3, #4]
 8021dc6:	781b      	ldrb	r3, [r3, #0]
 8021dc8:	2b01      	cmp	r3, #1
 8021dca:	d10a      	bne.n	8021de2 <ADCGLOB001_EnableSleepModeControl+0x2e>
    {
        /* Reset  Sleep Mode Enable Control bit*/
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 8021dcc:	687b      	ldr	r3, [r7, #4]
 8021dce:	681b      	ldr	r3, [r3, #0]
 8021dd0:	687a      	ldr	r2, [r7, #4]
 8021dd2:	6812      	ldr	r2, [r2, #0]
 8021dd4:	6812      	ldr	r2, [r2, #0]
 8021dd6:	f022 0208 	bic.w	r2, r2, #8
 8021dda:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021ddc:	f04f 0300 	mov.w	r3, #0
 8021de0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021de2:	68fb      	ldr	r3, [r7, #12]
}
 8021de4:	4618      	mov	r0, r3
 8021de6:	f107 0714 	add.w	r7, r7, #20
 8021dea:	46bd      	mov	sp, r7
 8021dec:	bc80      	pop	{r7}
 8021dee:	4770      	bx	lr

08021df0 <ADCGLOB001_DisregardSleepModeControl>:
 * This function disregards Sleep Mode Control.
 */
status_t ADCGLOB001_DisregardSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8021df0:	b480      	push	{r7}
 8021df2:	b085      	sub	sp, #20
 8021df4:	af00      	add	r7, sp, #0
 8021df6:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021df8:	f04f 0301 	mov.w	r3, #1
 8021dfc:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021dfe:	687b      	ldr	r3, [r7, #4]
 8021e00:	685b      	ldr	r3, [r3, #4]
 8021e02:	781b      	ldrb	r3, [r3, #0]
 8021e04:	2b01      	cmp	r3, #1
 8021e06:	d10a      	bne.n	8021e1e <ADCGLOB001_DisregardSleepModeControl+0x2e>
    {
        /* set  Sleep Mode Enable Control bit*/
        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 8021e08:	687b      	ldr	r3, [r7, #4]
 8021e0a:	681b      	ldr	r3, [r3, #0]
 8021e0c:	687a      	ldr	r2, [r7, #4]
 8021e0e:	6812      	ldr	r2, [r2, #0]
 8021e10:	6812      	ldr	r2, [r2, #0]
 8021e12:	f042 0208 	orr.w	r2, r2, #8
 8021e16:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021e18:	f04f 0300 	mov.w	r3, #0
 8021e1c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021e1e:	68fb      	ldr	r3, [r7, #12]
}
 8021e20:	4618      	mov	r0, r3
 8021e22:	f107 0714 	add.w	r7, r7, #20
 8021e26:	46bd      	mov	sp, r7
 8021e28:	bc80      	pop	{r7}
 8021e2a:	4770      	bx	lr

08021e2c <ADCGLOB001_SetGlobClass0ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8021e2c:	b480      	push	{r7}
 8021e2e:	b085      	sub	sp, #20
 8021e30:	af00      	add	r7, sp, #0
 8021e32:	6078      	str	r0, [r7, #4]
 8021e34:	460b      	mov	r3, r1
 8021e36:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021e38:	f04f 0301 	mov.w	r3, #1
 8021e3c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021e3e:	687b      	ldr	r3, [r7, #4]
 8021e40:	685b      	ldr	r3, [r3, #4]
 8021e42:	781b      	ldrb	r3, [r3, #0]
 8021e44:	2b01      	cmp	r3, #1
 8021e46:	d11c      	bne.n	8021e82 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8021e48:	78fb      	ldrb	r3, [r7, #3]
 8021e4a:	2b02      	cmp	r3, #2
 8021e4c:	d902      	bls.n	8021e54 <ADCGLOB001_SetGlobClass0ConvMode+0x28>
 8021e4e:	78fb      	ldrb	r3, [r7, #3]
 8021e50:	2b05      	cmp	r3, #5
 8021e52:	d113      	bne.n	8021e7c <ADCGLOB001_SetGlobClass0ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8021e54:	687b      	ldr	r3, [r7, #4]
 8021e56:	681b      	ldr	r3, [r3, #0]
 8021e58:	78fa      	ldrb	r2, [r7, #3]
 8021e5a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8021e5e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8021e62:	687a      	ldr	r2, [r7, #4]
 8021e64:	6812      	ldr	r2, [r2, #0]
 8021e66:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8021e6a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8021e6e:	430a      	orrs	r2, r1
 8021e70:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8021e74:	f04f 0300 	mov.w	r3, #0
 8021e78:	60fb      	str	r3, [r7, #12]
 8021e7a:	e002      	b.n	8021e82 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8021e7c:	f04f 0302 	mov.w	r3, #2
 8021e80:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021e82:	68fb      	ldr	r3, [r7, #12]
}
 8021e84:	4618      	mov	r0, r3
 8021e86:	f107 0714 	add.w	r7, r7, #20
 8021e8a:	46bd      	mov	sp, r7
 8021e8c:	bc80      	pop	{r7}
 8021e8e:	4770      	bx	lr

08021e90 <ADCGLOB001_SetGlobClass0SampleTime>:

status_t ADCGLOB001_SetGlobClass0SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8021e90:	b480      	push	{r7}
 8021e92:	b085      	sub	sp, #20
 8021e94:	af00      	add	r7, sp, #0
 8021e96:	6078      	str	r0, [r7, #4]
 8021e98:	460b      	mov	r3, r1
 8021e9a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021e9c:	f04f 0301 	mov.w	r3, #1
 8021ea0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021ea2:	687b      	ldr	r3, [r7, #4]
 8021ea4:	685b      	ldr	r3, [r3, #4]
 8021ea6:	781b      	ldrb	r3, [r3, #0]
 8021ea8:	2b01      	cmp	r3, #1
 8021eaa:	d117      	bne.n	8021edc <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
    {
        if(SampleTime < (uint8_t)32){
 8021eac:	78fb      	ldrb	r3, [r7, #3]
 8021eae:	2b1f      	cmp	r3, #31
 8021eb0:	d811      	bhi.n	8021ed6 <ADCGLOB001_SetGlobClass0SampleTime+0x46>
            /* Set the global class0 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8021eb2:	687b      	ldr	r3, [r7, #4]
 8021eb4:	681b      	ldr	r3, [r3, #0]
 8021eb6:	78fa      	ldrb	r2, [r7, #3]
 8021eb8:	f002 011f 	and.w	r1, r2, #31
 8021ebc:	687a      	ldr	r2, [r7, #4]
 8021ebe:	6812      	ldr	r2, [r2, #0]
 8021ec0:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8021ec4:	f022 021f 	bic.w	r2, r2, #31
 8021ec8:	430a      	orrs	r2, r1
 8021eca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8021ece:	f04f 0300 	mov.w	r3, #0
 8021ed2:	60fb      	str	r3, [r7, #12]
 8021ed4:	e002      	b.n	8021edc <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8021ed6:	f04f 0302 	mov.w	r3, #2
 8021eda:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021edc:	68fb      	ldr	r3, [r7, #12]

}
 8021ede:	4618      	mov	r0, r3
 8021ee0:	f107 0714 	add.w	r7, r7, #20
 8021ee4:	46bd      	mov	sp, r7
 8021ee6:	bc80      	pop	{r7}
 8021ee8:	4770      	bx	lr
 8021eea:	bf00      	nop

08021eec <ADCGLOB001_SetGlobClass0EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8021eec:	b480      	push	{r7}
 8021eee:	b085      	sub	sp, #20
 8021ef0:	af00      	add	r7, sp, #0
 8021ef2:	6078      	str	r0, [r7, #4]
 8021ef4:	460b      	mov	r3, r1
 8021ef6:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021ef8:	f04f 0301 	mov.w	r3, #1
 8021efc:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021efe:	687b      	ldr	r3, [r7, #4]
 8021f00:	685b      	ldr	r3, [r3, #4]
 8021f02:	781b      	ldrb	r3, [r3, #0]
 8021f04:	2b01      	cmp	r3, #1
 8021f06:	d11c      	bne.n	8021f42 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8021f08:	78fb      	ldrb	r3, [r7, #3]
 8021f0a:	2b02      	cmp	r3, #2
 8021f0c:	d902      	bls.n	8021f14 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x28>
 8021f0e:	78fb      	ldrb	r3, [r7, #3]
 8021f10:	2b05      	cmp	r3, #5
 8021f12:	d113      	bne.n	8021f3c <ADCGLOB001_SetGlobClass0EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 External Multiplexer conversion mode*/
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8021f14:	687b      	ldr	r3, [r7, #4]
 8021f16:	681b      	ldr	r3, [r3, #0]
 8021f18:	78fa      	ldrb	r2, [r7, #3]
 8021f1a:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8021f1e:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 8021f22:	687a      	ldr	r2, [r7, #4]
 8021f24:	6812      	ldr	r2, [r2, #0]
 8021f26:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8021f2a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8021f2e:	430a      	orrs	r2, r1
 8021f30:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8021f34:	f04f 0300 	mov.w	r3, #0
 8021f38:	60fb      	str	r3, [r7, #12]
 8021f3a:	e002      	b.n	8021f42 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8021f3c:	f04f 0302 	mov.w	r3, #2
 8021f40:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021f42:	68fb      	ldr	r3, [r7, #12]

}
 8021f44:	4618      	mov	r0, r3
 8021f46:	f107 0714 	add.w	r7, r7, #20
 8021f4a:	46bd      	mov	sp, r7
 8021f4c:	bc80      	pop	{r7}
 8021f4e:	4770      	bx	lr

08021f50 <ADCGLOB001_SetGlobClass0EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8021f50:	b480      	push	{r7}
 8021f52:	b085      	sub	sp, #20
 8021f54:	af00      	add	r7, sp, #0
 8021f56:	6078      	str	r0, [r7, #4]
 8021f58:	460b      	mov	r3, r1
 8021f5a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021f5c:	f04f 0301 	mov.w	r3, #1
 8021f60:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021f62:	687b      	ldr	r3, [r7, #4]
 8021f64:	685b      	ldr	r3, [r3, #4]
 8021f66:	781b      	ldrb	r3, [r3, #0]
 8021f68:	2b01      	cmp	r3, #1
 8021f6a:	d119      	bne.n	8021fa0 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 8021f6c:	78fb      	ldrb	r3, [r7, #3]
 8021f6e:	2b1f      	cmp	r3, #31
 8021f70:	d813      	bhi.n	8021f9a <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x4a>

            /* Set the global class0 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8021f72:	687b      	ldr	r3, [r7, #4]
 8021f74:	681b      	ldr	r3, [r3, #0]
 8021f76:	78fa      	ldrb	r2, [r7, #3]
 8021f78:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8021f7c:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 8021f80:	687a      	ldr	r2, [r7, #4]
 8021f82:	6812      	ldr	r2, [r2, #0]
 8021f84:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8021f88:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8021f8c:	430a      	orrs	r2, r1
 8021f8e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8021f92:	f04f 0300 	mov.w	r3, #0
 8021f96:	60fb      	str	r3, [r7, #12]
 8021f98:	e002      	b.n	8021fa0 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8021f9a:	f04f 0302 	mov.w	r3, #2
 8021f9e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021fa0:	68fb      	ldr	r3, [r7, #12]
}
 8021fa2:	4618      	mov	r0, r3
 8021fa4:	f107 0714 	add.w	r7, r7, #20
 8021fa8:	46bd      	mov	sp, r7
 8021faa:	bc80      	pop	{r7}
 8021fac:	4770      	bx	lr
 8021fae:	bf00      	nop

08021fb0 <ADCGLOB001_SetGlobClass1ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8021fb0:	b480      	push	{r7}
 8021fb2:	b085      	sub	sp, #20
 8021fb4:	af00      	add	r7, sp, #0
 8021fb6:	6078      	str	r0, [r7, #4]
 8021fb8:	460b      	mov	r3, r1
 8021fba:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021fbc:	f04f 0301 	mov.w	r3, #1
 8021fc0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021fc2:	687b      	ldr	r3, [r7, #4]
 8021fc4:	685b      	ldr	r3, [r3, #4]
 8021fc6:	781b      	ldrb	r3, [r3, #0]
 8021fc8:	2b01      	cmp	r3, #1
 8021fca:	d11c      	bne.n	8022006 <ADCGLOB001_SetGlobClass1ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8021fcc:	78fb      	ldrb	r3, [r7, #3]
 8021fce:	2b02      	cmp	r3, #2
 8021fd0:	d902      	bls.n	8021fd8 <ADCGLOB001_SetGlobClass1ConvMode+0x28>
 8021fd2:	78fb      	ldrb	r3, [r7, #3]
 8021fd4:	2b05      	cmp	r3, #5
 8021fd6:	d113      	bne.n	8022000 <ADCGLOB001_SetGlobClass1ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class 1 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8021fd8:	687b      	ldr	r3, [r7, #4]
 8021fda:	681b      	ldr	r3, [r3, #0]
 8021fdc:	78fa      	ldrb	r2, [r7, #3]
 8021fde:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8021fe2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8021fe6:	687a      	ldr	r2, [r7, #4]
 8021fe8:	6812      	ldr	r2, [r2, #0]
 8021fea:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8021fee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8021ff2:	430a      	orrs	r2, r1
 8021ff4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8021ff8:	f04f 0300 	mov.w	r3, #0
 8021ffc:	60fb      	str	r3, [r7, #12]
 8021ffe:	e002      	b.n	8022006 <ADCGLOB001_SetGlobClass1ConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022000:	f04f 0302 	mov.w	r3, #2
 8022004:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022006:	68fb      	ldr	r3, [r7, #12]
}
 8022008:	4618      	mov	r0, r3
 802200a:	f107 0714 	add.w	r7, r7, #20
 802200e:	46bd      	mov	sp, r7
 8022010:	bc80      	pop	{r7}
 8022012:	4770      	bx	lr

08022014 <ADCGLOB001_SetGlobClass1SampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8022014:	b480      	push	{r7}
 8022016:	b085      	sub	sp, #20
 8022018:	af00      	add	r7, sp, #0
 802201a:	6078      	str	r0, [r7, #4]
 802201c:	460b      	mov	r3, r1
 802201e:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022020:	f04f 0301 	mov.w	r3, #1
 8022024:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022026:	687b      	ldr	r3, [r7, #4]
 8022028:	685b      	ldr	r3, [r3, #4]
 802202a:	781b      	ldrb	r3, [r3, #0]
 802202c:	2b01      	cmp	r3, #1
 802202e:	d117      	bne.n	8022060 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>
    {

        if(SampleTime < (uint8_t)32){
 8022030:	78fb      	ldrb	r3, [r7, #3]
 8022032:	2b1f      	cmp	r3, #31
 8022034:	d811      	bhi.n	802205a <ADCGLOB001_SetGlobClass1SampleTime+0x46>
            /* Write the global class 1 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8022036:	687b      	ldr	r3, [r7, #4]
 8022038:	681b      	ldr	r3, [r3, #0]
 802203a:	78fa      	ldrb	r2, [r7, #3]
 802203c:	f002 011f 	and.w	r1, r2, #31
 8022040:	687a      	ldr	r2, [r7, #4]
 8022042:	6812      	ldr	r2, [r2, #0]
 8022044:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8022048:	f022 021f 	bic.w	r2, r2, #31
 802204c:	430a      	orrs	r2, r1
 802204e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8022052:	f04f 0300 	mov.w	r3, #0
 8022056:	60fb      	str	r3, [r7, #12]
 8022058:	e002      	b.n	8022060 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 802205a:	f04f 0302 	mov.w	r3, #2
 802205e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022060:	68fb      	ldr	r3, [r7, #12]
}
 8022062:	4618      	mov	r0, r3
 8022064:	f107 0714 	add.w	r7, r7, #20
 8022068:	46bd      	mov	sp, r7
 802206a:	bc80      	pop	{r7}
 802206c:	4770      	bx	lr
 802206e:	bf00      	nop

08022070 <ADCGLOB001_SetGlobClass1EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8022070:	b480      	push	{r7}
 8022072:	b085      	sub	sp, #20
 8022074:	af00      	add	r7, sp, #0
 8022076:	6078      	str	r0, [r7, #4]
 8022078:	460b      	mov	r3, r1
 802207a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802207c:	f04f 0301 	mov.w	r3, #1
 8022080:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022082:	687b      	ldr	r3, [r7, #4]
 8022084:	685b      	ldr	r3, [r3, #4]
 8022086:	781b      	ldrb	r3, [r3, #0]
 8022088:	2b01      	cmp	r3, #1
 802208a:	d11c      	bne.n	80220c6 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 802208c:	78fb      	ldrb	r3, [r7, #3]
 802208e:	2b02      	cmp	r3, #2
 8022090:	d902      	bls.n	8022098 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x28>
 8022092:	78fb      	ldrb	r3, [r7, #3]
 8022094:	2b05      	cmp	r3, #5
 8022096:	d113      	bne.n	80220c0 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Write the global class1 External Multiplexer conversion mode */

            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 8022098:	687b      	ldr	r3, [r7, #4]
 802209a:	681b      	ldr	r3, [r3, #0]
 802209c:	78fa      	ldrb	r2, [r7, #3]
 802209e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 80220a2:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 80220a6:	687a      	ldr	r2, [r7, #4]
 80220a8:	6812      	ldr	r2, [r2, #0]
 80220aa:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 80220ae:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80220b2:	430a      	orrs	r2, r1
 80220b4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 80220b8:	f04f 0300 	mov.w	r3, #0
 80220bc:	60fb      	str	r3, [r7, #12]
 80220be:	e002      	b.n	80220c6 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 80220c0:	f04f 0302 	mov.w	r3, #2
 80220c4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80220c6:	68fb      	ldr	r3, [r7, #12]
}
 80220c8:	4618      	mov	r0, r3
 80220ca:	f107 0714 	add.w	r7, r7, #20
 80220ce:	46bd      	mov	sp, r7
 80220d0:	bc80      	pop	{r7}
 80220d2:	4770      	bx	lr

080220d4 <ADCGLOB001_SetGlobClass1EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 80220d4:	b480      	push	{r7}
 80220d6:	b085      	sub	sp, #20
 80220d8:	af00      	add	r7, sp, #0
 80220da:	6078      	str	r0, [r7, #4]
 80220dc:	460b      	mov	r3, r1
 80220de:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80220e0:	f04f 0301 	mov.w	r3, #1
 80220e4:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80220e6:	687b      	ldr	r3, [r7, #4]
 80220e8:	685b      	ldr	r3, [r3, #4]
 80220ea:	781b      	ldrb	r3, [r3, #0]
 80220ec:	2b01      	cmp	r3, #1
 80220ee:	d119      	bne.n	8022124 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 80220f0:	78fb      	ldrb	r3, [r7, #3]
 80220f2:	2b1f      	cmp	r3, #31
 80220f4:	d813      	bhi.n	802211e <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x4a>
            /* Write the global class1 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 80220f6:	687b      	ldr	r3, [r7, #4]
 80220f8:	681b      	ldr	r3, [r3, #0]
 80220fa:	78fa      	ldrb	r2, [r7, #3]
 80220fc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8022100:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 8022104:	687a      	ldr	r2, [r7, #4]
 8022106:	6812      	ldr	r2, [r2, #0]
 8022108:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 802210c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8022110:	430a      	orrs	r2, r1
 8022112:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8022116:	f04f 0300 	mov.w	r3, #0
 802211a:	60fb      	str	r3, [r7, #12]
 802211c:	e002      	b.n	8022124 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 802211e:	f04f 0302 	mov.w	r3, #2
 8022122:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022124:	68fb      	ldr	r3, [r7, #12]
}
 8022126:	4618      	mov	r0, r3
 8022128:	f107 0714 	add.w	r7, r7, #20
 802212c:	46bd      	mov	sp, r7
 802212e:	bc80      	pop	{r7}
 8022130:	4770      	bx	lr
 8022132:	bf00      	nop

08022134 <ADCGLOB001_GetDisableBitStatus>:
 */
status_t ADCGLOB001_GetDisableBitStatus(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t *StatusValue
)
{
 8022134:	b480      	push	{r7}
 8022136:	b085      	sub	sp, #20
 8022138:	af00      	add	r7, sp, #0
 802213a:	6078      	str	r0, [r7, #4]
 802213c:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802213e:	f04f 0301 	mov.w	r3, #1
 8022142:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022144:	687b      	ldr	r3, [r7, #4]
 8022146:	685b      	ldr	r3, [r3, #4]
 8022148:	781b      	ldrb	r3, [r3, #0]
 802214a:	2b01      	cmp	r3, #1
 802214c:	d10c      	bne.n	8022168 <ADCGLOB001_GetDisableBitStatus+0x34>
    {
        /*Read the status value */

        *StatusValue = (uint8_t) RD_REG( HandlePtr->kGlobalPtr->CLC,
 802214e:	687b      	ldr	r3, [r7, #4]
 8022150:	681b      	ldr	r3, [r3, #0]
 8022152:	681b      	ldr	r3, [r3, #0]
 8022154:	f003 0302 	and.w	r3, r3, #2
 8022158:	ea4f 0353 	mov.w	r3, r3, lsr #1
 802215c:	b2da      	uxtb	r2, r3
 802215e:	683b      	ldr	r3, [r7, #0]
 8022160:	701a      	strb	r2, [r3, #0]
                VADC_CLC_DISS_Msk,
                VADC_CLC_DISS_Pos
        );
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022162:	f04f 0300 	mov.w	r3, #0
 8022166:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022168:	68fb      	ldr	r3, [r7, #12]
}
 802216a:	4618      	mov	r0, r3
 802216c:	f107 0714 	add.w	r7, r7, #20
 8022170:	46bd      	mov	sp, r7
 8022172:	bc80      	pop	{r7}
 8022174:	4770      	bx	lr
 8022176:	bf00      	nop

08022178 <ADCGLOB001_GetIdValue>:

status_t ADCGLOB001_GetIdValue(
        const ADCGLOB001_HandleType * HandlePtr,
        uint32_t *IDValue
)
{
 8022178:	b480      	push	{r7}
 802217a:	b085      	sub	sp, #20
 802217c:	af00      	add	r7, sp, #0
 802217e:	6078      	str	r0, [r7, #4]
 8022180:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022182:	f04f 0301 	mov.w	r3, #1
 8022186:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022188:	687b      	ldr	r3, [r7, #4]
 802218a:	685b      	ldr	r3, [r3, #4]
 802218c:	781b      	ldrb	r3, [r3, #0]
 802218e:	2b01      	cmp	r3, #1
 8022190:	d107      	bne.n	80221a2 <ADCGLOB001_GetIdValue+0x2a>
    {
        /*Read the ID value */
        *IDValue =(uint32_t)HandlePtr->kGlobalPtr->ID;
 8022192:	687b      	ldr	r3, [r7, #4]
 8022194:	681b      	ldr	r3, [r3, #0]
 8022196:	689a      	ldr	r2, [r3, #8]
 8022198:	683b      	ldr	r3, [r7, #0]
 802219a:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 802219c:	f04f 0300 	mov.w	r3, #0
 80221a0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80221a2:	68fb      	ldr	r3, [r7, #12]
}
 80221a4:	4618      	mov	r0, r3
 80221a6:	f107 0714 	add.w	r7, r7, #20
 80221aa:	46bd      	mov	sp, r7
 80221ac:	bc80      	pop	{r7}
 80221ae:	4770      	bx	lr

080221b0 <ADCGLOB001_GTFRConvtrDiagnoGrp>:
 */

status_t ADCGLOB001_GTFRConvtrDiagnoGrp(const ADCGLOB001_HandleType * HandlePtr,
        uint8_t GroupValue
)
{
 80221b0:	b480      	push	{r7}
 80221b2:	b085      	sub	sp, #20
 80221b4:	af00      	add	r7, sp, #0
 80221b6:	6078      	str	r0, [r7, #4]
 80221b8:	460b      	mov	r3, r1
 80221ba:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80221bc:	f04f 0301 	mov.w	r3, #1
 80221c0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80221c2:	687b      	ldr	r3, [r7, #4]
 80221c4:	685b      	ldr	r3, [r3, #4]
 80221c6:	781b      	ldrb	r3, [r3, #0]
 80221c8:	2b01      	cmp	r3, #1
 80221ca:	d130      	bne.n	802222e <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
    {
        if(GroupValue < (uint8_t)16){
 80221cc:	78fb      	ldrb	r3, [r7, #3]
 80221ce:	2b0f      	cmp	r3, #15
 80221d0:	d82a      	bhi.n	8022228 <ADCGLOB001_GTFRConvtrDiagnoGrp+0x78>
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 80221d2:	687b      	ldr	r3, [r7, #4]
 80221d4:	681a      	ldr	r2, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
 80221d6:	687b      	ldr	r3, [r7, #4]
 80221d8:	681b      	ldr	r3, [r3, #0]
 80221da:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 80221de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80221e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80221e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80221ea:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 80221ee:	687b      	ldr	r3, [r7, #4]
 80221f0:	681b      	ldr	r3, [r3, #0]
 80221f2:	687a      	ldr	r2, [r7, #4]
 80221f4:	6812      	ldr	r2, [r2, #0]
 80221f6:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));
 80221fa:	78fa      	ldrb	r2, [r7, #3]
 80221fc:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8022200:	b2d2      	uxtb	r2, r2
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8022202:	430a      	orrs	r2, r1
 8022204:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8022208:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));

            /*Clear the Write Control for Conversion Diagnostics*/
            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 802220c:	687b      	ldr	r3, [r7, #4]
 802220e:	681b      	ldr	r3, [r3, #0]
 8022210:	687a      	ldr	r2, [r7, #4]
 8022212:	6812      	ldr	r2, [r2, #0]
 8022214:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8022218:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 802221c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 8022220:	f04f 0300 	mov.w	r3, #0
 8022224:	60fb      	str	r3, [r7, #12]
 8022226:	e002      	b.n	802222e <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022228:	f04f 0302 	mov.w	r3, #2
 802222c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 802222e:	68fb      	ldr	r3, [r7, #12]
}
 8022230:	4618      	mov	r0, r3
 8022232:	f107 0714 	add.w	r7, r7, #20
 8022236:	46bd      	mov	sp, r7
 8022238:	bc80      	pop	{r7}
 802223a:	4770      	bx	lr

0802223c <ADCGLOB001_GTFRConvtrDiagnoEnable>:
 * selected by bitfield CDSEL.
 */
status_t ADCGLOB001_GTFRConvtrDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 802223c:	b480      	push	{r7}
 802223e:	b085      	sub	sp, #20
 8022240:	af00      	add	r7, sp, #0
 8022242:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022244:	f04f 0301 	mov.w	r3, #1
 8022248:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 802224a:	687b      	ldr	r3, [r7, #4]
 802224c:	685b      	ldr	r3, [r3, #4]
 802224e:	781b      	ldrb	r3, [r3, #0]
 8022250:	2b01      	cmp	r3, #1
 8022252:	d116      	bne.n	8022282 <ADCGLOB001_GTFRConvtrDiagnoEnable+0x46>
    {
        /*Enable the Converter Diagnostics*/
        HandlePtr->kGlobalPtr->GLOBTF |=
 8022254:	687b      	ldr	r3, [r7, #4]
 8022256:	681b      	ldr	r3, [r3, #0]
 8022258:	687a      	ldr	r2, [r7, #4]
 802225a:	6812      	ldr	r2, [r2, #0]
 802225c:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8022260:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8022264:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_CDWC_Msk | VADC_GLOBTF_CDEN_Msk);
        /*Clear the Write Control for Conversion Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 8022268:	687b      	ldr	r3, [r7, #4]
 802226a:	681b      	ldr	r3, [r3, #0]
 802226c:	687a      	ldr	r2, [r7, #4]
 802226e:	6812      	ldr	r2, [r2, #0]
 8022270:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8022274:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8022278:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
        Status = (uint32_t)DAVEApp_SUCCESS;
 802227c:	f04f 0300 	mov.w	r3, #0
 8022280:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022282:	68fb      	ldr	r3, [r7, #12]
}
 8022284:	4618      	mov	r0, r3
 8022286:	f107 0714 	add.w	r7, r7, #20
 802228a:	46bd      	mov	sp, r7
 802228c:	bc80      	pop	{r7}
 802228e:	4770      	bx	lr

08022290 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect>:
 */
status_t ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SelectValue
)
{
 8022290:	b480      	push	{r7}
 8022292:	b085      	sub	sp, #20
 8022294:	af00      	add	r7, sp, #0
 8022296:	6078      	str	r0, [r7, #4]
 8022298:	460b      	mov	r3, r1
 802229a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802229c:	f04f 0301 	mov.w	r3, #1
 80222a0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80222a2:	687b      	ldr	r3, [r7, #4]
 80222a4:	685b      	ldr	r3, [r3, #4]
 80222a6:	781b      	ldrb	r3, [r3, #0]
 80222a8:	2b01      	cmp	r3, #1
 80222aa:	d12f      	bne.n	802230c <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
    {
        if(SelectValue < (uint8_t)4){
 80222ac:	78fb      	ldrb	r3, [r7, #3]
 80222ae:	2b03      	cmp	r3, #3
 80222b0:	d829      	bhi.n	8022306 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x76>
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 80222b2:	687b      	ldr	r3, [r7, #4]
 80222b4:	681b      	ldr	r3, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));
 80222b6:	687a      	ldr	r2, [r7, #4]
 80222b8:	6812      	ldr	r2, [r2, #0]
 80222ba:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(SelectValue < (uint8_t)4){
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 80222be:	f422 4206 	bic.w	r2, r2, #34304	; 0x8600
 80222c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80222c6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 80222ca:	687b      	ldr	r3, [r7, #4]
 80222cc:	681b      	ldr	r3, [r3, #0]
 80222ce:	687a      	ldr	r2, [r7, #4]
 80222d0:	6812      	ldr	r2, [r2, #0]
 80222d2:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
 80222d6:	78fa      	ldrb	r2, [r7, #3]
 80222d8:	ea4f 2242 	mov.w	r2, r2, lsl #9
 80222dc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 80222e0:	430a      	orrs	r2, r1
 80222e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80222e6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
            /*Clear the Write Control for Conversion Diagnostics*/

            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 80222ea:	687b      	ldr	r3, [r7, #4]
 80222ec:	681b      	ldr	r3, [r3, #0]
 80222ee:	687a      	ldr	r2, [r7, #4]
 80222f0:	6812      	ldr	r2, [r2, #0]
 80222f2:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80222f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80222fa:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 80222fe:	f04f 0300 	mov.w	r3, #0
 8022302:	60fb      	str	r3, [r7, #12]
 8022304:	e002      	b.n	802230c <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022306:	f04f 0302 	mov.w	r3, #2
 802230a:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 802230c:	68fb      	ldr	r3, [r7, #12]
}
 802230e:	4618      	mov	r0, r3
 8022310:	f107 0714 	add.w	r7, r7, #20
 8022314:	46bd      	mov	sp, r7
 8022316:	bc80      	pop	{r7}
 8022318:	4770      	bx	lr
 802231a:	bf00      	nop

0802231c <ADCGLOB001_GTFRPullDwnDiagnoEnable>:
 * This function configure the Pull-Down Diagnostics Enable register.
 */
status_t ADCGLOB001_GTFRPullDwnDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 802231c:	b480      	push	{r7}
 802231e:	b085      	sub	sp, #20
 8022320:	af00      	add	r7, sp, #0
 8022322:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022324:	f04f 0301 	mov.w	r3, #1
 8022328:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 802232a:	687b      	ldr	r3, [r7, #4]
 802232c:	685b      	ldr	r3, [r3, #4]
 802232e:	781b      	ldrb	r3, [r3, #0]
 8022330:	2b01      	cmp	r3, #1
 8022332:	d116      	bne.n	8022362 <ADCGLOB001_GTFRPullDwnDiagnoEnable+0x46>
    {
        /*Enable the Pull-Down Diagnostics */
        HandlePtr->kGlobalPtr->GLOBTF |=
 8022334:	687b      	ldr	r3, [r7, #4]
 8022336:	681b      	ldr	r3, [r3, #0]
 8022338:	687a      	ldr	r2, [r7, #4]
 802233a:	6812      	ldr	r2, [r2, #0]
 802233c:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8022340:	f442 0201 	orr.w	r2, r2, #8454144	; 0x810000
 8022344:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_MDWC_Msk | VADC_GLOBTF_PDD_Msk);
        /*Clear the Write Control for Multiplexer Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_MDWC_Pos);
 8022348:	687b      	ldr	r3, [r7, #4]
 802234a:	681b      	ldr	r3, [r3, #0]
 802234c:	687a      	ldr	r2, [r7, #4]
 802234e:	6812      	ldr	r2, [r2, #0]
 8022350:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8022354:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8022358:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

        Status = (uint32_t)DAVEApp_SUCCESS;
 802235c:	f04f 0300 	mov.w	r3, #0
 8022360:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022362:	68fb      	ldr	r3, [r7, #12]
}
 8022364:	4618      	mov	r0, r3
 8022366:	f107 0714 	add.w	r7, r7, #20
 802236a:	46bd      	mov	sp, r7
 802236c:	bc80      	pop	{r7}
 802236e:	4770      	bx	lr

08022370 <ADC001_Init>:
*******************************************************************************/


/** This function initializes the app */
void ADC001_Init(void)
{
 8022370:	b580      	push	{r7, lr}
 8022372:	af00      	add	r7, sp, #0
  /*Initialize the global app */
  ADCGLOB001_Init();
 8022374:	f7ff fb76 	bl	8021a64 <ADCGLOB001_Init>
  ADC001_lInit(&ADC001_Handle0);
 8022378:	f24c 409c 	movw	r0, #50332	; 0xc49c
 802237c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8022380:	f000 f802 	bl	8022388 <ADC001_lInit>
}
 8022384:	bd80      	pop	{r7, pc}
 8022386:	bf00      	nop

08022388 <ADC001_lInit>:

/*
 * This Function initializes the ADC001 App.
 */
void ADC001_lInit(const ADC001_HandleType *HandlePtr )
{
 8022388:	b490      	push	{r4, r7}
 802238a:	b08a      	sub	sp, #40	; 0x28
 802238c:	af00      	add	r7, sp, #0
 802238e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022390:	f04f 0301 	mov.w	r3, #1
 8022394:	623b      	str	r3, [r7, #32]
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022396:	687b      	ldr	r3, [r7, #4]
 8022398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802239a:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 802239c:	687b      	ldr	r3, [r7, #4]
 802239e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80223a0:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80223a2:	687b      	ldr	r3, [r7, #4]
 80223a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80223a6:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80223a8:	687b      	ldr	r3, [r7, #4]
 80223aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80223ac:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80223ae:	687b      	ldr	r3, [r7, #4]
 80223b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80223b2:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
 80223b4:	687b      	ldr	r3, [r7, #4]
 80223b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80223b8:	791b      	ldrb	r3, [r3, #4]
 80223ba:	2b00      	cmp	r3, #0
 80223bc:	f040 812f 	bne.w	802261e <ADC001_lInit+0x296>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80223c0:	f04f 0300 	mov.w	r3, #0
 80223c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80223c8:	e07b      	b.n	80224c2 <ADC001_lInit+0x13a>
    {
      GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 80223ca:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80223ce:	f240 13dc 	movw	r3, #476	; 0x1dc
 80223d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80223d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80223da:	781b      	ldrb	r3, [r3, #0]
 80223dc:	76fb      	strb	r3, [r7, #27]
      ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 80223de:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80223e2:	f240 13dc 	movw	r3, #476	; 0x1dc
 80223e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80223ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80223ee:	785b      	ldrb	r3, [r3, #1]
 80223f0:	76bb      	strb	r3, [r7, #26]
      /* Input class */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 80223f2:	7efb      	ldrb	r3, [r7, #27]
 80223f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80223f8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80223fc:	18cb      	adds	r3, r1, r3
 80223fe:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8022402:	7eb8      	ldrb	r0, [r7, #26]
 8022404:	687b      	ldr	r3, [r7, #4]
 8022406:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802240a:	f003 0103 	and.w	r1, r3, #3
 802240e:	7efb      	ldrb	r3, [r7, #27]
 8022410:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022414:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8022418:	4463      	add	r3, ip
 802241a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 802241e:	7ebc      	ldrb	r4, [r7, #26]
 8022420:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8022424:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8022428:	f023 0303 	bic.w	r3, r3, #3
 802242c:	4319      	orrs	r1, r3
 802242e:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8022432:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        VADC_G_CHCTR_ICLSEL_Pos,
        (uint32_t)HandlePtr->kIpClassSel
       );

      /* Store result in global register */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8022436:	7efb      	ldrb	r3, [r7, #27]
 8022438:	ea4f 0383 	mov.w	r3, r3, lsl #2
 802243c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8022440:	18cb      	adds	r3, r1, r3
 8022442:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8022446:	7eb8      	ldrb	r0, [r7, #26]
 8022448:	7efb      	ldrb	r3, [r7, #27]
 802244a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 802244e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8022452:	4463      	add	r3, ip
 8022454:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8022458:	7eb9      	ldrb	r1, [r7, #26]
 802245a:	f101 0180 	add.w	r1, r1, #128	; 0x80
 802245e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8022462:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8022466:	f100 0380 	add.w	r3, r0, #128	; 0x80
 802246a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
              VADC_G_CHCTR_RESTBS_Pos,
              (uint32_t)1
             );

      /*Result Alignment */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 802246e:	7efb      	ldrb	r3, [r7, #27]
 8022470:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022474:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8022478:	18cb      	adds	r3, r1, r3
 802247a:	f853 2c20 	ldr.w	r2, [r3, #-32]
 802247e:	7eb8      	ldrb	r0, [r7, #26]
 8022480:	687b      	ldr	r3, [r7, #4]
 8022482:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8022486:	ea4f 5343 	mov.w	r3, r3, lsl #21
 802248a:	f403 1100 	and.w	r1, r3, #2097152	; 0x200000
 802248e:	7efb      	ldrb	r3, [r7, #27]
 8022490:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022494:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8022498:	4463      	add	r3, ip
 802249a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 802249e:	7ebc      	ldrb	r4, [r7, #26]
 80224a0:	f104 0480 	add.w	r4, r4, #128	; 0x80
 80224a4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80224a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80224ac:	4319      	orrs	r1, r3
 80224ae:	f100 0380 	add.w	r3, r0, #128	; 0x80
 80224b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80224b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80224ba:	f103 0301 	add.w	r3, r3, #1
 80224be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80224c2:	687b      	ldr	r3, [r7, #4]
 80224c4:	785b      	ldrb	r3, [r3, #1]
 80224c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80224ca:	429a      	cmp	r2, r3
 80224cc:	f4ff af7d 	bcc.w	80223ca <ADC001_lInit+0x42>
              (uint32_t)HandlePtr->kResultControl
             );
    }

    /* Wait for read mode */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 80224d0:	687b      	ldr	r3, [r7, #4]
 80224d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80224d6:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80224da:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 80224de:	69fb      	ldr	r3, [r7, #28]
 80224e0:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80224e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80224e8:	431a      	orrs	r2, r3
 80224ea:	69fb      	ldr	r3, [r7, #28]
 80224ec:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_WFR_Pos,
            (uint32_t)HandlePtr->kResultReadMode
           );

    /* Result event service request  */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 80224f0:	687b      	ldr	r3, [r7, #4]
 80224f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80224f6:	ea4f 72c3 	mov.w	r2, r3, lsl #31
 80224fa:	69fb      	ldr	r3, [r7, #28]
 80224fc:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022500:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022504:	431a      	orrs	r2, r3
 8022506:	69fb      	ldr	r3, [r7, #28]
 8022508:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_SRGEN_Pos,
            (uint32_t)HandlePtr->kResultEvtEnable
           );

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  HandlePtr->kGroup0ChSelect;
 802250c:	687b      	ldr	r3, [r7, #4]
 802250e:	789b      	ldrb	r3, [r3, #2]
 8022510:	461a      	mov	r2, r3
 8022512:	69fb      	ldr	r3, [r7, #28]
 8022514:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  HandlePtr->kGroup1ChSelect;
 8022518:	687b      	ldr	r3, [r7, #4]
 802251a:	78db      	ldrb	r3, [r3, #3]
 802251c:	461a      	mov	r2, r3
 802251e:	69fb      	ldr	r3, [r7, #28]
 8022520:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  HandlePtr->kGroup2ChSelect;
 8022524:	687b      	ldr	r3, [r7, #4]
 8022526:	791b      	ldrb	r3, [r3, #4]
 8022528:	461a      	mov	r2, r3
 802252a:	69fb      	ldr	r3, [r7, #28]
 802252c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  HandlePtr->kGroup3ChSelect;
 8022530:	687b      	ldr	r3, [r7, #4]
 8022532:	795b      	ldrb	r3, [r3, #5]
 8022534:	461a      	mov	r2, r3
 8022536:	69fb      	ldr	r3, [r7, #28]
 8022538:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 802253c:	69fb      	ldr	r3, [r7, #28]
 802253e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
                      ((uint32_t)HandlePtr->kTriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 8022542:	687b      	ldr	r3, [r7, #4]
 8022544:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8022548:	ea4f 3343 	mov.w	r3, r3, lsl #13

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 802254c:	4313      	orrs	r3, r2
 802254e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8022552:	69fb      	ldr	r3, [r7, #28]
 8022554:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 8022558:	69fb      	ldr	r3, [r7, #28]
 802255a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802255e:	687b      	ldr	r3, [r7, #4]
 8022560:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 8022564:	ea4f 0183 	mov.w	r1, r3, lsl #2
                                    ((uint32_t)HandlePtr->kGatingMode             \
 8022568:	687b      	ldr	r3, [r7, #4]
 802256a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 802256e:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
                                    ((uint32_t)HandlePtr->kAutoScan               \
 8022570:	687b      	ldr	r3, [r7, #4]
 8022572:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
                                                      << VADC_BRSMR_SCAN_Pos) |   \
 8022576:	ea4f 1303 	mov.w	r3, r3, lsl #4
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
 802257a:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kAutoScan               \
                                                      << VADC_BRSMR_SCAN_Pos) |   \
                                    ((uint32_t)HandlePtr->kResourceEvtEnable      \
 802257c:	687b      	ldr	r3, [r7, #4]
 802257e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
                                                      << VADC_BRSMR_ENSI_Pos));
 8022582:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 8022586:	430b      	orrs	r3, r1
 8022588:	431a      	orrs	r2, r3
 802258a:	69fb      	ldr	r3, [r7, #28]
 802258c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8022590:	f04f 0300 	mov.w	r3, #0
 8022594:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8022598:	e035      	b.n	8022606 <ADC001_lInit+0x27e>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 802259a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802259e:	687a      	ldr	r2, [r7, #4]
 80225a0:	18d3      	adds	r3, r2, r3
 80225a2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80225a6:	2b01      	cmp	r3, #1
 80225a8:	d127      	bne.n	80225fa <ADC001_lInit+0x272>
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 80225aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80225ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80225b2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80225b6:	18cb      	adds	r3, r1, r3
 80225b8:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80225bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80225c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80225c4:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80225c8:	4463      	add	r3, ip
 80225ca:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80225ce:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80225d2:	687b      	ldr	r3, [r7, #4]
 80225d4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80225d8:	ea4f 6083 	mov.w	r0, r3, lsl #26
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
 80225dc:	687b      	ldr	r3, [r7, #4]
 80225de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80225e2:	ea4f 23c3 	mov.w	r3, r3, lsl #11
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
 80225e6:	4318      	orrs	r0, r3
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
                                                         VADC_G_ARBPR_CSM2_Pos)  |        \
                                          ((uint32_t)HandlePtr->kPriority    <<           \
 80225e8:	687b      	ldr	r3, [r7, #4]
 80225ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80225ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 80225f2:	4303      	orrs	r3, r0
 80225f4:	430b      	orrs	r3, r1
 80225f6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 80225fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80225fe:	f103 0301 	add.w	r3, r3, #1
 8022602:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8022606:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802260a:	2b03      	cmp	r3, #3
 802260c:	d9c5      	bls.n	802259a <ADC001_lInit+0x212>
                                                         VADC_G_ARBPR_PRIO2_Pos));
      }
    }

    /* change the state to the Initialized */
    HandlePtr->DynamicHandlePtr->State = ADC001_INITIALIZED;
 802260e:	687b      	ldr	r3, [r7, #4]
 8022610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022612:	f04f 0201 	mov.w	r2, #1
 8022616:	711a      	strb	r2, [r3, #4]
    Status &= (uint32_t)DAVEApp_SUCCESS;
 8022618:	f04f 0300 	mov.w	r3, #0
 802261c:	623b      	str	r3, [r7, #32]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 802261e:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8022622:	46bd      	mov	sp, r7
 8022624:	bc90      	pop	{r4, r7}
 8022626:	4770      	bx	lr

08022628 <ADC001_Deinit>:

/**
 * This function resets the App.
 */
status_t ADC001_Deinit(const ADC001_HandleType* HandlePtr)
{
 8022628:	b480      	push	{r7}
 802262a:	b08b      	sub	sp, #44	; 0x2c
 802262c:	af00      	add	r7, sp, #0
 802262e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022630:	f04f 0301 	mov.w	r3, #1
 8022634:	627b      	str	r3, [r7, #36]	; 0x24
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022636:	687b      	ldr	r3, [r7, #4]
 8022638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802263a:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 802263c:	687b      	ldr	r3, [r7, #4]
 802263e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022640:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022642:	687b      	ldr	r3, [r7, #4]
 8022644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022646:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022648:	687b      	ldr	r3, [r7, #4]
 802264a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802264c:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802264e:	687b      	ldr	r3, [r7, #4]
 8022650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022652:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
 8022654:	687b      	ldr	r3, [r7, #4]
 8022656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022658:	791b      	ldrb	r3, [r3, #4]
 802265a:	2b01      	cmp	r3, #1
 802265c:	f040 8085 	bne.w	802276a <ADC001_Deinit+0x142>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022660:	f04f 0300 	mov.w	r3, #0
 8022664:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8022668:	e028      	b.n	80226bc <ADC001_Deinit+0x94>
    {
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 802266a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 802266e:	f240 13dc 	movw	r3, #476	; 0x1dc
 8022672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8022676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802267a:	781b      	ldrb	r3, [r3, #0]
 802267c:	76fb      	strb	r3, [r7, #27]
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 802267e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8022682:	f240 13dc 	movw	r3, #476	; 0x1dc
 8022686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802268a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802268e:	785b      	ldrb	r3, [r3, #1]
 8022690:	76bb      	strb	r3, [r7, #26]
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
 8022692:	7efb      	ldrb	r3, [r7, #27]
 8022694:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022698:	f107 0228 	add.w	r2, r7, #40	; 0x28
 802269c:	18d3      	adds	r3, r2, r3
 802269e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80226a2:	7eba      	ldrb	r2, [r7, #26]
 80226a4:	f102 0280 	add.w	r2, r2, #128	; 0x80
 80226a8:	f04f 0100 	mov.w	r1, #0
 80226ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80226b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80226b4:	f103 0301 	add.w	r3, r3, #1
 80226b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80226bc:	687b      	ldr	r3, [r7, #4]
 80226be:	785b      	ldrb	r3, [r3, #1]
 80226c0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80226c4:	429a      	cmp	r2, r3
 80226c6:	d3d0      	bcc.n	802266a <ADC001_Deinit+0x42>
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
    }

    VADCGlobalPtr->GLOBRCR = (uint32_t )0;
 80226c8:	69fb      	ldr	r3, [r7, #28]
 80226ca:	f04f 0200 	mov.w	r2, #0
 80226ce:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  (uint32_t )0;
 80226d2:	69fb      	ldr	r3, [r7, #28]
 80226d4:	f04f 0200 	mov.w	r2, #0
 80226d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  (uint32_t )0;
 80226dc:	69fb      	ldr	r3, [r7, #28]
 80226de:	f04f 0200 	mov.w	r2, #0
 80226e2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  (uint32_t )0;
 80226e6:	69fb      	ldr	r3, [r7, #28]
 80226e8:	f04f 0200 	mov.w	r2, #0
 80226ec:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  (uint32_t )0;
 80226f0:	69fb      	ldr	r3, [r7, #28]
 80226f2:	f04f 0200 	mov.w	r2, #0
 80226f6:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    VADCGlobalPtr->BRSCTRL = (uint32_t )0x00808000;
 80226fa:	69fa      	ldr	r2, [r7, #28]
 80226fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8022700:	f2c0 0380 	movt	r3, #128	; 0x80
 8022704:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    VADCGlobalPtr->BRSMR = (uint32_t )0;
 8022708:	69fb      	ldr	r3, [r7, #28]
 802270a:	f04f 0200 	mov.w	r2, #0
 802270e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 8022712:	f04f 0300 	mov.w	r3, #0
 8022716:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 802271a:	e01a      	b.n	8022752 <ADC001_Deinit+0x12a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 802271c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022720:	687a      	ldr	r2, [r7, #4]
 8022722:	18d3      	adds	r3, r2, r3
 8022724:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8022728:	2b01      	cmp	r3, #1
 802272a:	d10c      	bne.n	8022746 <ADC001_Deinit+0x11e>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
 802272c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022730:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022734:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022738:	18d3      	adds	r3, r2, r3
 802273a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 802273e:	f04f 0200 	mov.w	r2, #0
 8022742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 8022746:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 802274a:	f103 0301 	add.w	r3, r3, #1
 802274e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8022752:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022756:	2b03      	cmp	r3, #3
 8022758:	d9e0      	bls.n	802271c <ADC001_Deinit+0xf4>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
      }
    }

    Status = (uint32_t)DAVEApp_SUCCESS;
 802275a:	f04f 0300 	mov.w	r3, #0
 802275e:	627b      	str	r3, [r7, #36]	; 0x24
    HandlePtr->DynamicHandlePtr->State = ADC001_UNINITIALIZED;
 8022760:	687b      	ldr	r3, [r7, #4]
 8022762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022764:	f04f 0200 	mov.w	r2, #0
 8022768:	711a      	strb	r2, [r3, #4]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802276c:	4618      	mov	r0, r3
 802276e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8022772:	46bd      	mov	sp, r7
 8022774:	bc80      	pop	{r7}
 8022776:	4770      	bx	lr

08022778 <ADC001_SelectInputClass>:
/**
 * This function selects the input class for the channel.
 */
status_t ADC001_SelectInputClass(const ADC001_HandleType* HandlePtr,
                                                  ADC001_GlobalInPutClass Class)
{
 8022778:	b490      	push	{r4, r7}
 802277a:	b088      	sub	sp, #32
 802277c:	af00      	add	r7, sp, #0
 802277e:	6078      	str	r0, [r7, #4]
 8022780:	460b      	mov	r3, r1
 8022782:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022784:	f04f 0301 	mov.w	r3, #1
 8022788:	61fb      	str	r3, [r7, #28]
  uint8_t ChIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 802278a:	687b      	ldr	r3, [r7, #4]
 802278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802278e:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022790:	687b      	ldr	r3, [r7, #4]
 8022792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022794:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022796:	687b      	ldr	r3, [r7, #4]
 8022798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802279a:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 802279c:	687b      	ldr	r3, [r7, #4]
 802279e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80227a0:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80227a2:	687b      	ldr	r3, [r7, #4]
 80227a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80227a6:	791b      	ldrb	r3, [r3, #4]
 80227a8:	2b01      	cmp	r3, #1
 80227aa:	d14b      	bne.n	8022844 <ADC001_SelectInputClass+0xcc>
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
 80227ac:	78fb      	ldrb	r3, [r7, #3]
 80227ae:	2b02      	cmp	r3, #2
 80227b0:	d002      	beq.n	80227b8 <ADC001_SelectInputClass+0x40>
 80227b2:	78fb      	ldrb	r3, [r7, #3]
 80227b4:	2b03      	cmp	r3, #3
 80227b6:	d142      	bne.n	802283e <ADC001_SelectInputClass+0xc6>
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80227b8:	f04f 0300 	mov.w	r3, #0
 80227bc:	76fb      	strb	r3, [r7, #27]
 80227be:	e035      	b.n	802282c <ADC001_SelectInputClass+0xb4>
      {
        GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 80227c0:	7efa      	ldrb	r2, [r7, #27]
 80227c2:	f240 13dc 	movw	r3, #476	; 0x1dc
 80227c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80227ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80227ce:	781b      	ldrb	r3, [r3, #0]
 80227d0:	76bb      	strb	r3, [r7, #26]
        ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 80227d2:	7efa      	ldrb	r2, [r7, #27]
 80227d4:	f240 13dc 	movw	r3, #476	; 0x1dc
 80227d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80227dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80227e0:	785b      	ldrb	r3, [r3, #1]
 80227e2:	767b      	strb	r3, [r7, #25]

        /* Input class */
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 80227e4:	7ebb      	ldrb	r3, [r7, #26]
 80227e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80227ea:	f107 0220 	add.w	r2, r7, #32
 80227ee:	18d3      	adds	r3, r2, r3
 80227f0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80227f4:	7e78      	ldrb	r0, [r7, #25]
 80227f6:	78fb      	ldrb	r3, [r7, #3]
 80227f8:	f003 0103 	and.w	r1, r3, #3
 80227fc:	7ebb      	ldrb	r3, [r7, #26]
 80227fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022802:	f107 0c20 	add.w	ip, r7, #32
 8022806:	4463      	add	r3, ip
 8022808:	f853 3c18 	ldr.w	r3, [r3, #-24]
 802280c:	7e7c      	ldrb	r4, [r7, #25]
 802280e:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8022812:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8022816:	f023 0303 	bic.w	r3, r3, #3
 802281a:	4319      	orrs	r1, r3
 802281c:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8022820:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022824:	7efb      	ldrb	r3, [r7, #27]
 8022826:	f103 0301 	add.w	r3, r3, #1
 802282a:	76fb      	strb	r3, [r7, #27]
 802282c:	687b      	ldr	r3, [r7, #4]
 802282e:	785b      	ldrb	r3, [r3, #1]
 8022830:	7efa      	ldrb	r2, [r7, #27]
 8022832:	429a      	cmp	r2, r3
 8022834:	d3c4      	bcc.n	80227c0 <ADC001_SelectInputClass+0x48>
          VADC_G_CHCTR_ICLSEL_Msk,
          VADC_G_CHCTR_ICLSEL_Pos,
          (uint32_t)Class
         );
      }
      Status = (uint8_t)DAVEApp_SUCCESS;
 8022836:	f04f 0300 	mov.w	r3, #0
 802283a:	61fb      	str	r3, [r7, #28]
 802283c:	e002      	b.n	8022844 <ADC001_SelectInputClass+0xcc>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802283e:	f04f 0302 	mov.w	r3, #2
 8022842:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022844:	69fb      	ldr	r3, [r7, #28]
}
 8022846:	4618      	mov	r0, r3
 8022848:	f107 0720 	add.w	r7, r7, #32
 802284c:	46bd      	mov	sp, r7
 802284e:	bc90      	pop	{r4, r7}
 8022850:	4770      	bx	lr
 8022852:	bf00      	nop

08022854 <ADC001_EnableResultEvt>:

/**
 * This function enables the service request after result event.
 */
status_t ADC001_EnableResultEvt(const ADC001_HandleType* HandlePtr)
{
 8022854:	b480      	push	{r7}
 8022856:	b085      	sub	sp, #20
 8022858:	af00      	add	r7, sp, #0
 802285a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802285c:	f04f 0301 	mov.w	r3, #1
 8022860:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022862:	687b      	ldr	r3, [r7, #4]
 8022864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022866:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022868:	687b      	ldr	r3, [r7, #4]
 802286a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802286c:	791b      	ldrb	r3, [r3, #4]
 802286e:	2b00      	cmp	r3, #0
 8022870:	d00a      	beq.n	8022888 <ADC001_EnableResultEvt+0x34>
  {
    /* Enable Result event service request  */
    SET_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 8022872:	68bb      	ldr	r3, [r7, #8]
 8022874:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022878:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 802287c:	68bb      	ldr	r3, [r7, #8]
 802287e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022882:	f04f 0300 	mov.w	r3, #0
 8022886:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022888:	68fb      	ldr	r3, [r7, #12]
}
 802288a:	4618      	mov	r0, r3
 802288c:	f107 0714 	add.w	r7, r7, #20
 8022890:	46bd      	mov	sp, r7
 8022892:	bc80      	pop	{r7}
 8022894:	4770      	bx	lr
 8022896:	bf00      	nop

08022898 <ADC001_DisableResultEvt>:

/**
 * This function disables the service request after result event.
 */
status_t ADC001_DisableResultEvt(const ADC001_HandleType* HandlePtr)
{
 8022898:	b480      	push	{r7}
 802289a:	b085      	sub	sp, #20
 802289c:	af00      	add	r7, sp, #0
 802289e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80228a0:	f04f 0301 	mov.w	r3, #1
 80228a4:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80228a6:	687b      	ldr	r3, [r7, #4]
 80228a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80228aa:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 80228ac:	687b      	ldr	r3, [r7, #4]
 80228ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80228b0:	791b      	ldrb	r3, [r3, #4]
 80228b2:	2b00      	cmp	r3, #0
 80228b4:	d00a      	beq.n	80228cc <ADC001_DisableResultEvt+0x34>
  {
    /* Disables Result event service request  */
    CLR_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 80228b6:	68bb      	ldr	r3, [r7, #8]
 80228b8:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80228bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80228c0:	68bb      	ldr	r3, [r7, #8]
 80228c2:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 80228c6:	f04f 0300 	mov.w	r3, #0
 80228ca:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80228cc:	68fb      	ldr	r3, [r7, #12]
}
 80228ce:	4618      	mov	r0, r3
 80228d0:	f107 0714 	add.w	r7, r7, #20
 80228d4:	46bd      	mov	sp, r7
 80228d6:	bc80      	pop	{r7}
 80228d8:	4770      	bx	lr
 80228da:	bf00      	nop

080228dc <ADC001_GetResult>:
/**
 * This function returns the result of the normal mode ADC conversion.
 */
status_t ADC001_GetResult(const ADC001_HandleType* HandlePtr,
                                            ADC001_ResultHandleType* ResultPtr)
{
 80228dc:	b480      	push	{r7}
 80228de:	b087      	sub	sp, #28
 80228e0:	af00      	add	r7, sp, #0
 80228e2:	6078      	str	r0, [r7, #4]
 80228e4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80228e6:	f04f 0301 	mov.w	r3, #1
 80228ea:	617b      	str	r3, [r7, #20]
  uint32_t ADCResult;

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80228ec:	687b      	ldr	r3, [r7, #4]
 80228ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80228f0:	613b      	str	r3, [r7, #16]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80228f2:	687b      	ldr	r3, [r7, #4]
 80228f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80228f6:	791b      	ldrb	r3, [r3, #4]
 80228f8:	2b01      	cmp	r3, #1
 80228fa:	d12a      	bne.n	8022952 <ADC001_GetResult+0x76>
  {
    if(ResultPtr != NULL)
 80228fc:	683b      	ldr	r3, [r7, #0]
 80228fe:	2b00      	cmp	r3, #0
 8022900:	d024      	beq.n	802294c <ADC001_GetResult+0x70>
    {
      ADCResult = VADCGlobalPtr->GLOBRES;
 8022902:	693b      	ldr	r3, [r7, #16]
 8022904:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8022908:	60fb      	str	r3, [r7, #12]
      /* If valid flag is set */
      if(((ADCResult & VADC_GLOBRES_VF_Msk) >> VADC_GLOBRES_VF_Pos) == (uint32_t)1)
 802290a:	68fb      	ldr	r3, [r7, #12]
 802290c:	ea4f 73d3 	mov.w	r3, r3, lsr #31
 8022910:	2b01      	cmp	r3, #1
 8022912:	d117      	bne.n	8022944 <ADC001_GetResult+0x68>
      {
          ResultPtr->GroupNo = (uint8_t)((ADCResult & VADC_GLOBRES_GNR_Msk) >> VADC_GLOBRES_GNR_Pos);
 8022914:	68fb      	ldr	r3, [r7, #12]
 8022916:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 802291a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 802291e:	b2da      	uxtb	r2, r3
 8022920:	683b      	ldr	r3, [r7, #0]
 8022922:	701a      	strb	r2, [r3, #0]
          ResultPtr->ChannelNo = (uint8_t)((ADCResult & VADC_GLOBRES_CHNR_Msk) >> VADC_GLOBRES_CHNR_Pos);
 8022924:	68fb      	ldr	r3, [r7, #12]
 8022926:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 802292a:	ea4f 5313 	mov.w	r3, r3, lsr #20
 802292e:	b2da      	uxtb	r2, r3
 8022930:	683b      	ldr	r3, [r7, #0]
 8022932:	705a      	strb	r2, [r3, #1]
          ResultPtr->Result = (uint16_t)(ADCResult & VADC_GLOBRES_RESULT_Msk);
 8022934:	68fb      	ldr	r3, [r7, #12]
 8022936:	b29a      	uxth	r2, r3
 8022938:	683b      	ldr	r3, [r7, #0]
 802293a:	805a      	strh	r2, [r3, #2]
          Status = (uint32_t)DAVEApp_SUCCESS;
 802293c:	f04f 0300 	mov.w	r3, #0
 8022940:	617b      	str	r3, [r7, #20]
 8022942:	e006      	b.n	8022952 <ADC001_GetResult+0x76>
      }
      /* If data is old, then send error as invalid data */
      else
      {
        Status = (uint32_t)ADC001_INVALID_RESULT;
 8022944:	f04f 0303 	mov.w	r3, #3
 8022948:	617b      	str	r3, [r7, #20]
 802294a:	e002      	b.n	8022952 <ADC001_GetResult+0x76>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802294c:	f04f 0302 	mov.w	r3, #2
 8022950:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022952:	697b      	ldr	r3, [r7, #20]
}
 8022954:	4618      	mov	r0, r3
 8022956:	f107 071c 	add.w	r7, r7, #28
 802295a:	46bd      	mov	sp, r7
 802295c:	bc80      	pop	{r7}
 802295e:	4770      	bx	lr

08022960 <ADC001_GetFastResult>:

/**
 * This function returns the result of the normal mode ADC conversion without checking the valid bitfield.
 */
uint16_t ADC001_GetFastResult(const ADC001_HandleType* HandlePtr)
{
 8022960:	b480      	push	{r7}
 8022962:	b085      	sub	sp, #20
 8022964:	af00      	add	r7, sp, #0
 8022966:	6078      	str	r0, [r7, #4]

    /* Pointer to the VADC Kernel Structure */
    VADC_GLOBAL_TypeDef *VADCGlobalPtr;
     VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022968:	687b      	ldr	r3, [r7, #4]
 802296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802296c:	60fb      	str	r3, [r7, #12]

    return (uint16_t)(VADCGlobalPtr->GLOBRES & (uint32_t)VADC_GLOBRES_RESULT_Msk);
 802296e:	68fb      	ldr	r3, [r7, #12]
 8022970:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8022974:	b29b      	uxth	r3, r3
}
 8022976:	4618      	mov	r0, r3
 8022978:	f107 0714 	add.w	r7, r7, #20
 802297c:	46bd      	mov	sp, r7
 802297e:	bc80      	pop	{r7}
 8022980:	4770      	bx	lr
 8022982:	bf00      	nop

08022984 <ADC001_GetResultEvtFlag>:
/**
 * This function checks whether Result event flag is set.
 */
status_t ADC001_GetResultEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8022984:	b480      	push	{r7}
 8022986:	b085      	sub	sp, #20
 8022988:	af00      	add	r7, sp, #0
 802298a:	6078      	str	r0, [r7, #4]
 802298c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802298e:	f04f 0301 	mov.w	r3, #1
 8022992:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022994:	687b      	ldr	r3, [r7, #4]
 8022996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022998:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 802299a:	687b      	ldr	r3, [r7, #4]
 802299c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802299e:	791b      	ldrb	r3, [r3, #4]
 80229a0:	2b00      	cmp	r3, #0
 80229a2:	d013      	beq.n	80229cc <ADC001_GetResultEvtFlag+0x48>
  {
    if(EvtStatus != NULL)
 80229a4:	683b      	ldr	r3, [r7, #0]
 80229a6:	2b00      	cmp	r3, #0
 80229a8:	d00d      	beq.n	80229c6 <ADC001_GetResultEvtFlag+0x42>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 80229aa:	68bb      	ldr	r3, [r7, #8]
 80229ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80229b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80229b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80229b8:	b2da      	uxtb	r2, r3
 80229ba:	683b      	ldr	r3, [r7, #0]
 80229bc:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_REVGLB_Msk, VADC_GLOBEFLAG_REVGLB_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 80229be:	f04f 0300 	mov.w	r3, #0
 80229c2:	60fb      	str	r3, [r7, #12]
 80229c4:	e002      	b.n	80229cc <ADC001_GetResultEvtFlag+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80229c6:	f04f 0302 	mov.w	r3, #2
 80229ca:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80229cc:	68fb      	ldr	r3, [r7, #12]
}
 80229ce:	4618      	mov	r0, r3
 80229d0:	f107 0714 	add.w	r7, r7, #20
 80229d4:	46bd      	mov	sp, r7
 80229d6:	bc80      	pop	{r7}
 80229d8:	4770      	bx	lr
 80229da:	bf00      	nop

080229dc <ADC001_SetResultEvtFlag>:

/**
 * This will set the result event flag through software.
 */
status_t ADC001_SetResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 80229dc:	b480      	push	{r7}
 80229de:	b085      	sub	sp, #20
 80229e0:	af00      	add	r7, sp, #0
 80229e2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80229e4:	f04f 0301 	mov.w	r3, #1
 80229e8:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80229ea:	687b      	ldr	r3, [r7, #4]
 80229ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80229ee:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 80229f0:	687b      	ldr	r3, [r7, #4]
 80229f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80229f4:	791b      	ldrb	r3, [r3, #4]
 80229f6:	2b00      	cmp	r3, #0
 80229f8:	d00a      	beq.n	8022a10 <ADC001_SetResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 80229fa:	68bb      	ldr	r3, [r7, #8]
 80229fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022a00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8022a04:	68bb      	ldr	r3, [r7, #8]
 8022a06:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022a0a:	f04f 0300 	mov.w	r3, #0
 8022a0e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022a10:	68fb      	ldr	r3, [r7, #12]
}
 8022a12:	4618      	mov	r0, r3
 8022a14:	f107 0714 	add.w	r7, r7, #20
 8022a18:	46bd      	mov	sp, r7
 8022a1a:	bc80      	pop	{r7}
 8022a1c:	4770      	bx	lr
 8022a1e:	bf00      	nop

08022a20 <ADC001_ClearResultEvtFlag>:

/**
 * This function clears the pending result event flag
 */
status_t ADC001_ClearResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8022a20:	b480      	push	{r7}
 8022a22:	b085      	sub	sp, #20
 8022a24:	af00      	add	r7, sp, #0
 8022a26:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022a28:	f04f 0301 	mov.w	r3, #1
 8022a2c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022a2e:	687b      	ldr	r3, [r7, #4]
 8022a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022a32:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022a34:	687b      	ldr	r3, [r7, #4]
 8022a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022a38:	791b      	ldrb	r3, [r3, #4]
 8022a3a:	2b00      	cmp	r3, #0
 8022a3c:	d00a      	beq.n	8022a54 <ADC001_ClearResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8022a3e:	68bb      	ldr	r3, [r7, #8]
 8022a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022a44:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8022a48:	68bb      	ldr	r3, [r7, #8]
 8022a4a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022a4e:	f04f 0300 	mov.w	r3, #0
 8022a52:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022a54:	68fb      	ldr	r3, [r7, #12]
}
 8022a56:	4618      	mov	r0, r3
 8022a58:	f107 0714 	add.w	r7, r7, #20
 8022a5c:	46bd      	mov	sp, r7
 8022a5e:	bc80      	pop	{r7}
 8022a60:	4770      	bx	lr
 8022a62:	bf00      	nop

08022a64 <ADC001_GetChannelEvtFlag>:
 * This function checks whether Channel event flag is set.
 */
status_t ADC001_GetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  uint8_t* EvtStatus,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8022a64:	b480      	push	{r7}
 8022a66:	b08b      	sub	sp, #44	; 0x2c
 8022a68:	af00      	add	r7, sp, #0
 8022a6a:	60f8      	str	r0, [r7, #12]
 8022a6c:	60b9      	str	r1, [r7, #8]
 8022a6e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022a70:	f04f 0301 	mov.w	r3, #1
 8022a74:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022a76:	68fb      	ldr	r3, [r7, #12]
 8022a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022a7a:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022a7c:	68fb      	ldr	r3, [r7, #12]
 8022a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022a80:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022a82:	68fb      	ldr	r3, [r7, #12]
 8022a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022a86:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022a88:	68fb      	ldr	r3, [r7, #12]
 8022a8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022a8c:	61fb      	str	r3, [r7, #28]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022a8e:	68fb      	ldr	r3, [r7, #12]
 8022a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022a92:	791b      	ldrb	r3, [r3, #4]
 8022a94:	2b01      	cmp	r3, #1
 8022a96:	d14f      	bne.n	8022b38 <ADC001_GetChannelEvtFlag+0xd4>
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
 8022a98:	687b      	ldr	r3, [r7, #4]
 8022a9a:	2b00      	cmp	r3, #0
 8022a9c:	d049      	beq.n	8022b32 <ADC001_GetChannelEvtFlag+0xce>
 8022a9e:	68bb      	ldr	r3, [r7, #8]
 8022aa0:	2b00      	cmp	r3, #0
 8022aa2:	d046      	beq.n	8022b32 <ADC001_GetChannelEvtFlag+0xce>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022aa4:	687b      	ldr	r3, [r7, #4]
 8022aa6:	781b      	ldrb	r3, [r3, #0]
 8022aa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 8022aac:	687b      	ldr	r3, [r7, #4]
 8022aae:	785b      	ldrb	r3, [r3, #1]
 8022ab0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022ab4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022ab8:	2b03      	cmp	r3, #3
 8022aba:	d836      	bhi.n	8022b2a <ADC001_GetChannelEvtFlag+0xc6>
 8022abc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022ac0:	2b07      	cmp	r3, #7
 8022ac2:	d832      	bhi.n	8022b2a <ADC001_GetChannelEvtFlag+0xc6>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022ac4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022ac8:	68fa      	ldr	r2, [r7, #12]
 8022aca:	18d3      	adds	r3, r2, r3
 8022acc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022ad0:	2b01      	cmp	r3, #1
 8022ad2:	d12a      	bne.n	8022b2a <ADC001_GetChannelEvtFlag+0xc6>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022ad4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8022ad8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022adc:	68f9      	ldr	r1, [r7, #12]
 8022ade:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022ae2:	188a      	adds	r2, r1, r2
 8022ae4:	18d3      	adds	r3, r2, r3
 8022ae6:	f103 0308 	add.w	r3, r3, #8
 8022aea:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022aec:	2b01      	cmp	r3, #1
 8022aee:	d11c      	bne.n	8022b2a <ADC001_GetChannelEvtFlag+0xc6>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        *EvtStatus = (uint8_t)RD_REG(VADCGroupPtr[GroupNo]->CEFLAG,
 8022af0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022af4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022af8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022afc:	18d3      	adds	r3, r2, r3
 8022afe:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022b02:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8022b06:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022b0a:	f04f 0101 	mov.w	r1, #1
 8022b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8022b12:	401a      	ands	r2, r3
 8022b14:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022b18:	fa22 f303 	lsr.w	r3, r2, r3
 8022b1c:	b2da      	uxtb	r2, r3
 8022b1e:	68bb      	ldr	r3, [r7, #8]
 8022b20:	701a      	strb	r2, [r3, #0]
                      ((uint32_t)0x01 << ChannelNo),
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022b22:	f04f 0300 	mov.w	r3, #0
 8022b26:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022b28:	e006      	b.n	8022b38 <ADC001_GetChannelEvtFlag+0xd4>
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022b2a:	f04f 0302 	mov.w	r3, #2
 8022b2e:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022b30:	e002      	b.n	8022b38 <ADC001_GetChannelEvtFlag+0xd4>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022b32:	f04f 0302 	mov.w	r3, #2
 8022b36:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8022b3a:	4618      	mov	r0, r3
 8022b3c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8022b40:	46bd      	mov	sp, r7
 8022b42:	bc80      	pop	{r7}
 8022b44:	4770      	bx	lr
 8022b46:	bf00      	nop

08022b48 <ADC001_SetChannelEvtFlag>:
/**
 * This function sets the channel event flags through software.
 */
status_t ADC001_SetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8022b48:	b480      	push	{r7}
 8022b4a:	b089      	sub	sp, #36	; 0x24
 8022b4c:	af00      	add	r7, sp, #0
 8022b4e:	6078      	str	r0, [r7, #4]
 8022b50:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022b52:	f04f 0301 	mov.w	r3, #1
 8022b56:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022b58:	687b      	ldr	r3, [r7, #4]
 8022b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022b5c:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022b5e:	687b      	ldr	r3, [r7, #4]
 8022b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022b62:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022b64:	687b      	ldr	r3, [r7, #4]
 8022b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022b68:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022b6a:	687b      	ldr	r3, [r7, #4]
 8022b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022b6e:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022b70:	687b      	ldr	r3, [r7, #4]
 8022b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022b74:	791b      	ldrb	r3, [r3, #4]
 8022b76:	2b01      	cmp	r3, #1
 8022b78:	d146      	bne.n	8022c08 <ADC001_SetChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 8022b7a:	683b      	ldr	r3, [r7, #0]
 8022b7c:	2b00      	cmp	r3, #0
 8022b7e:	d040      	beq.n	8022c02 <ADC001_SetChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022b80:	683b      	ldr	r3, [r7, #0]
 8022b82:	781b      	ldrb	r3, [r3, #0]
 8022b84:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 8022b86:	683b      	ldr	r3, [r7, #0]
 8022b88:	785b      	ldrb	r3, [r3, #1]
 8022b8a:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022b8c:	7efb      	ldrb	r3, [r7, #27]
 8022b8e:	2b03      	cmp	r3, #3
 8022b90:	d833      	bhi.n	8022bfa <ADC001_SetChannelEvtFlag+0xb2>
 8022b92:	7ebb      	ldrb	r3, [r7, #26]
 8022b94:	2b07      	cmp	r3, #7
 8022b96:	d830      	bhi.n	8022bfa <ADC001_SetChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022b98:	7efb      	ldrb	r3, [r7, #27]
 8022b9a:	687a      	ldr	r2, [r7, #4]
 8022b9c:	18d3      	adds	r3, r2, r3
 8022b9e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022ba2:	2b01      	cmp	r3, #1
 8022ba4:	d129      	bne.n	8022bfa <ADC001_SetChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022ba6:	7efa      	ldrb	r2, [r7, #27]
 8022ba8:	7ebb      	ldrb	r3, [r7, #26]
 8022baa:	6879      	ldr	r1, [r7, #4]
 8022bac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022bb0:	188a      	adds	r2, r1, r2
 8022bb2:	18d3      	adds	r3, r2, r3
 8022bb4:	f103 0308 	add.w	r3, r3, #8
 8022bb8:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022bba:	2b01      	cmp	r3, #1
 8022bbc:	d11d      	bne.n	8022bfa <ADC001_SetChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFLAG, ChannelNo);
 8022bbe:	7efb      	ldrb	r3, [r7, #27]
 8022bc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022bc4:	f107 0120 	add.w	r1, r7, #32
 8022bc8:	18cb      	adds	r3, r1, r3
 8022bca:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8022bce:	7efb      	ldrb	r3, [r7, #27]
 8022bd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022bd4:	f107 0120 	add.w	r1, r7, #32
 8022bd8:	18cb      	adds	r3, r1, r3
 8022bda:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022bde:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
 8022be2:	7ebb      	ldrb	r3, [r7, #26]
 8022be4:	f04f 0001 	mov.w	r0, #1
 8022be8:	fa00 f303 	lsl.w	r3, r0, r3
 8022bec:	430b      	orrs	r3, r1
 8022bee:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022bf2:	f04f 0300 	mov.w	r3, #0
 8022bf6:	61fb      	str	r3, [r7, #28]
 8022bf8:	e006      	b.n	8022c08 <ADC001_SetChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022bfa:	f04f 0302 	mov.w	r3, #2
 8022bfe:	61fb      	str	r3, [r7, #28]
 8022c00:	e002      	b.n	8022c08 <ADC001_SetChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022c02:	f04f 0302 	mov.w	r3, #2
 8022c06:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022c08:	69fb      	ldr	r3, [r7, #28]
}
 8022c0a:	4618      	mov	r0, r3
 8022c0c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8022c10:	46bd      	mov	sp, r7
 8022c12:	bc80      	pop	{r7}
 8022c14:	4770      	bx	lr
 8022c16:	bf00      	nop

08022c18 <ADC001_ClearChannelEvtFlag>:
/**
 * This function clears the pending channel event flag.
 */
status_t ADC001_ClearChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 8022c18:	b480      	push	{r7}
 8022c1a:	b089      	sub	sp, #36	; 0x24
 8022c1c:	af00      	add	r7, sp, #0
 8022c1e:	6078      	str	r0, [r7, #4]
 8022c20:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022c22:	f04f 0301 	mov.w	r3, #1
 8022c26:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022c28:	687b      	ldr	r3, [r7, #4]
 8022c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022c2c:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022c2e:	687b      	ldr	r3, [r7, #4]
 8022c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022c32:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022c34:	687b      	ldr	r3, [r7, #4]
 8022c36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022c38:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022c3a:	687b      	ldr	r3, [r7, #4]
 8022c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022c3e:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022c40:	687b      	ldr	r3, [r7, #4]
 8022c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022c44:	791b      	ldrb	r3, [r3, #4]
 8022c46:	2b01      	cmp	r3, #1
 8022c48:	d146      	bne.n	8022cd8 <ADC001_ClearChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 8022c4a:	683b      	ldr	r3, [r7, #0]
 8022c4c:	2b00      	cmp	r3, #0
 8022c4e:	d040      	beq.n	8022cd2 <ADC001_ClearChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022c50:	683b      	ldr	r3, [r7, #0]
 8022c52:	781b      	ldrb	r3, [r3, #0]
 8022c54:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 8022c56:	683b      	ldr	r3, [r7, #0]
 8022c58:	785b      	ldrb	r3, [r3, #1]
 8022c5a:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022c5c:	7efb      	ldrb	r3, [r7, #27]
 8022c5e:	2b03      	cmp	r3, #3
 8022c60:	d833      	bhi.n	8022cca <ADC001_ClearChannelEvtFlag+0xb2>
 8022c62:	7ebb      	ldrb	r3, [r7, #26]
 8022c64:	2b07      	cmp	r3, #7
 8022c66:	d830      	bhi.n	8022cca <ADC001_ClearChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022c68:	7efb      	ldrb	r3, [r7, #27]
 8022c6a:	687a      	ldr	r2, [r7, #4]
 8022c6c:	18d3      	adds	r3, r2, r3
 8022c6e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022c72:	2b01      	cmp	r3, #1
 8022c74:	d129      	bne.n	8022cca <ADC001_ClearChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022c76:	7efa      	ldrb	r2, [r7, #27]
 8022c78:	7ebb      	ldrb	r3, [r7, #26]
 8022c7a:	6879      	ldr	r1, [r7, #4]
 8022c7c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022c80:	188a      	adds	r2, r1, r2
 8022c82:	18d3      	adds	r3, r2, r3
 8022c84:	f103 0308 	add.w	r3, r3, #8
 8022c88:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022c8a:	2b01      	cmp	r3, #1
 8022c8c:	d11d      	bne.n	8022cca <ADC001_ClearChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFCLR, ChannelNo);
 8022c8e:	7efb      	ldrb	r3, [r7, #27]
 8022c90:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022c94:	f107 0120 	add.w	r1, r7, #32
 8022c98:	18cb      	adds	r3, r1, r3
 8022c9a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8022c9e:	7efb      	ldrb	r3, [r7, #27]
 8022ca0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022ca4:	f107 0120 	add.w	r1, r7, #32
 8022ca8:	18cb      	adds	r3, r1, r3
 8022caa:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022cae:	f8d3 1190 	ldr.w	r1, [r3, #400]	; 0x190
 8022cb2:	7ebb      	ldrb	r3, [r7, #26]
 8022cb4:	f04f 0001 	mov.w	r0, #1
 8022cb8:	fa00 f303 	lsl.w	r3, r0, r3
 8022cbc:	430b      	orrs	r3, r1
 8022cbe:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022cc2:	f04f 0300 	mov.w	r3, #0
 8022cc6:	61fb      	str	r3, [r7, #28]
 8022cc8:	e006      	b.n	8022cd8 <ADC001_ClearChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022cca:	f04f 0302 	mov.w	r3, #2
 8022cce:	61fb      	str	r3, [r7, #28]
 8022cd0:	e002      	b.n	8022cd8 <ADC001_ClearChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022cd2:	f04f 0302 	mov.w	r3, #2
 8022cd6:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022cd8:	69fb      	ldr	r3, [r7, #28]
}
 8022cda:	4618      	mov	r0, r3
 8022cdc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8022ce0:	46bd      	mov	sp, r7
 8022ce2:	bc80      	pop	{r7}
 8022ce4:	4770      	bx	lr
 8022ce6:	bf00      	nop

08022ce8 <ADC001_EnableBackGroundEvent>:
/**
 * This function enables the service request after background request
 * source event.
 */
status_t ADC001_EnableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 8022ce8:	b480      	push	{r7}
 8022cea:	b085      	sub	sp, #20
 8022cec:	af00      	add	r7, sp, #0
 8022cee:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022cf0:	f04f 0301 	mov.w	r3, #1
 8022cf4:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022cf6:	687b      	ldr	r3, [r7, #4]
 8022cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022cfa:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022cfc:	687b      	ldr	r3, [r7, #4]
 8022cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022d00:	791b      	ldrb	r3, [r3, #4]
 8022d02:	2b00      	cmp	r3, #0
 8022d04:	d00a      	beq.n	8022d1c <ADC001_EnableBackGroundEvent+0x34>
  {
    /* Enable background request source event service request  */
    SET_BIT( VADCGlobalPtr->BRSMR,
 8022d06:	68bb      	ldr	r3, [r7, #8]
 8022d08:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022d0c:	f043 0208 	orr.w	r2, r3, #8
 8022d10:	68bb      	ldr	r3, [r7, #8]
 8022d12:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022d16:	f04f 0300 	mov.w	r3, #0
 8022d1a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022d1c:	68fb      	ldr	r3, [r7, #12]
}
 8022d1e:	4618      	mov	r0, r3
 8022d20:	f107 0714 	add.w	r7, r7, #20
 8022d24:	46bd      	mov	sp, r7
 8022d26:	bc80      	pop	{r7}
 8022d28:	4770      	bx	lr
 8022d2a:	bf00      	nop

08022d2c <ADC001_DisableBackGroundEvent>:
/**
 * This function disables the service request after background request
 * source event.
 */
status_t ADC001_DisableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 8022d2c:	b480      	push	{r7}
 8022d2e:	b085      	sub	sp, #20
 8022d30:	af00      	add	r7, sp, #0
 8022d32:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022d34:	f04f 0301 	mov.w	r3, #1
 8022d38:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022d3a:	687b      	ldr	r3, [r7, #4]
 8022d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022d3e:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022d40:	687b      	ldr	r3, [r7, #4]
 8022d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022d44:	791b      	ldrb	r3, [r3, #4]
 8022d46:	2b00      	cmp	r3, #0
 8022d48:	d00a      	beq.n	8022d60 <ADC001_DisableBackGroundEvent+0x34>
  {
    /* Disable background request source event service request */
    CLR_BIT( VADCGlobalPtr->BRSMR,
 8022d4a:	68bb      	ldr	r3, [r7, #8]
 8022d4c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022d50:	f023 0208 	bic.w	r2, r3, #8
 8022d54:	68bb      	ldr	r3, [r7, #8]
 8022d56:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022d5a:	f04f 0300 	mov.w	r3, #0
 8022d5e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022d60:	68fb      	ldr	r3, [r7, #12]
}
 8022d62:	4618      	mov	r0, r3
 8022d64:	f107 0714 	add.w	r7, r7, #20
 8022d68:	46bd      	mov	sp, r7
 8022d6a:	bc80      	pop	{r7}
 8022d6c:	4770      	bx	lr
 8022d6e:	bf00      	nop

08022d70 <ADC001_GetBackGroundEvtFlag>:
/**
 * This function checks whether source event flag is set.
 */
status_t ADC001_GetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8022d70:	b480      	push	{r7}
 8022d72:	b085      	sub	sp, #20
 8022d74:	af00      	add	r7, sp, #0
 8022d76:	6078      	str	r0, [r7, #4]
 8022d78:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022d7a:	f04f 0301 	mov.w	r3, #1
 8022d7e:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022d80:	687b      	ldr	r3, [r7, #4]
 8022d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022d84:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022d86:	687b      	ldr	r3, [r7, #4]
 8022d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022d8a:	791b      	ldrb	r3, [r3, #4]
 8022d8c:	2b01      	cmp	r3, #1
 8022d8e:	d112      	bne.n	8022db6 <ADC001_GetBackGroundEvtFlag+0x46>
  {
    if(EvtStatus != NULL)
 8022d90:	683b      	ldr	r3, [r7, #0]
 8022d92:	2b00      	cmp	r3, #0
 8022d94:	d00c      	beq.n	8022db0 <ADC001_GetBackGroundEvtFlag+0x40>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 8022d96:	68bb      	ldr	r3, [r7, #8]
 8022d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022d9c:	b2db      	uxtb	r3, r3
 8022d9e:	f003 0301 	and.w	r3, r3, #1
 8022da2:	b2da      	uxtb	r2, r3
 8022da4:	683b      	ldr	r3, [r7, #0]
 8022da6:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_SEVGLB_Msk,
                          VADC_GLOBEFLAG_SEVGLB_Pos
                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 8022da8:	f04f 0300 	mov.w	r3, #0
 8022dac:	60fb      	str	r3, [r7, #12]
 8022dae:	e002      	b.n	8022db6 <ADC001_GetBackGroundEvtFlag+0x46>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022db0:	f04f 0302 	mov.w	r3, #2
 8022db4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022db6:	68fb      	ldr	r3, [r7, #12]
}
 8022db8:	4618      	mov	r0, r3
 8022dba:	f107 0714 	add.w	r7, r7, #20
 8022dbe:	46bd      	mov	sp, r7
 8022dc0:	bc80      	pop	{r7}
 8022dc2:	4770      	bx	lr

08022dc4 <ADC001_SetBackGroundEvtFlag>:

/**
 * This function sets the source event flag through software.
 */
status_t ADC001_SetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8022dc4:	b480      	push	{r7}
 8022dc6:	b085      	sub	sp, #20
 8022dc8:	af00      	add	r7, sp, #0
 8022dca:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022dcc:	f04f 0301 	mov.w	r3, #1
 8022dd0:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022dd2:	687b      	ldr	r3, [r7, #4]
 8022dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022dd6:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022dd8:	687b      	ldr	r3, [r7, #4]
 8022dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022ddc:	791b      	ldrb	r3, [r3, #4]
 8022dde:	2b00      	cmp	r3, #0
 8022de0:	d00a      	beq.n	8022df8 <ADC001_SetBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8022de2:	68bb      	ldr	r3, [r7, #8]
 8022de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022de8:	f043 0201 	orr.w	r2, r3, #1
 8022dec:	68bb      	ldr	r3, [r7, #8]
 8022dee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022df2:	f04f 0300 	mov.w	r3, #0
 8022df6:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022df8:	68fb      	ldr	r3, [r7, #12]
}
 8022dfa:	4618      	mov	r0, r3
 8022dfc:	f107 0714 	add.w	r7, r7, #20
 8022e00:	46bd      	mov	sp, r7
 8022e02:	bc80      	pop	{r7}
 8022e04:	4770      	bx	lr
 8022e06:	bf00      	nop

08022e08 <ADC001_ClearBackGroundEvtFlag>:

/**
 * This function clears the pending source event flag.
 */
status_t ADC001_ClearBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8022e08:	b480      	push	{r7}
 8022e0a:	b085      	sub	sp, #20
 8022e0c:	af00      	add	r7, sp, #0
 8022e0e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022e10:	f04f 0301 	mov.w	r3, #1
 8022e14:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022e16:	687b      	ldr	r3, [r7, #4]
 8022e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e1a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022e1c:	687b      	ldr	r3, [r7, #4]
 8022e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022e20:	791b      	ldrb	r3, [r3, #4]
 8022e22:	2b00      	cmp	r3, #0
 8022e24:	d00a      	beq.n	8022e3c <ADC001_ClearBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8022e26:	68bb      	ldr	r3, [r7, #8]
 8022e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022e2c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8022e30:	68bb      	ldr	r3, [r7, #8]
 8022e32:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022e36:	f04f 0300 	mov.w	r3, #0
 8022e3a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022e3c:	68fb      	ldr	r3, [r7, #12]
}
 8022e3e:	4618      	mov	r0, r3
 8022e40:	f107 0714 	add.w	r7, r7, #20
 8022e44:	46bd      	mov	sp, r7
 8022e46:	bc80      	pop	{r7}
 8022e48:	4770      	bx	lr
 8022e4a:	bf00      	nop

08022e4c <ADC001_ClearPendingBits>:

/* This function clears pending bits.*/
status_t ADC001_ClearPendingBits(const ADC001_HandleType *HandlePtr)
{
 8022e4c:	b480      	push	{r7}
 8022e4e:	b085      	sub	sp, #20
 8022e50:	af00      	add	r7, sp, #0
 8022e52:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022e54:	f04f 0301 	mov.w	r3, #1
 8022e58:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022e5a:	687b      	ldr	r3, [r7, #4]
 8022e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e5e:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022e60:	687b      	ldr	r3, [r7, #4]
 8022e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022e64:	791b      	ldrb	r3, [r3, #4]
 8022e66:	2b01      	cmp	r3, #1
 8022e68:	d10a      	bne.n	8022e80 <ADC001_ClearPendingBits+0x34>
  {
    /* Clear Pending Bits */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_CLRPND_Pos);
 8022e6a:	68bb      	ldr	r3, [r7, #8]
 8022e6c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022e70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8022e74:	68bb      	ldr	r3, [r7, #8]
 8022e76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 8022e7a:	f04f 0300 	mov.w	r3, #0
 8022e7e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022e80:	68fb      	ldr	r3, [r7, #12]
}
 8022e82:	4618      	mov	r0, r3
 8022e84:	f107 0714 	add.w	r7, r7, #20
 8022e88:	46bd      	mov	sp, r7
 8022e8a:	bc80      	pop	{r7}
 8022e8c:	4770      	bx	lr
 8022e8e:	bf00      	nop

08022e90 <ADC001_GenerateLoadEvent>:

/* This function generates a load event.*/
status_t ADC001_GenerateLoadEvent(const ADC001_HandleType *HandlePtr)
{
 8022e90:	b480      	push	{r7}
 8022e92:	b085      	sub	sp, #20
 8022e94:	af00      	add	r7, sp, #0
 8022e96:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022e98:	f04f 0301 	mov.w	r3, #1
 8022e9c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022e9e:	687b      	ldr	r3, [r7, #4]
 8022ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022ea2:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022ea4:	687b      	ldr	r3, [r7, #4]
 8022ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022ea8:	791b      	ldrb	r3, [r3, #4]
 8022eaa:	2b01      	cmp	r3, #1
 8022eac:	d10a      	bne.n	8022ec4 <ADC001_GenerateLoadEvent+0x34>
  {
    /* Generate load event */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDEV_Pos);
 8022eae:	68bb      	ldr	r3, [r7, #8]
 8022eb0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022eb4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8022eb8:	68bb      	ldr	r3, [r7, #8]
 8022eba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 8022ebe:	f04f 0300 	mov.w	r3, #0
 8022ec2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022ec4:	68fb      	ldr	r3, [r7, #12]
}
 8022ec6:	4618      	mov	r0, r3
 8022ec8:	f107 0714 	add.w	r7, r7, #20
 8022ecc:	46bd      	mov	sp, r7
 8022ece:	bc80      	pop	{r7}
 8022ed0:	4770      	bx	lr
 8022ed2:	bf00      	nop

08022ed4 <ADC001_EnableGate>:
/*
 * This function enables the gating.
 */
status_t ADC001_EnableGate(const ADC001_HandleType *HandlePtr,
                                                  uint8_t GateSelectVal)
{
 8022ed4:	b480      	push	{r7}
 8022ed6:	b085      	sub	sp, #20
 8022ed8:	af00      	add	r7, sp, #0
 8022eda:	6078      	str	r0, [r7, #4]
 8022edc:	460b      	mov	r3, r1
 8022ede:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022ee0:	f04f 0301 	mov.w	r3, #1
 8022ee4:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022ee6:	687b      	ldr	r3, [r7, #4]
 8022ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022eea:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022eec:	687b      	ldr	r3, [r7, #4]
 8022eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022ef0:	791b      	ldrb	r3, [r3, #4]
 8022ef2:	2b01      	cmp	r3, #1
 8022ef4:	d115      	bne.n	8022f22 <ADC001_EnableGate+0x4e>
  {
    if(GateSelectVal <= (uint8_t)ADC001_GATING_ENABLED_FOR_LOW)
 8022ef6:	78fb      	ldrb	r3, [r7, #3]
 8022ef8:	2b03      	cmp	r3, #3
 8022efa:	d80f      	bhi.n	8022f1c <ADC001_EnableGate+0x48>
    {
      /* Selects the gating functionality */
     WR_REG(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENGT_Msk, VADC_BRSMR_ENGT_Pos,
 8022efc:	78fb      	ldrb	r3, [r7, #3]
 8022efe:	f003 0203 	and.w	r2, r3, #3
 8022f02:	68bb      	ldr	r3, [r7, #8]
 8022f04:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022f08:	f023 0303 	bic.w	r3, r3, #3
 8022f0c:	431a      	orrs	r2, r3
 8022f0e:	68bb      	ldr	r3, [r7, #8]
 8022f10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
                                                      (uint8_t)GateSelectVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8022f14:	f04f 0300 	mov.w	r3, #0
 8022f18:	60fb      	str	r3, [r7, #12]
 8022f1a:	e002      	b.n	8022f22 <ADC001_EnableGate+0x4e>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022f1c:	f04f 0302 	mov.w	r3, #2
 8022f20:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022f22:	68fb      	ldr	r3, [r7, #12]
}
 8022f24:	4618      	mov	r0, r3
 8022f26:	f107 0714 	add.w	r7, r7, #20
 8022f2a:	46bd      	mov	sp, r7
 8022f2c:	bc80      	pop	{r7}
 8022f2e:	4770      	bx	lr

08022f30 <ADC001_GetGateLevel>:
/**
 * This function gives the selected gate input level.
 */
status_t ADC001_GetGateLevel(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* GeteLvlPtr)
{
 8022f30:	b480      	push	{r7}
 8022f32:	b085      	sub	sp, #20
 8022f34:	af00      	add	r7, sp, #0
 8022f36:	6078      	str	r0, [r7, #4]
 8022f38:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022f3a:	f04f 0301 	mov.w	r3, #1
 8022f3e:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022f40:	687b      	ldr	r3, [r7, #4]
 8022f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022f44:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022f46:	687b      	ldr	r3, [r7, #4]
 8022f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022f4a:	791b      	ldrb	r3, [r3, #4]
 8022f4c:	2b01      	cmp	r3, #1
 8022f4e:	d113      	bne.n	8022f78 <ADC001_GetGateLevel+0x48>
  {
    if(GeteLvlPtr != NULL)
 8022f50:	683b      	ldr	r3, [r7, #0]
 8022f52:	2b00      	cmp	r3, #0
 8022f54:	d00d      	beq.n	8022f72 <ADC001_GetGateLevel+0x42>
    {
      *GeteLvlPtr = (uint8_t)RD_REG( VADCGlobalPtr->BRSMR,
 8022f56:	68bb      	ldr	r3, [r7, #8]
 8022f58:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8022f60:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8022f64:	b2da      	uxtb	r2, r3
 8022f66:	683b      	ldr	r3, [r7, #0]
 8022f68:	701a      	strb	r2, [r3, #0]
                                     VADC_BRSMR_REQGT_Msk,
                                     VADC_BRSMR_REQGT_Pos
                                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 8022f6a:	f04f 0300 	mov.w	r3, #0
 8022f6e:	60fb      	str	r3, [r7, #12]
 8022f70:	e002      	b.n	8022f78 <ADC001_GetGateLevel+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022f72:	f04f 0302 	mov.w	r3, #2
 8022f76:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022f78:	68fb      	ldr	r3, [r7, #12]
}
 8022f7a:	4618      	mov	r0, r3
 8022f7c:	f107 0714 	add.w	r7, r7, #20
 8022f80:	46bd      	mov	sp, r7
 8022f82:	bc80      	pop	{r7}
 8022f84:	4770      	bx	lr
 8022f86:	bf00      	nop

08022f88 <ADC001_SetExternalTriggerMode>:
/*
 * This function sets the external trigger mode.
 */
status_t ADC001_SetExternalTriggerMode(const ADC001_HandleType *HandlePtr,
                                                         uint8_t TriggerMode)
{
 8022f88:	b480      	push	{r7}
 8022f8a:	b087      	sub	sp, #28
 8022f8c:	af00      	add	r7, sp, #0
 8022f8e:	6078      	str	r0, [r7, #4]
 8022f90:	460b      	mov	r3, r1
 8022f92:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022f94:	f04f 0301 	mov.w	r3, #1
 8022f98:	617b      	str	r3, [r7, #20]
  uint32_t ModeSelect;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022f9a:	687b      	ldr	r3, [r7, #4]
 8022f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022f9e:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022fa0:	687b      	ldr	r3, [r7, #4]
 8022fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022fa4:	791b      	ldrb	r3, [r3, #4]
 8022fa6:	2b01      	cmp	r3, #1
 8022fa8:	d131      	bne.n	802300e <ADC001_SetExternalTriggerMode+0x86>
  {
    if(TriggerMode <= (uint8_t)ADC001_TRIGGER_UPON_BOTH_EDGE)
 8022faa:	78fb      	ldrb	r3, [r7, #3]
 8022fac:	2b03      	cmp	r3, #3
 8022fae:	d82b      	bhi.n	8023008 <ADC001_SetExternalTriggerMode+0x80>
    {
      if(TriggerMode == (uint8_t)ADC001_NOTRIGGER)
 8022fb0:	78fb      	ldrb	r3, [r7, #3]
 8022fb2:	2b00      	cmp	r3, #0
 8022fb4:	d108      	bne.n	8022fc8 <ADC001_SetExternalTriggerMode+0x40>
      {
        /* Disables external trigger */
        CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8022fb6:	693b      	ldr	r3, [r7, #16]
 8022fb8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022fbc:	f023 0204 	bic.w	r2, r3, #4
 8022fc0:	693b      	ldr	r3, [r7, #16]
 8022fc2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8022fc6:	e007      	b.n	8022fd8 <ADC001_SetExternalTriggerMode+0x50>
      }
      else
      {
        /* Enables external trigger */
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 8022fc8:	693b      	ldr	r3, [r7, #16]
 8022fca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022fce:	f043 0204 	orr.w	r2, r3, #4
 8022fd2:	693b      	ldr	r3, [r7, #16]
 8022fd4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
 8022fd8:	693b      	ldr	r3, [r7, #16]
 8022fda:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8022fde:	60fb      	str	r3, [r7, #12]
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
 8022fe0:	68fb      	ldr	r3, [r7, #12]
 8022fe2:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8022fe6:	60fb      	str	r3, [r7, #12]
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 8022fe8:	78fb      	ldrb	r3, [r7, #3]
 8022fea:	ea4f 3243 	mov.w	r2, r3, lsl #13
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
 8022fee:	68fb      	ldr	r3, [r7, #12]
 8022ff0:	4313      	orrs	r3, r2
 8022ff2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8022ff6:	60fb      	str	r3, [r7, #12]
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
      VADCGlobalPtr->BRSCTRL = ModeSelect;
 8022ff8:	693b      	ldr	r3, [r7, #16]
 8022ffa:	68fa      	ldr	r2, [r7, #12]
 8022ffc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023000:	f04f 0300 	mov.w	r3, #0
 8023004:	617b      	str	r3, [r7, #20]
 8023006:	e002      	b.n	802300e <ADC001_SetExternalTriggerMode+0x86>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023008:	f04f 0302 	mov.w	r3, #2
 802300c:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802300e:	697b      	ldr	r3, [r7, #20]
}
 8023010:	4618      	mov	r0, r3
 8023012:	f107 071c 	add.w	r7, r7, #28
 8023016:	46bd      	mov	sp, r7
 8023018:	bc80      	pop	{r7}
 802301a:	4770      	bx	lr

0802301c <ADC001_EnableExternalTrigger>:

/*
 * This function enables external trigger.
 */
status_t ADC001_EnableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 802301c:	b480      	push	{r7}
 802301e:	b085      	sub	sp, #20
 8023020:	af00      	add	r7, sp, #0
 8023022:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023024:	f04f 0301 	mov.w	r3, #1
 8023028:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802302a:	687b      	ldr	r3, [r7, #4]
 802302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802302e:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023030:	687b      	ldr	r3, [r7, #4]
 8023032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023034:	791b      	ldrb	r3, [r3, #4]
 8023036:	2b01      	cmp	r3, #1
 8023038:	d10a      	bne.n	8023050 <ADC001_EnableExternalTrigger+0x34>
  {
    /* Enables external trigger */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 802303a:	68bb      	ldr	r3, [r7, #8]
 802303c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023040:	f043 0204 	orr.w	r2, r3, #4
 8023044:	68bb      	ldr	r3, [r7, #8]
 8023046:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 802304a:	f04f 0300 	mov.w	r3, #0
 802304e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023050:	68fb      	ldr	r3, [r7, #12]
}
 8023052:	4618      	mov	r0, r3
 8023054:	f107 0714 	add.w	r7, r7, #20
 8023058:	46bd      	mov	sp, r7
 802305a:	bc80      	pop	{r7}
 802305c:	4770      	bx	lr
 802305e:	bf00      	nop

08023060 <ADC001_DisableExternalTrigger>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 8023060:	b480      	push	{r7}
 8023062:	b085      	sub	sp, #20
 8023064:	af00      	add	r7, sp, #0
 8023066:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023068:	f04f 0301 	mov.w	r3, #1
 802306c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802306e:	687b      	ldr	r3, [r7, #4]
 8023070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023072:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023074:	687b      	ldr	r3, [r7, #4]
 8023076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023078:	791b      	ldrb	r3, [r3, #4]
 802307a:	2b01      	cmp	r3, #1
 802307c:	d10a      	bne.n	8023094 <ADC001_DisableExternalTrigger+0x34>
  {
    /* Disables external trigger */
    CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 802307e:	68bb      	ldr	r3, [r7, #8]
 8023080:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023084:	f023 0204 	bic.w	r2, r3, #4
 8023088:	68bb      	ldr	r3, [r7, #8]
 802308a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 802308e:	f04f 0300 	mov.w	r3, #0
 8023092:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023094:	68fb      	ldr	r3, [r7, #12]
}
 8023096:	4618      	mov	r0, r3
 8023098:	f107 0714 	add.w	r7, r7, #20
 802309c:	46bd      	mov	sp, r7
 802309e:	bc80      	pop	{r7}
 80230a0:	4770      	bx	lr
 80230a2:	bf00      	nop

080230a4 <ADC001_EnableArbitrationSlot>:

/*
 * This function enables arbitration slot.
 */
status_t ADC001_EnableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 80230a4:	b480      	push	{r7}
 80230a6:	b089      	sub	sp, #36	; 0x24
 80230a8:	af00      	add	r7, sp, #0
 80230aa:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80230ac:	f04f 0301 	mov.w	r3, #1
 80230b0:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80230b2:	687b      	ldr	r3, [r7, #4]
 80230b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80230b6:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80230b8:	687b      	ldr	r3, [r7, #4]
 80230ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80230bc:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80230be:	687b      	ldr	r3, [r7, #4]
 80230c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80230c2:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80230c4:	687b      	ldr	r3, [r7, #4]
 80230c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80230c8:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80230ca:	687b      	ldr	r3, [r7, #4]
 80230cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80230ce:	791b      	ldrb	r3, [r3, #4]
 80230d0:	2b01      	cmp	r3, #1
 80230d2:	d12a      	bne.n	802312a <ADC001_EnableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 80230d4:	f04f 0300 	mov.w	r3, #0
 80230d8:	76fb      	strb	r3, [r7, #27]
 80230da:	e020      	b.n	802311e <ADC001_EnableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 80230dc:	7efb      	ldrb	r3, [r7, #27]
 80230de:	687a      	ldr	r2, [r7, #4]
 80230e0:	18d3      	adds	r3, r2, r3
 80230e2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80230e6:	2b01      	cmp	r3, #1
 80230e8:	d115      	bne.n	8023116 <ADC001_EnableArbitrationSlot+0x72>
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 80230ea:	7efb      	ldrb	r3, [r7, #27]
 80230ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80230f0:	f107 0120 	add.w	r1, r7, #32
 80230f4:	18cb      	adds	r3, r1, r3
 80230f6:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80230fa:	7efb      	ldrb	r3, [r7, #27]
 80230fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023100:	f107 0120 	add.w	r1, r7, #32
 8023104:	18cb      	adds	r3, r1, r3
 8023106:	f853 3c18 	ldr.w	r3, [r3, #-24]
 802310a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 802310e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8023112:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8023116:	7efb      	ldrb	r3, [r7, #27]
 8023118:	f103 0301 	add.w	r3, r3, #1
 802311c:	76fb      	strb	r3, [r7, #27]
 802311e:	7efb      	ldrb	r3, [r7, #27]
 8023120:	2b03      	cmp	r3, #3
 8023122:	d9db      	bls.n	80230dc <ADC001_EnableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8023124:	f04f 0300 	mov.w	r3, #0
 8023128:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802312a:	69fb      	ldr	r3, [r7, #28]
}
 802312c:	4618      	mov	r0, r3
 802312e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8023132:	46bd      	mov	sp, r7
 8023134:	bc80      	pop	{r7}
 8023136:	4770      	bx	lr

08023138 <ADC001_DisableArbitrationSlot>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 8023138:	b480      	push	{r7}
 802313a:	b089      	sub	sp, #36	; 0x24
 802313c:	af00      	add	r7, sp, #0
 802313e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023140:	f04f 0301 	mov.w	r3, #1
 8023144:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8023146:	687b      	ldr	r3, [r7, #4]
 8023148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802314a:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 802314c:	687b      	ldr	r3, [r7, #4]
 802314e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023150:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8023152:	687b      	ldr	r3, [r7, #4]
 8023154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023156:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8023158:	687b      	ldr	r3, [r7, #4]
 802315a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802315c:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 802315e:	687b      	ldr	r3, [r7, #4]
 8023160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023162:	791b      	ldrb	r3, [r3, #4]
 8023164:	2b01      	cmp	r3, #1
 8023166:	d12a      	bne.n	80231be <ADC001_DisableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8023168:	f04f 0300 	mov.w	r3, #0
 802316c:	76fb      	strb	r3, [r7, #27]
 802316e:	e020      	b.n	80231b2 <ADC001_DisableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 8023170:	7efb      	ldrb	r3, [r7, #27]
 8023172:	687a      	ldr	r2, [r7, #4]
 8023174:	18d3      	adds	r3, r2, r3
 8023176:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802317a:	2b01      	cmp	r3, #1
 802317c:	d115      	bne.n	80231aa <ADC001_DisableArbitrationSlot+0x72>
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 802317e:	7efb      	ldrb	r3, [r7, #27]
 8023180:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023184:	f107 0120 	add.w	r1, r7, #32
 8023188:	18cb      	adds	r3, r1, r3
 802318a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 802318e:	7efb      	ldrb	r3, [r7, #27]
 8023190:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023194:	f107 0120 	add.w	r1, r7, #32
 8023198:	18cb      	adds	r3, r1, r3
 802319a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 802319e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80231a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80231a6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 80231aa:	7efb      	ldrb	r3, [r7, #27]
 80231ac:	f103 0301 	add.w	r3, r3, #1
 80231b0:	76fb      	strb	r3, [r7, #27]
 80231b2:	7efb      	ldrb	r3, [r7, #27]
 80231b4:	2b03      	cmp	r3, #3
 80231b6:	d9db      	bls.n	8023170 <ADC001_DisableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80231b8:	f04f 0300 	mov.w	r3, #0
 80231bc:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80231be:	69fb      	ldr	r3, [r7, #28]
}
 80231c0:	4618      	mov	r0, r3
 80231c2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80231c6:	46bd      	mov	sp, r7
 80231c8:	bc80      	pop	{r7}
 80231ca:	4770      	bx	lr

080231cc <ADC001_SetLoadEventMode>:
 * This function sets the Autoscan Source Load Event Mode.
 * Overwrite Mode or Combine Mode can be selected.
 */
status_t ADC001_SetLoadEventMode(const ADC001_HandleType *HandlePtr,
                                                            uint8_t EventMode)
{
 80231cc:	b480      	push	{r7}
 80231ce:	b085      	sub	sp, #20
 80231d0:	af00      	add	r7, sp, #0
 80231d2:	6078      	str	r0, [r7, #4]
 80231d4:	460b      	mov	r3, r1
 80231d6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80231d8:	f04f 0301 	mov.w	r3, #1
 80231dc:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80231de:	687b      	ldr	r3, [r7, #4]
 80231e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80231e2:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80231e4:	687b      	ldr	r3, [r7, #4]
 80231e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80231e8:	791b      	ldrb	r3, [r3, #4]
 80231ea:	2b01      	cmp	r3, #1
 80231ec:	d120      	bne.n	8023230 <ADC001_SetLoadEventMode+0x64>
  {
    if(EventMode == (uint8_t)ADC001_OVERWRITE_MODE)
 80231ee:	78fb      	ldrb	r3, [r7, #3]
 80231f0:	2b00      	cmp	r3, #0
 80231f2:	d10b      	bne.n	802320c <ADC001_SetLoadEventMode+0x40>
    {
      /* Set OverWrite Mode */
      CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 80231f4:	68bb      	ldr	r3, [r7, #8]
 80231f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80231fa:	f023 0220 	bic.w	r2, r3, #32
 80231fe:	68bb      	ldr	r3, [r7, #8]
 8023200:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023204:	f04f 0300 	mov.w	r3, #0
 8023208:	60fb      	str	r3, [r7, #12]
 802320a:	e011      	b.n	8023230 <ADC001_SetLoadEventMode+0x64>
    }
    else if(EventMode == (uint8_t)ADC001_COMBINE_MODE)
 802320c:	78fb      	ldrb	r3, [r7, #3]
 802320e:	2b01      	cmp	r3, #1
 8023210:	d10b      	bne.n	802322a <ADC001_SetLoadEventMode+0x5e>
    {
      /* Set Combine Mode */
      SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 8023212:	68bb      	ldr	r3, [r7, #8]
 8023214:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023218:	f043 0220 	orr.w	r2, r3, #32
 802321c:	68bb      	ldr	r3, [r7, #8]
 802321e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023222:	f04f 0300 	mov.w	r3, #0
 8023226:	60fb      	str	r3, [r7, #12]
 8023228:	e002      	b.n	8023230 <ADC001_SetLoadEventMode+0x64>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802322a:	f04f 0302 	mov.w	r3, #2
 802322e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023230:	68fb      	ldr	r3, [r7, #12]
}
 8023232:	4618      	mov	r0, r3
 8023234:	f107 0714 	add.w	r7, r7, #20
 8023238:	46bd      	mov	sp, r7
 802323a:	bc80      	pop	{r7}
 802323c:	4770      	bx	lr
 802323e:	bf00      	nop

08023240 <ADC001_SetPendingChannel>:
/*
 * This function sets the required channel in channel pending register.
 */
status_t ADC001_SetPendingChannel(const ADC001_HandleType *HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8023240:	b480      	push	{r7}
 8023242:	b087      	sub	sp, #28
 8023244:	af00      	add	r7, sp, #0
 8023246:	6078      	str	r0, [r7, #4]
 8023248:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802324a:	f04f 0301 	mov.w	r3, #1
 802324e:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023250:	687b      	ldr	r3, [r7, #4]
 8023252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023254:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023256:	687b      	ldr	r3, [r7, #4]
 8023258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802325a:	791b      	ldrb	r3, [r3, #4]
 802325c:	2b01      	cmp	r3, #1
 802325e:	d142      	bne.n	80232e6 <ADC001_SetPendingChannel+0xa6>
  {
    if(ChannelPtr != NULL)
 8023260:	683b      	ldr	r3, [r7, #0]
 8023262:	2b00      	cmp	r3, #0
 8023264:	d03c      	beq.n	80232e0 <ADC001_SetPendingChannel+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8023266:	683b      	ldr	r3, [r7, #0]
 8023268:	781b      	ldrb	r3, [r3, #0]
 802326a:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 802326c:	683b      	ldr	r3, [r7, #0]
 802326e:	785b      	ldrb	r3, [r3, #1]
 8023270:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8023272:	7bfb      	ldrb	r3, [r7, #15]
 8023274:	687a      	ldr	r2, [r7, #4]
 8023276:	18d3      	adds	r3, r2, r3
 8023278:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802327c:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 802327e:	7bfa      	ldrb	r2, [r7, #15]
 8023280:	7bbb      	ldrb	r3, [r7, #14]
 8023282:	6879      	ldr	r1, [r7, #4]
 8023284:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8023288:	188a      	adds	r2, r1, r2
 802328a:	18d3      	adds	r3, r2, r3
 802328c:	f103 0308 	add.w	r3, r3, #8
 8023290:	789b      	ldrb	r3, [r3, #2]
 8023292:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023294:	7bfb      	ldrb	r3, [r7, #15]
 8023296:	2b04      	cmp	r3, #4
 8023298:	d81e      	bhi.n	80232d8 <ADC001_SetPendingChannel+0x98>
 802329a:	7bbb      	ldrb	r3, [r7, #14]
 802329c:	2b08      	cmp	r3, #8
 802329e:	d81b      	bhi.n	80232d8 <ADC001_SetPendingChannel+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 80232a0:	7b7b      	ldrb	r3, [r7, #13]
 80232a2:	2b01      	cmp	r3, #1
 80232a4:	d118      	bne.n	80232d8 <ADC001_SetPendingChannel+0x98>
            (GroupNoAct == (uint8_t)1) && (ChannelNoAct == (uint8_t)1))
 80232a6:	7b3b      	ldrb	r3, [r7, #12]
 80232a8:	2b01      	cmp	r3, #1
 80232aa:	d115      	bne.n	80232d8 <ADC001_SetPendingChannel+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 80232ac:	7bfa      	ldrb	r2, [r7, #15]
 80232ae:	7bf9      	ldrb	r1, [r7, #15]
 80232b0:	693b      	ldr	r3, [r7, #16]
 80232b2:	f101 0170 	add.w	r1, r1, #112	; 0x70
 80232b6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80232ba:	7bbb      	ldrb	r3, [r7, #14]
 80232bc:	f04f 0001 	mov.w	r0, #1
 80232c0:	fa00 f303 	lsl.w	r3, r0, r3
 80232c4:	4319      	orrs	r1, r3
 80232c6:	693b      	ldr	r3, [r7, #16]
 80232c8:	f102 0270 	add.w	r2, r2, #112	; 0x70
 80232cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 80232d0:	f04f 0300 	mov.w	r3, #0
 80232d4:	617b      	str	r3, [r7, #20]
 80232d6:	e006      	b.n	80232e6 <ADC001_SetPendingChannel+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80232d8:	f04f 0302 	mov.w	r3, #2
 80232dc:	617b      	str	r3, [r7, #20]
 80232de:	e002      	b.n	80232e6 <ADC001_SetPendingChannel+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80232e0:	f04f 0302 	mov.w	r3, #2
 80232e4:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80232e6:	697b      	ldr	r3, [r7, #20]
}
 80232e8:	4618      	mov	r0, r3
 80232ea:	f107 071c 	add.w	r7, r7, #28
 80232ee:	46bd      	mov	sp, r7
 80232f0:	bc80      	pop	{r7}
 80232f2:	4770      	bx	lr

080232f4 <ADC001_ClearPendingChannel>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearPendingChannel(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 80232f4:	b480      	push	{r7}
 80232f6:	b087      	sub	sp, #28
 80232f8:	af00      	add	r7, sp, #0
 80232fa:	6078      	str	r0, [r7, #4]
 80232fc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80232fe:	f04f 0301 	mov.w	r3, #1
 8023302:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023304:	687b      	ldr	r3, [r7, #4]
 8023306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023308:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 802330a:	687b      	ldr	r3, [r7, #4]
 802330c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802330e:	791b      	ldrb	r3, [r3, #4]
 8023310:	2b01      	cmp	r3, #1
 8023312:	d144      	bne.n	802339e <ADC001_ClearPendingChannel+0xaa>
  {
    if(ChannelPtr != NULL)
 8023314:	683b      	ldr	r3, [r7, #0]
 8023316:	2b00      	cmp	r3, #0
 8023318:	d03e      	beq.n	8023398 <ADC001_ClearPendingChannel+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 802331a:	683b      	ldr	r3, [r7, #0]
 802331c:	781b      	ldrb	r3, [r3, #0]
 802331e:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 8023320:	683b      	ldr	r3, [r7, #0]
 8023322:	785b      	ldrb	r3, [r3, #1]
 8023324:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8023326:	7bfb      	ldrb	r3, [r7, #15]
 8023328:	687a      	ldr	r2, [r7, #4]
 802332a:	18d3      	adds	r3, r2, r3
 802332c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8023330:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8023332:	7bfa      	ldrb	r2, [r7, #15]
 8023334:	7bbb      	ldrb	r3, [r7, #14]
 8023336:	6879      	ldr	r1, [r7, #4]
 8023338:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 802333c:	188a      	adds	r2, r1, r2
 802333e:	18d3      	adds	r3, r2, r3
 8023340:	f103 0308 	add.w	r3, r3, #8
 8023344:	789b      	ldrb	r3, [r3, #2]
 8023346:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023348:	7bfb      	ldrb	r3, [r7, #15]
 802334a:	2b04      	cmp	r3, #4
 802334c:	d820      	bhi.n	8023390 <ADC001_ClearPendingChannel+0x9c>
 802334e:	7bbb      	ldrb	r3, [r7, #14]
 8023350:	2b08      	cmp	r3, #8
 8023352:	d81d      	bhi.n	8023390 <ADC001_ClearPendingChannel+0x9c>
            (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8023354:	7b7b      	ldrb	r3, [r7, #13]
 8023356:	2b01      	cmp	r3, #1
 8023358:	d11a      	bne.n	8023390 <ADC001_ClearPendingChannel+0x9c>
              (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 802335a:	7b3b      	ldrb	r3, [r7, #12]
 802335c:	2b01      	cmp	r3, #1
 802335e:	d117      	bne.n	8023390 <ADC001_ClearPendingChannel+0x9c>
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 8023360:	7bfa      	ldrb	r2, [r7, #15]
 8023362:	7bf9      	ldrb	r1, [r7, #15]
 8023364:	693b      	ldr	r3, [r7, #16]
 8023366:	f101 0170 	add.w	r1, r1, #112	; 0x70
 802336a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 802336e:	7bbb      	ldrb	r3, [r7, #14]
 8023370:	f04f 0001 	mov.w	r0, #1
 8023374:	fa00 f303 	lsl.w	r3, r0, r3
 8023378:	ea6f 0303 	mvn.w	r3, r3
 802337c:	4019      	ands	r1, r3
 802337e:	693b      	ldr	r3, [r7, #16]
 8023380:	f102 0270 	add.w	r2, r2, #112	; 0x70
 8023384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8023388:	f04f 0300 	mov.w	r3, #0
 802338c:	617b      	str	r3, [r7, #20]
 802338e:	e006      	b.n	802339e <ADC001_ClearPendingChannel+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023390:	f04f 0302 	mov.w	r3, #2
 8023394:	617b      	str	r3, [r7, #20]
 8023396:	e002      	b.n	802339e <ADC001_ClearPendingChannel+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023398:	f04f 0302 	mov.w	r3, #2
 802339c:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802339e:	697b      	ldr	r3, [r7, #20]
}
 80233a0:	4618      	mov	r0, r3
 80233a2:	f107 071c 	add.w	r7, r7, #28
 80233a6:	46bd      	mov	sp, r7
 80233a8:	bc80      	pop	{r7}
 80233aa:	4770      	bx	lr

080233ac <ADC001_SetChannelSelect>:
/*
 *This function sets the required channel in channel pending register.
 */
status_t ADC001_SetChannelSelect(const ADC001_HandleType *HandlePtr,
                                 const ADC001_ChannelHandleType* ChannelPtr)
{
 80233ac:	b480      	push	{r7}
 80233ae:	b087      	sub	sp, #28
 80233b0:	af00      	add	r7, sp, #0
 80233b2:	6078      	str	r0, [r7, #4]
 80233b4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80233b6:	f04f 0301 	mov.w	r3, #1
 80233ba:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80233bc:	687b      	ldr	r3, [r7, #4]
 80233be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233c0:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80233c2:	687b      	ldr	r3, [r7, #4]
 80233c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80233c6:	791b      	ldrb	r3, [r3, #4]
 80233c8:	2b01      	cmp	r3, #1
 80233ca:	d142      	bne.n	8023452 <ADC001_SetChannelSelect+0xa6>
  {
    if(ChannelPtr != NULL)
 80233cc:	683b      	ldr	r3, [r7, #0]
 80233ce:	2b00      	cmp	r3, #0
 80233d0:	d03c      	beq.n	802344c <ADC001_SetChannelSelect+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80233d2:	683b      	ldr	r3, [r7, #0]
 80233d4:	781b      	ldrb	r3, [r3, #0]
 80233d6:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 80233d8:	683b      	ldr	r3, [r7, #0]
 80233da:	785b      	ldrb	r3, [r3, #1]
 80233dc:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 80233de:	7bfb      	ldrb	r3, [r7, #15]
 80233e0:	687a      	ldr	r2, [r7, #4]
 80233e2:	18d3      	adds	r3, r2, r3
 80233e4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80233e8:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 80233ea:	7bfa      	ldrb	r2, [r7, #15]
 80233ec:	7bbb      	ldrb	r3, [r7, #14]
 80233ee:	6879      	ldr	r1, [r7, #4]
 80233f0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80233f4:	188a      	adds	r2, r1, r2
 80233f6:	18d3      	adds	r3, r2, r3
 80233f8:	f103 0308 	add.w	r3, r3, #8
 80233fc:	789b      	ldrb	r3, [r3, #2]
 80233fe:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023400:	7bfb      	ldrb	r3, [r7, #15]
 8023402:	2b04      	cmp	r3, #4
 8023404:	d81e      	bhi.n	8023444 <ADC001_SetChannelSelect+0x98>
 8023406:	7bbb      	ldrb	r3, [r7, #14]
 8023408:	2b08      	cmp	r3, #8
 802340a:	d81b      	bhi.n	8023444 <ADC001_SetChannelSelect+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 802340c:	7b7b      	ldrb	r3, [r7, #13]
 802340e:	2b01      	cmp	r3, #1
 8023410:	d118      	bne.n	8023444 <ADC001_SetChannelSelect+0x98>
            (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 8023412:	7b3b      	ldrb	r3, [r7, #12]
 8023414:	2b01      	cmp	r3, #1
 8023416:	d115      	bne.n	8023444 <ADC001_SetChannelSelect+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 8023418:	7bfa      	ldrb	r2, [r7, #15]
 802341a:	7bf9      	ldrb	r1, [r7, #15]
 802341c:	693b      	ldr	r3, [r7, #16]
 802341e:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8023422:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8023426:	7bbb      	ldrb	r3, [r7, #14]
 8023428:	f04f 0001 	mov.w	r0, #1
 802342c:	fa00 f303 	lsl.w	r3, r0, r3
 8023430:	4319      	orrs	r1, r3
 8023432:	693b      	ldr	r3, [r7, #16]
 8023434:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8023438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 802343c:	f04f 0300 	mov.w	r3, #0
 8023440:	617b      	str	r3, [r7, #20]
 8023442:	e006      	b.n	8023452 <ADC001_SetChannelSelect+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023444:	f04f 0302 	mov.w	r3, #2
 8023448:	617b      	str	r3, [r7, #20]
 802344a:	e002      	b.n	8023452 <ADC001_SetChannelSelect+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802344c:	f04f 0302 	mov.w	r3, #2
 8023450:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023452:	697b      	ldr	r3, [r7, #20]
}
 8023454:	4618      	mov	r0, r3
 8023456:	f107 071c 	add.w	r7, r7, #28
 802345a:	46bd      	mov	sp, r7
 802345c:	bc80      	pop	{r7}
 802345e:	4770      	bx	lr

08023460 <ADC001_ClearChannelSelect>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearChannelSelect(const ADC001_HandleType *HandlePtr,
                                   const ADC001_ChannelHandleType* ChannelPtr)
{
 8023460:	b480      	push	{r7}
 8023462:	b087      	sub	sp, #28
 8023464:	af00      	add	r7, sp, #0
 8023466:	6078      	str	r0, [r7, #4]
 8023468:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802346a:	f04f 0301 	mov.w	r3, #1
 802346e:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023470:	687b      	ldr	r3, [r7, #4]
 8023472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023474:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023476:	687b      	ldr	r3, [r7, #4]
 8023478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802347a:	791b      	ldrb	r3, [r3, #4]
 802347c:	2b01      	cmp	r3, #1
 802347e:	d144      	bne.n	802350a <ADC001_ClearChannelSelect+0xaa>
  {
    if(ChannelPtr != NULL)
 8023480:	683b      	ldr	r3, [r7, #0]
 8023482:	2b00      	cmp	r3, #0
 8023484:	d03e      	beq.n	8023504 <ADC001_ClearChannelSelect+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8023486:	683b      	ldr	r3, [r7, #0]
 8023488:	781b      	ldrb	r3, [r3, #0]
 802348a:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 802348c:	683b      	ldr	r3, [r7, #0]
 802348e:	785b      	ldrb	r3, [r3, #1]
 8023490:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8023492:	7bfb      	ldrb	r3, [r7, #15]
 8023494:	687a      	ldr	r2, [r7, #4]
 8023496:	18d3      	adds	r3, r2, r3
 8023498:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802349c:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 802349e:	7bfa      	ldrb	r2, [r7, #15]
 80234a0:	7bbb      	ldrb	r3, [r7, #14]
 80234a2:	6879      	ldr	r1, [r7, #4]
 80234a4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80234a8:	188a      	adds	r2, r1, r2
 80234aa:	18d3      	adds	r3, r2, r3
 80234ac:	f103 0308 	add.w	r3, r3, #8
 80234b0:	789b      	ldrb	r3, [r3, #2]
 80234b2:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80234b4:	7bfb      	ldrb	r3, [r7, #15]
 80234b6:	2b04      	cmp	r3, #4
 80234b8:	d820      	bhi.n	80234fc <ADC001_ClearChannelSelect+0x9c>
 80234ba:	7bbb      	ldrb	r3, [r7, #14]
 80234bc:	2b08      	cmp	r3, #8
 80234be:	d81d      	bhi.n	80234fc <ADC001_ClearChannelSelect+0x9c>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 80234c0:	7b7b      	ldrb	r3, [r7, #13]
 80234c2:	2b01      	cmp	r3, #1
 80234c4:	d11a      	bne.n	80234fc <ADC001_ClearChannelSelect+0x9c>
            (GroupNoAct == (uint8_t)1) &&
 80234c6:	7b3b      	ldrb	r3, [r7, #12]
 80234c8:	2b01      	cmp	r3, #1
 80234ca:	d117      	bne.n	80234fc <ADC001_ClearChannelSelect+0x9c>
              (ChannelNoAct == (uint8_t)1))
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 80234cc:	7bfa      	ldrb	r2, [r7, #15]
 80234ce:	7bf9      	ldrb	r1, [r7, #15]
 80234d0:	693b      	ldr	r3, [r7, #16]
 80234d2:	f101 0160 	add.w	r1, r1, #96	; 0x60
 80234d6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80234da:	7bbb      	ldrb	r3, [r7, #14]
 80234dc:	f04f 0001 	mov.w	r0, #1
 80234e0:	fa00 f303 	lsl.w	r3, r0, r3
 80234e4:	ea6f 0303 	mvn.w	r3, r3
 80234e8:	4019      	ands	r1, r3
 80234ea:	693b      	ldr	r3, [r7, #16]
 80234ec:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80234f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 80234f4:	f04f 0300 	mov.w	r3, #0
 80234f8:	617b      	str	r3, [r7, #20]
 80234fa:	e006      	b.n	802350a <ADC001_ClearChannelSelect+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80234fc:	f04f 0302 	mov.w	r3, #2
 8023500:	617b      	str	r3, [r7, #20]
 8023502:	e002      	b.n	802350a <ADC001_ClearChannelSelect+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023504:	f04f 0302 	mov.w	r3, #2
 8023508:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802350a:	697b      	ldr	r3, [r7, #20]
}
 802350c:	4618      	mov	r0, r3
 802350e:	f107 071c 	add.w	r7, r7, #28
 8023512:	46bd      	mov	sp, r7
 8023514:	bc80      	pop	{r7}
 8023516:	4770      	bx	lr

08023518 <ADC001_SetChannelEventMode>:
 *This function sets the channel event mode.
 */
status_t ADC001_SetChannelEventMode(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr,
                                    uint8_t EventMode)
{
 8023518:	b490      	push	{r4, r7}
 802351a:	b08a      	sub	sp, #40	; 0x28
 802351c:	af00      	add	r7, sp, #0
 802351e:	60f8      	str	r0, [r7, #12]
 8023520:	60b9      	str	r1, [r7, #8]
 8023522:	4613      	mov	r3, r2
 8023524:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023526:	f04f 0301 	mov.w	r3, #1
 802352a:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNoAct;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 802352c:	68fb      	ldr	r3, [r7, #12]
 802352e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023530:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8023532:	68fb      	ldr	r3, [r7, #12]
 8023534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023536:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8023538:	68fb      	ldr	r3, [r7, #12]
 802353a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802353c:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 802353e:	68fb      	ldr	r3, [r7, #12]
 8023540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023542:	61fb      	str	r3, [r7, #28]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023544:	68fb      	ldr	r3, [r7, #12]
 8023546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023548:	791b      	ldrb	r3, [r3, #4]
 802354a:	2b01      	cmp	r3, #1
 802354c:	d167      	bne.n	802361e <ADC001_SetChannelEventMode+0x106>
  {
    if(ChannelPtr != NULL)
 802354e:	68bb      	ldr	r3, [r7, #8]
 8023550:	2b00      	cmp	r3, #0
 8023552:	d061      	beq.n	8023618 <ADC001_SetChannelEventMode+0x100>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8023554:	68bb      	ldr	r3, [r7, #8]
 8023556:	781b      	ldrb	r3, [r3, #0]
 8023558:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 802355c:	68bb      	ldr	r3, [r7, #8]
 802355e:	785b      	ldrb	r3, [r3, #1]
 8023560:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8023564:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023568:	68fa      	ldr	r2, [r7, #12]
 802356a:	18d3      	adds	r3, r2, r3
 802356c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8023570:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8023574:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8023578:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 802357c:	68f9      	ldr	r1, [r7, #12]
 802357e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8023582:	188a      	adds	r2, r1, r2
 8023584:	18d3      	adds	r3, r2, r3
 8023586:	f103 0308 	add.w	r3, r3, #8
 802358a:	789b      	ldrb	r3, [r3, #2]
 802358c:	f887 3020 	strb.w	r3, [r7, #32]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023590:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023594:	2b04      	cmp	r3, #4
 8023596:	d83b      	bhi.n	8023610 <ADC001_SetChannelEventMode+0xf8>
 8023598:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 802359c:	2b08      	cmp	r3, #8
 802359e:	d837      	bhi.n	8023610 <ADC001_SetChannelEventMode+0xf8>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 80235a0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80235a4:	2b01      	cmp	r3, #1
 80235a6:	d133      	bne.n	8023610 <ADC001_SetChannelEventMode+0xf8>
            (GroupNoAct == (uint8_t)1) &&
 80235a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80235ac:	2b01      	cmp	r3, #1
 80235ae:	d12f      	bne.n	8023610 <ADC001_SetChannelEventMode+0xf8>
              (ChannelNoAct == (uint8_t)1) &&
 80235b0:	79fb      	ldrb	r3, [r7, #7]
 80235b2:	2b00      	cmp	r3, #0
 80235b4:	d002      	beq.n	80235bc <ADC001_SetChannelEventMode+0xa4>
                ((EventMode == (uint8_t)ADC001_CHANNEL_EVENT_NEVER) ||
 80235b6:	79fb      	ldrb	r3, [r7, #7]
 80235b8:	2b03      	cmp	r3, #3
 80235ba:	d129      	bne.n	8023610 <ADC001_SetChannelEventMode+0xf8>
                    (EventMode == (uint8_t)ADC001_CHANNEL_EVENT_ALWAYS)))
      {
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChannelNo],
 80235bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80235c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80235c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80235c8:	18d3      	adds	r3, r2, r3
 80235ca:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80235ce:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 80235d2:	79fb      	ldrb	r3, [r7, #7]
 80235d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80235d8:	f403 7140 	and.w	r1, r3, #768	; 0x300
 80235dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80235e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80235e4:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80235e8:	4463      	add	r3, ip
 80235ea:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80235ee:	f897 4022 	ldrb.w	r4, [r7, #34]	; 0x22
 80235f2:	f104 0480 	add.w	r4, r4, #128	; 0x80
 80235f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80235fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80235fe:	4319      	orrs	r1, r3
 8023600:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8023604:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
          VADC_G_CHCTR_CHEVMODE_Msk,
          VADC_G_CHCTR_CHEVMODE_Pos,
          (uint32_t)EventMode
         );
        Status = (uint32_t)DAVEApp_SUCCESS;
 8023608:	f04f 0300 	mov.w	r3, #0
 802360c:	627b      	str	r3, [r7, #36]	; 0x24
 802360e:	e006      	b.n	802361e <ADC001_SetChannelEventMode+0x106>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023610:	f04f 0302 	mov.w	r3, #2
 8023614:	627b      	str	r3, [r7, #36]	; 0x24
 8023616:	e002      	b.n	802361e <ADC001_SetChannelEventMode+0x106>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023618:	f04f 0302 	mov.w	r3, #2
 802361c:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802361e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8023620:	4618      	mov	r0, r3
 8023622:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8023626:	46bd      	mov	sp, r7
 8023628:	bc90      	pop	{r4, r7}
 802362a:	4770      	bx	lr

0802362c <asin>:
 802362c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023630:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80236cc <asin+0xa0>
 8023634:	b08a      	sub	sp, #40	; 0x28
 8023636:	4604      	mov	r4, r0
 8023638:	460d      	mov	r5, r1
 802363a:	f000 fa29 	bl	8023a90 <__ieee754_asin>
 802363e:	f998 3000 	ldrsb.w	r3, [r8]
 8023642:	3301      	adds	r3, #1
 8023644:	4606      	mov	r6, r0
 8023646:	460f      	mov	r7, r1
 8023648:	d004      	beq.n	8023654 <asin+0x28>
 802364a:	4620      	mov	r0, r4
 802364c:	4629      	mov	r1, r5
 802364e:	f001 fdad 	bl	80251ac <__fpclassifyd>
 8023652:	b920      	cbnz	r0, 802365e <asin+0x32>
 8023654:	4630      	mov	r0, r6
 8023656:	4639      	mov	r1, r7
 8023658:	b00a      	add	sp, #40	; 0x28
 802365a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802365e:	4620      	mov	r0, r4
 8023660:	4629      	mov	r1, r5
 8023662:	f001 fd99 	bl	8025198 <fabs>
 8023666:	2300      	movs	r3, #0
 8023668:	2200      	movs	r2, #0
 802366a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802366e:	f002 fb47 	bl	8025d00 <__aeabi_dcmpgt>
 8023672:	2800      	cmp	r0, #0
 8023674:	d0ee      	beq.n	8023654 <asin+0x28>
 8023676:	4913      	ldr	r1, [pc, #76]	; (80236c4 <asin+0x98>)
 8023678:	4813      	ldr	r0, [pc, #76]	; (80236c8 <asin+0x9c>)
 802367a:	9101      	str	r1, [sp, #4]
 802367c:	2201      	movs	r2, #1
 802367e:	2600      	movs	r6, #0
 8023680:	9200      	str	r2, [sp, #0]
 8023682:	9608      	str	r6, [sp, #32]
 8023684:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8023688:	e9cd 4502 	strd	r4, r5, [sp, #8]
 802368c:	f001 fdc4 	bl	8025218 <nan>
 8023690:	f998 7000 	ldrsb.w	r7, [r8]
 8023694:	2f02      	cmp	r7, #2
 8023696:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802369a:	d008      	beq.n	80236ae <asin+0x82>
 802369c:	4668      	mov	r0, sp
 802369e:	f001 fdb9 	bl	8025214 <matherr>
 80236a2:	b120      	cbz	r0, 80236ae <asin+0x82>
 80236a4:	9808      	ldr	r0, [sp, #32]
 80236a6:	b938      	cbnz	r0, 80236b8 <asin+0x8c>
 80236a8:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80236ac:	e7d2      	b.n	8023654 <asin+0x28>
 80236ae:	f002 fbc9 	bl	8025e44 <__errno>
 80236b2:	2321      	movs	r3, #33	; 0x21
 80236b4:	6003      	str	r3, [r0, #0]
 80236b6:	e7f5      	b.n	80236a4 <asin+0x78>
 80236b8:	f002 fbc4 	bl	8025e44 <__errno>
 80236bc:	9908      	ldr	r1, [sp, #32]
 80236be:	6001      	str	r1, [r0, #0]
 80236c0:	e7f2      	b.n	80236a8 <asin+0x7c>
 80236c2:	bf00      	nop
 80236c4:	0802c4f0 	.word	0x0802c4f0
 80236c8:	0802c5b0 	.word	0x0802c5b0
 80236cc:	200001e0 	.word	0x200001e0

080236d0 <atan2>:
 80236d0:	f000 bc0e 	b.w	8023ef0 <__ieee754_atan2>

080236d4 <pow>:
 80236d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80236d8:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 80239a8 <pow+0x2d4>
 80236dc:	b08b      	sub	sp, #44	; 0x2c
 80236de:	461f      	mov	r7, r3
 80236e0:	4680      	mov	r8, r0
 80236e2:	4689      	mov	r9, r1
 80236e4:	4616      	mov	r6, r2
 80236e6:	f000 fd0f 	bl	8024108 <__ieee754_pow>
 80236ea:	f99b 3000 	ldrsb.w	r3, [fp]
 80236ee:	3301      	adds	r3, #1
 80236f0:	4604      	mov	r4, r0
 80236f2:	460d      	mov	r5, r1
 80236f4:	d004      	beq.n	8023700 <pow+0x2c>
 80236f6:	4630      	mov	r0, r6
 80236f8:	4639      	mov	r1, r7
 80236fa:	f001 fd57 	bl	80251ac <__fpclassifyd>
 80236fe:	b920      	cbnz	r0, 802370a <pow+0x36>
 8023700:	4620      	mov	r0, r4
 8023702:	4629      	mov	r1, r5
 8023704:	b00b      	add	sp, #44	; 0x2c
 8023706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802370a:	4640      	mov	r0, r8
 802370c:	4649      	mov	r1, r9
 802370e:	f001 fd4d 	bl	80251ac <__fpclassifyd>
 8023712:	4682      	mov	sl, r0
 8023714:	2800      	cmp	r0, #0
 8023716:	d12c      	bne.n	8023772 <pow+0x9e>
 8023718:	4630      	mov	r0, r6
 802371a:	4639      	mov	r1, r7
 802371c:	2200      	movs	r2, #0
 802371e:	2300      	movs	r3, #0
 8023720:	f002 fac6 	bl	8025cb0 <__aeabi_dcmpeq>
 8023724:	2800      	cmp	r0, #0
 8023726:	d0eb      	beq.n	8023700 <pow+0x2c>
 8023728:	4b9e      	ldr	r3, [pc, #632]	; (80239a4 <pow+0x2d0>)
 802372a:	f99b 5000 	ldrsb.w	r5, [fp]
 802372e:	9301      	str	r3, [sp, #4]
 8023730:	2201      	movs	r2, #1
 8023732:	2300      	movs	r3, #0
 8023734:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023738:	9200      	str	r2, [sp, #0]
 802373a:	2200      	movs	r2, #0
 802373c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023740:	1c6b      	adds	r3, r5, #1
 8023742:	f8cd a020 	str.w	sl, [sp, #32]
 8023746:	e9cd 8902 	strd	r8, r9, [sp, #8]
 802374a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 802374e:	d00d      	beq.n	802376c <pow+0x98>
 8023750:	2d02      	cmp	r5, #2
 8023752:	d00b      	beq.n	802376c <pow+0x98>
 8023754:	4668      	mov	r0, sp
 8023756:	f001 fd5d 	bl	8025214 <matherr>
 802375a:	2800      	cmp	r0, #0
 802375c:	f000 8093 	beq.w	8023886 <pow+0x1b2>
 8023760:	9808      	ldr	r0, [sp, #32]
 8023762:	b118      	cbz	r0, 802376c <pow+0x98>
 8023764:	f002 fb6e 	bl	8025e44 <__errno>
 8023768:	9c08      	ldr	r4, [sp, #32]
 802376a:	6004      	str	r4, [r0, #0]
 802376c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8023770:	e7c6      	b.n	8023700 <pow+0x2c>
 8023772:	4640      	mov	r0, r8
 8023774:	4649      	mov	r1, r9
 8023776:	2200      	movs	r2, #0
 8023778:	2300      	movs	r3, #0
 802377a:	f002 fa99 	bl	8025cb0 <__aeabi_dcmpeq>
 802377e:	b300      	cbz	r0, 80237c2 <pow+0xee>
 8023780:	4630      	mov	r0, r6
 8023782:	4639      	mov	r1, r7
 8023784:	2200      	movs	r2, #0
 8023786:	2300      	movs	r3, #0
 8023788:	f002 fa92 	bl	8025cb0 <__aeabi_dcmpeq>
 802378c:	2800      	cmp	r0, #0
 802378e:	d04e      	beq.n	802382e <pow+0x15a>
 8023790:	4884      	ldr	r0, [pc, #528]	; (80239a4 <pow+0x2d0>)
 8023792:	f99b 5000 	ldrsb.w	r5, [fp]
 8023796:	9001      	str	r0, [sp, #4]
 8023798:	2101      	movs	r1, #1
 802379a:	9100      	str	r1, [sp, #0]
 802379c:	2400      	movs	r4, #0
 802379e:	2000      	movs	r0, #0
 80237a0:	2100      	movs	r1, #0
 80237a2:	9408      	str	r4, [sp, #32]
 80237a4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80237a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80237ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80237b0:	2d00      	cmp	r5, #0
 80237b2:	d0cf      	beq.n	8023754 <pow+0x80>
 80237b4:	2300      	movs	r3, #0
 80237b6:	2200      	movs	r2, #0
 80237b8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80237bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80237c0:	e7d4      	b.n	802376c <pow+0x98>
 80237c2:	4620      	mov	r0, r4
 80237c4:	4629      	mov	r1, r5
 80237c6:	f001 fceb 	bl	80251a0 <finite>
 80237ca:	4682      	mov	sl, r0
 80237cc:	2800      	cmp	r0, #0
 80237ce:	d05f      	beq.n	8023890 <pow+0x1bc>
 80237d0:	4620      	mov	r0, r4
 80237d2:	4629      	mov	r1, r5
 80237d4:	2200      	movs	r2, #0
 80237d6:	2300      	movs	r3, #0
 80237d8:	f002 fa6a 	bl	8025cb0 <__aeabi_dcmpeq>
 80237dc:	2800      	cmp	r0, #0
 80237de:	d08f      	beq.n	8023700 <pow+0x2c>
 80237e0:	4640      	mov	r0, r8
 80237e2:	4649      	mov	r1, r9
 80237e4:	f001 fcdc 	bl	80251a0 <finite>
 80237e8:	2800      	cmp	r0, #0
 80237ea:	d089      	beq.n	8023700 <pow+0x2c>
 80237ec:	4630      	mov	r0, r6
 80237ee:	4639      	mov	r1, r7
 80237f0:	f001 fcd6 	bl	80251a0 <finite>
 80237f4:	2800      	cmp	r0, #0
 80237f6:	d083      	beq.n	8023700 <pow+0x2c>
 80237f8:	f99b 4000 	ldrsb.w	r4, [fp]
 80237fc:	4a69      	ldr	r2, [pc, #420]	; (80239a4 <pow+0x2d0>)
 80237fe:	2004      	movs	r0, #4
 8023800:	2100      	movs	r1, #0
 8023802:	9000      	str	r0, [sp, #0]
 8023804:	9108      	str	r1, [sp, #32]
 8023806:	2000      	movs	r0, #0
 8023808:	2100      	movs	r1, #0
 802380a:	2c02      	cmp	r4, #2
 802380c:	9201      	str	r2, [sp, #4]
 802380e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023812:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023816:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802381a:	d063      	beq.n	80238e4 <pow+0x210>
 802381c:	4668      	mov	r0, sp
 802381e:	f001 fcf9 	bl	8025214 <matherr>
 8023822:	2800      	cmp	r0, #0
 8023824:	d05e      	beq.n	80238e4 <pow+0x210>
 8023826:	9a08      	ldr	r2, [sp, #32]
 8023828:	2a00      	cmp	r2, #0
 802382a:	d09f      	beq.n	802376c <pow+0x98>
 802382c:	e79a      	b.n	8023764 <pow+0x90>
 802382e:	4630      	mov	r0, r6
 8023830:	4639      	mov	r1, r7
 8023832:	f001 fcb5 	bl	80251a0 <finite>
 8023836:	2800      	cmp	r0, #0
 8023838:	f43f af62 	beq.w	8023700 <pow+0x2c>
 802383c:	4630      	mov	r0, r6
 802383e:	4639      	mov	r1, r7
 8023840:	2200      	movs	r2, #0
 8023842:	2300      	movs	r3, #0
 8023844:	f002 fa3e 	bl	8025cc4 <__aeabi_dcmplt>
 8023848:	2800      	cmp	r0, #0
 802384a:	f43f af59 	beq.w	8023700 <pow+0x2c>
 802384e:	4855      	ldr	r0, [pc, #340]	; (80239a4 <pow+0x2d0>)
 8023850:	f89b 5000 	ldrb.w	r5, [fp]
 8023854:	9001      	str	r0, [sp, #4]
 8023856:	2101      	movs	r1, #1
 8023858:	2400      	movs	r4, #0
 802385a:	9100      	str	r1, [sp, #0]
 802385c:	9408      	str	r4, [sp, #32]
 802385e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023862:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023866:	2200      	movs	r2, #0
 8023868:	2300      	movs	r3, #0
 802386a:	2d00      	cmp	r5, #0
 802386c:	d133      	bne.n	80238d6 <pow+0x202>
 802386e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023872:	4668      	mov	r0, sp
 8023874:	f001 fcce 	bl	8025214 <matherr>
 8023878:	2800      	cmp	r0, #0
 802387a:	d1d4      	bne.n	8023826 <pow+0x152>
 802387c:	f002 fae2 	bl	8025e44 <__errno>
 8023880:	2321      	movs	r3, #33	; 0x21
 8023882:	6003      	str	r3, [r0, #0]
 8023884:	e7cf      	b.n	8023826 <pow+0x152>
 8023886:	f002 fadd 	bl	8025e44 <__errno>
 802388a:	2121      	movs	r1, #33	; 0x21
 802388c:	6001      	str	r1, [r0, #0]
 802388e:	e767      	b.n	8023760 <pow+0x8c>
 8023890:	4640      	mov	r0, r8
 8023892:	4649      	mov	r1, r9
 8023894:	f001 fc84 	bl	80251a0 <finite>
 8023898:	2800      	cmp	r0, #0
 802389a:	d099      	beq.n	80237d0 <pow+0xfc>
 802389c:	4630      	mov	r0, r6
 802389e:	4639      	mov	r1, r7
 80238a0:	f001 fc7e 	bl	80251a0 <finite>
 80238a4:	2800      	cmp	r0, #0
 80238a6:	d093      	beq.n	80237d0 <pow+0xfc>
 80238a8:	4620      	mov	r0, r4
 80238aa:	4629      	mov	r1, r5
 80238ac:	f001 fc7e 	bl	80251ac <__fpclassifyd>
 80238b0:	b9e8      	cbnz	r0, 80238ee <pow+0x21a>
 80238b2:	4b3c      	ldr	r3, [pc, #240]	; (80239a4 <pow+0x2d0>)
 80238b4:	f89b 4000 	ldrb.w	r4, [fp]
 80238b8:	9008      	str	r0, [sp, #32]
 80238ba:	2201      	movs	r2, #1
 80238bc:	9301      	str	r3, [sp, #4]
 80238be:	9200      	str	r2, [sp, #0]
 80238c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80238c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80238c8:	2000      	movs	r0, #0
 80238ca:	2100      	movs	r1, #0
 80238cc:	2c00      	cmp	r4, #0
 80238ce:	d15f      	bne.n	8023990 <pow+0x2bc>
 80238d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80238d4:	e7cd      	b.n	8023872 <pow+0x19e>
 80238d6:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80238da:	2d02      	cmp	r5, #2
 80238dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80238e0:	d0cc      	beq.n	802387c <pow+0x1a8>
 80238e2:	e7c6      	b.n	8023872 <pow+0x19e>
 80238e4:	f002 faae 	bl	8025e44 <__errno>
 80238e8:	2522      	movs	r5, #34	; 0x22
 80238ea:	6005      	str	r5, [r0, #0]
 80238ec:	e79b      	b.n	8023826 <pow+0x152>
 80238ee:	4c2d      	ldr	r4, [pc, #180]	; (80239a4 <pow+0x2d0>)
 80238f0:	f99b 3000 	ldrsb.w	r3, [fp]
 80238f4:	9401      	str	r4, [sp, #4]
 80238f6:	2203      	movs	r2, #3
 80238f8:	9200      	str	r2, [sp, #0]
 80238fa:	f8cd a020 	str.w	sl, [sp, #32]
 80238fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023902:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023906:	4640      	mov	r0, r8
 8023908:	4649      	mov	r1, r9
 802390a:	b9e3      	cbnz	r3, 8023946 <pow+0x272>
 802390c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8023910:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8023914:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 8023918:	2200      	movs	r2, #0
 802391a:	2300      	movs	r3, #0
 802391c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8023920:	f002 f9d0 	bl	8025cc4 <__aeabi_dcmplt>
 8023924:	2800      	cmp	r0, #0
 8023926:	d141      	bne.n	80239ac <pow+0x2d8>
 8023928:	f99b 0000 	ldrsb.w	r0, [fp]
 802392c:	2802      	cmp	r0, #2
 802392e:	d005      	beq.n	802393c <pow+0x268>
 8023930:	4668      	mov	r0, sp
 8023932:	f001 fc6f 	bl	8025214 <matherr>
 8023936:	2800      	cmp	r0, #0
 8023938:	f47f af12 	bne.w	8023760 <pow+0x8c>
 802393c:	f002 fa82 	bl	8025e44 <__errno>
 8023940:	2122      	movs	r1, #34	; 0x22
 8023942:	6001      	str	r1, [r0, #0]
 8023944:	e70c      	b.n	8023760 <pow+0x8c>
 8023946:	2500      	movs	r5, #0
 8023948:	2400      	movs	r4, #0
 802394a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 802394e:	2200      	movs	r2, #0
 8023950:	2300      	movs	r3, #0
 8023952:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8023956:	f002 f9b5 	bl	8025cc4 <__aeabi_dcmplt>
 802395a:	2800      	cmp	r0, #0
 802395c:	d0e4      	beq.n	8023928 <pow+0x254>
 802395e:	2300      	movs	r3, #0
 8023960:	2200      	movs	r2, #0
 8023962:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8023966:	4630      	mov	r0, r6
 8023968:	4639      	mov	r1, r7
 802396a:	f001 ff39 	bl	80257e0 <__aeabi_dmul>
 802396e:	4604      	mov	r4, r0
 8023970:	460d      	mov	r5, r1
 8023972:	f001 fc57 	bl	8025224 <rint>
 8023976:	4622      	mov	r2, r4
 8023978:	462b      	mov	r3, r5
 802397a:	f002 f999 	bl	8025cb0 <__aeabi_dcmpeq>
 802397e:	2800      	cmp	r0, #0
 8023980:	d1d2      	bne.n	8023928 <pow+0x254>
 8023982:	2300      	movs	r3, #0
 8023984:	2200      	movs	r2, #0
 8023986:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 802398a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 802398e:	e7cb      	b.n	8023928 <pow+0x254>
 8023990:	4602      	mov	r2, r0
 8023992:	460b      	mov	r3, r1
 8023994:	f002 f84e 	bl	8025a34 <__aeabi_ddiv>
 8023998:	2c02      	cmp	r4, #2
 802399a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802399e:	f43f af6d 	beq.w	802387c <pow+0x1a8>
 80239a2:	e766      	b.n	8023872 <pow+0x19e>
 80239a4:	0802c4f8 	.word	0x0802c4f8
 80239a8:	200001e0 	.word	0x200001e0
 80239ac:	2300      	movs	r3, #0
 80239ae:	2200      	movs	r2, #0
 80239b0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80239b4:	4630      	mov	r0, r6
 80239b6:	4639      	mov	r1, r7
 80239b8:	f001 ff12 	bl	80257e0 <__aeabi_dmul>
 80239bc:	4604      	mov	r4, r0
 80239be:	460d      	mov	r5, r1
 80239c0:	f001 fc30 	bl	8025224 <rint>
 80239c4:	4622      	mov	r2, r4
 80239c6:	462b      	mov	r3, r5
 80239c8:	f002 f972 	bl	8025cb0 <__aeabi_dcmpeq>
 80239cc:	2800      	cmp	r0, #0
 80239ce:	d1ab      	bne.n	8023928 <pow+0x254>
 80239d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80239d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80239d8:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 80239dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80239e0:	e7a2      	b.n	8023928 <pow+0x254>
 80239e2:	bf00      	nop

080239e4 <sqrt>:
 80239e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80239e8:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8023a88 <sqrt+0xa4>
 80239ec:	b08a      	sub	sp, #40	; 0x28
 80239ee:	4604      	mov	r4, r0
 80239f0:	460d      	mov	r5, r1
 80239f2:	f001 f919 	bl	8024c28 <__ieee754_sqrt>
 80239f6:	f99a 3000 	ldrsb.w	r3, [sl]
 80239fa:	3301      	adds	r3, #1
 80239fc:	4606      	mov	r6, r0
 80239fe:	460f      	mov	r7, r1
 8023a00:	d00f      	beq.n	8023a22 <sqrt+0x3e>
 8023a02:	4620      	mov	r0, r4
 8023a04:	4629      	mov	r1, r5
 8023a06:	f001 fbd1 	bl	80251ac <__fpclassifyd>
 8023a0a:	b150      	cbz	r0, 8023a22 <sqrt+0x3e>
 8023a0c:	f04f 0800 	mov.w	r8, #0
 8023a10:	f04f 0900 	mov.w	r9, #0
 8023a14:	4620      	mov	r0, r4
 8023a16:	4629      	mov	r1, r5
 8023a18:	4642      	mov	r2, r8
 8023a1a:	464b      	mov	r3, r9
 8023a1c:	f002 f952 	bl	8025cc4 <__aeabi_dcmplt>
 8023a20:	b920      	cbnz	r0, 8023a2c <sqrt+0x48>
 8023a22:	4630      	mov	r0, r6
 8023a24:	4639      	mov	r1, r7
 8023a26:	b00a      	add	sp, #40	; 0x28
 8023a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023a2c:	4815      	ldr	r0, [pc, #84]	; (8023a84 <sqrt+0xa0>)
 8023a2e:	f89a 6000 	ldrb.w	r6, [sl]
 8023a32:	9001      	str	r0, [sp, #4]
 8023a34:	2101      	movs	r1, #1
 8023a36:	2200      	movs	r2, #0
 8023a38:	9100      	str	r1, [sp, #0]
 8023a3a:	9208      	str	r2, [sp, #32]
 8023a3c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8023a40:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8023a44:	b956      	cbnz	r6, 8023a5c <sqrt+0x78>
 8023a46:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8023a4a:	4668      	mov	r0, sp
 8023a4c:	f001 fbe2 	bl	8025214 <matherr>
 8023a50:	b170      	cbz	r0, 8023a70 <sqrt+0x8c>
 8023a52:	9b08      	ldr	r3, [sp, #32]
 8023a54:	b98b      	cbnz	r3, 8023a7a <sqrt+0x96>
 8023a56:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8023a5a:	e7e2      	b.n	8023a22 <sqrt+0x3e>
 8023a5c:	4640      	mov	r0, r8
 8023a5e:	4649      	mov	r1, r9
 8023a60:	4642      	mov	r2, r8
 8023a62:	464b      	mov	r3, r9
 8023a64:	f001 ffe6 	bl	8025a34 <__aeabi_ddiv>
 8023a68:	2e02      	cmp	r6, #2
 8023a6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023a6e:	d1ec      	bne.n	8023a4a <sqrt+0x66>
 8023a70:	f002 f9e8 	bl	8025e44 <__errno>
 8023a74:	2721      	movs	r7, #33	; 0x21
 8023a76:	6007      	str	r7, [r0, #0]
 8023a78:	e7eb      	b.n	8023a52 <sqrt+0x6e>
 8023a7a:	f002 f9e3 	bl	8025e44 <__errno>
 8023a7e:	9e08      	ldr	r6, [sp, #32]
 8023a80:	6006      	str	r6, [r0, #0]
 8023a82:	e7e8      	b.n	8023a56 <sqrt+0x72>
 8023a84:	0802c4fc 	.word	0x0802c4fc
 8023a88:	200001e0 	.word	0x200001e0
 8023a8c:	00000000 	.word	0x00000000

08023a90 <__ieee754_asin>:
 8023a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023a94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8023a98:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8023a9c:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 8023aa0:	429e      	cmp	r6, r3
 8023aa2:	b086      	sub	sp, #24
 8023aa4:	4688      	mov	r8, r1
 8023aa6:	468a      	mov	sl, r1
 8023aa8:	4681      	mov	r9, r0
 8023aaa:	dd1f      	ble.n	8023aec <__ieee754_asin+0x5c>
 8023aac:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
 8023ab0:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8023ab4:	ea56 0309 	orrs.w	r3, r6, r9
 8023ab8:	f040 8114 	bne.w	8023ce4 <__ieee754_asin+0x254>
 8023abc:	a3a4      	add	r3, pc, #656	; (adr r3, 8023d50 <__ieee754_asin+0x2c0>)
 8023abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ac2:	4641      	mov	r1, r8
 8023ac4:	f001 fe8c 	bl	80257e0 <__aeabi_dmul>
 8023ac8:	a3a3      	add	r3, pc, #652	; (adr r3, 8023d58 <__ieee754_asin+0x2c8>)
 8023aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ace:	4604      	mov	r4, r0
 8023ad0:	460d      	mov	r5, r1
 8023ad2:	4648      	mov	r0, r9
 8023ad4:	4641      	mov	r1, r8
 8023ad6:	f001 fe83 	bl	80257e0 <__aeabi_dmul>
 8023ada:	4602      	mov	r2, r0
 8023adc:	460b      	mov	r3, r1
 8023ade:	4620      	mov	r0, r4
 8023ae0:	4629      	mov	r1, r5
 8023ae2:	f001 fccb 	bl	802547c <__adddf3>
 8023ae6:	4681      	mov	r9, r0
 8023ae8:	4688      	mov	r8, r1
 8023aea:	e106      	b.n	8023cfa <__ieee754_asin+0x26a>
 8023aec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8023af0:	f6c3 70df 	movt	r0, #16351	; 0x3fdf
 8023af4:	4286      	cmp	r6, r0
 8023af6:	dc12      	bgt.n	8023b1e <__ieee754_asin+0x8e>
 8023af8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8023afc:	4648      	mov	r0, r9
 8023afe:	f280 815f 	bge.w	8023dc0 <__ieee754_asin+0x330>
 8023b02:	a397      	add	r3, pc, #604	; (adr r3, 8023d60 <__ieee754_asin+0x2d0>)
 8023b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b08:	f001 fcb8 	bl	802547c <__adddf3>
 8023b0c:	2300      	movs	r3, #0
 8023b0e:	2200      	movs	r2, #0
 8023b10:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023b14:	f002 f8f4 	bl	8025d00 <__aeabi_dcmpgt>
 8023b18:	2800      	cmp	r0, #0
 8023b1a:	f040 80ee 	bne.w	8023cfa <__ieee754_asin+0x26a>
 8023b1e:	4648      	mov	r0, r9
 8023b20:	4641      	mov	r1, r8
 8023b22:	f001 fb39 	bl	8025198 <fabs>
 8023b26:	460b      	mov	r3, r1
 8023b28:	2100      	movs	r1, #0
 8023b2a:	4602      	mov	r2, r0
 8023b2c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8023b30:	2000      	movs	r0, #0
 8023b32:	f001 fca1 	bl	8025478 <__aeabi_dsub>
 8023b36:	2300      	movs	r3, #0
 8023b38:	2200      	movs	r2, #0
 8023b3a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8023b3e:	f001 fe4f 	bl	80257e0 <__aeabi_dmul>
 8023b42:	a389      	add	r3, pc, #548	; (adr r3, 8023d68 <__ieee754_asin+0x2d8>)
 8023b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b48:	4604      	mov	r4, r0
 8023b4a:	460d      	mov	r5, r1
 8023b4c:	f001 fe48 	bl	80257e0 <__aeabi_dmul>
 8023b50:	a387      	add	r3, pc, #540	; (adr r3, 8023d70 <__ieee754_asin+0x2e0>)
 8023b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b56:	f001 fc91 	bl	802547c <__adddf3>
 8023b5a:	4622      	mov	r2, r4
 8023b5c:	462b      	mov	r3, r5
 8023b5e:	f001 fe3f 	bl	80257e0 <__aeabi_dmul>
 8023b62:	a385      	add	r3, pc, #532	; (adr r3, 8023d78 <__ieee754_asin+0x2e8>)
 8023b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b68:	f001 fc86 	bl	8025478 <__aeabi_dsub>
 8023b6c:	4622      	mov	r2, r4
 8023b6e:	462b      	mov	r3, r5
 8023b70:	f001 fe36 	bl	80257e0 <__aeabi_dmul>
 8023b74:	a382      	add	r3, pc, #520	; (adr r3, 8023d80 <__ieee754_asin+0x2f0>)
 8023b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b7a:	f001 fc7f 	bl	802547c <__adddf3>
 8023b7e:	4622      	mov	r2, r4
 8023b80:	462b      	mov	r3, r5
 8023b82:	f001 fe2d 	bl	80257e0 <__aeabi_dmul>
 8023b86:	a380      	add	r3, pc, #512	; (adr r3, 8023d88 <__ieee754_asin+0x2f8>)
 8023b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b8c:	f001 fc74 	bl	8025478 <__aeabi_dsub>
 8023b90:	4622      	mov	r2, r4
 8023b92:	462b      	mov	r3, r5
 8023b94:	f001 fe24 	bl	80257e0 <__aeabi_dmul>
 8023b98:	a37d      	add	r3, pc, #500	; (adr r3, 8023d90 <__ieee754_asin+0x300>)
 8023b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b9e:	f001 fc6d 	bl	802547c <__adddf3>
 8023ba2:	4622      	mov	r2, r4
 8023ba4:	462b      	mov	r3, r5
 8023ba6:	f001 fe1b 	bl	80257e0 <__aeabi_dmul>
 8023baa:	a37b      	add	r3, pc, #492	; (adr r3, 8023d98 <__ieee754_asin+0x308>)
 8023bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8023bb4:	4620      	mov	r0, r4
 8023bb6:	4629      	mov	r1, r5
 8023bb8:	f001 fe12 	bl	80257e0 <__aeabi_dmul>
 8023bbc:	a378      	add	r3, pc, #480	; (adr r3, 8023da0 <__ieee754_asin+0x310>)
 8023bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bc2:	f001 fc59 	bl	8025478 <__aeabi_dsub>
 8023bc6:	4622      	mov	r2, r4
 8023bc8:	462b      	mov	r3, r5
 8023bca:	f001 fe09 	bl	80257e0 <__aeabi_dmul>
 8023bce:	a376      	add	r3, pc, #472	; (adr r3, 8023da8 <__ieee754_asin+0x318>)
 8023bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bd4:	f001 fc52 	bl	802547c <__adddf3>
 8023bd8:	4622      	mov	r2, r4
 8023bda:	462b      	mov	r3, r5
 8023bdc:	f001 fe00 	bl	80257e0 <__aeabi_dmul>
 8023be0:	a373      	add	r3, pc, #460	; (adr r3, 8023db0 <__ieee754_asin+0x320>)
 8023be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023be6:	f001 fc47 	bl	8025478 <__aeabi_dsub>
 8023bea:	4622      	mov	r2, r4
 8023bec:	462b      	mov	r3, r5
 8023bee:	f001 fdf7 	bl	80257e0 <__aeabi_dmul>
 8023bf2:	2300      	movs	r3, #0
 8023bf4:	2200      	movs	r2, #0
 8023bf6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023bfa:	f001 fc3f 	bl	802547c <__adddf3>
 8023bfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8023c02:	4620      	mov	r0, r4
 8023c04:	4629      	mov	r1, r5
 8023c06:	f001 f80f 	bl	8024c28 <__ieee754_sqrt>
 8023c0a:	f243 3232 	movw	r2, #13106	; 0x3332
 8023c0e:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8023c12:	4296      	cmp	r6, r2
 8023c14:	4680      	mov	r8, r0
 8023c16:	4689      	mov	r9, r1
 8023c18:	dc74      	bgt.n	8023d04 <__ieee754_asin+0x274>
 8023c1a:	4602      	mov	r2, r0
 8023c1c:	460b      	mov	r3, r1
 8023c1e:	460f      	mov	r7, r1
 8023c20:	f001 fc2c 	bl	802547c <__adddf3>
 8023c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8023c28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8023c2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8023c30:	f001 ff00 	bl	8025a34 <__aeabi_ddiv>
 8023c34:	4602      	mov	r2, r0
 8023c36:	460b      	mov	r3, r1
 8023c38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8023c3c:	f001 fdd0 	bl	80257e0 <__aeabi_dmul>
 8023c40:	2600      	movs	r6, #0
 8023c42:	e9cd 0100 	strd	r0, r1, [sp]
 8023c46:	464b      	mov	r3, r9
 8023c48:	4649      	mov	r1, r9
 8023c4a:	4632      	mov	r2, r6
 8023c4c:	4630      	mov	r0, r6
 8023c4e:	f001 fdc7 	bl	80257e0 <__aeabi_dmul>
 8023c52:	4602      	mov	r2, r0
 8023c54:	460b      	mov	r3, r1
 8023c56:	4620      	mov	r0, r4
 8023c58:	4629      	mov	r1, r5
 8023c5a:	f001 fc0d 	bl	8025478 <__aeabi_dsub>
 8023c5e:	464b      	mov	r3, r9
 8023c60:	4604      	mov	r4, r0
 8023c62:	460d      	mov	r5, r1
 8023c64:	4640      	mov	r0, r8
 8023c66:	4649      	mov	r1, r9
 8023c68:	4632      	mov	r2, r6
 8023c6a:	f001 fc07 	bl	802547c <__adddf3>
 8023c6e:	4602      	mov	r2, r0
 8023c70:	460b      	mov	r3, r1
 8023c72:	4620      	mov	r0, r4
 8023c74:	4629      	mov	r1, r5
 8023c76:	f001 fedd 	bl	8025a34 <__aeabi_ddiv>
 8023c7a:	4602      	mov	r2, r0
 8023c7c:	460b      	mov	r3, r1
 8023c7e:	f001 fbfd 	bl	802547c <__adddf3>
 8023c82:	4602      	mov	r2, r0
 8023c84:	460b      	mov	r3, r1
 8023c86:	a134      	add	r1, pc, #208	; (adr r1, 8023d58 <__ieee754_asin+0x2c8>)
 8023c88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023c8c:	f001 fbf4 	bl	8025478 <__aeabi_dsub>
 8023c90:	4602      	mov	r2, r0
 8023c92:	460b      	mov	r3, r1
 8023c94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8023c98:	f001 fbee 	bl	8025478 <__aeabi_dsub>
 8023c9c:	4632      	mov	r2, r6
 8023c9e:	4604      	mov	r4, r0
 8023ca0:	460d      	mov	r5, r1
 8023ca2:	463b      	mov	r3, r7
 8023ca4:	4649      	mov	r1, r9
 8023ca6:	4630      	mov	r0, r6
 8023ca8:	f001 fbe8 	bl	802547c <__adddf3>
 8023cac:	4602      	mov	r2, r0
 8023cae:	460b      	mov	r3, r1
 8023cb0:	a141      	add	r1, pc, #260	; (adr r1, 8023db8 <__ieee754_asin+0x328>)
 8023cb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023cb6:	f001 fbdf 	bl	8025478 <__aeabi_dsub>
 8023cba:	4602      	mov	r2, r0
 8023cbc:	460b      	mov	r3, r1
 8023cbe:	4620      	mov	r0, r4
 8023cc0:	4629      	mov	r1, r5
 8023cc2:	f001 fbd9 	bl	8025478 <__aeabi_dsub>
 8023cc6:	4602      	mov	r2, r0
 8023cc8:	460b      	mov	r3, r1
 8023cca:	a13b      	add	r1, pc, #236	; (adr r1, 8023db8 <__ieee754_asin+0x328>)
 8023ccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023cd0:	f001 fbd2 	bl	8025478 <__aeabi_dsub>
 8023cd4:	4681      	mov	r9, r0
 8023cd6:	4688      	mov	r8, r1
 8023cd8:	f1ba 0f00 	cmp.w	sl, #0
 8023cdc:	bfd8      	it	le
 8023cde:	f108 4800 	addle.w	r8, r8, #2147483648	; 0x80000000
 8023ce2:	e00a      	b.n	8023cfa <__ieee754_asin+0x26a>
 8023ce4:	464a      	mov	r2, r9
 8023ce6:	4643      	mov	r3, r8
 8023ce8:	4641      	mov	r1, r8
 8023cea:	f001 fbc5 	bl	8025478 <__aeabi_dsub>
 8023cee:	4602      	mov	r2, r0
 8023cf0:	460b      	mov	r3, r1
 8023cf2:	f001 fe9f 	bl	8025a34 <__aeabi_ddiv>
 8023cf6:	4681      	mov	r9, r0
 8023cf8:	4688      	mov	r8, r1
 8023cfa:	4648      	mov	r0, r9
 8023cfc:	4641      	mov	r1, r8
 8023cfe:	b006      	add	sp, #24
 8023d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8023d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8023d0c:	f001 fe92 	bl	8025a34 <__aeabi_ddiv>
 8023d10:	4602      	mov	r2, r0
 8023d12:	460b      	mov	r3, r1
 8023d14:	4640      	mov	r0, r8
 8023d16:	4649      	mov	r1, r9
 8023d18:	f001 fd62 	bl	80257e0 <__aeabi_dmul>
 8023d1c:	4642      	mov	r2, r8
 8023d1e:	464b      	mov	r3, r9
 8023d20:	f001 fbac 	bl	802547c <__adddf3>
 8023d24:	4602      	mov	r2, r0
 8023d26:	460b      	mov	r3, r1
 8023d28:	f001 fba8 	bl	802547c <__adddf3>
 8023d2c:	a30a      	add	r3, pc, #40	; (adr r3, 8023d58 <__ieee754_asin+0x2c8>)
 8023d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023d32:	f001 fba1 	bl	8025478 <__aeabi_dsub>
 8023d36:	4602      	mov	r2, r0
 8023d38:	460b      	mov	r3, r1
 8023d3a:	a105      	add	r1, pc, #20	; (adr r1, 8023d50 <__ieee754_asin+0x2c0>)
 8023d3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023d40:	f001 fb9a 	bl	8025478 <__aeabi_dsub>
 8023d44:	4681      	mov	r9, r0
 8023d46:	4688      	mov	r8, r1
 8023d48:	e7c6      	b.n	8023cd8 <__ieee754_asin+0x248>
 8023d4a:	bf00      	nop
 8023d4c:	f3af 8000 	nop.w
 8023d50:	54442d18 	.word	0x54442d18
 8023d54:	3ff921fb 	.word	0x3ff921fb
 8023d58:	33145c07 	.word	0x33145c07
 8023d5c:	3c91a626 	.word	0x3c91a626
 8023d60:	8800759c 	.word	0x8800759c
 8023d64:	7e37e43c 	.word	0x7e37e43c
 8023d68:	0dfdf709 	.word	0x0dfdf709
 8023d6c:	3f023de1 	.word	0x3f023de1
 8023d70:	7501b288 	.word	0x7501b288
 8023d74:	3f49efe0 	.word	0x3f49efe0
 8023d78:	b5688f3b 	.word	0xb5688f3b
 8023d7c:	3fa48228 	.word	0x3fa48228
 8023d80:	0e884455 	.word	0x0e884455
 8023d84:	3fc9c155 	.word	0x3fc9c155
 8023d88:	03eb6f7d 	.word	0x03eb6f7d
 8023d8c:	3fd4d612 	.word	0x3fd4d612
 8023d90:	55555555 	.word	0x55555555
 8023d94:	3fc55555 	.word	0x3fc55555
 8023d98:	b12e9282 	.word	0xb12e9282
 8023d9c:	3fb3b8c5 	.word	0x3fb3b8c5
 8023da0:	1b8d0159 	.word	0x1b8d0159
 8023da4:	3fe6066c 	.word	0x3fe6066c
 8023da8:	9c598ac8 	.word	0x9c598ac8
 8023dac:	40002ae5 	.word	0x40002ae5
 8023db0:	1c8a2d4b 	.word	0x1c8a2d4b
 8023db4:	40033a27 	.word	0x40033a27
 8023db8:	54442d18 	.word	0x54442d18
 8023dbc:	3fe921fb 	.word	0x3fe921fb
 8023dc0:	464a      	mov	r2, r9
 8023dc2:	4643      	mov	r3, r8
 8023dc4:	f001 fd0c 	bl	80257e0 <__aeabi_dmul>
 8023dc8:	a335      	add	r3, pc, #212	; (adr r3, 8023ea0 <__ieee754_asin+0x410>)
 8023dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023dce:	4604      	mov	r4, r0
 8023dd0:	460d      	mov	r5, r1
 8023dd2:	f001 fd05 	bl	80257e0 <__aeabi_dmul>
 8023dd6:	a334      	add	r3, pc, #208	; (adr r3, 8023ea8 <__ieee754_asin+0x418>)
 8023dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ddc:	f001 fb4e 	bl	802547c <__adddf3>
 8023de0:	4622      	mov	r2, r4
 8023de2:	462b      	mov	r3, r5
 8023de4:	f001 fcfc 	bl	80257e0 <__aeabi_dmul>
 8023de8:	a331      	add	r3, pc, #196	; (adr r3, 8023eb0 <__ieee754_asin+0x420>)
 8023dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023dee:	f001 fb43 	bl	8025478 <__aeabi_dsub>
 8023df2:	4622      	mov	r2, r4
 8023df4:	462b      	mov	r3, r5
 8023df6:	f001 fcf3 	bl	80257e0 <__aeabi_dmul>
 8023dfa:	a32f      	add	r3, pc, #188	; (adr r3, 8023eb8 <__ieee754_asin+0x428>)
 8023dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e00:	f001 fb3c 	bl	802547c <__adddf3>
 8023e04:	4622      	mov	r2, r4
 8023e06:	462b      	mov	r3, r5
 8023e08:	f001 fcea 	bl	80257e0 <__aeabi_dmul>
 8023e0c:	a32c      	add	r3, pc, #176	; (adr r3, 8023ec0 <__ieee754_asin+0x430>)
 8023e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e12:	f001 fb31 	bl	8025478 <__aeabi_dsub>
 8023e16:	4622      	mov	r2, r4
 8023e18:	462b      	mov	r3, r5
 8023e1a:	f001 fce1 	bl	80257e0 <__aeabi_dmul>
 8023e1e:	a32a      	add	r3, pc, #168	; (adr r3, 8023ec8 <__ieee754_asin+0x438>)
 8023e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e24:	f001 fb2a 	bl	802547c <__adddf3>
 8023e28:	4622      	mov	r2, r4
 8023e2a:	462b      	mov	r3, r5
 8023e2c:	f001 fcd8 	bl	80257e0 <__aeabi_dmul>
 8023e30:	a327      	add	r3, pc, #156	; (adr r3, 8023ed0 <__ieee754_asin+0x440>)
 8023e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e36:	4606      	mov	r6, r0
 8023e38:	460f      	mov	r7, r1
 8023e3a:	4620      	mov	r0, r4
 8023e3c:	4629      	mov	r1, r5
 8023e3e:	f001 fccf 	bl	80257e0 <__aeabi_dmul>
 8023e42:	a325      	add	r3, pc, #148	; (adr r3, 8023ed8 <__ieee754_asin+0x448>)
 8023e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e48:	f001 fb16 	bl	8025478 <__aeabi_dsub>
 8023e4c:	4622      	mov	r2, r4
 8023e4e:	462b      	mov	r3, r5
 8023e50:	f001 fcc6 	bl	80257e0 <__aeabi_dmul>
 8023e54:	a322      	add	r3, pc, #136	; (adr r3, 8023ee0 <__ieee754_asin+0x450>)
 8023e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e5a:	f001 fb0f 	bl	802547c <__adddf3>
 8023e5e:	4622      	mov	r2, r4
 8023e60:	462b      	mov	r3, r5
 8023e62:	f001 fcbd 	bl	80257e0 <__aeabi_dmul>
 8023e66:	a320      	add	r3, pc, #128	; (adr r3, 8023ee8 <__ieee754_asin+0x458>)
 8023e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e6c:	f001 fb04 	bl	8025478 <__aeabi_dsub>
 8023e70:	4622      	mov	r2, r4
 8023e72:	462b      	mov	r3, r5
 8023e74:	f001 fcb4 	bl	80257e0 <__aeabi_dmul>
 8023e78:	2300      	movs	r3, #0
 8023e7a:	2200      	movs	r2, #0
 8023e7c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023e80:	f001 fafc 	bl	802547c <__adddf3>
 8023e84:	4602      	mov	r2, r0
 8023e86:	460b      	mov	r3, r1
 8023e88:	4630      	mov	r0, r6
 8023e8a:	4639      	mov	r1, r7
 8023e8c:	f001 fdd2 	bl	8025a34 <__aeabi_ddiv>
 8023e90:	464c      	mov	r4, r9
 8023e92:	4602      	mov	r2, r0
 8023e94:	460b      	mov	r3, r1
 8023e96:	4645      	mov	r5, r8
 8023e98:	4648      	mov	r0, r9
 8023e9a:	4641      	mov	r1, r8
 8023e9c:	e61b      	b.n	8023ad6 <__ieee754_asin+0x46>
 8023e9e:	bf00      	nop
 8023ea0:	0dfdf709 	.word	0x0dfdf709
 8023ea4:	3f023de1 	.word	0x3f023de1
 8023ea8:	7501b288 	.word	0x7501b288
 8023eac:	3f49efe0 	.word	0x3f49efe0
 8023eb0:	b5688f3b 	.word	0xb5688f3b
 8023eb4:	3fa48228 	.word	0x3fa48228
 8023eb8:	0e884455 	.word	0x0e884455
 8023ebc:	3fc9c155 	.word	0x3fc9c155
 8023ec0:	03eb6f7d 	.word	0x03eb6f7d
 8023ec4:	3fd4d612 	.word	0x3fd4d612
 8023ec8:	55555555 	.word	0x55555555
 8023ecc:	3fc55555 	.word	0x3fc55555
 8023ed0:	b12e9282 	.word	0xb12e9282
 8023ed4:	3fb3b8c5 	.word	0x3fb3b8c5
 8023ed8:	1b8d0159 	.word	0x1b8d0159
 8023edc:	3fe6066c 	.word	0x3fe6066c
 8023ee0:	9c598ac8 	.word	0x9c598ac8
 8023ee4:	40002ae5 	.word	0x40002ae5
 8023ee8:	1c8a2d4b 	.word	0x1c8a2d4b
 8023eec:	40033a27 	.word	0x40033a27

08023ef0 <__ieee754_atan2>:
 8023ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023ef4:	b084      	sub	sp, #16
 8023ef6:	e9cd 2300 	strd	r2, r3, [sp]
 8023efa:	e89d 1080 	ldmia.w	sp, {r7, ip}
 8023efe:	f1c7 0900 	rsb	r9, r7, #0
 8023f02:	2600      	movs	r6, #0
 8023f04:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 8023f08:	ea49 0907 	orr.w	r9, r9, r7
 8023f0c:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 8023f10:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 8023f14:	45b1      	cmp	r9, r6
 8023f16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023f1a:	4604      	mov	r4, r0
 8023f1c:	460d      	mov	r5, r1
 8023f1e:	4602      	mov	r2, r0
 8023f20:	460b      	mov	r3, r1
 8023f22:	d845      	bhi.n	8023fb0 <__ieee754_atan2+0xc0>
 8023f24:	f1c0 0a00 	rsb	sl, r0, #0
 8023f28:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 8023f2c:	ea4a 0a00 	orr.w	sl, sl, r0
 8023f30:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 8023f34:	45b2      	cmp	sl, r6
 8023f36:	d83b      	bhi.n	8023fb0 <__ieee754_atan2+0xc0>
 8023f38:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
 8023f3c:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 8023f40:	ea5c 0c07 	orrs.w	ip, ip, r7
 8023f44:	f8dd a004 	ldr.w	sl, [sp, #4]
 8023f48:	d052      	beq.n	8023ff0 <__ieee754_atan2+0x100>
 8023f4a:	ea4f 76aa 	mov.w	r6, sl, asr #30
 8023f4e:	f006 0002 	and.w	r0, r6, #2
 8023f52:	ea59 0202 	orrs.w	r2, r9, r2
 8023f56:	ea40 76d1 	orr.w	r6, r0, r1, lsr #31
 8023f5a:	d036      	beq.n	8023fca <__ieee754_atan2+0xda>
 8023f5c:	ea58 0707 	orrs.w	r7, r8, r7
 8023f60:	d040      	beq.n	8023fe4 <__ieee754_atan2+0xf4>
 8023f62:	2100      	movs	r1, #0
 8023f64:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 8023f68:	4588      	cmp	r8, r1
 8023f6a:	d052      	beq.n	8024012 <__ieee754_atan2+0x122>
 8023f6c:	2700      	movs	r7, #0
 8023f6e:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8023f72:	45b9      	cmp	r9, r7
 8023f74:	d036      	beq.n	8023fe4 <__ieee754_atan2+0xf4>
 8023f76:	ebc8 0809 	rsb	r8, r8, r9
 8023f7a:	ea4f 5828 	mov.w	r8, r8, asr #20
 8023f7e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 8023f82:	dc42      	bgt.n	802400a <__ieee754_atan2+0x11a>
 8023f84:	f1ba 0f00 	cmp.w	sl, #0
 8023f88:	db7d      	blt.n	8024086 <__ieee754_atan2+0x196>
 8023f8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8023f8e:	4620      	mov	r0, r4
 8023f90:	4629      	mov	r1, r5
 8023f92:	f001 fd4f 	bl	8025a34 <__aeabi_ddiv>
 8023f96:	f001 f8ff 	bl	8025198 <fabs>
 8023f9a:	f000 ff49 	bl	8024e30 <atan>
 8023f9e:	2e01      	cmp	r6, #1
 8023fa0:	d06d      	beq.n	802407e <__ieee754_atan2+0x18e>
 8023fa2:	2e02      	cmp	r6, #2
 8023fa4:	d05c      	beq.n	8024060 <__ieee754_atan2+0x170>
 8023fa6:	2e00      	cmp	r6, #0
 8023fa8:	d14d      	bne.n	8024046 <__ieee754_atan2+0x156>
 8023faa:	4604      	mov	r4, r0
 8023fac:	460d      	mov	r5, r1
 8023fae:	e007      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8023fb0:	4620      	mov	r0, r4
 8023fb2:	4629      	mov	r1, r5
 8023fb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8023fb8:	f001 fa60 	bl	802547c <__adddf3>
 8023fbc:	4604      	mov	r4, r0
 8023fbe:	460d      	mov	r5, r1
 8023fc0:	4620      	mov	r0, r4
 8023fc2:	4629      	mov	r1, r5
 8023fc4:	b004      	add	sp, #16
 8023fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023fca:	2e03      	cmp	r6, #3
 8023fcc:	d8c6      	bhi.n	8023f5c <__ieee754_atan2+0x6c>
 8023fce:	a201      	add	r2, pc, #4	; (adr r2, 8023fd4 <__ieee754_atan2+0xe4>)
 8023fd0:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8023fd4:	08023fc1 	.word	0x08023fc1
 8023fd8:	08023fc1 	.word	0x08023fc1
 8023fdc:	08024003 	.word	0x08024003
 8023fe0:	08023ffb 	.word	0x08023ffb
 8023fe4:	2b00      	cmp	r3, #0
 8023fe6:	db2a      	blt.n	802403e <__ieee754_atan2+0x14e>
 8023fe8:	a535      	add	r5, pc, #212	; (adr r5, 80240c0 <__ieee754_atan2+0x1d0>)
 8023fea:	e9d5 4500 	ldrd	r4, r5, [r5]
 8023fee:	e7e7      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8023ff0:	b004      	add	sp, #16
 8023ff2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023ff6:	f000 bf1b 	b.w	8024e30 <atan>
 8023ffa:	a533      	add	r5, pc, #204	; (adr r5, 80240c8 <__ieee754_atan2+0x1d8>)
 8023ffc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024000:	e7de      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8024002:	a533      	add	r5, pc, #204	; (adr r5, 80240d0 <__ieee754_atan2+0x1e0>)
 8024004:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024008:	e7da      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 802400a:	a12d      	add	r1, pc, #180	; (adr r1, 80240c0 <__ieee754_atan2+0x1d0>)
 802400c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024010:	e7c5      	b.n	8023f9e <__ieee754_atan2+0xae>
 8024012:	45c1      	cmp	r9, r8
 8024014:	d03e      	beq.n	8024094 <__ieee754_atan2+0x1a4>
 8024016:	2e03      	cmp	r6, #3
 8024018:	d8a8      	bhi.n	8023f6c <__ieee754_atan2+0x7c>
 802401a:	a201      	add	r2, pc, #4	; (adr r2, 8024020 <__ieee754_atan2+0x130>)
 802401c:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8024020:	08024039 	.word	0x08024039
 8024024:	08024031 	.word	0x08024031
 8024028:	08024003 	.word	0x08024003
 802402c:	08023ffb 	.word	0x08023ffb
 8024030:	2400      	movs	r4, #0
 8024032:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8024036:	e7c3      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8024038:	2400      	movs	r4, #0
 802403a:	2500      	movs	r5, #0
 802403c:	e7c0      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 802403e:	a526      	add	r5, pc, #152	; (adr r5, 80240d8 <__ieee754_atan2+0x1e8>)
 8024040:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024044:	e7bc      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8024046:	a326      	add	r3, pc, #152	; (adr r3, 80240e0 <__ieee754_atan2+0x1f0>)
 8024048:	e9d3 2300 	ldrd	r2, r3, [r3]
 802404c:	f001 fa14 	bl	8025478 <__aeabi_dsub>
 8024050:	a31f      	add	r3, pc, #124	; (adr r3, 80240d0 <__ieee754_atan2+0x1e0>)
 8024052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024056:	f001 fa0f 	bl	8025478 <__aeabi_dsub>
 802405a:	4604      	mov	r4, r0
 802405c:	460d      	mov	r5, r1
 802405e:	e7af      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8024060:	a31f      	add	r3, pc, #124	; (adr r3, 80240e0 <__ieee754_atan2+0x1f0>)
 8024062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024066:	f001 fa07 	bl	8025478 <__aeabi_dsub>
 802406a:	4602      	mov	r2, r0
 802406c:	460b      	mov	r3, r1
 802406e:	a118      	add	r1, pc, #96	; (adr r1, 80240d0 <__ieee754_atan2+0x1e0>)
 8024070:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024074:	f001 fa00 	bl	8025478 <__aeabi_dsub>
 8024078:	4604      	mov	r4, r0
 802407a:	460d      	mov	r5, r1
 802407c:	e7a0      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 802407e:	4604      	mov	r4, r0
 8024080:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8024084:	e79c      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 8024086:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 802408a:	f6bf af7e 	bge.w	8023f8a <__ieee754_atan2+0x9a>
 802408e:	2000      	movs	r0, #0
 8024090:	2100      	movs	r1, #0
 8024092:	e784      	b.n	8023f9e <__ieee754_atan2+0xae>
 8024094:	2e03      	cmp	r6, #3
 8024096:	d8a5      	bhi.n	8023fe4 <__ieee754_atan2+0xf4>
 8024098:	e8df f006 	tbb	[pc, r6]
 802409c:	02060a0e 	.word	0x02060a0e
 80240a0:	a511      	add	r5, pc, #68	; (adr r5, 80240e8 <__ieee754_atan2+0x1f8>)
 80240a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80240a6:	e78b      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 80240a8:	a511      	add	r5, pc, #68	; (adr r5, 80240f0 <__ieee754_atan2+0x200>)
 80240aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80240ae:	e787      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 80240b0:	a511      	add	r5, pc, #68	; (adr r5, 80240f8 <__ieee754_atan2+0x208>)
 80240b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80240b6:	e783      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 80240b8:	a511      	add	r5, pc, #68	; (adr r5, 8024100 <__ieee754_atan2+0x210>)
 80240ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 80240be:	e77f      	b.n	8023fc0 <__ieee754_atan2+0xd0>
 80240c0:	54442d18 	.word	0x54442d18
 80240c4:	3ff921fb 	.word	0x3ff921fb
 80240c8:	54442d18 	.word	0x54442d18
 80240cc:	c00921fb 	.word	0xc00921fb
 80240d0:	54442d18 	.word	0x54442d18
 80240d4:	400921fb 	.word	0x400921fb
 80240d8:	54442d18 	.word	0x54442d18
 80240dc:	bff921fb 	.word	0xbff921fb
 80240e0:	33145c07 	.word	0x33145c07
 80240e4:	3ca1a626 	.word	0x3ca1a626
 80240e8:	7f3321d2 	.word	0x7f3321d2
 80240ec:	c002d97c 	.word	0xc002d97c
 80240f0:	7f3321d2 	.word	0x7f3321d2
 80240f4:	4002d97c 	.word	0x4002d97c
 80240f8:	54442d18 	.word	0x54442d18
 80240fc:	bfe921fb 	.word	0xbfe921fb
 8024100:	54442d18 	.word	0x54442d18
 8024104:	3fe921fb 	.word	0x3fe921fb

08024108 <__ieee754_pow>:
 8024108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802410c:	469a      	mov	sl, r3
 802410e:	4693      	mov	fp, r2
 8024110:	f02a 4900 	bic.w	r9, sl, #2147483648	; 0x80000000
 8024114:	4688      	mov	r8, r1
 8024116:	4614      	mov	r4, r2
 8024118:	4607      	mov	r7, r0
 802411a:	4602      	mov	r2, r0
 802411c:	ea59 000b 	orrs.w	r0, r9, fp
 8024120:	b091      	sub	sp, #68	; 0x44
 8024122:	461d      	mov	r5, r3
 8024124:	4659      	mov	r1, fp
 8024126:	46c4      	mov	ip, r8
 8024128:	d044      	beq.n	80241b4 <__ieee754_pow+0xac>
 802412a:	2300      	movs	r3, #0
 802412c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8024130:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8024134:	429c      	cmp	r4, r3
 8024136:	dd0f      	ble.n	8024158 <__ieee754_pow+0x50>
 8024138:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 802413c:	f504 1b80 	add.w	fp, r4, #1048576	; 0x100000
 8024140:	ea5b 0b02 	orrs.w	fp, fp, r2
 8024144:	d13c      	bne.n	80241c0 <__ieee754_pow+0xb8>
 8024146:	f04f 0a00 	mov.w	sl, #0
 802414a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 802414e:	4658      	mov	r0, fp
 8024150:	4651      	mov	r1, sl
 8024152:	b011      	add	sp, #68	; 0x44
 8024154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024158:	d038      	beq.n	80241cc <__ieee754_pow+0xc4>
 802415a:	2000      	movs	r0, #0
 802415c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8024160:	4581      	cmp	r9, r0
 8024162:	dce9      	bgt.n	8024138 <__ieee754_pow+0x30>
 8024164:	f000 80b7 	beq.w	80242d6 <__ieee754_pow+0x1ce>
 8024168:	f1bc 0f00 	cmp.w	ip, #0
 802416c:	f2c0 808a 	blt.w	8024284 <__ieee754_pow+0x17c>
 8024170:	2600      	movs	r6, #0
 8024172:	2900      	cmp	r1, #0
 8024174:	d12e      	bne.n	80241d4 <__ieee754_pow+0xcc>
 8024176:	2000      	movs	r0, #0
 8024178:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 802417c:	4581      	cmp	r9, r0
 802417e:	f000 80ae 	beq.w	80242de <__ieee754_pow+0x1d6>
 8024182:	2100      	movs	r1, #0
 8024184:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024188:	4589      	cmp	r9, r1
 802418a:	f000 809e 	beq.w	80242ca <__ieee754_pow+0x1c2>
 802418e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8024192:	f000 83e7 	beq.w	8024964 <__ieee754_pow+0x85c>
 8024196:	2300      	movs	r3, #0
 8024198:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 802419c:	429d      	cmp	r5, r3
 802419e:	d119      	bne.n	80241d4 <__ieee754_pow+0xcc>
 80241a0:	f1bc 0f00 	cmp.w	ip, #0
 80241a4:	db16      	blt.n	80241d4 <__ieee754_pow+0xcc>
 80241a6:	4638      	mov	r0, r7
 80241a8:	4641      	mov	r1, r8
 80241aa:	b011      	add	sp, #68	; 0x44
 80241ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80241b0:	f000 bd3a 	b.w	8024c28 <__ieee754_sqrt>
 80241b4:	f04f 0a00 	mov.w	sl, #0
 80241b8:	4683      	mov	fp, r0
 80241ba:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 80241be:	e7c6      	b.n	802414e <__ieee754_pow+0x46>
 80241c0:	4857      	ldr	r0, [pc, #348]	; (8024320 <__ieee754_pow+0x218>)
 80241c2:	b011      	add	sp, #68	; 0x44
 80241c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80241c8:	f001 b826 	b.w	8025218 <nan>
 80241cc:	2f00      	cmp	r7, #0
 80241ce:	d1b3      	bne.n	8024138 <__ieee754_pow+0x30>
 80241d0:	e7c3      	b.n	802415a <__ieee754_pow+0x52>
 80241d2:	2600      	movs	r6, #0
 80241d4:	4638      	mov	r0, r7
 80241d6:	4641      	mov	r1, r8
 80241d8:	9201      	str	r2, [sp, #4]
 80241da:	f8cd c000 	str.w	ip, [sp]
 80241de:	f000 ffdb 	bl	8025198 <fabs>
 80241e2:	9a01      	ldr	r2, [sp, #4]
 80241e4:	f8dd c000 	ldr.w	ip, [sp]
 80241e8:	bb3a      	cbnz	r2, 802423a <__ieee754_pow+0x132>
 80241ea:	2300      	movs	r3, #0
 80241ec:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80241f0:	429c      	cmp	r4, r3
 80241f2:	d005      	beq.n	8024200 <__ieee754_pow+0xf8>
 80241f4:	b124      	cbz	r4, 8024200 <__ieee754_pow+0xf8>
 80241f6:	2200      	movs	r2, #0
 80241f8:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 80241fc:	4294      	cmp	r4, r2
 80241fe:	d11c      	bne.n	802423a <__ieee754_pow+0x132>
 8024200:	2d00      	cmp	r5, #0
 8024202:	f2c0 841a 	blt.w	8024a3a <__ieee754_pow+0x932>
 8024206:	4683      	mov	fp, r0
 8024208:	468a      	mov	sl, r1
 802420a:	f1bc 0f00 	cmp.w	ip, #0
 802420e:	da9e      	bge.n	802414e <__ieee754_pow+0x46>
 8024210:	f104 4040 	add.w	r0, r4, #3221225472	; 0xc0000000
 8024214:	f500 1280 	add.w	r2, r0, #1048576	; 0x100000
 8024218:	ea56 0302 	orrs.w	r3, r6, r2
 802421c:	f040 84b2 	bne.w	8024b84 <__ieee754_pow+0xa7c>
 8024220:	4658      	mov	r0, fp
 8024222:	465a      	mov	r2, fp
 8024224:	4651      	mov	r1, sl
 8024226:	4653      	mov	r3, sl
 8024228:	f001 f926 	bl	8025478 <__aeabi_dsub>
 802422c:	4602      	mov	r2, r0
 802422e:	460b      	mov	r3, r1
 8024230:	f001 fc00 	bl	8025a34 <__aeabi_ddiv>
 8024234:	4683      	mov	fp, r0
 8024236:	468a      	mov	sl, r1
 8024238:	e789      	b.n	802414e <__ieee754_pow+0x46>
 802423a:	ea4f 7edc 	mov.w	lr, ip, lsr #31
 802423e:	f10e 3cff 	add.w	ip, lr, #4294967295
 8024242:	ea56 020c 	orrs.w	r2, r6, ip
 8024246:	d062      	beq.n	802430e <__ieee754_pow+0x206>
 8024248:	2300      	movs	r3, #0
 802424a:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 802424e:	4599      	cmp	r9, r3
 8024250:	dd68      	ble.n	8024324 <__ieee754_pow+0x21c>
 8024252:	2300      	movs	r3, #0
 8024254:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
 8024258:	4599      	cmp	r9, r3
 802425a:	f340 8403 	ble.w	8024a64 <__ieee754_pow+0x95c>
 802425e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8024262:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 8024266:	428c      	cmp	r4, r1
 8024268:	f340 83e3 	ble.w	8024a32 <__ieee754_pow+0x92a>
 802426c:	2d00      	cmp	r5, #0
 802426e:	dd48      	ble.n	8024302 <__ieee754_pow+0x1fa>
 8024270:	a129      	add	r1, pc, #164	; (adr r1, 8024318 <__ieee754_pow+0x210>)
 8024272:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024276:	4602      	mov	r2, r0
 8024278:	460b      	mov	r3, r1
 802427a:	f001 fab1 	bl	80257e0 <__aeabi_dmul>
 802427e:	4683      	mov	fp, r0
 8024280:	468a      	mov	sl, r1
 8024282:	e764      	b.n	802414e <__ieee754_pow+0x46>
 8024284:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8024288:	f2c4 363f 	movt	r6, #17215	; 0x433f
 802428c:	45b1      	cmp	r9, r6
 802428e:	dc3c      	bgt.n	802430a <__ieee754_pow+0x202>
 8024290:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8024294:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 8024298:	4599      	cmp	r9, r3
 802429a:	f77f af69 	ble.w	8024170 <__ieee754_pow+0x68>
 802429e:	ea4f 5629 	mov.w	r6, r9, asr #20
 80242a2:	f240 4013 	movw	r0, #1043	; 0x413
 80242a6:	4286      	cmp	r6, r0
 80242a8:	f340 8470 	ble.w	8024b8c <__ieee754_pow+0xa84>
 80242ac:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 80242b0:	1cf3      	adds	r3, r6, #3
 80242b2:	fa21 f003 	lsr.w	r0, r1, r3
 80242b6:	fa00 f603 	lsl.w	r6, r0, r3
 80242ba:	428e      	cmp	r6, r1
 80242bc:	f47f af58 	bne.w	8024170 <__ieee754_pow+0x68>
 80242c0:	f000 0301 	and.w	r3, r0, #1
 80242c4:	f1c3 0602 	rsb	r6, r3, #2
 80242c8:	e753      	b.n	8024172 <__ieee754_pow+0x6a>
 80242ca:	2d00      	cmp	r5, #0
 80242cc:	f2c0 843e 	blt.w	8024b4c <__ieee754_pow+0xa44>
 80242d0:	46bb      	mov	fp, r7
 80242d2:	46c2      	mov	sl, r8
 80242d4:	e73b      	b.n	802414e <__ieee754_pow+0x46>
 80242d6:	2900      	cmp	r1, #0
 80242d8:	f43f af46 	beq.w	8024168 <__ieee754_pow+0x60>
 80242dc:	e72c      	b.n	8024138 <__ieee754_pow+0x30>
 80242de:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80242e2:	f503 1080 	add.w	r0, r3, #1048576	; 0x100000
 80242e6:	ea50 0302 	orrs.w	r3, r0, r2
 80242ea:	f000 8334 	beq.w	8024956 <__ieee754_pow+0x84e>
 80242ee:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80242f2:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 80242f6:	428c      	cmp	r4, r1
 80242f8:	f340 8394 	ble.w	8024a24 <__ieee754_pow+0x91c>
 80242fc:	2d00      	cmp	r5, #0
 80242fe:	f6bf af26 	bge.w	802414e <__ieee754_pow+0x46>
 8024302:	f04f 0b00 	mov.w	fp, #0
 8024306:	46da      	mov	sl, fp
 8024308:	e721      	b.n	802414e <__ieee754_pow+0x46>
 802430a:	2602      	movs	r6, #2
 802430c:	e731      	b.n	8024172 <__ieee754_pow+0x6a>
 802430e:	4638      	mov	r0, r7
 8024310:	4641      	mov	r1, r8
 8024312:	463a      	mov	r2, r7
 8024314:	4643      	mov	r3, r8
 8024316:	e787      	b.n	8024228 <__ieee754_pow+0x120>
 8024318:	8800759c 	.word	0x8800759c
 802431c:	7e37e43c 	.word	0x7e37e43c
 8024320:	0802c5b0 	.word	0x0802c5b0
 8024324:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8024328:	f280 839a 	bge.w	8024a60 <__ieee754_pow+0x958>
 802432c:	2300      	movs	r3, #0
 802432e:	2200      	movs	r2, #0
 8024330:	f2c4 3340 	movt	r3, #17216	; 0x4340
 8024334:	f8cd c000 	str.w	ip, [sp]
 8024338:	f001 fa52 	bl	80257e0 <__aeabi_dmul>
 802433c:	f8dd c000 	ldr.w	ip, [sp]
 8024340:	460c      	mov	r4, r1
 8024342:	f06f 0534 	mvn.w	r5, #52	; 0x34
 8024346:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
 802434a:	f649 018e 	movw	r1, #39054	; 0x988e
 802434e:	1524      	asrs	r4, r4, #20
 8024350:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 8024354:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8024358:	f2c0 0103 	movt	r1, #3
 802435c:	f043 527f 	orr.w	r2, r3, #1069547520	; 0x3fc00000
 8024360:	197f      	adds	r7, r7, r5
 8024362:	428b      	cmp	r3, r1
 8024364:	970f      	str	r7, [sp, #60]	; 0x3c
 8024366:	f442 1440 	orr.w	r4, r2, #3145728	; 0x300000
 802436a:	f340 8376 	ble.w	8024a5a <__ieee754_pow+0x952>
 802436e:	f24b 6579 	movw	r5, #46713	; 0xb679
 8024372:	f2c0 050b 	movt	r5, #11
 8024376:	42ab      	cmp	r3, r5
 8024378:	f340 8417 	ble.w	8024baa <__ieee754_pow+0xaa2>
 802437c:	2500      	movs	r5, #0
 802437e:	1c79      	adds	r1, r7, #1
 8024380:	910f      	str	r1, [sp, #60]	; 0x3c
 8024382:	f5a4 1480 	sub.w	r4, r4, #1048576	; 0x100000
 8024386:	462a      	mov	r2, r5
 8024388:	00d7      	lsls	r7, r2, #3
 802438a:	4602      	mov	r2, r0
 802438c:	48a6      	ldr	r0, [pc, #664]	; (8024628 <__ieee754_pow+0x520>)
 802438e:	f8cd c000 	str.w	ip, [sp]
 8024392:	19c1      	adds	r1, r0, r7
 8024394:	e9d1 8900 	ldrd	r8, r9, [r1]
 8024398:	4623      	mov	r3, r4
 802439a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 802439e:	4610      	mov	r0, r2
 80243a0:	464b      	mov	r3, r9
 80243a2:	4642      	mov	r2, r8
 80243a4:	4621      	mov	r1, r4
 80243a6:	f001 f867 	bl	8025478 <__aeabi_dsub>
 80243aa:	4642      	mov	r2, r8
 80243ac:	464b      	mov	r3, r9
 80243ae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80243b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80243b6:	f001 f861 	bl	802547c <__adddf3>
 80243ba:	460b      	mov	r3, r1
 80243bc:	2100      	movs	r1, #0
 80243be:	4602      	mov	r2, r0
 80243c0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80243c4:	2000      	movs	r0, #0
 80243c6:	f001 fb35 	bl	8025a34 <__aeabi_ddiv>
 80243ca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80243ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80243d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80243d6:	f001 fa03 	bl	80257e0 <__aeabi_dmul>
 80243da:	1064      	asrs	r4, r4, #1
 80243dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80243e0:	f044 5300 	orr.w	r3, r4, #536870912	; 0x20000000
 80243e4:	f503 2100 	add.w	r1, r3, #524288	; 0x80000
 80243e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80243ec:	2000      	movs	r0, #0
 80243ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80243f2:	9008      	str	r0, [sp, #32]
 80243f4:	194d      	adds	r5, r1, r5
 80243f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80243fa:	2400      	movs	r4, #0
 80243fc:	4622      	mov	r2, r4
 80243fe:	462b      	mov	r3, r5
 8024400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024404:	f001 f9ec 	bl	80257e0 <__aeabi_dmul>
 8024408:	4602      	mov	r2, r0
 802440a:	460b      	mov	r3, r1
 802440c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8024410:	f001 f832 	bl	8025478 <__aeabi_dsub>
 8024414:	4642      	mov	r2, r8
 8024416:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 802441a:	464b      	mov	r3, r9
 802441c:	4620      	mov	r0, r4
 802441e:	4629      	mov	r1, r5
 8024420:	f001 f82a 	bl	8025478 <__aeabi_dsub>
 8024424:	4602      	mov	r2, r0
 8024426:	460b      	mov	r3, r1
 8024428:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802442c:	f001 f824 	bl	8025478 <__aeabi_dsub>
 8024430:	4602      	mov	r2, r0
 8024432:	460b      	mov	r3, r1
 8024434:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024438:	f001 f9d2 	bl	80257e0 <__aeabi_dmul>
 802443c:	4602      	mov	r2, r0
 802443e:	460b      	mov	r3, r1
 8024440:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8024444:	f001 f818 	bl	8025478 <__aeabi_dsub>
 8024448:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802444c:	f001 f9c8 	bl	80257e0 <__aeabi_dmul>
 8024450:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8024454:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8024458:	4602      	mov	r2, r0
 802445a:	460b      	mov	r3, r1
 802445c:	f001 f9c0 	bl	80257e0 <__aeabi_dmul>
 8024460:	4602      	mov	r2, r0
 8024462:	460b      	mov	r3, r1
 8024464:	4604      	mov	r4, r0
 8024466:	460d      	mov	r5, r1
 8024468:	f001 f9ba 	bl	80257e0 <__aeabi_dmul>
 802446c:	a35c      	add	r3, pc, #368	; (adr r3, 80245e0 <__ieee754_pow+0x4d8>)
 802446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024472:	4680      	mov	r8, r0
 8024474:	4689      	mov	r9, r1
 8024476:	4620      	mov	r0, r4
 8024478:	4629      	mov	r1, r5
 802447a:	f001 f9b1 	bl	80257e0 <__aeabi_dmul>
 802447e:	a35a      	add	r3, pc, #360	; (adr r3, 80245e8 <__ieee754_pow+0x4e0>)
 8024480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024484:	f000 fffa 	bl	802547c <__adddf3>
 8024488:	4622      	mov	r2, r4
 802448a:	462b      	mov	r3, r5
 802448c:	f001 f9a8 	bl	80257e0 <__aeabi_dmul>
 8024490:	a357      	add	r3, pc, #348	; (adr r3, 80245f0 <__ieee754_pow+0x4e8>)
 8024492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024496:	f000 fff1 	bl	802547c <__adddf3>
 802449a:	4622      	mov	r2, r4
 802449c:	462b      	mov	r3, r5
 802449e:	f001 f99f 	bl	80257e0 <__aeabi_dmul>
 80244a2:	a355      	add	r3, pc, #340	; (adr r3, 80245f8 <__ieee754_pow+0x4f0>)
 80244a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80244a8:	f000 ffe8 	bl	802547c <__adddf3>
 80244ac:	4622      	mov	r2, r4
 80244ae:	462b      	mov	r3, r5
 80244b0:	f001 f996 	bl	80257e0 <__aeabi_dmul>
 80244b4:	a352      	add	r3, pc, #328	; (adr r3, 8024600 <__ieee754_pow+0x4f8>)
 80244b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80244ba:	f000 ffdf 	bl	802547c <__adddf3>
 80244be:	4622      	mov	r2, r4
 80244c0:	462b      	mov	r3, r5
 80244c2:	f001 f98d 	bl	80257e0 <__aeabi_dmul>
 80244c6:	a350      	add	r3, pc, #320	; (adr r3, 8024608 <__ieee754_pow+0x500>)
 80244c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80244cc:	f000 ffd6 	bl	802547c <__adddf3>
 80244d0:	4602      	mov	r2, r0
 80244d2:	460b      	mov	r3, r1
 80244d4:	4640      	mov	r0, r8
 80244d6:	4649      	mov	r1, r9
 80244d8:	f001 f982 	bl	80257e0 <__aeabi_dmul>
 80244dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80244e0:	4604      	mov	r4, r0
 80244e2:	460d      	mov	r5, r1
 80244e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80244e8:	f000 ffc8 	bl	802547c <__adddf3>
 80244ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80244f0:	f001 f976 	bl	80257e0 <__aeabi_dmul>
 80244f4:	4622      	mov	r2, r4
 80244f6:	462b      	mov	r3, r5
 80244f8:	f000 ffc0 	bl	802547c <__adddf3>
 80244fc:	4680      	mov	r8, r0
 80244fe:	4689      	mov	r9, r1
 8024500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024504:	4602      	mov	r2, r0
 8024506:	460b      	mov	r3, r1
 8024508:	f001 f96a 	bl	80257e0 <__aeabi_dmul>
 802450c:	2300      	movs	r3, #0
 802450e:	2200      	movs	r2, #0
 8024510:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8024514:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8024518:	f000 ffb0 	bl	802547c <__adddf3>
 802451c:	4642      	mov	r2, r8
 802451e:	464b      	mov	r3, r9
 8024520:	f000 ffac 	bl	802547c <__adddf3>
 8024524:	9b08      	ldr	r3, [sp, #32]
 8024526:	460d      	mov	r5, r1
 8024528:	461c      	mov	r4, r3
 802452a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802452e:	461a      	mov	r2, r3
 8024530:	462b      	mov	r3, r5
 8024532:	f001 f955 	bl	80257e0 <__aeabi_dmul>
 8024536:	4622      	mov	r2, r4
 8024538:	462b      	mov	r3, r5
 802453a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802453e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024542:	f001 f94d 	bl	80257e0 <__aeabi_dmul>
 8024546:	2300      	movs	r3, #0
 8024548:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802454c:	2200      	movs	r2, #0
 802454e:	4620      	mov	r0, r4
 8024550:	4629      	mov	r1, r5
 8024552:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8024556:	f000 ff8f 	bl	8025478 <__aeabi_dsub>
 802455a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 802455e:	f000 ff8b 	bl	8025478 <__aeabi_dsub>
 8024562:	4602      	mov	r2, r0
 8024564:	460b      	mov	r3, r1
 8024566:	4640      	mov	r0, r8
 8024568:	4649      	mov	r1, r9
 802456a:	f000 ff85 	bl	8025478 <__aeabi_dsub>
 802456e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024572:	f001 f935 	bl	80257e0 <__aeabi_dmul>
 8024576:	4602      	mov	r2, r0
 8024578:	460b      	mov	r3, r1
 802457a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802457e:	f000 ff7d 	bl	802547c <__adddf3>
 8024582:	4680      	mov	r8, r0
 8024584:	4689      	mov	r9, r1
 8024586:	4642      	mov	r2, r8
 8024588:	464b      	mov	r3, r9
 802458a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802458e:	f000 ff75 	bl	802547c <__adddf3>
 8024592:	9808      	ldr	r0, [sp, #32]
 8024594:	a31e      	add	r3, pc, #120	; (adr r3, 8024610 <__ieee754_pow+0x508>)
 8024596:	e9d3 2300 	ldrd	r2, r3, [r3]
 802459a:	4604      	mov	r4, r0
 802459c:	460d      	mov	r5, r1
 802459e:	f001 f91f 	bl	80257e0 <__aeabi_dmul>
 80245a2:	a31d      	add	r3, pc, #116	; (adr r3, 8024618 <__ieee754_pow+0x510>)
 80245a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80245a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80245ac:	4620      	mov	r0, r4
 80245ae:	4629      	mov	r1, r5
 80245b0:	f001 f916 	bl	80257e0 <__aeabi_dmul>
 80245b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80245b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80245bc:	4620      	mov	r0, r4
 80245be:	4629      	mov	r1, r5
 80245c0:	f000 ff5a 	bl	8025478 <__aeabi_dsub>
 80245c4:	4602      	mov	r2, r0
 80245c6:	460b      	mov	r3, r1
 80245c8:	4640      	mov	r0, r8
 80245ca:	4649      	mov	r1, r9
 80245cc:	f000 ff54 	bl	8025478 <__aeabi_dsub>
 80245d0:	a313      	add	r3, pc, #76	; (adr r3, 8024620 <__ieee754_pow+0x518>)
 80245d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80245d6:	f001 f903 	bl	80257e0 <__aeabi_dmul>
 80245da:	4602      	mov	r2, r0
 80245dc:	460b      	mov	r3, r1
 80245de:	e025      	b.n	802462c <__ieee754_pow+0x524>
 80245e0:	4a454eef 	.word	0x4a454eef
 80245e4:	3fca7e28 	.word	0x3fca7e28
 80245e8:	93c9db65 	.word	0x93c9db65
 80245ec:	3fcd864a 	.word	0x3fcd864a
 80245f0:	a91d4101 	.word	0xa91d4101
 80245f4:	3fd17460 	.word	0x3fd17460
 80245f8:	518f264d 	.word	0x518f264d
 80245fc:	3fd55555 	.word	0x3fd55555
 8024600:	db6fabff 	.word	0xdb6fabff
 8024604:	3fdb6db6 	.word	0x3fdb6db6
 8024608:	33333303 	.word	0x33333303
 802460c:	3fe33333 	.word	0x3fe33333
 8024610:	e0000000 	.word	0xe0000000
 8024614:	3feec709 	.word	0x3feec709
 8024618:	145b01f5 	.word	0x145b01f5
 802461c:	be3e2fe0 	.word	0xbe3e2fe0
 8024620:	dc3a03fd 	.word	0xdc3a03fd
 8024624:	3feec709 	.word	0x3feec709
 8024628:	0802c528 	.word	0x0802c528
 802462c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8024630:	f000 ff24 	bl	802547c <__adddf3>
 8024634:	4aac      	ldr	r2, [pc, #688]	; (80248e8 <__ieee754_pow+0x7e0>)
 8024636:	19d3      	adds	r3, r2, r7
 8024638:	e9d3 2300 	ldrd	r2, r3, [r3]
 802463c:	f000 ff1e 	bl	802547c <__adddf3>
 8024640:	4680      	mov	r8, r0
 8024642:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8024644:	4689      	mov	r9, r1
 8024646:	f001 f865 	bl	8025714 <__aeabi_i2d>
 802464a:	460d      	mov	r5, r1
 802464c:	49a7      	ldr	r1, [pc, #668]	; (80248ec <__ieee754_pow+0x7e4>)
 802464e:	19cf      	adds	r7, r1, r7
 8024650:	4604      	mov	r4, r0
 8024652:	e9d7 0100 	ldrd	r0, r1, [r7]
 8024656:	4642      	mov	r2, r8
 8024658:	464b      	mov	r3, r9
 802465a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802465e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024662:	f000 ff0b 	bl	802547c <__adddf3>
 8024666:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802466a:	f000 ff07 	bl	802547c <__adddf3>
 802466e:	4622      	mov	r2, r4
 8024670:	462b      	mov	r3, r5
 8024672:	f000 ff03 	bl	802547c <__adddf3>
 8024676:	9a08      	ldr	r2, [sp, #32]
 8024678:	462b      	mov	r3, r5
 802467a:	4610      	mov	r0, r2
 802467c:	4622      	mov	r2, r4
 802467e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024682:	f000 fef9 	bl	8025478 <__aeabi_dsub>
 8024686:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802468a:	f000 fef5 	bl	8025478 <__aeabi_dsub>
 802468e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8024692:	f000 fef1 	bl	8025478 <__aeabi_dsub>
 8024696:	4602      	mov	r2, r0
 8024698:	460b      	mov	r3, r1
 802469a:	4640      	mov	r0, r8
 802469c:	4649      	mov	r1, r9
 802469e:	f000 feeb 	bl	8025478 <__aeabi_dsub>
 80246a2:	f8dd c000 	ldr.w	ip, [sp]
 80246a6:	4680      	mov	r8, r0
 80246a8:	4689      	mov	r9, r1
 80246aa:	3e01      	subs	r6, #1
 80246ac:	ea56 060c 	orrs.w	r6, r6, ip
 80246b0:	f040 81b1 	bne.w	8024a16 <__ieee754_pow+0x90e>
 80246b4:	2100      	movs	r1, #0
 80246b6:	2000      	movs	r0, #0
 80246b8:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 80246bc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80246c0:	2400      	movs	r4, #0
 80246c2:	4622      	mov	r2, r4
 80246c4:	4653      	mov	r3, sl
 80246c6:	4658      	mov	r0, fp
 80246c8:	4651      	mov	r1, sl
 80246ca:	f000 fed5 	bl	8025478 <__aeabi_dsub>
 80246ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80246d2:	f001 f885 	bl	80257e0 <__aeabi_dmul>
 80246d6:	4655      	mov	r5, sl
 80246d8:	4606      	mov	r6, r0
 80246da:	460f      	mov	r7, r1
 80246dc:	4642      	mov	r2, r8
 80246de:	464b      	mov	r3, r9
 80246e0:	4658      	mov	r0, fp
 80246e2:	4629      	mov	r1, r5
 80246e4:	f001 f87c 	bl	80257e0 <__aeabi_dmul>
 80246e8:	4602      	mov	r2, r0
 80246ea:	460b      	mov	r3, r1
 80246ec:	4630      	mov	r0, r6
 80246ee:	4639      	mov	r1, r7
 80246f0:	f000 fec4 	bl	802547c <__adddf3>
 80246f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80246f8:	4682      	mov	sl, r0
 80246fa:	468b      	mov	fp, r1
 80246fc:	4620      	mov	r0, r4
 80246fe:	4629      	mov	r1, r5
 8024700:	f001 f86e 	bl	80257e0 <__aeabi_dmul>
 8024704:	4604      	mov	r4, r0
 8024706:	460d      	mov	r5, r1
 8024708:	4650      	mov	r0, sl
 802470a:	4659      	mov	r1, fp
 802470c:	4622      	mov	r2, r4
 802470e:	462b      	mov	r3, r5
 8024710:	f000 feb4 	bl	802547c <__adddf3>
 8024714:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8024718:	f2c4 088f 	movt	r8, #16527	; 0x408f
 802471c:	4541      	cmp	r1, r8
 802471e:	4606      	mov	r6, r0
 8024720:	460f      	mov	r7, r1
 8024722:	4689      	mov	r9, r1
 8024724:	f340 8121 	ble.w	802496a <__ieee754_pow+0x862>
 8024728:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 802472c:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 8024730:	ea51 0306 	orrs.w	r3, r1, r6
 8024734:	f040 8216 	bne.w	8024b64 <__ieee754_pow+0xa5c>
 8024738:	a359      	add	r3, pc, #356	; (adr r3, 80248a0 <__ieee754_pow+0x798>)
 802473a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802473e:	4650      	mov	r0, sl
 8024740:	4659      	mov	r1, fp
 8024742:	f000 fe9b 	bl	802547c <__adddf3>
 8024746:	4622      	mov	r2, r4
 8024748:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802474c:	462b      	mov	r3, r5
 802474e:	4630      	mov	r0, r6
 8024750:	4639      	mov	r1, r7
 8024752:	f000 fe91 	bl	8025478 <__aeabi_dsub>
 8024756:	4602      	mov	r2, r0
 8024758:	460b      	mov	r3, r1
 802475a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802475e:	f001 facf 	bl	8025d00 <__aeabi_dcmpgt>
 8024762:	2800      	cmp	r0, #0
 8024764:	f040 81fe 	bne.w	8024b64 <__ieee754_pow+0xa5c>
 8024768:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 802476c:	2600      	movs	r6, #0
 802476e:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 8024772:	45b0      	cmp	r8, r6
 8024774:	f300 8117 	bgt.w	80249a6 <__ieee754_pow+0x89e>
 8024778:	f04f 0c00 	mov.w	ip, #0
 802477c:	f8cd c008 	str.w	ip, [sp, #8]
 8024780:	2600      	movs	r6, #0
 8024782:	a349      	add	r3, pc, #292	; (adr r3, 80248a8 <__ieee754_pow+0x7a0>)
 8024784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024788:	4630      	mov	r0, r6
 802478a:	4639      	mov	r1, r7
 802478c:	f8cd c000 	str.w	ip, [sp]
 8024790:	f001 f826 	bl	80257e0 <__aeabi_dmul>
 8024794:	4622      	mov	r2, r4
 8024796:	4680      	mov	r8, r0
 8024798:	4689      	mov	r9, r1
 802479a:	462b      	mov	r3, r5
 802479c:	4630      	mov	r0, r6
 802479e:	4639      	mov	r1, r7
 80247a0:	f000 fe6a 	bl	8025478 <__aeabi_dsub>
 80247a4:	4602      	mov	r2, r0
 80247a6:	460b      	mov	r3, r1
 80247a8:	4650      	mov	r0, sl
 80247aa:	4659      	mov	r1, fp
 80247ac:	f000 fe64 	bl	8025478 <__aeabi_dsub>
 80247b0:	a33f      	add	r3, pc, #252	; (adr r3, 80248b0 <__ieee754_pow+0x7a8>)
 80247b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80247b6:	f001 f813 	bl	80257e0 <__aeabi_dmul>
 80247ba:	a33f      	add	r3, pc, #252	; (adr r3, 80248b8 <__ieee754_pow+0x7b0>)
 80247bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80247c0:	4604      	mov	r4, r0
 80247c2:	460d      	mov	r5, r1
 80247c4:	4630      	mov	r0, r6
 80247c6:	4639      	mov	r1, r7
 80247c8:	f001 f80a 	bl	80257e0 <__aeabi_dmul>
 80247cc:	4602      	mov	r2, r0
 80247ce:	460b      	mov	r3, r1
 80247d0:	4620      	mov	r0, r4
 80247d2:	4629      	mov	r1, r5
 80247d4:	f000 fe52 	bl	802547c <__adddf3>
 80247d8:	4606      	mov	r6, r0
 80247da:	460f      	mov	r7, r1
 80247dc:	4632      	mov	r2, r6
 80247de:	463b      	mov	r3, r7
 80247e0:	4640      	mov	r0, r8
 80247e2:	4649      	mov	r1, r9
 80247e4:	f000 fe4a 	bl	802547c <__adddf3>
 80247e8:	4642      	mov	r2, r8
 80247ea:	464b      	mov	r3, r9
 80247ec:	4604      	mov	r4, r0
 80247ee:	460d      	mov	r5, r1
 80247f0:	f000 fe42 	bl	8025478 <__aeabi_dsub>
 80247f4:	4602      	mov	r2, r0
 80247f6:	460b      	mov	r3, r1
 80247f8:	4630      	mov	r0, r6
 80247fa:	4639      	mov	r1, r7
 80247fc:	f000 fe3c 	bl	8025478 <__aeabi_dsub>
 8024800:	4622      	mov	r2, r4
 8024802:	4682      	mov	sl, r0
 8024804:	468b      	mov	fp, r1
 8024806:	462b      	mov	r3, r5
 8024808:	4620      	mov	r0, r4
 802480a:	4629      	mov	r1, r5
 802480c:	f000 ffe8 	bl	80257e0 <__aeabi_dmul>
 8024810:	a32b      	add	r3, pc, #172	; (adr r3, 80248c0 <__ieee754_pow+0x7b8>)
 8024812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024816:	4606      	mov	r6, r0
 8024818:	460f      	mov	r7, r1
 802481a:	f000 ffe1 	bl	80257e0 <__aeabi_dmul>
 802481e:	a32a      	add	r3, pc, #168	; (adr r3, 80248c8 <__ieee754_pow+0x7c0>)
 8024820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024824:	f000 fe28 	bl	8025478 <__aeabi_dsub>
 8024828:	4632      	mov	r2, r6
 802482a:	463b      	mov	r3, r7
 802482c:	f000 ffd8 	bl	80257e0 <__aeabi_dmul>
 8024830:	a327      	add	r3, pc, #156	; (adr r3, 80248d0 <__ieee754_pow+0x7c8>)
 8024832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024836:	f000 fe21 	bl	802547c <__adddf3>
 802483a:	4632      	mov	r2, r6
 802483c:	463b      	mov	r3, r7
 802483e:	f000 ffcf 	bl	80257e0 <__aeabi_dmul>
 8024842:	a325      	add	r3, pc, #148	; (adr r3, 80248d8 <__ieee754_pow+0x7d0>)
 8024844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024848:	f000 fe16 	bl	8025478 <__aeabi_dsub>
 802484c:	4632      	mov	r2, r6
 802484e:	463b      	mov	r3, r7
 8024850:	f000 ffc6 	bl	80257e0 <__aeabi_dmul>
 8024854:	a322      	add	r3, pc, #136	; (adr r3, 80248e0 <__ieee754_pow+0x7d8>)
 8024856:	e9d3 2300 	ldrd	r2, r3, [r3]
 802485a:	f000 fe0f 	bl	802547c <__adddf3>
 802485e:	4632      	mov	r2, r6
 8024860:	463b      	mov	r3, r7
 8024862:	f000 ffbd 	bl	80257e0 <__aeabi_dmul>
 8024866:	4602      	mov	r2, r0
 8024868:	460b      	mov	r3, r1
 802486a:	4620      	mov	r0, r4
 802486c:	4629      	mov	r1, r5
 802486e:	f000 fe03 	bl	8025478 <__aeabi_dsub>
 8024872:	4606      	mov	r6, r0
 8024874:	460f      	mov	r7, r1
 8024876:	4632      	mov	r2, r6
 8024878:	463b      	mov	r3, r7
 802487a:	4620      	mov	r0, r4
 802487c:	4629      	mov	r1, r5
 802487e:	f000 ffaf 	bl	80257e0 <__aeabi_dmul>
 8024882:	2200      	movs	r2, #0
 8024884:	4680      	mov	r8, r0
 8024886:	4689      	mov	r9, r1
 8024888:	4630      	mov	r0, r6
 802488a:	4639      	mov	r1, r7
 802488c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8024890:	f000 fdf2 	bl	8025478 <__aeabi_dsub>
 8024894:	4602      	mov	r2, r0
 8024896:	460b      	mov	r3, r1
 8024898:	4640      	mov	r0, r8
 802489a:	4649      	mov	r1, r9
 802489c:	e028      	b.n	80248f0 <__ieee754_pow+0x7e8>
 802489e:	bf00      	nop
 80248a0:	652b82fe 	.word	0x652b82fe
 80248a4:	3c971547 	.word	0x3c971547
 80248a8:	00000000 	.word	0x00000000
 80248ac:	3fe62e43 	.word	0x3fe62e43
 80248b0:	fefa39ef 	.word	0xfefa39ef
 80248b4:	3fe62e42 	.word	0x3fe62e42
 80248b8:	0ca86c39 	.word	0x0ca86c39
 80248bc:	be205c61 	.word	0xbe205c61
 80248c0:	72bea4d0 	.word	0x72bea4d0
 80248c4:	3e663769 	.word	0x3e663769
 80248c8:	c5d26bf1 	.word	0xc5d26bf1
 80248cc:	3ebbbd41 	.word	0x3ebbbd41
 80248d0:	af25de2c 	.word	0xaf25de2c
 80248d4:	3f11566a 	.word	0x3f11566a
 80248d8:	16bebd93 	.word	0x16bebd93
 80248dc:	3f66c16c 	.word	0x3f66c16c
 80248e0:	5555553e 	.word	0x5555553e
 80248e4:	3fc55555 	.word	0x3fc55555
 80248e8:	0802c518 	.word	0x0802c518
 80248ec:	0802c508 	.word	0x0802c508
 80248f0:	f001 f8a0 	bl	8025a34 <__aeabi_ddiv>
 80248f4:	4652      	mov	r2, sl
 80248f6:	4606      	mov	r6, r0
 80248f8:	460f      	mov	r7, r1
 80248fa:	4620      	mov	r0, r4
 80248fc:	4629      	mov	r1, r5
 80248fe:	465b      	mov	r3, fp
 8024900:	f000 ff6e 	bl	80257e0 <__aeabi_dmul>
 8024904:	4652      	mov	r2, sl
 8024906:	465b      	mov	r3, fp
 8024908:	f000 fdb8 	bl	802547c <__adddf3>
 802490c:	4602      	mov	r2, r0
 802490e:	460b      	mov	r3, r1
 8024910:	4630      	mov	r0, r6
 8024912:	4639      	mov	r1, r7
 8024914:	f000 fdb0 	bl	8025478 <__aeabi_dsub>
 8024918:	4622      	mov	r2, r4
 802491a:	462b      	mov	r3, r5
 802491c:	f000 fdac 	bl	8025478 <__aeabi_dsub>
 8024920:	460b      	mov	r3, r1
 8024922:	2100      	movs	r1, #0
 8024924:	4602      	mov	r2, r0
 8024926:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802492a:	2000      	movs	r0, #0
 802492c:	f000 fda4 	bl	8025478 <__aeabi_dsub>
 8024930:	f8dd c000 	ldr.w	ip, [sp]
 8024934:	eb0c 0301 	add.w	r3, ip, r1
 8024938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 802493c:	4602      	mov	r2, r0
 802493e:	4604      	mov	r4, r0
 8024940:	460d      	mov	r5, r1
 8024942:	f2c0 814a 	blt.w	8024bda <__ieee754_pow+0xad2>
 8024946:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802494a:	f000 ff49 	bl	80257e0 <__aeabi_dmul>
 802494e:	4683      	mov	fp, r0
 8024950:	468a      	mov	sl, r1
 8024952:	f7ff bbfc 	b.w	802414e <__ieee754_pow+0x46>
 8024956:	f04f 0a00 	mov.w	sl, #0
 802495a:	468b      	mov	fp, r1
 802495c:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8024960:	f7ff bbf5 	b.w	802414e <__ieee754_pow+0x46>
 8024964:	4638      	mov	r0, r7
 8024966:	4641      	mov	r1, r8
 8024968:	e485      	b.n	8024276 <__ieee754_pow+0x16e>
 802496a:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 802496e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8024972:	f2c4 0390 	movt	r3, #16528	; 0x4090
 8024976:	4598      	cmp	r8, r3
 8024978:	f77f aef8 	ble.w	802476c <__ieee754_pow+0x664>
 802497c:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8024980:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 8024984:	18cb      	adds	r3, r1, r3
 8024986:	4303      	orrs	r3, r0
 8024988:	f040 8114 	bne.w	8024bb4 <__ieee754_pow+0xaac>
 802498c:	4622      	mov	r2, r4
 802498e:	462b      	mov	r3, r5
 8024990:	f000 fd72 	bl	8025478 <__aeabi_dsub>
 8024994:	4602      	mov	r2, r0
 8024996:	460b      	mov	r3, r1
 8024998:	4650      	mov	r0, sl
 802499a:	4659      	mov	r1, fp
 802499c:	f001 f99c 	bl	8025cd8 <__aeabi_dcmple>
 80249a0:	2800      	cmp	r0, #0
 80249a2:	f040 8107 	bne.w	8024bb4 <__ieee754_pow+0xaac>
 80249a6:	ea4f 5728 	mov.w	r7, r8, asr #20
 80249aa:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 80249ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80249b2:	fa43 f302 	asr.w	r3, r3, r2
 80249b6:	eb03 0109 	add.w	r1, r3, r9
 80249ba:	f3c1 500a 	ubfx	r0, r1, #20, #11
 80249be:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80249c2:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 80249c6:	f2c0 060f 	movt	r6, #15
 80249ca:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 80249ce:	fa46 f307 	asr.w	r3, r6, r7
 80249d2:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 80249d6:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 80249da:	ea21 0303 	bic.w	r3, r1, r3
 80249de:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 80249e2:	1cc1      	adds	r1, r0, #3
 80249e4:	2200      	movs	r2, #0
 80249e6:	fa47 f601 	asr.w	r6, r7, r1
 80249ea:	f1b9 0f00 	cmp.w	r9, #0
 80249ee:	9602      	str	r6, [sp, #8]
 80249f0:	f2c0 80f0 	blt.w	8024bd4 <__ieee754_pow+0xacc>
 80249f4:	4620      	mov	r0, r4
 80249f6:	4629      	mov	r1, r5
 80249f8:	f000 fd3e 	bl	8025478 <__aeabi_dsub>
 80249fc:	4604      	mov	r4, r0
 80249fe:	460d      	mov	r5, r1
 8024a00:	4622      	mov	r2, r4
 8024a02:	4650      	mov	r0, sl
 8024a04:	4659      	mov	r1, fp
 8024a06:	462b      	mov	r3, r5
 8024a08:	f000 fd38 	bl	802547c <__adddf3>
 8024a0c:	9a02      	ldr	r2, [sp, #8]
 8024a0e:	460f      	mov	r7, r1
 8024a10:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 8024a14:	e6b4      	b.n	8024780 <__ieee754_pow+0x678>
 8024a16:	2300      	movs	r3, #0
 8024a18:	2200      	movs	r2, #0
 8024a1a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024a1e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8024a22:	e64d      	b.n	80246c0 <__ieee754_pow+0x5b8>
 8024a24:	2d00      	cmp	r5, #0
 8024a26:	f6bf ac6c 	bge.w	8024302 <__ieee754_pow+0x1fa>
 8024a2a:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8024a2e:	f7ff bb8e 	b.w	802414e <__ieee754_pow+0x46>
 8024a32:	2d00      	cmp	r5, #0
 8024a34:	f6bf ac65 	bge.w	8024302 <__ieee754_pow+0x1fa>
 8024a38:	e41a      	b.n	8024270 <__ieee754_pow+0x168>
 8024a3a:	460b      	mov	r3, r1
 8024a3c:	2100      	movs	r1, #0
 8024a3e:	4602      	mov	r2, r0
 8024a40:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024a44:	2000      	movs	r0, #0
 8024a46:	f8cd c000 	str.w	ip, [sp]
 8024a4a:	f000 fff3 	bl	8025a34 <__aeabi_ddiv>
 8024a4e:	f8dd c000 	ldr.w	ip, [sp]
 8024a52:	4683      	mov	fp, r0
 8024a54:	468a      	mov	sl, r1
 8024a56:	f7ff bbd8 	b.w	802420a <__ieee754_pow+0x102>
 8024a5a:	2500      	movs	r5, #0
 8024a5c:	462a      	mov	r2, r5
 8024a5e:	e493      	b.n	8024388 <__ieee754_pow+0x280>
 8024a60:	2500      	movs	r5, #0
 8024a62:	e470      	b.n	8024346 <__ieee754_pow+0x23e>
 8024a64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8024a68:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8024a6c:	4294      	cmp	r4, r2
 8024a6e:	dde0      	ble.n	8024a32 <__ieee754_pow+0x92a>
 8024a70:	2300      	movs	r3, #0
 8024a72:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024a76:	429c      	cmp	r4, r3
 8024a78:	f73f abf8 	bgt.w	802426c <__ieee754_pow+0x164>
 8024a7c:	2300      	movs	r3, #0
 8024a7e:	2200      	movs	r2, #0
 8024a80:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024a84:	f8cd c000 	str.w	ip, [sp]
 8024a88:	f000 fcf6 	bl	8025478 <__aeabi_dsub>
 8024a8c:	a35a      	add	r3, pc, #360	; (adr r3, 8024bf8 <__ieee754_pow+0xaf0>)
 8024a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024a92:	4607      	mov	r7, r0
 8024a94:	460c      	mov	r4, r1
 8024a96:	f000 fea3 	bl	80257e0 <__aeabi_dmul>
 8024a9a:	a359      	add	r3, pc, #356	; (adr r3, 8024c00 <__ieee754_pow+0xaf8>)
 8024a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024aa0:	4680      	mov	r8, r0
 8024aa2:	4689      	mov	r9, r1
 8024aa4:	4638      	mov	r0, r7
 8024aa6:	4621      	mov	r1, r4
 8024aa8:	f000 fe9a 	bl	80257e0 <__aeabi_dmul>
 8024aac:	463a      	mov	r2, r7
 8024aae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024ab2:	4623      	mov	r3, r4
 8024ab4:	4638      	mov	r0, r7
 8024ab6:	4621      	mov	r1, r4
 8024ab8:	f000 fe92 	bl	80257e0 <__aeabi_dmul>
 8024abc:	2300      	movs	r3, #0
 8024abe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8024ac2:	2200      	movs	r2, #0
 8024ac4:	4638      	mov	r0, r7
 8024ac6:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 8024aca:	4621      	mov	r1, r4
 8024acc:	f000 fe88 	bl	80257e0 <__aeabi_dmul>
 8024ad0:	4602      	mov	r2, r0
 8024ad2:	460b      	mov	r3, r1
 8024ad4:	a14c      	add	r1, pc, #304	; (adr r1, 8024c08 <__ieee754_pow+0xb00>)
 8024ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024ada:	f000 fccd 	bl	8025478 <__aeabi_dsub>
 8024ade:	463a      	mov	r2, r7
 8024ae0:	4623      	mov	r3, r4
 8024ae2:	f000 fe7d 	bl	80257e0 <__aeabi_dmul>
 8024ae6:	460b      	mov	r3, r1
 8024ae8:	2100      	movs	r1, #0
 8024aea:	4602      	mov	r2, r0
 8024aec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8024af0:	2000      	movs	r0, #0
 8024af2:	f000 fcc1 	bl	8025478 <__aeabi_dsub>
 8024af6:	4602      	mov	r2, r0
 8024af8:	460b      	mov	r3, r1
 8024afa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024afe:	f000 fe6f 	bl	80257e0 <__aeabi_dmul>
 8024b02:	a343      	add	r3, pc, #268	; (adr r3, 8024c10 <__ieee754_pow+0xb08>)
 8024b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b08:	f000 fe6a 	bl	80257e0 <__aeabi_dmul>
 8024b0c:	4602      	mov	r2, r0
 8024b0e:	460b      	mov	r3, r1
 8024b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024b14:	f000 fcb0 	bl	8025478 <__aeabi_dsub>
 8024b18:	4607      	mov	r7, r0
 8024b1a:	460d      	mov	r5, r1
 8024b1c:	4640      	mov	r0, r8
 8024b1e:	4649      	mov	r1, r9
 8024b20:	463a      	mov	r2, r7
 8024b22:	462b      	mov	r3, r5
 8024b24:	f000 fcaa 	bl	802547c <__adddf3>
 8024b28:	4642      	mov	r2, r8
 8024b2a:	464b      	mov	r3, r9
 8024b2c:	2000      	movs	r0, #0
 8024b2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024b32:	f000 fca1 	bl	8025478 <__aeabi_dsub>
 8024b36:	4602      	mov	r2, r0
 8024b38:	460b      	mov	r3, r1
 8024b3a:	4638      	mov	r0, r7
 8024b3c:	4629      	mov	r1, r5
 8024b3e:	f000 fc9b 	bl	8025478 <__aeabi_dsub>
 8024b42:	f8dd c000 	ldr.w	ip, [sp]
 8024b46:	4680      	mov	r8, r0
 8024b48:	4689      	mov	r9, r1
 8024b4a:	e5ae      	b.n	80246aa <__ieee754_pow+0x5a2>
 8024b4c:	2100      	movs	r1, #0
 8024b4e:	463a      	mov	r2, r7
 8024b50:	4643      	mov	r3, r8
 8024b52:	2000      	movs	r0, #0
 8024b54:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024b58:	f000 ff6c 	bl	8025a34 <__aeabi_ddiv>
 8024b5c:	4683      	mov	fp, r0
 8024b5e:	468a      	mov	sl, r1
 8024b60:	f7ff baf5 	b.w	802414e <__ieee754_pow+0x46>
 8024b64:	a32c      	add	r3, pc, #176	; (adr r3, 8024c18 <__ieee754_pow+0xb10>)
 8024b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024b6e:	f000 fe37 	bl	80257e0 <__aeabi_dmul>
 8024b72:	a329      	add	r3, pc, #164	; (adr r3, 8024c18 <__ieee754_pow+0xb10>)
 8024b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b78:	f000 fe32 	bl	80257e0 <__aeabi_dmul>
 8024b7c:	4683      	mov	fp, r0
 8024b7e:	468a      	mov	sl, r1
 8024b80:	f7ff bae5 	b.w	802414e <__ieee754_pow+0x46>
 8024b84:	2e01      	cmp	r6, #1
 8024b86:	f47f aae2 	bne.w	802414e <__ieee754_pow+0x46>
 8024b8a:	e74e      	b.n	8024a2a <__ieee754_pow+0x922>
 8024b8c:	2900      	cmp	r1, #0
 8024b8e:	f47f ab20 	bne.w	80241d2 <__ieee754_pow+0xca>
 8024b92:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 8024b96:	1cde      	adds	r6, r3, #3
 8024b98:	fa49 f306 	asr.w	r3, r9, r6
 8024b9c:	fa03 f006 	lsl.w	r0, r3, r6
 8024ba0:	4548      	cmp	r0, r9
 8024ba2:	d020      	beq.n	8024be6 <__ieee754_pow+0xade>
 8024ba4:	460e      	mov	r6, r1
 8024ba6:	f7ff baec 	b.w	8024182 <__ieee754_pow+0x7a>
 8024baa:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 8024bae:	2201      	movs	r2, #1
 8024bb0:	f7ff bbea 	b.w	8024388 <__ieee754_pow+0x280>
 8024bb4:	a31a      	add	r3, pc, #104	; (adr r3, 8024c20 <__ieee754_pow+0xb18>)
 8024bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024bba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024bbe:	f000 fe0f 	bl	80257e0 <__aeabi_dmul>
 8024bc2:	a317      	add	r3, pc, #92	; (adr r3, 8024c20 <__ieee754_pow+0xb18>)
 8024bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024bc8:	f000 fe0a 	bl	80257e0 <__aeabi_dmul>
 8024bcc:	4683      	mov	fp, r0
 8024bce:	468a      	mov	sl, r1
 8024bd0:	f7ff babd 	b.w	802414e <__ieee754_pow+0x46>
 8024bd4:	4270      	negs	r0, r6
 8024bd6:	9002      	str	r0, [sp, #8]
 8024bd8:	e70c      	b.n	80249f4 <__ieee754_pow+0x8ec>
 8024bda:	9a02      	ldr	r2, [sp, #8]
 8024bdc:	f000 fbb8 	bl	8025350 <scalbn>
 8024be0:	4602      	mov	r2, r0
 8024be2:	460b      	mov	r3, r1
 8024be4:	e6af      	b.n	8024946 <__ieee754_pow+0x83e>
 8024be6:	f003 0101 	and.w	r1, r3, #1
 8024bea:	f1c1 0602 	rsb	r6, r1, #2
 8024bee:	f7ff bac8 	b.w	8024182 <__ieee754_pow+0x7a>
 8024bf2:	bf00      	nop
 8024bf4:	f3af 8000 	nop.w
 8024bf8:	60000000 	.word	0x60000000
 8024bfc:	3ff71547 	.word	0x3ff71547
 8024c00:	f85ddf44 	.word	0xf85ddf44
 8024c04:	3e54ae0b 	.word	0x3e54ae0b
 8024c08:	55555555 	.word	0x55555555
 8024c0c:	3fd55555 	.word	0x3fd55555
 8024c10:	652b82fe 	.word	0x652b82fe
 8024c14:	3ff71547 	.word	0x3ff71547
 8024c18:	8800759c 	.word	0x8800759c
 8024c1c:	7e37e43c 	.word	0x7e37e43c
 8024c20:	c2f8f359 	.word	0xc2f8f359
 8024c24:	01a56e1f 	.word	0x01a56e1f

08024c28 <__ieee754_sqrt>:
 8024c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8024c2c:	2700      	movs	r7, #0
 8024c2e:	46b9      	mov	r9, r7
 8024c30:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8024c34:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 8024c38:	400f      	ands	r7, r1
 8024c3a:	454f      	cmp	r7, r9
 8024c3c:	4604      	mov	r4, r0
 8024c3e:	460d      	mov	r5, r1
 8024c40:	4602      	mov	r2, r0
 8024c42:	460b      	mov	r3, r1
 8024c44:	460e      	mov	r6, r1
 8024c46:	4680      	mov	r8, r0
 8024c48:	f000 80d4 	beq.w	8024df4 <__ieee754_sqrt+0x1cc>
 8024c4c:	2900      	cmp	r1, #0
 8024c4e:	f340 80ae 	ble.w	8024dae <__ieee754_sqrt+0x186>
 8024c52:	150c      	asrs	r4, r1, #20
 8024c54:	f000 80b8 	beq.w	8024dc8 <__ieee754_sqrt+0x1a0>
 8024c58:	f026 457f 	bic.w	r5, r6, #4278190080	; 0xff000000
 8024c5c:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8024c60:	f425 0670 	bic.w	r6, r5, #15728640	; 0xf00000
 8024c64:	07fa      	lsls	r2, r7, #31
 8024c66:	f446 1180 	orr.w	r1, r6, #1048576	; 0x100000
 8024c6a:	f100 8093 	bmi.w	8024d94 <__ieee754_sqrt+0x16c>
 8024c6e:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8024c72:	f04f 0c00 	mov.w	ip, #0
 8024c76:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8024c7a:	107f      	asrs	r7, r7, #1
 8024c7c:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8024c80:	2516      	movs	r5, #22
 8024c82:	4662      	mov	r2, ip
 8024c84:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8024c88:	1816      	adds	r6, r2, r0
 8024c8a:	0844      	lsrs	r4, r0, #1
 8024c8c:	429e      	cmp	r6, r3
 8024c8e:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8024c92:	f105 35ff 	add.w	r5, r5, #4294967295
 8024c96:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8024c9a:	dc02      	bgt.n	8024ca2 <__ieee754_sqrt+0x7a>
 8024c9c:	1832      	adds	r2, r6, r0
 8024c9e:	1b9b      	subs	r3, r3, r6
 8024ca0:	4484      	add	ip, r0
 8024ca2:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 8024ca6:	1910      	adds	r0, r2, r4
 8024ca8:	4298      	cmp	r0, r3
 8024caa:	dc02      	bgt.n	8024cb2 <__ieee754_sqrt+0x8a>
 8024cac:	1a1b      	subs	r3, r3, r0
 8024cae:	1902      	adds	r2, r0, r4
 8024cb0:	44a4      	add	ip, r4
 8024cb2:	0fce      	lsrs	r6, r1, #31
 8024cb4:	0860      	lsrs	r0, r4, #1
 8024cb6:	0049      	lsls	r1, r1, #1
 8024cb8:	3d01      	subs	r5, #1
 8024cba:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8024cbe:	d1e3      	bne.n	8024c88 <__ieee754_sqrt+0x60>
 8024cc0:	f04f 0820 	mov.w	r8, #32
 8024cc4:	462c      	mov	r4, r5
 8024cc6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8024cca:	e015      	b.n	8024cf8 <__ieee754_sqrt+0xd0>
 8024ccc:	f000 808e 	beq.w	8024dec <__ieee754_sqrt+0x1c4>
 8024cd0:	0fce      	lsrs	r6, r1, #31
 8024cd2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8024cd6:	0840      	lsrs	r0, r0, #1
 8024cd8:	0049      	lsls	r1, r1, #1
 8024cda:	4293      	cmp	r3, r2
 8024cdc:	f108 38ff 	add.w	r8, r8, #4294967295
 8024ce0:	eb04 0600 	add.w	r6, r4, r0
 8024ce4:	dc1e      	bgt.n	8024d24 <__ieee754_sqrt+0xfc>
 8024ce6:	d01b      	beq.n	8024d20 <__ieee754_sqrt+0xf8>
 8024ce8:	0fce      	lsrs	r6, r1, #31
 8024cea:	0840      	lsrs	r0, r0, #1
 8024cec:	0049      	lsls	r1, r1, #1
 8024cee:	f1b8 0801 	subs.w	r8, r8, #1
 8024cf2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8024cf6:	d02d      	beq.n	8024d54 <__ieee754_sqrt+0x12c>
 8024cf8:	4293      	cmp	r3, r2
 8024cfa:	eb04 0600 	add.w	r6, r4, r0
 8024cfe:	dde5      	ble.n	8024ccc <__ieee754_sqrt+0xa4>
 8024d00:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8024d04:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8024d08:	eb06 0400 	add.w	r4, r6, r0
 8024d0c:	d03d      	beq.n	8024d8a <__ieee754_sqrt+0x162>
 8024d0e:	4691      	mov	r9, r2
 8024d10:	1a9b      	subs	r3, r3, r2
 8024d12:	428e      	cmp	r6, r1
 8024d14:	bf88      	it	hi
 8024d16:	3b01      	subhi	r3, #1
 8024d18:	1b89      	subs	r1, r1, r6
 8024d1a:	182d      	adds	r5, r5, r0
 8024d1c:	464a      	mov	r2, r9
 8024d1e:	e7d7      	b.n	8024cd0 <__ieee754_sqrt+0xa8>
 8024d20:	428e      	cmp	r6, r1
 8024d22:	d8e1      	bhi.n	8024ce8 <__ieee754_sqrt+0xc0>
 8024d24:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8024d28:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8024d2c:	eb06 0400 	add.w	r4, r6, r0
 8024d30:	d026      	beq.n	8024d80 <__ieee754_sqrt+0x158>
 8024d32:	4691      	mov	r9, r2
 8024d34:	428e      	cmp	r6, r1
 8024d36:	ebc2 0303 	rsb	r3, r2, r3
 8024d3a:	d900      	bls.n	8024d3e <__ieee754_sqrt+0x116>
 8024d3c:	3b01      	subs	r3, #1
 8024d3e:	1b89      	subs	r1, r1, r6
 8024d40:	0fce      	lsrs	r6, r1, #31
 8024d42:	182d      	adds	r5, r5, r0
 8024d44:	0049      	lsls	r1, r1, #1
 8024d46:	0840      	lsrs	r0, r0, #1
 8024d48:	f1b8 0801 	subs.w	r8, r8, #1
 8024d4c:	464a      	mov	r2, r9
 8024d4e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8024d52:	d1d1      	bne.n	8024cf8 <__ieee754_sqrt+0xd0>
 8024d54:	4319      	orrs	r1, r3
 8024d56:	d124      	bne.n	8024da2 <__ieee754_sqrt+0x17a>
 8024d58:	ea4f 0855 	mov.w	r8, r5, lsr #1
 8024d5c:	ea4f 056c 	mov.w	r5, ip, asr #1
 8024d60:	f105 547f 	add.w	r4, r5, #1069547520	; 0x3fc00000
 8024d64:	f01c 0f01 	tst.w	ip, #1
 8024d68:	f504 1300 	add.w	r3, r4, #2097152	; 0x200000
 8024d6c:	bf18      	it	ne
 8024d6e:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 8024d72:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8024d76:	4644      	mov	r4, r8
 8024d78:	4620      	mov	r0, r4
 8024d7a:	4629      	mov	r1, r5
 8024d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8024d80:	2c00      	cmp	r4, #0
 8024d82:	dbd6      	blt.n	8024d32 <__ieee754_sqrt+0x10a>
 8024d84:	f102 0901 	add.w	r9, r2, #1
 8024d88:	e7d4      	b.n	8024d34 <__ieee754_sqrt+0x10c>
 8024d8a:	2c00      	cmp	r4, #0
 8024d8c:	dbbf      	blt.n	8024d0e <__ieee754_sqrt+0xe6>
 8024d8e:	f102 0901 	add.w	r9, r2, #1
 8024d92:	e7bd      	b.n	8024d10 <__ieee754_sqrt+0xe8>
 8024d94:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 8024d98:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8024d9c:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8024da0:	e765      	b.n	8024c6e <__ieee754_sqrt+0x46>
 8024da2:	1c6b      	adds	r3, r5, #1
 8024da4:	d031      	beq.n	8024e0a <__ieee754_sqrt+0x1e2>
 8024da6:	f005 0201 	and.w	r2, r5, #1
 8024daa:	1955      	adds	r5, r2, r5
 8024dac:	e7d4      	b.n	8024d58 <__ieee754_sqrt+0x130>
 8024dae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8024db2:	4306      	orrs	r6, r0
 8024db4:	d0e0      	beq.n	8024d78 <__ieee754_sqrt+0x150>
 8024db6:	bb79      	cbnz	r1, 8024e18 <__ieee754_sqrt+0x1f0>
 8024db8:	460c      	mov	r4, r1
 8024dba:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 8024dbe:	3c15      	subs	r4, #21
 8024dc0:	ea4f 5848 	mov.w	r8, r8, lsl #21
 8024dc4:	2e00      	cmp	r6, #0
 8024dc6:	d0f8      	beq.n	8024dba <__ieee754_sqrt+0x192>
 8024dc8:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 8024dcc:	d120      	bne.n	8024e10 <__ieee754_sqrt+0x1e8>
 8024dce:	0076      	lsls	r6, r6, #1
 8024dd0:	3301      	adds	r3, #1
 8024dd2:	02f1      	lsls	r1, r6, #11
 8024dd4:	d5fb      	bpl.n	8024dce <__ieee754_sqrt+0x1a6>
 8024dd6:	f1c3 0101 	rsb	r1, r3, #1
 8024dda:	f1c3 0220 	rsb	r2, r3, #32
 8024dde:	fa28 f002 	lsr.w	r0, r8, r2
 8024de2:	1864      	adds	r4, r4, r1
 8024de4:	4306      	orrs	r6, r0
 8024de6:	fa08 f803 	lsl.w	r8, r8, r3
 8024dea:	e735      	b.n	8024c58 <__ieee754_sqrt+0x30>
 8024dec:	428e      	cmp	r6, r1
 8024dee:	d987      	bls.n	8024d00 <__ieee754_sqrt+0xd8>
 8024df0:	461a      	mov	r2, r3
 8024df2:	e76d      	b.n	8024cd0 <__ieee754_sqrt+0xa8>
 8024df4:	f000 fcf4 	bl	80257e0 <__aeabi_dmul>
 8024df8:	4602      	mov	r2, r0
 8024dfa:	460b      	mov	r3, r1
 8024dfc:	4620      	mov	r0, r4
 8024dfe:	4629      	mov	r1, r5
 8024e00:	f000 fb3c 	bl	802547c <__adddf3>
 8024e04:	4604      	mov	r4, r0
 8024e06:	460d      	mov	r5, r1
 8024e08:	e7b6      	b.n	8024d78 <__ieee754_sqrt+0x150>
 8024e0a:	f10c 0c01 	add.w	ip, ip, #1
 8024e0e:	e7a5      	b.n	8024d5c <__ieee754_sqrt+0x134>
 8024e10:	2220      	movs	r2, #32
 8024e12:	2101      	movs	r1, #1
 8024e14:	2300      	movs	r3, #0
 8024e16:	e7e2      	b.n	8024dde <__ieee754_sqrt+0x1b6>
 8024e18:	4602      	mov	r2, r0
 8024e1a:	460b      	mov	r3, r1
 8024e1c:	f000 fb2c 	bl	8025478 <__aeabi_dsub>
 8024e20:	4602      	mov	r2, r0
 8024e22:	460b      	mov	r3, r1
 8024e24:	f000 fe06 	bl	8025a34 <__aeabi_ddiv>
 8024e28:	4604      	mov	r4, r0
 8024e2a:	460d      	mov	r5, r1
 8024e2c:	e7a4      	b.n	8024d78 <__ieee754_sqrt+0x150>
 8024e2e:	bf00      	nop

08024e30 <atan>:
 8024e30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8024e38:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8024e3c:	f2c4 430f 	movt	r3, #17423	; 0x440f
 8024e40:	429e      	cmp	r6, r3
 8024e42:	4688      	mov	r8, r1
 8024e44:	468a      	mov	sl, r1
 8024e46:	4681      	mov	r9, r0
 8024e48:	dd1b      	ble.n	8024e82 <atan+0x52>
 8024e4a:	2000      	movs	r0, #0
 8024e4c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8024e50:	4286      	cmp	r6, r0
 8024e52:	464b      	mov	r3, r9
 8024e54:	f300 80be 	bgt.w	8024fd4 <atan+0x1a4>
 8024e58:	f000 80b9 	beq.w	8024fce <atan+0x19e>
 8024e5c:	f242 18fb 	movw	r8, #8699	; 0x21fb
 8024e60:	4641      	mov	r1, r8
 8024e62:	f642 5918 	movw	r9, #11544	; 0x2d18
 8024e66:	f6cb 78f9 	movt	r8, #49145	; 0xbff9
 8024e6a:	f6c3 71f9 	movt	r1, #16377	; 0x3ff9
 8024e6e:	f2c5 4944 	movt	r9, #21572	; 0x5444
 8024e72:	f1ba 0f00 	cmp.w	sl, #0
 8024e76:	bfc8      	it	gt
 8024e78:	4688      	movgt	r8, r1
 8024e7a:	4648      	mov	r0, r9
 8024e7c:	4641      	mov	r1, r8
 8024e7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e82:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8024e86:	f6c3 70db 	movt	r0, #16347	; 0x3fdb
 8024e8a:	4286      	cmp	r6, r0
 8024e8c:	f300 80bc 	bgt.w	8025008 <atan+0x1d8>
 8024e90:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8024e94:	f6c3 611f 	movt	r1, #15903	; 0x3e1f
 8024e98:	428e      	cmp	r6, r1
 8024e9a:	f340 80a4 	ble.w	8024fe6 <atan+0x1b6>
 8024e9e:	f04f 3bff 	mov.w	fp, #4294967295
 8024ea2:	464a      	mov	r2, r9
 8024ea4:	4643      	mov	r3, r8
 8024ea6:	4648      	mov	r0, r9
 8024ea8:	4641      	mov	r1, r8
 8024eaa:	f000 fc99 	bl	80257e0 <__aeabi_dmul>
 8024eae:	4602      	mov	r2, r0
 8024eb0:	460b      	mov	r3, r1
 8024eb2:	4606      	mov	r6, r0
 8024eb4:	460f      	mov	r7, r1
 8024eb6:	f000 fc93 	bl	80257e0 <__aeabi_dmul>
 8024eba:	a39d      	add	r3, pc, #628	; (adr r3, 8025130 <atan+0x300>)
 8024ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ec0:	4604      	mov	r4, r0
 8024ec2:	460d      	mov	r5, r1
 8024ec4:	f000 fc8c 	bl	80257e0 <__aeabi_dmul>
 8024ec8:	a39b      	add	r3, pc, #620	; (adr r3, 8025138 <atan+0x308>)
 8024eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ece:	f000 fad5 	bl	802547c <__adddf3>
 8024ed2:	4622      	mov	r2, r4
 8024ed4:	462b      	mov	r3, r5
 8024ed6:	f000 fc83 	bl	80257e0 <__aeabi_dmul>
 8024eda:	a399      	add	r3, pc, #612	; (adr r3, 8025140 <atan+0x310>)
 8024edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ee0:	f000 facc 	bl	802547c <__adddf3>
 8024ee4:	4622      	mov	r2, r4
 8024ee6:	462b      	mov	r3, r5
 8024ee8:	f000 fc7a 	bl	80257e0 <__aeabi_dmul>
 8024eec:	a396      	add	r3, pc, #600	; (adr r3, 8025148 <atan+0x318>)
 8024eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ef2:	f000 fac3 	bl	802547c <__adddf3>
 8024ef6:	4622      	mov	r2, r4
 8024ef8:	462b      	mov	r3, r5
 8024efa:	f000 fc71 	bl	80257e0 <__aeabi_dmul>
 8024efe:	a394      	add	r3, pc, #592	; (adr r3, 8025150 <atan+0x320>)
 8024f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f04:	f000 faba 	bl	802547c <__adddf3>
 8024f08:	4622      	mov	r2, r4
 8024f0a:	462b      	mov	r3, r5
 8024f0c:	f000 fc68 	bl	80257e0 <__aeabi_dmul>
 8024f10:	a391      	add	r3, pc, #580	; (adr r3, 8025158 <atan+0x328>)
 8024f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f16:	f000 fab1 	bl	802547c <__adddf3>
 8024f1a:	4632      	mov	r2, r6
 8024f1c:	463b      	mov	r3, r7
 8024f1e:	f000 fc5f 	bl	80257e0 <__aeabi_dmul>
 8024f22:	a38f      	add	r3, pc, #572	; (adr r3, 8025160 <atan+0x330>)
 8024f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f28:	4606      	mov	r6, r0
 8024f2a:	460f      	mov	r7, r1
 8024f2c:	4620      	mov	r0, r4
 8024f2e:	4629      	mov	r1, r5
 8024f30:	f000 fc56 	bl	80257e0 <__aeabi_dmul>
 8024f34:	a38c      	add	r3, pc, #560	; (adr r3, 8025168 <atan+0x338>)
 8024f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f3a:	f000 fa9d 	bl	8025478 <__aeabi_dsub>
 8024f3e:	4622      	mov	r2, r4
 8024f40:	462b      	mov	r3, r5
 8024f42:	f000 fc4d 	bl	80257e0 <__aeabi_dmul>
 8024f46:	a38a      	add	r3, pc, #552	; (adr r3, 8025170 <atan+0x340>)
 8024f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f4c:	f000 fa94 	bl	8025478 <__aeabi_dsub>
 8024f50:	4622      	mov	r2, r4
 8024f52:	462b      	mov	r3, r5
 8024f54:	f000 fc44 	bl	80257e0 <__aeabi_dmul>
 8024f58:	a387      	add	r3, pc, #540	; (adr r3, 8025178 <atan+0x348>)
 8024f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f5e:	f000 fa8b 	bl	8025478 <__aeabi_dsub>
 8024f62:	4622      	mov	r2, r4
 8024f64:	462b      	mov	r3, r5
 8024f66:	f000 fc3b 	bl	80257e0 <__aeabi_dmul>
 8024f6a:	a385      	add	r3, pc, #532	; (adr r3, 8025180 <atan+0x350>)
 8024f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f70:	f000 fa82 	bl	8025478 <__aeabi_dsub>
 8024f74:	4622      	mov	r2, r4
 8024f76:	462b      	mov	r3, r5
 8024f78:	f000 fc32 	bl	80257e0 <__aeabi_dmul>
 8024f7c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8024f80:	4602      	mov	r2, r0
 8024f82:	460b      	mov	r3, r1
 8024f84:	d06f      	beq.n	8025066 <atan+0x236>
 8024f86:	4630      	mov	r0, r6
 8024f88:	4639      	mov	r1, r7
 8024f8a:	f000 fa77 	bl	802547c <__adddf3>
 8024f8e:	4643      	mov	r3, r8
 8024f90:	464a      	mov	r2, r9
 8024f92:	f000 fc25 	bl	80257e0 <__aeabi_dmul>
 8024f96:	4c7e      	ldr	r4, [pc, #504]	; (8025190 <atan+0x360>)
 8024f98:	4a7e      	ldr	r2, [pc, #504]	; (8025194 <atan+0x364>)
 8024f9a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8024f9e:	445c      	add	r4, fp
 8024fa0:	4493      	add	fp, r2
 8024fa2:	e9db 2300 	ldrd	r2, r3, [fp]
 8024fa6:	f000 fa67 	bl	8025478 <__aeabi_dsub>
 8024faa:	4643      	mov	r3, r8
 8024fac:	464a      	mov	r2, r9
 8024fae:	f000 fa63 	bl	8025478 <__aeabi_dsub>
 8024fb2:	4602      	mov	r2, r0
 8024fb4:	460b      	mov	r3, r1
 8024fb6:	e9d4 0100 	ldrd	r0, r1, [r4]
 8024fba:	f000 fa5d 	bl	8025478 <__aeabi_dsub>
 8024fbe:	f1ba 0f00 	cmp.w	sl, #0
 8024fc2:	4681      	mov	r9, r0
 8024fc4:	bfb4      	ite	lt
 8024fc6:	f101 4800 	addlt.w	r8, r1, #2147483648	; 0x80000000
 8024fca:	4688      	movge	r8, r1
 8024fcc:	e755      	b.n	8024e7a <atan+0x4a>
 8024fce:	2b00      	cmp	r3, #0
 8024fd0:	f43f af44 	beq.w	8024e5c <atan+0x2c>
 8024fd4:	4648      	mov	r0, r9
 8024fd6:	464a      	mov	r2, r9
 8024fd8:	4641      	mov	r1, r8
 8024fda:	4643      	mov	r3, r8
 8024fdc:	f000 fa4e 	bl	802547c <__adddf3>
 8024fe0:	4681      	mov	r9, r0
 8024fe2:	4688      	mov	r8, r1
 8024fe4:	e749      	b.n	8024e7a <atan+0x4a>
 8024fe6:	a368      	add	r3, pc, #416	; (adr r3, 8025188 <atan+0x358>)
 8024fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024fec:	4648      	mov	r0, r9
 8024fee:	4641      	mov	r1, r8
 8024ff0:	f000 fa44 	bl	802547c <__adddf3>
 8024ff4:	2300      	movs	r3, #0
 8024ff6:	2200      	movs	r2, #0
 8024ff8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024ffc:	f000 fe80 	bl	8025d00 <__aeabi_dcmpgt>
 8025000:	2800      	cmp	r0, #0
 8025002:	f47f af3a 	bne.w	8024e7a <atan+0x4a>
 8025006:	e74a      	b.n	8024e9e <atan+0x6e>
 8025008:	4648      	mov	r0, r9
 802500a:	f000 f8c5 	bl	8025198 <fabs>
 802500e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8025012:	f6c3 72f2 	movt	r2, #16370	; 0x3ff2
 8025016:	4296      	cmp	r6, r2
 8025018:	4604      	mov	r4, r0
 802501a:	460d      	mov	r5, r1
 802501c:	dc36      	bgt.n	802508c <atan+0x25c>
 802501e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025022:	f6c3 73e5 	movt	r3, #16357	; 0x3fe5
 8025026:	429e      	cmp	r6, r3
 8025028:	dc64      	bgt.n	80250f4 <atan+0x2c4>
 802502a:	4602      	mov	r2, r0
 802502c:	460b      	mov	r3, r1
 802502e:	f000 fa25 	bl	802547c <__adddf3>
 8025032:	2300      	movs	r3, #0
 8025034:	2200      	movs	r2, #0
 8025036:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802503a:	f000 fa1d 	bl	8025478 <__aeabi_dsub>
 802503e:	2200      	movs	r2, #0
 8025040:	4606      	mov	r6, r0
 8025042:	460f      	mov	r7, r1
 8025044:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8025048:	4620      	mov	r0, r4
 802504a:	4629      	mov	r1, r5
 802504c:	f000 fa16 	bl	802547c <__adddf3>
 8025050:	4602      	mov	r2, r0
 8025052:	460b      	mov	r3, r1
 8025054:	4630      	mov	r0, r6
 8025056:	4639      	mov	r1, r7
 8025058:	f000 fcec 	bl	8025a34 <__aeabi_ddiv>
 802505c:	f04f 0b00 	mov.w	fp, #0
 8025060:	4681      	mov	r9, r0
 8025062:	4688      	mov	r8, r1
 8025064:	e71d      	b.n	8024ea2 <atan+0x72>
 8025066:	4630      	mov	r0, r6
 8025068:	4639      	mov	r1, r7
 802506a:	f000 fa07 	bl	802547c <__adddf3>
 802506e:	464a      	mov	r2, r9
 8025070:	4643      	mov	r3, r8
 8025072:	f000 fbb5 	bl	80257e0 <__aeabi_dmul>
 8025076:	4602      	mov	r2, r0
 8025078:	460b      	mov	r3, r1
 802507a:	4648      	mov	r0, r9
 802507c:	4641      	mov	r1, r8
 802507e:	f000 f9fb 	bl	8025478 <__aeabi_dsub>
 8025082:	464c      	mov	r4, r9
 8025084:	4645      	mov	r5, r8
 8025086:	4681      	mov	r9, r0
 8025088:	4688      	mov	r8, r1
 802508a:	e6f6      	b.n	8024e7a <atan+0x4a>
 802508c:	f647 77ff 	movw	r7, #32767	; 0x7fff
 8025090:	f2c4 0703 	movt	r7, #16387	; 0x4003
 8025094:	42be      	cmp	r6, r7
 8025096:	dc20      	bgt.n	80250da <atan+0x2aa>
 8025098:	2300      	movs	r3, #0
 802509a:	2200      	movs	r2, #0
 802509c:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80250a0:	f000 f9ea 	bl	8025478 <__aeabi_dsub>
 80250a4:	2300      	movs	r3, #0
 80250a6:	4606      	mov	r6, r0
 80250a8:	460f      	mov	r7, r1
 80250aa:	2200      	movs	r2, #0
 80250ac:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80250b0:	4620      	mov	r0, r4
 80250b2:	4629      	mov	r1, r5
 80250b4:	f000 fb94 	bl	80257e0 <__aeabi_dmul>
 80250b8:	2300      	movs	r3, #0
 80250ba:	2200      	movs	r2, #0
 80250bc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80250c0:	f000 f9dc 	bl	802547c <__adddf3>
 80250c4:	4602      	mov	r2, r0
 80250c6:	460b      	mov	r3, r1
 80250c8:	4630      	mov	r0, r6
 80250ca:	4639      	mov	r1, r7
 80250cc:	f000 fcb2 	bl	8025a34 <__aeabi_ddiv>
 80250d0:	f04f 0b02 	mov.w	fp, #2
 80250d4:	4681      	mov	r9, r0
 80250d6:	4688      	mov	r8, r1
 80250d8:	e6e3      	b.n	8024ea2 <atan+0x72>
 80250da:	2100      	movs	r1, #0
 80250dc:	2000      	movs	r0, #0
 80250de:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 80250e2:	4622      	mov	r2, r4
 80250e4:	462b      	mov	r3, r5
 80250e6:	f000 fca5 	bl	8025a34 <__aeabi_ddiv>
 80250ea:	f04f 0b03 	mov.w	fp, #3
 80250ee:	4681      	mov	r9, r0
 80250f0:	4688      	mov	r8, r1
 80250f2:	e6d6      	b.n	8024ea2 <atan+0x72>
 80250f4:	2300      	movs	r3, #0
 80250f6:	2200      	movs	r2, #0
 80250f8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80250fc:	f000 f9bc 	bl	8025478 <__aeabi_dsub>
 8025100:	2300      	movs	r3, #0
 8025102:	4606      	mov	r6, r0
 8025104:	460f      	mov	r7, r1
 8025106:	2200      	movs	r2, #0
 8025108:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802510c:	4620      	mov	r0, r4
 802510e:	4629      	mov	r1, r5
 8025110:	f000 f9b4 	bl	802547c <__adddf3>
 8025114:	4602      	mov	r2, r0
 8025116:	460b      	mov	r3, r1
 8025118:	4630      	mov	r0, r6
 802511a:	4639      	mov	r1, r7
 802511c:	f000 fc8a 	bl	8025a34 <__aeabi_ddiv>
 8025120:	f04f 0b01 	mov.w	fp, #1
 8025124:	4681      	mov	r9, r0
 8025126:	4688      	mov	r8, r1
 8025128:	e6bb      	b.n	8024ea2 <atan+0x72>
 802512a:	bf00      	nop
 802512c:	f3af 8000 	nop.w
 8025130:	e322da11 	.word	0xe322da11
 8025134:	3f90ad3a 	.word	0x3f90ad3a
 8025138:	24760deb 	.word	0x24760deb
 802513c:	3fa97b4b 	.word	0x3fa97b4b
 8025140:	a0d03d51 	.word	0xa0d03d51
 8025144:	3fb10d66 	.word	0x3fb10d66
 8025148:	c54c206e 	.word	0xc54c206e
 802514c:	3fb745cd 	.word	0x3fb745cd
 8025150:	920083ff 	.word	0x920083ff
 8025154:	3fc24924 	.word	0x3fc24924
 8025158:	5555550d 	.word	0x5555550d
 802515c:	3fd55555 	.word	0x3fd55555
 8025160:	2c6a6c2f 	.word	0x2c6a6c2f
 8025164:	bfa2b444 	.word	0xbfa2b444
 8025168:	52defd9a 	.word	0x52defd9a
 802516c:	3fadde2d 	.word	0x3fadde2d
 8025170:	af749a6d 	.word	0xaf749a6d
 8025174:	3fb3b0f2 	.word	0x3fb3b0f2
 8025178:	fe231671 	.word	0xfe231671
 802517c:	3fbc71c6 	.word	0x3fbc71c6
 8025180:	9998ebc4 	.word	0x9998ebc4
 8025184:	3fc99999 	.word	0x3fc99999
 8025188:	8800759c 	.word	0x8800759c
 802518c:	7e37e43c 	.word	0x7e37e43c
 8025190:	0802c558 	.word	0x0802c558
 8025194:	0802c538 	.word	0x0802c538

08025198 <fabs>:
 8025198:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 802519c:	4770      	bx	lr
 802519e:	bf00      	nop

080251a0 <finite>:
 80251a0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80251a4:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80251a8:	0fc0      	lsrs	r0, r0, #31
 80251aa:	4770      	bx	lr

080251ac <__fpclassifyd>:
 80251ac:	460b      	mov	r3, r1
 80251ae:	b161      	cbz	r1, 80251ca <__fpclassifyd+0x1e>
 80251b0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80251b4:	d009      	beq.n	80251ca <__fpclassifyd+0x1e>
 80251b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80251ba:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 80251be:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80251c2:	4291      	cmp	r1, r2
 80251c4:	d805      	bhi.n	80251d2 <__fpclassifyd+0x26>
 80251c6:	2004      	movs	r0, #4
 80251c8:	4770      	bx	lr
 80251ca:	2800      	cmp	r0, #0
 80251cc:	d1f3      	bne.n	80251b6 <__fpclassifyd+0xa>
 80251ce:	2002      	movs	r0, #2
 80251d0:	4770      	bx	lr
 80251d2:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 80251d6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 80251da:	4291      	cmp	r1, r2
 80251dc:	d9f3      	bls.n	80251c6 <__fpclassifyd+0x1a>
 80251de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80251e2:	f2c0 020f 	movt	r2, #15
 80251e6:	4293      	cmp	r3, r2
 80251e8:	d801      	bhi.n	80251ee <__fpclassifyd+0x42>
 80251ea:	2003      	movs	r0, #3
 80251ec:	4770      	bx	lr
 80251ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80251f2:	4291      	cmp	r1, r2
 80251f4:	d9f9      	bls.n	80251ea <__fpclassifyd+0x3e>
 80251f6:	2200      	movs	r2, #0
 80251f8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80251fc:	4293      	cmp	r3, r2
 80251fe:	d004      	beq.n	802520a <__fpclassifyd+0x5e>
 8025200:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8025204:	d001      	beq.n	802520a <__fpclassifyd+0x5e>
 8025206:	2000      	movs	r0, #0
 8025208:	4770      	bx	lr
 802520a:	f1d0 0001 	rsbs	r0, r0, #1
 802520e:	bf38      	it	cc
 8025210:	2000      	movcc	r0, #0
 8025212:	4770      	bx	lr

08025214 <matherr>:
 8025214:	2000      	movs	r0, #0
 8025216:	4770      	bx	lr

08025218 <nan>:
 8025218:	2100      	movs	r1, #0
 802521a:	2000      	movs	r0, #0
 802521c:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8025220:	4770      	bx	lr
 8025222:	bf00      	nop

08025224 <rint>:
 8025224:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025228:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 802522c:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
 8025230:	2e13      	cmp	r6, #19
 8025232:	b083      	sub	sp, #12
 8025234:	4602      	mov	r2, r0
 8025236:	460b      	mov	r3, r1
 8025238:	4604      	mov	r4, r0
 802523a:	460d      	mov	r5, r1
 802523c:	460f      	mov	r7, r1
 802523e:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8025242:	dc38      	bgt.n	80252b6 <rint+0x92>
 8025244:	2e00      	cmp	r6, #0
 8025246:	db53      	blt.n	80252f0 <rint+0xcc>
 8025248:	f64f 71ff 	movw	r1, #65535	; 0xffff
 802524c:	f2c0 010f 	movt	r1, #15
 8025250:	fa41 f106 	asr.w	r1, r1, r6
 8025254:	ea01 0003 	and.w	r0, r1, r3
 8025258:	4310      	orrs	r0, r2
 802525a:	d027      	beq.n	80252ac <rint+0x88>
 802525c:	084f      	lsrs	r7, r1, #1
 802525e:	ea07 0203 	and.w	r2, r7, r3
 8025262:	4314      	orrs	r4, r2
 8025264:	d00b      	beq.n	802527e <rint+0x5a>
 8025266:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 802526a:	ea25 0507 	bic.w	r5, r5, r7
 802526e:	fa43 f306 	asr.w	r3, r3, r6
 8025272:	2e13      	cmp	r6, #19
 8025274:	bf0c      	ite	eq
 8025276:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 802527a:	2400      	movne	r4, #0
 802527c:	431d      	orrs	r5, r3
 802527e:	4e32      	ldr	r6, [pc, #200]	; (8025348 <rint+0x124>)
 8025280:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 8025284:	e9d8 8900 	ldrd	r8, r9, [r8]
 8025288:	4622      	mov	r2, r4
 802528a:	462b      	mov	r3, r5
 802528c:	4640      	mov	r0, r8
 802528e:	4649      	mov	r1, r9
 8025290:	f000 f8f4 	bl	802547c <__adddf3>
 8025294:	e9cd 0100 	strd	r0, r1, [sp]
 8025298:	4642      	mov	r2, r8
 802529a:	464b      	mov	r3, r9
 802529c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80252a0:	f000 f8ea 	bl	8025478 <__aeabi_dsub>
 80252a4:	462f      	mov	r7, r5
 80252a6:	4626      	mov	r6, r4
 80252a8:	4602      	mov	r2, r0
 80252aa:	460b      	mov	r3, r1
 80252ac:	4610      	mov	r0, r2
 80252ae:	4619      	mov	r1, r3
 80252b0:	b003      	add	sp, #12
 80252b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80252b6:	2e33      	cmp	r6, #51	; 0x33
 80252b8:	dd07      	ble.n	80252ca <rint+0xa6>
 80252ba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80252be:	d1f5      	bne.n	80252ac <rint+0x88>
 80252c0:	f000 f8dc 	bl	802547c <__adddf3>
 80252c4:	4602      	mov	r2, r0
 80252c6:	460b      	mov	r3, r1
 80252c8:	e7f0      	b.n	80252ac <rint+0x88>
 80252ca:	f2ac 4013 	subw	r0, ip, #1043	; 0x413
 80252ce:	f04f 31ff 	mov.w	r1, #4294967295
 80252d2:	fa21 f100 	lsr.w	r1, r1, r0
 80252d6:	4211      	tst	r1, r2
 80252d8:	d0e8      	beq.n	80252ac <rint+0x88>
 80252da:	084a      	lsrs	r2, r1, #1
 80252dc:	4222      	tst	r2, r4
 80252de:	d0ce      	beq.n	802527e <rint+0x5a>
 80252e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80252e4:	ea24 0402 	bic.w	r4, r4, r2
 80252e8:	fa43 f600 	asr.w	r6, r3, r0
 80252ec:	4334      	orrs	r4, r6
 80252ee:	e7c6      	b.n	802527e <rint+0x5a>
 80252f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80252f4:	4301      	orrs	r1, r0
 80252f6:	d0d9      	beq.n	80252ac <rint+0x88>
 80252f8:	f023 457f 	bic.w	r5, r3, #4278190080	; 0xff000000
 80252fc:	f425 0070 	bic.w	r0, r5, #15728640	; 0xf00000
 8025300:	4d11      	ldr	r5, [pc, #68]	; (8025348 <rint+0x124>)
 8025302:	ea40 0402 	orr.w	r4, r0, r2
 8025306:	4263      	negs	r3, r4
 8025308:	eb05 00c8 	add.w	r0, r5, r8, lsl #3
 802530c:	ea43 0104 	orr.w	r1, r3, r4
 8025310:	e9d0 4500 	ldrd	r4, r5, [r0]
 8025314:	0b0b      	lsrs	r3, r1, #12
 8025316:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 802531a:	0c7f      	lsrs	r7, r7, #17
 802531c:	ea41 4347 	orr.w	r3, r1, r7, lsl #17
 8025320:	4620      	mov	r0, r4
 8025322:	4629      	mov	r1, r5
 8025324:	f000 f8aa 	bl	802547c <__adddf3>
 8025328:	e9cd 0100 	strd	r0, r1, [sp]
 802532c:	4622      	mov	r2, r4
 802532e:	462b      	mov	r3, r5
 8025330:	e9dd 0100 	ldrd	r0, r1, [sp]
 8025334:	f000 f8a0 	bl	8025478 <__aeabi_dsub>
 8025338:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 802533c:	4604      	mov	r4, r0
 802533e:	460d      	mov	r5, r1
 8025340:	4602      	mov	r2, r0
 8025342:	ea43 73c8 	orr.w	r3, r3, r8, lsl #31
 8025346:	e7b1      	b.n	80252ac <rint+0x88>
 8025348:	0802c578 	.word	0x0802c578
 802534c:	00000000 	.word	0x00000000

08025350 <scalbn>:
 8025350:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8025354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025358:	4604      	mov	r4, r0
 802535a:	460d      	mov	r5, r1
 802535c:	4606      	mov	r6, r0
 802535e:	460f      	mov	r7, r1
 8025360:	4690      	mov	r8, r2
 8025362:	bb7b      	cbnz	r3, 80253c4 <scalbn+0x74>
 8025364:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8025368:	ea53 0c00 	orrs.w	ip, r3, r0
 802536c:	d026      	beq.n	80253bc <scalbn+0x6c>
 802536e:	2300      	movs	r3, #0
 8025370:	2200      	movs	r2, #0
 8025372:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8025376:	f000 fa33 	bl	80257e0 <__aeabi_dmul>
 802537a:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 802537e:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8025382:	4590      	cmp	r8, r2
 8025384:	4604      	mov	r4, r0
 8025386:	460d      	mov	r5, r1
 8025388:	4606      	mov	r6, r0
 802538a:	460f      	mov	r7, r1
 802538c:	db3b      	blt.n	8025406 <scalbn+0xb6>
 802538e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8025392:	3b36      	subs	r3, #54	; 0x36
 8025394:	eb03 0008 	add.w	r0, r3, r8
 8025398:	f240 72fe 	movw	r2, #2046	; 0x7fe
 802539c:	4290      	cmp	r0, r2
 802539e:	dd1b      	ble.n	80253d8 <scalbn+0x88>
 80253a0:	4622      	mov	r2, r4
 80253a2:	462b      	mov	r3, r5
 80253a4:	a128      	add	r1, pc, #160	; (adr r1, 8025448 <scalbn+0xf8>)
 80253a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80253aa:	f000 f855 	bl	8025458 <copysign>
 80253ae:	a326      	add	r3, pc, #152	; (adr r3, 8025448 <scalbn+0xf8>)
 80253b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80253b4:	f000 fa14 	bl	80257e0 <__aeabi_dmul>
 80253b8:	4604      	mov	r4, r0
 80253ba:	460d      	mov	r5, r1
 80253bc:	4620      	mov	r0, r4
 80253be:	4629      	mov	r1, r5
 80253c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80253c4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80253c8:	4293      	cmp	r3, r2
 80253ca:	d024      	beq.n	8025416 <scalbn+0xc6>
 80253cc:	eb03 0008 	add.w	r0, r3, r8
 80253d0:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80253d4:	4290      	cmp	r0, r2
 80253d6:	dce3      	bgt.n	80253a0 <scalbn+0x50>
 80253d8:	2800      	cmp	r0, #0
 80253da:	dd06      	ble.n	80253ea <scalbn+0x9a>
 80253dc:	f021 42ff 	bic.w	r2, r1, #2139095040	; 0x7f800000
 80253e0:	f422 05e0 	bic.w	r5, r2, #7340032	; 0x700000
 80253e4:	ea45 5500 	orr.w	r5, r5, r0, lsl #20
 80253e8:	e7e8      	b.n	80253bc <scalbn+0x6c>
 80253ea:	f110 0f35 	cmn.w	r0, #53	; 0x35
 80253ee:	da19      	bge.n	8025424 <scalbn+0xd4>
 80253f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80253f4:	4580      	cmp	r8, r0
 80253f6:	4622      	mov	r2, r4
 80253f8:	462b      	mov	r3, r5
 80253fa:	dcd3      	bgt.n	80253a4 <scalbn+0x54>
 80253fc:	a114      	add	r1, pc, #80	; (adr r1, 8025450 <scalbn+0x100>)
 80253fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025402:	f000 f829 	bl	8025458 <copysign>
 8025406:	a312      	add	r3, pc, #72	; (adr r3, 8025450 <scalbn+0x100>)
 8025408:	e9d3 2300 	ldrd	r2, r3, [r3]
 802540c:	f000 f9e8 	bl	80257e0 <__aeabi_dmul>
 8025410:	4604      	mov	r4, r0
 8025412:	460d      	mov	r5, r1
 8025414:	e7d2      	b.n	80253bc <scalbn+0x6c>
 8025416:	4602      	mov	r2, r0
 8025418:	460b      	mov	r3, r1
 802541a:	f000 f82f 	bl	802547c <__adddf3>
 802541e:	4604      	mov	r4, r0
 8025420:	460d      	mov	r5, r1
 8025422:	e7cb      	b.n	80253bc <scalbn+0x6c>
 8025424:	f021 45ff 	bic.w	r5, r1, #2139095040	; 0x7f800000
 8025428:	f425 01e0 	bic.w	r1, r5, #7340032	; 0x700000
 802542c:	3036      	adds	r0, #54	; 0x36
 802542e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8025432:	4619      	mov	r1, r3
 8025434:	2300      	movs	r3, #0
 8025436:	4620      	mov	r0, r4
 8025438:	2200      	movs	r2, #0
 802543a:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 802543e:	f000 f9cf 	bl	80257e0 <__aeabi_dmul>
 8025442:	4604      	mov	r4, r0
 8025444:	460d      	mov	r5, r1
 8025446:	e7b9      	b.n	80253bc <scalbn+0x6c>
 8025448:	8800759c 	.word	0x8800759c
 802544c:	7e37e43c 	.word	0x7e37e43c
 8025450:	c2f8f359 	.word	0xc2f8f359
 8025454:	01a56e1f 	.word	0x01a56e1f

08025458 <copysign>:
 8025458:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802545c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8025460:	b430      	push	{r4, r5}
 8025462:	460d      	mov	r5, r1
 8025464:	4604      	mov	r4, r0
 8025466:	ea43 0102 	orr.w	r1, r3, r2
 802546a:	bc30      	pop	{r4, r5}
 802546c:	4770      	bx	lr
 802546e:	bf00      	nop

08025470 <__aeabi_drsub>:
 8025470:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8025474:	e002      	b.n	802547c <__adddf3>
 8025476:	bf00      	nop

08025478 <__aeabi_dsub>:
 8025478:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0802547c <__adddf3>:
 802547c:	b530      	push	{r4, r5, lr}
 802547e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8025482:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8025486:	ea94 0f05 	teq	r4, r5
 802548a:	bf08      	it	eq
 802548c:	ea90 0f02 	teqeq	r0, r2
 8025490:	bf1f      	itttt	ne
 8025492:	ea54 0c00 	orrsne.w	ip, r4, r0
 8025496:	ea55 0c02 	orrsne.w	ip, r5, r2
 802549a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802549e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80254a2:	f000 80e2 	beq.w	802566a <__adddf3+0x1ee>
 80254a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80254aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80254ae:	bfb8      	it	lt
 80254b0:	426d      	neglt	r5, r5
 80254b2:	dd0c      	ble.n	80254ce <__adddf3+0x52>
 80254b4:	442c      	add	r4, r5
 80254b6:	ea80 0202 	eor.w	r2, r0, r2
 80254ba:	ea81 0303 	eor.w	r3, r1, r3
 80254be:	ea82 0000 	eor.w	r0, r2, r0
 80254c2:	ea83 0101 	eor.w	r1, r3, r1
 80254c6:	ea80 0202 	eor.w	r2, r0, r2
 80254ca:	ea81 0303 	eor.w	r3, r1, r3
 80254ce:	2d36      	cmp	r5, #54	; 0x36
 80254d0:	bf88      	it	hi
 80254d2:	bd30      	pophi	{r4, r5, pc}
 80254d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80254d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80254dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80254e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80254e4:	d002      	beq.n	80254ec <__adddf3+0x70>
 80254e6:	4240      	negs	r0, r0
 80254e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80254ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80254f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80254f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80254f8:	d002      	beq.n	8025500 <__adddf3+0x84>
 80254fa:	4252      	negs	r2, r2
 80254fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8025500:	ea94 0f05 	teq	r4, r5
 8025504:	f000 80a7 	beq.w	8025656 <__adddf3+0x1da>
 8025508:	f1a4 0401 	sub.w	r4, r4, #1
 802550c:	f1d5 0e20 	rsbs	lr, r5, #32
 8025510:	db0d      	blt.n	802552e <__adddf3+0xb2>
 8025512:	fa02 fc0e 	lsl.w	ip, r2, lr
 8025516:	fa22 f205 	lsr.w	r2, r2, r5
 802551a:	1880      	adds	r0, r0, r2
 802551c:	f141 0100 	adc.w	r1, r1, #0
 8025520:	fa03 f20e 	lsl.w	r2, r3, lr
 8025524:	1880      	adds	r0, r0, r2
 8025526:	fa43 f305 	asr.w	r3, r3, r5
 802552a:	4159      	adcs	r1, r3
 802552c:	e00e      	b.n	802554c <__adddf3+0xd0>
 802552e:	f1a5 0520 	sub.w	r5, r5, #32
 8025532:	f10e 0e20 	add.w	lr, lr, #32
 8025536:	2a01      	cmp	r2, #1
 8025538:	fa03 fc0e 	lsl.w	ip, r3, lr
 802553c:	bf28      	it	cs
 802553e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8025542:	fa43 f305 	asr.w	r3, r3, r5
 8025546:	18c0      	adds	r0, r0, r3
 8025548:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802554c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8025550:	d507      	bpl.n	8025562 <__adddf3+0xe6>
 8025552:	f04f 0e00 	mov.w	lr, #0
 8025556:	f1dc 0c00 	rsbs	ip, ip, #0
 802555a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802555e:	eb6e 0101 	sbc.w	r1, lr, r1
 8025562:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8025566:	d31b      	bcc.n	80255a0 <__adddf3+0x124>
 8025568:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 802556c:	d30c      	bcc.n	8025588 <__adddf3+0x10c>
 802556e:	0849      	lsrs	r1, r1, #1
 8025570:	ea5f 0030 	movs.w	r0, r0, rrx
 8025574:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8025578:	f104 0401 	add.w	r4, r4, #1
 802557c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8025580:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8025584:	f080 809a 	bcs.w	80256bc <__adddf3+0x240>
 8025588:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802558c:	bf08      	it	eq
 802558e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8025592:	f150 0000 	adcs.w	r0, r0, #0
 8025596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802559a:	ea41 0105 	orr.w	r1, r1, r5
 802559e:	bd30      	pop	{r4, r5, pc}
 80255a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80255a4:	4140      	adcs	r0, r0
 80255a6:	eb41 0101 	adc.w	r1, r1, r1
 80255aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80255ae:	f1a4 0401 	sub.w	r4, r4, #1
 80255b2:	d1e9      	bne.n	8025588 <__adddf3+0x10c>
 80255b4:	f091 0f00 	teq	r1, #0
 80255b8:	bf04      	itt	eq
 80255ba:	4601      	moveq	r1, r0
 80255bc:	2000      	moveq	r0, #0
 80255be:	fab1 f381 	clz	r3, r1
 80255c2:	bf08      	it	eq
 80255c4:	3320      	addeq	r3, #32
 80255c6:	f1a3 030b 	sub.w	r3, r3, #11
 80255ca:	f1b3 0220 	subs.w	r2, r3, #32
 80255ce:	da0c      	bge.n	80255ea <__adddf3+0x16e>
 80255d0:	320c      	adds	r2, #12
 80255d2:	dd08      	ble.n	80255e6 <__adddf3+0x16a>
 80255d4:	f102 0c14 	add.w	ip, r2, #20
 80255d8:	f1c2 020c 	rsb	r2, r2, #12
 80255dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80255e0:	fa21 f102 	lsr.w	r1, r1, r2
 80255e4:	e00c      	b.n	8025600 <__adddf3+0x184>
 80255e6:	f102 0214 	add.w	r2, r2, #20
 80255ea:	bfd8      	it	le
 80255ec:	f1c2 0c20 	rsble	ip, r2, #32
 80255f0:	fa01 f102 	lsl.w	r1, r1, r2
 80255f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80255f8:	bfdc      	itt	le
 80255fa:	ea41 010c 	orrle.w	r1, r1, ip
 80255fe:	4090      	lslle	r0, r2
 8025600:	1ae4      	subs	r4, r4, r3
 8025602:	bfa2      	ittt	ge
 8025604:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8025608:	4329      	orrge	r1, r5
 802560a:	bd30      	popge	{r4, r5, pc}
 802560c:	ea6f 0404 	mvn.w	r4, r4
 8025610:	3c1f      	subs	r4, #31
 8025612:	da1c      	bge.n	802564e <__adddf3+0x1d2>
 8025614:	340c      	adds	r4, #12
 8025616:	dc0e      	bgt.n	8025636 <__adddf3+0x1ba>
 8025618:	f104 0414 	add.w	r4, r4, #20
 802561c:	f1c4 0220 	rsb	r2, r4, #32
 8025620:	fa20 f004 	lsr.w	r0, r0, r4
 8025624:	fa01 f302 	lsl.w	r3, r1, r2
 8025628:	ea40 0003 	orr.w	r0, r0, r3
 802562c:	fa21 f304 	lsr.w	r3, r1, r4
 8025630:	ea45 0103 	orr.w	r1, r5, r3
 8025634:	bd30      	pop	{r4, r5, pc}
 8025636:	f1c4 040c 	rsb	r4, r4, #12
 802563a:	f1c4 0220 	rsb	r2, r4, #32
 802563e:	fa20 f002 	lsr.w	r0, r0, r2
 8025642:	fa01 f304 	lsl.w	r3, r1, r4
 8025646:	ea40 0003 	orr.w	r0, r0, r3
 802564a:	4629      	mov	r1, r5
 802564c:	bd30      	pop	{r4, r5, pc}
 802564e:	fa21 f004 	lsr.w	r0, r1, r4
 8025652:	4629      	mov	r1, r5
 8025654:	bd30      	pop	{r4, r5, pc}
 8025656:	f094 0f00 	teq	r4, #0
 802565a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 802565e:	bf06      	itte	eq
 8025660:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8025664:	3401      	addeq	r4, #1
 8025666:	3d01      	subne	r5, #1
 8025668:	e74e      	b.n	8025508 <__adddf3+0x8c>
 802566a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802566e:	bf18      	it	ne
 8025670:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8025674:	d029      	beq.n	80256ca <__adddf3+0x24e>
 8025676:	ea94 0f05 	teq	r4, r5
 802567a:	bf08      	it	eq
 802567c:	ea90 0f02 	teqeq	r0, r2
 8025680:	d005      	beq.n	802568e <__adddf3+0x212>
 8025682:	ea54 0c00 	orrs.w	ip, r4, r0
 8025686:	bf04      	itt	eq
 8025688:	4619      	moveq	r1, r3
 802568a:	4610      	moveq	r0, r2
 802568c:	bd30      	pop	{r4, r5, pc}
 802568e:	ea91 0f03 	teq	r1, r3
 8025692:	bf1e      	ittt	ne
 8025694:	2100      	movne	r1, #0
 8025696:	2000      	movne	r0, #0
 8025698:	bd30      	popne	{r4, r5, pc}
 802569a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802569e:	d105      	bne.n	80256ac <__adddf3+0x230>
 80256a0:	0040      	lsls	r0, r0, #1
 80256a2:	4149      	adcs	r1, r1
 80256a4:	bf28      	it	cs
 80256a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80256aa:	bd30      	pop	{r4, r5, pc}
 80256ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80256b0:	bf3c      	itt	cc
 80256b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80256b6:	bd30      	popcc	{r4, r5, pc}
 80256b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80256bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80256c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80256c4:	f04f 0000 	mov.w	r0, #0
 80256c8:	bd30      	pop	{r4, r5, pc}
 80256ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80256ce:	bf1a      	itte	ne
 80256d0:	4619      	movne	r1, r3
 80256d2:	4610      	movne	r0, r2
 80256d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80256d8:	bf1c      	itt	ne
 80256da:	460b      	movne	r3, r1
 80256dc:	4602      	movne	r2, r0
 80256de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80256e2:	bf06      	itte	eq
 80256e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80256e8:	ea91 0f03 	teqeq	r1, r3
 80256ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80256f0:	bd30      	pop	{r4, r5, pc}
 80256f2:	bf00      	nop

080256f4 <__aeabi_ui2d>:
 80256f4:	f090 0f00 	teq	r0, #0
 80256f8:	bf04      	itt	eq
 80256fa:	2100      	moveq	r1, #0
 80256fc:	4770      	bxeq	lr
 80256fe:	b530      	push	{r4, r5, lr}
 8025700:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8025704:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8025708:	f04f 0500 	mov.w	r5, #0
 802570c:	f04f 0100 	mov.w	r1, #0
 8025710:	e750      	b.n	80255b4 <__adddf3+0x138>
 8025712:	bf00      	nop

08025714 <__aeabi_i2d>:
 8025714:	f090 0f00 	teq	r0, #0
 8025718:	bf04      	itt	eq
 802571a:	2100      	moveq	r1, #0
 802571c:	4770      	bxeq	lr
 802571e:	b530      	push	{r4, r5, lr}
 8025720:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8025724:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8025728:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 802572c:	bf48      	it	mi
 802572e:	4240      	negmi	r0, r0
 8025730:	f04f 0100 	mov.w	r1, #0
 8025734:	e73e      	b.n	80255b4 <__adddf3+0x138>
 8025736:	bf00      	nop

08025738 <__aeabi_f2d>:
 8025738:	0042      	lsls	r2, r0, #1
 802573a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802573e:	ea4f 0131 	mov.w	r1, r1, rrx
 8025742:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8025746:	bf1f      	itttt	ne
 8025748:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 802574c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8025750:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8025754:	4770      	bxne	lr
 8025756:	f092 0f00 	teq	r2, #0
 802575a:	bf14      	ite	ne
 802575c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8025760:	4770      	bxeq	lr
 8025762:	b530      	push	{r4, r5, lr}
 8025764:	f44f 7460 	mov.w	r4, #896	; 0x380
 8025768:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802576c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8025770:	e720      	b.n	80255b4 <__adddf3+0x138>
 8025772:	bf00      	nop

08025774 <__aeabi_ul2d>:
 8025774:	ea50 0201 	orrs.w	r2, r0, r1
 8025778:	bf08      	it	eq
 802577a:	4770      	bxeq	lr
 802577c:	b530      	push	{r4, r5, lr}
 802577e:	f04f 0500 	mov.w	r5, #0
 8025782:	e00a      	b.n	802579a <__aeabi_l2d+0x16>

08025784 <__aeabi_l2d>:
 8025784:	ea50 0201 	orrs.w	r2, r0, r1
 8025788:	bf08      	it	eq
 802578a:	4770      	bxeq	lr
 802578c:	b530      	push	{r4, r5, lr}
 802578e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8025792:	d502      	bpl.n	802579a <__aeabi_l2d+0x16>
 8025794:	4240      	negs	r0, r0
 8025796:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802579a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 802579e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80257a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80257a6:	f43f aedc 	beq.w	8025562 <__adddf3+0xe6>
 80257aa:	f04f 0203 	mov.w	r2, #3
 80257ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80257b2:	bf18      	it	ne
 80257b4:	3203      	addne	r2, #3
 80257b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80257ba:	bf18      	it	ne
 80257bc:	3203      	addne	r2, #3
 80257be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80257c2:	f1c2 0320 	rsb	r3, r2, #32
 80257c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80257ca:	fa20 f002 	lsr.w	r0, r0, r2
 80257ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80257d2:	ea40 000e 	orr.w	r0, r0, lr
 80257d6:	fa21 f102 	lsr.w	r1, r1, r2
 80257da:	4414      	add	r4, r2
 80257dc:	e6c1      	b.n	8025562 <__adddf3+0xe6>
 80257de:	bf00      	nop

080257e0 <__aeabi_dmul>:
 80257e0:	b570      	push	{r4, r5, r6, lr}
 80257e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80257e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80257ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80257ee:	bf1d      	ittte	ne
 80257f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80257f4:	ea94 0f0c 	teqne	r4, ip
 80257f8:	ea95 0f0c 	teqne	r5, ip
 80257fc:	f000 f8de 	bleq	80259bc <__aeabi_dmul+0x1dc>
 8025800:	442c      	add	r4, r5
 8025802:	ea81 0603 	eor.w	r6, r1, r3
 8025806:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 802580a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 802580e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8025812:	bf18      	it	ne
 8025814:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8025818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 802581c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8025820:	d038      	beq.n	8025894 <__aeabi_dmul+0xb4>
 8025822:	fba0 ce02 	umull	ip, lr, r0, r2
 8025826:	f04f 0500 	mov.w	r5, #0
 802582a:	fbe1 e502 	umlal	lr, r5, r1, r2
 802582e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8025832:	fbe0 e503 	umlal	lr, r5, r0, r3
 8025836:	f04f 0600 	mov.w	r6, #0
 802583a:	fbe1 5603 	umlal	r5, r6, r1, r3
 802583e:	f09c 0f00 	teq	ip, #0
 8025842:	bf18      	it	ne
 8025844:	f04e 0e01 	orrne.w	lr, lr, #1
 8025848:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 802584c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8025850:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8025854:	d204      	bcs.n	8025860 <__aeabi_dmul+0x80>
 8025856:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 802585a:	416d      	adcs	r5, r5
 802585c:	eb46 0606 	adc.w	r6, r6, r6
 8025860:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8025864:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8025868:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 802586c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8025870:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8025874:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8025878:	bf88      	it	hi
 802587a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 802587e:	d81e      	bhi.n	80258be <__aeabi_dmul+0xde>
 8025880:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8025884:	bf08      	it	eq
 8025886:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 802588a:	f150 0000 	adcs.w	r0, r0, #0
 802588e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8025892:	bd70      	pop	{r4, r5, r6, pc}
 8025894:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8025898:	ea46 0101 	orr.w	r1, r6, r1
 802589c:	ea40 0002 	orr.w	r0, r0, r2
 80258a0:	ea81 0103 	eor.w	r1, r1, r3
 80258a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80258a8:	bfc2      	ittt	gt
 80258aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80258ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80258b2:	bd70      	popgt	{r4, r5, r6, pc}
 80258b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80258b8:	f04f 0e00 	mov.w	lr, #0
 80258bc:	3c01      	subs	r4, #1
 80258be:	f300 80ab 	bgt.w	8025a18 <__aeabi_dmul+0x238>
 80258c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80258c6:	bfde      	ittt	le
 80258c8:	2000      	movle	r0, #0
 80258ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80258ce:	bd70      	pople	{r4, r5, r6, pc}
 80258d0:	f1c4 0400 	rsb	r4, r4, #0
 80258d4:	3c20      	subs	r4, #32
 80258d6:	da35      	bge.n	8025944 <__aeabi_dmul+0x164>
 80258d8:	340c      	adds	r4, #12
 80258da:	dc1b      	bgt.n	8025914 <__aeabi_dmul+0x134>
 80258dc:	f104 0414 	add.w	r4, r4, #20
 80258e0:	f1c4 0520 	rsb	r5, r4, #32
 80258e4:	fa00 f305 	lsl.w	r3, r0, r5
 80258e8:	fa20 f004 	lsr.w	r0, r0, r4
 80258ec:	fa01 f205 	lsl.w	r2, r1, r5
 80258f0:	ea40 0002 	orr.w	r0, r0, r2
 80258f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80258f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80258fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8025900:	fa21 f604 	lsr.w	r6, r1, r4
 8025904:	eb42 0106 	adc.w	r1, r2, r6
 8025908:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802590c:	bf08      	it	eq
 802590e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8025912:	bd70      	pop	{r4, r5, r6, pc}
 8025914:	f1c4 040c 	rsb	r4, r4, #12
 8025918:	f1c4 0520 	rsb	r5, r4, #32
 802591c:	fa00 f304 	lsl.w	r3, r0, r4
 8025920:	fa20 f005 	lsr.w	r0, r0, r5
 8025924:	fa01 f204 	lsl.w	r2, r1, r4
 8025928:	ea40 0002 	orr.w	r0, r0, r2
 802592c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8025930:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8025934:	f141 0100 	adc.w	r1, r1, #0
 8025938:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802593c:	bf08      	it	eq
 802593e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8025942:	bd70      	pop	{r4, r5, r6, pc}
 8025944:	f1c4 0520 	rsb	r5, r4, #32
 8025948:	fa00 f205 	lsl.w	r2, r0, r5
 802594c:	ea4e 0e02 	orr.w	lr, lr, r2
 8025950:	fa20 f304 	lsr.w	r3, r0, r4
 8025954:	fa01 f205 	lsl.w	r2, r1, r5
 8025958:	ea43 0302 	orr.w	r3, r3, r2
 802595c:	fa21 f004 	lsr.w	r0, r1, r4
 8025960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8025964:	fa21 f204 	lsr.w	r2, r1, r4
 8025968:	ea20 0002 	bic.w	r0, r0, r2
 802596c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8025970:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8025974:	bf08      	it	eq
 8025976:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802597a:	bd70      	pop	{r4, r5, r6, pc}
 802597c:	f094 0f00 	teq	r4, #0
 8025980:	d10f      	bne.n	80259a2 <__aeabi_dmul+0x1c2>
 8025982:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8025986:	0040      	lsls	r0, r0, #1
 8025988:	eb41 0101 	adc.w	r1, r1, r1
 802598c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8025990:	bf08      	it	eq
 8025992:	3c01      	subeq	r4, #1
 8025994:	d0f7      	beq.n	8025986 <__aeabi_dmul+0x1a6>
 8025996:	ea41 0106 	orr.w	r1, r1, r6
 802599a:	f095 0f00 	teq	r5, #0
 802599e:	bf18      	it	ne
 80259a0:	4770      	bxne	lr
 80259a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80259a6:	0052      	lsls	r2, r2, #1
 80259a8:	eb43 0303 	adc.w	r3, r3, r3
 80259ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80259b0:	bf08      	it	eq
 80259b2:	3d01      	subeq	r5, #1
 80259b4:	d0f7      	beq.n	80259a6 <__aeabi_dmul+0x1c6>
 80259b6:	ea43 0306 	orr.w	r3, r3, r6
 80259ba:	4770      	bx	lr
 80259bc:	ea94 0f0c 	teq	r4, ip
 80259c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80259c4:	bf18      	it	ne
 80259c6:	ea95 0f0c 	teqne	r5, ip
 80259ca:	d00c      	beq.n	80259e6 <__aeabi_dmul+0x206>
 80259cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80259d0:	bf18      	it	ne
 80259d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80259d6:	d1d1      	bne.n	802597c <__aeabi_dmul+0x19c>
 80259d8:	ea81 0103 	eor.w	r1, r1, r3
 80259dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80259e0:	f04f 0000 	mov.w	r0, #0
 80259e4:	bd70      	pop	{r4, r5, r6, pc}
 80259e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80259ea:	bf06      	itte	eq
 80259ec:	4610      	moveq	r0, r2
 80259ee:	4619      	moveq	r1, r3
 80259f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80259f4:	d019      	beq.n	8025a2a <__aeabi_dmul+0x24a>
 80259f6:	ea94 0f0c 	teq	r4, ip
 80259fa:	d102      	bne.n	8025a02 <__aeabi_dmul+0x222>
 80259fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8025a00:	d113      	bne.n	8025a2a <__aeabi_dmul+0x24a>
 8025a02:	ea95 0f0c 	teq	r5, ip
 8025a06:	d105      	bne.n	8025a14 <__aeabi_dmul+0x234>
 8025a08:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8025a0c:	bf1c      	itt	ne
 8025a0e:	4610      	movne	r0, r2
 8025a10:	4619      	movne	r1, r3
 8025a12:	d10a      	bne.n	8025a2a <__aeabi_dmul+0x24a>
 8025a14:	ea81 0103 	eor.w	r1, r1, r3
 8025a18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8025a1c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8025a20:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8025a24:	f04f 0000 	mov.w	r0, #0
 8025a28:	bd70      	pop	{r4, r5, r6, pc}
 8025a2a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8025a2e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8025a32:	bd70      	pop	{r4, r5, r6, pc}

08025a34 <__aeabi_ddiv>:
 8025a34:	b570      	push	{r4, r5, r6, lr}
 8025a36:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8025a3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8025a3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8025a42:	bf1d      	ittte	ne
 8025a44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8025a48:	ea94 0f0c 	teqne	r4, ip
 8025a4c:	ea95 0f0c 	teqne	r5, ip
 8025a50:	f000 f8a7 	bleq	8025ba2 <__aeabi_ddiv+0x16e>
 8025a54:	eba4 0405 	sub.w	r4, r4, r5
 8025a58:	ea81 0e03 	eor.w	lr, r1, r3
 8025a5c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8025a60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8025a64:	f000 8088 	beq.w	8025b78 <__aeabi_ddiv+0x144>
 8025a68:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8025a6c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8025a70:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8025a74:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8025a78:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8025a7c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8025a80:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8025a84:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8025a88:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8025a8c:	429d      	cmp	r5, r3
 8025a8e:	bf08      	it	eq
 8025a90:	4296      	cmpeq	r6, r2
 8025a92:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8025a96:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8025a9a:	d202      	bcs.n	8025aa2 <__aeabi_ddiv+0x6e>
 8025a9c:	085b      	lsrs	r3, r3, #1
 8025a9e:	ea4f 0232 	mov.w	r2, r2, rrx
 8025aa2:	1ab6      	subs	r6, r6, r2
 8025aa4:	eb65 0503 	sbc.w	r5, r5, r3
 8025aa8:	085b      	lsrs	r3, r3, #1
 8025aaa:	ea4f 0232 	mov.w	r2, r2, rrx
 8025aae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8025ab2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8025ab6:	ebb6 0e02 	subs.w	lr, r6, r2
 8025aba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8025abe:	bf22      	ittt	cs
 8025ac0:	1ab6      	subcs	r6, r6, r2
 8025ac2:	4675      	movcs	r5, lr
 8025ac4:	ea40 000c 	orrcs.w	r0, r0, ip
 8025ac8:	085b      	lsrs	r3, r3, #1
 8025aca:	ea4f 0232 	mov.w	r2, r2, rrx
 8025ace:	ebb6 0e02 	subs.w	lr, r6, r2
 8025ad2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8025ad6:	bf22      	ittt	cs
 8025ad8:	1ab6      	subcs	r6, r6, r2
 8025ada:	4675      	movcs	r5, lr
 8025adc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8025ae0:	085b      	lsrs	r3, r3, #1
 8025ae2:	ea4f 0232 	mov.w	r2, r2, rrx
 8025ae6:	ebb6 0e02 	subs.w	lr, r6, r2
 8025aea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8025aee:	bf22      	ittt	cs
 8025af0:	1ab6      	subcs	r6, r6, r2
 8025af2:	4675      	movcs	r5, lr
 8025af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8025af8:	085b      	lsrs	r3, r3, #1
 8025afa:	ea4f 0232 	mov.w	r2, r2, rrx
 8025afe:	ebb6 0e02 	subs.w	lr, r6, r2
 8025b02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8025b06:	bf22      	ittt	cs
 8025b08:	1ab6      	subcs	r6, r6, r2
 8025b0a:	4675      	movcs	r5, lr
 8025b0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8025b10:	ea55 0e06 	orrs.w	lr, r5, r6
 8025b14:	d018      	beq.n	8025b48 <__aeabi_ddiv+0x114>
 8025b16:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8025b1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8025b1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8025b22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8025b26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8025b2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8025b2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8025b32:	d1c0      	bne.n	8025ab6 <__aeabi_ddiv+0x82>
 8025b34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8025b38:	d10b      	bne.n	8025b52 <__aeabi_ddiv+0x11e>
 8025b3a:	ea41 0100 	orr.w	r1, r1, r0
 8025b3e:	f04f 0000 	mov.w	r0, #0
 8025b42:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8025b46:	e7b6      	b.n	8025ab6 <__aeabi_ddiv+0x82>
 8025b48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8025b4c:	bf04      	itt	eq
 8025b4e:	4301      	orreq	r1, r0
 8025b50:	2000      	moveq	r0, #0
 8025b52:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8025b56:	bf88      	it	hi
 8025b58:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8025b5c:	f63f aeaf 	bhi.w	80258be <__aeabi_dmul+0xde>
 8025b60:	ebb5 0c03 	subs.w	ip, r5, r3
 8025b64:	bf04      	itt	eq
 8025b66:	ebb6 0c02 	subseq.w	ip, r6, r2
 8025b6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8025b6e:	f150 0000 	adcs.w	r0, r0, #0
 8025b72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8025b76:	bd70      	pop	{r4, r5, r6, pc}
 8025b78:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8025b7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8025b80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8025b84:	bfc2      	ittt	gt
 8025b86:	ebd4 050c 	rsbsgt	r5, r4, ip
 8025b8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8025b8e:	bd70      	popgt	{r4, r5, r6, pc}
 8025b90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8025b94:	f04f 0e00 	mov.w	lr, #0
 8025b98:	3c01      	subs	r4, #1
 8025b9a:	e690      	b.n	80258be <__aeabi_dmul+0xde>
 8025b9c:	ea45 0e06 	orr.w	lr, r5, r6
 8025ba0:	e68d      	b.n	80258be <__aeabi_dmul+0xde>
 8025ba2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8025ba6:	ea94 0f0c 	teq	r4, ip
 8025baa:	bf08      	it	eq
 8025bac:	ea95 0f0c 	teqeq	r5, ip
 8025bb0:	f43f af3b 	beq.w	8025a2a <__aeabi_dmul+0x24a>
 8025bb4:	ea94 0f0c 	teq	r4, ip
 8025bb8:	d10a      	bne.n	8025bd0 <__aeabi_ddiv+0x19c>
 8025bba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8025bbe:	f47f af34 	bne.w	8025a2a <__aeabi_dmul+0x24a>
 8025bc2:	ea95 0f0c 	teq	r5, ip
 8025bc6:	f47f af25 	bne.w	8025a14 <__aeabi_dmul+0x234>
 8025bca:	4610      	mov	r0, r2
 8025bcc:	4619      	mov	r1, r3
 8025bce:	e72c      	b.n	8025a2a <__aeabi_dmul+0x24a>
 8025bd0:	ea95 0f0c 	teq	r5, ip
 8025bd4:	d106      	bne.n	8025be4 <__aeabi_ddiv+0x1b0>
 8025bd6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8025bda:	f43f aefd 	beq.w	80259d8 <__aeabi_dmul+0x1f8>
 8025bde:	4610      	mov	r0, r2
 8025be0:	4619      	mov	r1, r3
 8025be2:	e722      	b.n	8025a2a <__aeabi_dmul+0x24a>
 8025be4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8025be8:	bf18      	it	ne
 8025bea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8025bee:	f47f aec5 	bne.w	802597c <__aeabi_dmul+0x19c>
 8025bf2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8025bf6:	f47f af0d 	bne.w	8025a14 <__aeabi_dmul+0x234>
 8025bfa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8025bfe:	f47f aeeb 	bne.w	80259d8 <__aeabi_dmul+0x1f8>
 8025c02:	e712      	b.n	8025a2a <__aeabi_dmul+0x24a>

08025c04 <__gedf2>:
 8025c04:	f04f 3cff 	mov.w	ip, #4294967295
 8025c08:	e006      	b.n	8025c18 <__cmpdf2+0x4>
 8025c0a:	bf00      	nop

08025c0c <__ledf2>:
 8025c0c:	f04f 0c01 	mov.w	ip, #1
 8025c10:	e002      	b.n	8025c18 <__cmpdf2+0x4>
 8025c12:	bf00      	nop

08025c14 <__cmpdf2>:
 8025c14:	f04f 0c01 	mov.w	ip, #1
 8025c18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8025c1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8025c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8025c24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8025c28:	bf18      	it	ne
 8025c2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8025c2e:	d01b      	beq.n	8025c68 <__cmpdf2+0x54>
 8025c30:	b001      	add	sp, #4
 8025c32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8025c36:	bf0c      	ite	eq
 8025c38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8025c3c:	ea91 0f03 	teqne	r1, r3
 8025c40:	bf02      	ittt	eq
 8025c42:	ea90 0f02 	teqeq	r0, r2
 8025c46:	2000      	moveq	r0, #0
 8025c48:	4770      	bxeq	lr
 8025c4a:	f110 0f00 	cmn.w	r0, #0
 8025c4e:	ea91 0f03 	teq	r1, r3
 8025c52:	bf58      	it	pl
 8025c54:	4299      	cmppl	r1, r3
 8025c56:	bf08      	it	eq
 8025c58:	4290      	cmpeq	r0, r2
 8025c5a:	bf2c      	ite	cs
 8025c5c:	17d8      	asrcs	r0, r3, #31
 8025c5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8025c62:	f040 0001 	orr.w	r0, r0, #1
 8025c66:	4770      	bx	lr
 8025c68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8025c6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8025c70:	d102      	bne.n	8025c78 <__cmpdf2+0x64>
 8025c72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8025c76:	d107      	bne.n	8025c88 <__cmpdf2+0x74>
 8025c78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8025c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8025c80:	d1d6      	bne.n	8025c30 <__cmpdf2+0x1c>
 8025c82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8025c86:	d0d3      	beq.n	8025c30 <__cmpdf2+0x1c>
 8025c88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8025c8c:	4770      	bx	lr
 8025c8e:	bf00      	nop

08025c90 <__aeabi_cdrcmple>:
 8025c90:	4684      	mov	ip, r0
 8025c92:	4610      	mov	r0, r2
 8025c94:	4662      	mov	r2, ip
 8025c96:	468c      	mov	ip, r1
 8025c98:	4619      	mov	r1, r3
 8025c9a:	4663      	mov	r3, ip
 8025c9c:	e000      	b.n	8025ca0 <__aeabi_cdcmpeq>
 8025c9e:	bf00      	nop

08025ca0 <__aeabi_cdcmpeq>:
 8025ca0:	b501      	push	{r0, lr}
 8025ca2:	f7ff ffb7 	bl	8025c14 <__cmpdf2>
 8025ca6:	2800      	cmp	r0, #0
 8025ca8:	bf48      	it	mi
 8025caa:	f110 0f00 	cmnmi.w	r0, #0
 8025cae:	bd01      	pop	{r0, pc}

08025cb0 <__aeabi_dcmpeq>:
 8025cb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8025cb4:	f7ff fff4 	bl	8025ca0 <__aeabi_cdcmpeq>
 8025cb8:	bf0c      	ite	eq
 8025cba:	2001      	moveq	r0, #1
 8025cbc:	2000      	movne	r0, #0
 8025cbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8025cc2:	bf00      	nop

08025cc4 <__aeabi_dcmplt>:
 8025cc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8025cc8:	f7ff ffea 	bl	8025ca0 <__aeabi_cdcmpeq>
 8025ccc:	bf34      	ite	cc
 8025cce:	2001      	movcc	r0, #1
 8025cd0:	2000      	movcs	r0, #0
 8025cd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8025cd6:	bf00      	nop

08025cd8 <__aeabi_dcmple>:
 8025cd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8025cdc:	f7ff ffe0 	bl	8025ca0 <__aeabi_cdcmpeq>
 8025ce0:	bf94      	ite	ls
 8025ce2:	2001      	movls	r0, #1
 8025ce4:	2000      	movhi	r0, #0
 8025ce6:	f85d fb08 	ldr.w	pc, [sp], #8
 8025cea:	bf00      	nop

08025cec <__aeabi_dcmpge>:
 8025cec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8025cf0:	f7ff ffce 	bl	8025c90 <__aeabi_cdrcmple>
 8025cf4:	bf94      	ite	ls
 8025cf6:	2001      	movls	r0, #1
 8025cf8:	2000      	movhi	r0, #0
 8025cfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8025cfe:	bf00      	nop

08025d00 <__aeabi_dcmpgt>:
 8025d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8025d04:	f7ff ffc4 	bl	8025c90 <__aeabi_cdrcmple>
 8025d08:	bf34      	ite	cc
 8025d0a:	2001      	movcc	r0, #1
 8025d0c:	2000      	movcs	r0, #0
 8025d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8025d12:	bf00      	nop

08025d14 <__aeabi_d2iz>:
 8025d14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8025d18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8025d1c:	d215      	bcs.n	8025d4a <__aeabi_d2iz+0x36>
 8025d1e:	d511      	bpl.n	8025d44 <__aeabi_d2iz+0x30>
 8025d20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8025d24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8025d28:	d912      	bls.n	8025d50 <__aeabi_d2iz+0x3c>
 8025d2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8025d2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025d32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8025d36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8025d3a:	fa23 f002 	lsr.w	r0, r3, r2
 8025d3e:	bf18      	it	ne
 8025d40:	4240      	negne	r0, r0
 8025d42:	4770      	bx	lr
 8025d44:	f04f 0000 	mov.w	r0, #0
 8025d48:	4770      	bx	lr
 8025d4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8025d4e:	d105      	bne.n	8025d5c <__aeabi_d2iz+0x48>
 8025d50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8025d54:	bf08      	it	eq
 8025d56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8025d5a:	4770      	bx	lr
 8025d5c:	f04f 0000 	mov.w	r0, #0
 8025d60:	4770      	bx	lr
 8025d62:	bf00      	nop

08025d64 <__aeabi_d2uiz>:
 8025d64:	004a      	lsls	r2, r1, #1
 8025d66:	d211      	bcs.n	8025d8c <__aeabi_d2uiz+0x28>
 8025d68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8025d6c:	d211      	bcs.n	8025d92 <__aeabi_d2uiz+0x2e>
 8025d6e:	d50d      	bpl.n	8025d8c <__aeabi_d2uiz+0x28>
 8025d70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8025d74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8025d78:	d40e      	bmi.n	8025d98 <__aeabi_d2uiz+0x34>
 8025d7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8025d7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025d82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8025d86:	fa23 f002 	lsr.w	r0, r3, r2
 8025d8a:	4770      	bx	lr
 8025d8c:	f04f 0000 	mov.w	r0, #0
 8025d90:	4770      	bx	lr
 8025d92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8025d96:	d102      	bne.n	8025d9e <__aeabi_d2uiz+0x3a>
 8025d98:	f04f 30ff 	mov.w	r0, #4294967295
 8025d9c:	4770      	bx	lr
 8025d9e:	f04f 0000 	mov.w	r0, #0
 8025da2:	4770      	bx	lr

08025da4 <__aeabi_d2f>:
 8025da4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8025da8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8025dac:	bf24      	itt	cs
 8025dae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8025db2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8025db6:	d90d      	bls.n	8025dd4 <__aeabi_d2f+0x30>
 8025db8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8025dbc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8025dc0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8025dc4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8025dc8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8025dcc:	bf08      	it	eq
 8025dce:	f020 0001 	biceq.w	r0, r0, #1
 8025dd2:	4770      	bx	lr
 8025dd4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8025dd8:	d121      	bne.n	8025e1e <__aeabi_d2f+0x7a>
 8025dda:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8025dde:	bfbc      	itt	lt
 8025de0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8025de4:	4770      	bxlt	lr
 8025de6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8025dea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8025dee:	f1c2 0218 	rsb	r2, r2, #24
 8025df2:	f1c2 0c20 	rsb	ip, r2, #32
 8025df6:	fa10 f30c 	lsls.w	r3, r0, ip
 8025dfa:	fa20 f002 	lsr.w	r0, r0, r2
 8025dfe:	bf18      	it	ne
 8025e00:	f040 0001 	orrne.w	r0, r0, #1
 8025e04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8025e08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8025e0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8025e10:	ea40 000c 	orr.w	r0, r0, ip
 8025e14:	fa23 f302 	lsr.w	r3, r3, r2
 8025e18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8025e1c:	e7cc      	b.n	8025db8 <__aeabi_d2f+0x14>
 8025e1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8025e22:	d107      	bne.n	8025e34 <__aeabi_d2f+0x90>
 8025e24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8025e28:	bf1e      	ittt	ne
 8025e2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8025e2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8025e32:	4770      	bxne	lr
 8025e34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8025e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8025e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8025e40:	4770      	bx	lr
 8025e42:	bf00      	nop

08025e44 <__errno>:
 8025e44:	f240 6310 	movw	r3, #1552	; 0x610
 8025e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8025e4c:	6818      	ldr	r0, [r3, #0]
 8025e4e:	4770      	bx	lr

08025e50 <__libc_init_array>:
 8025e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025e52:	4f20      	ldr	r7, [pc, #128]	; (8025ed4 <__libc_init_array+0x84>)
 8025e54:	4c20      	ldr	r4, [pc, #128]	; (8025ed8 <__libc_init_array+0x88>)
 8025e56:	1b38      	subs	r0, r7, r4
 8025e58:	1087      	asrs	r7, r0, #2
 8025e5a:	d017      	beq.n	8025e8c <__libc_init_array+0x3c>
 8025e5c:	1e7a      	subs	r2, r7, #1
 8025e5e:	6823      	ldr	r3, [r4, #0]
 8025e60:	2501      	movs	r5, #1
 8025e62:	f002 0601 	and.w	r6, r2, #1
 8025e66:	4798      	blx	r3
 8025e68:	42af      	cmp	r7, r5
 8025e6a:	d00f      	beq.n	8025e8c <__libc_init_array+0x3c>
 8025e6c:	b12e      	cbz	r6, 8025e7a <__libc_init_array+0x2a>
 8025e6e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8025e72:	2502      	movs	r5, #2
 8025e74:	4788      	blx	r1
 8025e76:	42af      	cmp	r7, r5
 8025e78:	d008      	beq.n	8025e8c <__libc_init_array+0x3c>
 8025e7a:	6860      	ldr	r0, [r4, #4]
 8025e7c:	4780      	blx	r0
 8025e7e:	3502      	adds	r5, #2
 8025e80:	68a2      	ldr	r2, [r4, #8]
 8025e82:	1d26      	adds	r6, r4, #4
 8025e84:	4790      	blx	r2
 8025e86:	3408      	adds	r4, #8
 8025e88:	42af      	cmp	r7, r5
 8025e8a:	d1f6      	bne.n	8025e7a <__libc_init_array+0x2a>
 8025e8c:	4f13      	ldr	r7, [pc, #76]	; (8025edc <__libc_init_array+0x8c>)
 8025e8e:	4c14      	ldr	r4, [pc, #80]	; (8025ee0 <__libc_init_array+0x90>)
 8025e90:	f7e1 f948 	bl	8007124 <_init>
 8025e94:	1b3b      	subs	r3, r7, r4
 8025e96:	109f      	asrs	r7, r3, #2
 8025e98:	d018      	beq.n	8025ecc <__libc_init_array+0x7c>
 8025e9a:	1e7d      	subs	r5, r7, #1
 8025e9c:	6821      	ldr	r1, [r4, #0]
 8025e9e:	f005 0601 	and.w	r6, r5, #1
 8025ea2:	2501      	movs	r5, #1
 8025ea4:	4788      	blx	r1
 8025ea6:	42af      	cmp	r7, r5
 8025ea8:	d011      	beq.n	8025ece <__libc_init_array+0x7e>
 8025eaa:	b12e      	cbz	r6, 8025eb8 <__libc_init_array+0x68>
 8025eac:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8025eb0:	2502      	movs	r5, #2
 8025eb2:	4780      	blx	r0
 8025eb4:	42af      	cmp	r7, r5
 8025eb6:	d00b      	beq.n	8025ed0 <__libc_init_array+0x80>
 8025eb8:	6862      	ldr	r2, [r4, #4]
 8025eba:	4790      	blx	r2
 8025ebc:	3502      	adds	r5, #2
 8025ebe:	68a3      	ldr	r3, [r4, #8]
 8025ec0:	1d26      	adds	r6, r4, #4
 8025ec2:	4798      	blx	r3
 8025ec4:	3408      	adds	r4, #8
 8025ec6:	42af      	cmp	r7, r5
 8025ec8:	d1f6      	bne.n	8025eb8 <__libc_init_array+0x68>
 8025eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025ed2:	bf00      	nop
 8025ed4:	0802bd40 	.word	0x0802bd40
 8025ed8:	0802bd40 	.word	0x0802bd40
 8025edc:	0802bd40 	.word	0x0802bd40
 8025ee0:	0802bd40 	.word	0x0802bd40

08025ee4 <malloc>:
 8025ee4:	f240 6310 	movw	r3, #1552	; 0x610
 8025ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8025eec:	4601      	mov	r1, r0
 8025eee:	6818      	ldr	r0, [r3, #0]
 8025ef0:	f7f5 b8b8 	b.w	801b064 <_malloc_r>

08025ef4 <free>:
 8025ef4:	f240 6310 	movw	r3, #1552	; 0x610
 8025ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8025efc:	4601      	mov	r1, r0
 8025efe:	6818      	ldr	r0, [r3, #0]
 8025f00:	f7f5 b8e0 	b.w	801b0c4 <_free_r>

08025f04 <memcmp>:
 8025f04:	2a03      	cmp	r2, #3
 8025f06:	b4f0      	push	{r4, r5, r6, r7}
 8025f08:	d931      	bls.n	8025f6e <memcmp+0x6a>
 8025f0a:	ea41 0300 	orr.w	r3, r1, r0
 8025f0e:	079c      	lsls	r4, r3, #30
 8025f10:	d12e      	bne.n	8025f70 <memcmp+0x6c>
 8025f12:	6806      	ldr	r6, [r0, #0]
 8025f14:	680f      	ldr	r7, [r1, #0]
 8025f16:	1f15      	subs	r5, r2, #4
 8025f18:	1d03      	adds	r3, r0, #4
 8025f1a:	1d0c      	adds	r4, r1, #4
 8025f1c:	42be      	cmp	r6, r7
 8025f1e:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 8025f22:	d124      	bne.n	8025f6e <memcmp+0x6a>
 8025f24:	2d03      	cmp	r5, #3
 8025f26:	462a      	mov	r2, r5
 8025f28:	d91f      	bls.n	8025f6a <memcmp+0x66>
 8025f2a:	f1bc 0f00 	cmp.w	ip, #0
 8025f2e:	d008      	beq.n	8025f42 <memcmp+0x3e>
 8025f30:	6825      	ldr	r5, [r4, #0]
 8025f32:	681e      	ldr	r6, [r3, #0]
 8025f34:	4621      	mov	r1, r4
 8025f36:	4618      	mov	r0, r3
 8025f38:	3404      	adds	r4, #4
 8025f3a:	3304      	adds	r3, #4
 8025f3c:	42ae      	cmp	r6, r5
 8025f3e:	d011      	beq.n	8025f64 <memcmp+0x60>
 8025f40:	e015      	b.n	8025f6e <memcmp+0x6a>
 8025f42:	4618      	mov	r0, r3
 8025f44:	4621      	mov	r1, r4
 8025f46:	6823      	ldr	r3, [r4, #0]
 8025f48:	6804      	ldr	r4, [r0, #0]
 8025f4a:	1d05      	adds	r5, r0, #4
 8025f4c:	1d0e      	adds	r6, r1, #4
 8025f4e:	429c      	cmp	r4, r3
 8025f50:	d10d      	bne.n	8025f6e <memcmp+0x6a>
 8025f52:	4628      	mov	r0, r5
 8025f54:	4631      	mov	r1, r6
 8025f56:	6835      	ldr	r5, [r6, #0]
 8025f58:	6806      	ldr	r6, [r0, #0]
 8025f5a:	3a04      	subs	r2, #4
 8025f5c:	1d03      	adds	r3, r0, #4
 8025f5e:	1d0c      	adds	r4, r1, #4
 8025f60:	42ae      	cmp	r6, r5
 8025f62:	d104      	bne.n	8025f6e <memcmp+0x6a>
 8025f64:	3a04      	subs	r2, #4
 8025f66:	2a03      	cmp	r2, #3
 8025f68:	d8eb      	bhi.n	8025f42 <memcmp+0x3e>
 8025f6a:	4621      	mov	r1, r4
 8025f6c:	4618      	mov	r0, r3
 8025f6e:	b31a      	cbz	r2, 8025fb8 <memcmp+0xb4>
 8025f70:	7803      	ldrb	r3, [r0, #0]
 8025f72:	780c      	ldrb	r4, [r1, #0]
 8025f74:	42a3      	cmp	r3, r4
 8025f76:	d10a      	bne.n	8025f8e <memcmp+0x8a>
 8025f78:	1e55      	subs	r5, r2, #1
 8025f7a:	2200      	movs	r2, #0
 8025f7c:	07eb      	lsls	r3, r5, #31
 8025f7e:	d514      	bpl.n	8025faa <memcmp+0xa6>
 8025f80:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8025f84:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8025f88:	2201      	movs	r2, #1
 8025f8a:	42a3      	cmp	r3, r4
 8025f8c:	d00d      	beq.n	8025faa <memcmp+0xa6>
 8025f8e:	1b18      	subs	r0, r3, r4
 8025f90:	e010      	b.n	8025fb4 <memcmp+0xb0>
 8025f92:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8025f96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8025f9a:	42a3      	cmp	r3, r4
 8025f9c:	d1f7      	bne.n	8025f8e <memcmp+0x8a>
 8025f9e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8025fa2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8025fa6:	42a3      	cmp	r3, r4
 8025fa8:	d1f1      	bne.n	8025f8e <memcmp+0x8a>
 8025faa:	42aa      	cmp	r2, r5
 8025fac:	f102 0202 	add.w	r2, r2, #2
 8025fb0:	d1ef      	bne.n	8025f92 <memcmp+0x8e>
 8025fb2:	2000      	movs	r0, #0
 8025fb4:	bcf0      	pop	{r4, r5, r6, r7}
 8025fb6:	4770      	bx	lr
 8025fb8:	4610      	mov	r0, r2
 8025fba:	e7fb      	b.n	8025fb4 <memcmp+0xb0>

08025fbc <memcpy>:
 8025fbc:	2a0f      	cmp	r2, #15
 8025fbe:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8025fc2:	f240 8095 	bls.w	80260f0 <memcpy+0x134>
 8025fc6:	ea41 0300 	orr.w	r3, r1, r0
 8025fca:	079b      	lsls	r3, r3, #30
 8025fcc:	f040 8092 	bne.w	80260f4 <memcpy+0x138>
 8025fd0:	680c      	ldr	r4, [r1, #0]
 8025fd2:	6004      	str	r4, [r0, #0]
 8025fd4:	684d      	ldr	r5, [r1, #4]
 8025fd6:	6045      	str	r5, [r0, #4]
 8025fd8:	688e      	ldr	r6, [r1, #8]
 8025fda:	f1a2 0310 	sub.w	r3, r2, #16
 8025fde:	6086      	str	r6, [r0, #8]
 8025fe0:	68cc      	ldr	r4, [r1, #12]
 8025fe2:	461d      	mov	r5, r3
 8025fe4:	2d0f      	cmp	r5, #15
 8025fe6:	60c4      	str	r4, [r0, #12]
 8025fe8:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8025fec:	f101 0410 	add.w	r4, r1, #16
 8025ff0:	f100 0310 	add.w	r3, r0, #16
 8025ff4:	d922      	bls.n	802603c <memcpy+0x80>
 8025ff6:	b166      	cbz	r6, 8026012 <memcpy+0x56>
 8025ff8:	6826      	ldr	r6, [r4, #0]
 8025ffa:	601e      	str	r6, [r3, #0]
 8025ffc:	6866      	ldr	r6, [r4, #4]
 8025ffe:	605e      	str	r6, [r3, #4]
 8026000:	68a6      	ldr	r6, [r4, #8]
 8026002:	609e      	str	r6, [r3, #8]
 8026004:	68e6      	ldr	r6, [r4, #12]
 8026006:	3d10      	subs	r5, #16
 8026008:	60de      	str	r6, [r3, #12]
 802600a:	3410      	adds	r4, #16
 802600c:	3310      	adds	r3, #16
 802600e:	2d0f      	cmp	r5, #15
 8026010:	d914      	bls.n	802603c <memcpy+0x80>
 8026012:	6826      	ldr	r6, [r4, #0]
 8026014:	601e      	str	r6, [r3, #0]
 8026016:	6866      	ldr	r6, [r4, #4]
 8026018:	605e      	str	r6, [r3, #4]
 802601a:	68a6      	ldr	r6, [r4, #8]
 802601c:	609e      	str	r6, [r3, #8]
 802601e:	68e6      	ldr	r6, [r4, #12]
 8026020:	60de      	str	r6, [r3, #12]
 8026022:	6926      	ldr	r6, [r4, #16]
 8026024:	611e      	str	r6, [r3, #16]
 8026026:	6966      	ldr	r6, [r4, #20]
 8026028:	615e      	str	r6, [r3, #20]
 802602a:	69a6      	ldr	r6, [r4, #24]
 802602c:	619e      	str	r6, [r3, #24]
 802602e:	69e6      	ldr	r6, [r4, #28]
 8026030:	3d20      	subs	r5, #32
 8026032:	61de      	str	r6, [r3, #28]
 8026034:	3420      	adds	r4, #32
 8026036:	3320      	adds	r3, #32
 8026038:	2d0f      	cmp	r5, #15
 802603a:	d8ea      	bhi.n	8026012 <memcpy+0x56>
 802603c:	f1a2 0310 	sub.w	r3, r2, #16
 8026040:	f023 040f 	bic.w	r4, r3, #15
 8026044:	f002 030f 	and.w	r3, r2, #15
 8026048:	3410      	adds	r4, #16
 802604a:	2b03      	cmp	r3, #3
 802604c:	eb00 0804 	add.w	r8, r0, r4
 8026050:	4421      	add	r1, r4
 8026052:	d951      	bls.n	80260f8 <memcpy+0x13c>
 8026054:	f1a3 0904 	sub.w	r9, r3, #4
 8026058:	460b      	mov	r3, r1
 802605a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 802605e:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8026062:	f853 6b04 	ldr.w	r6, [r3], #4
 8026066:	ebc1 050c 	rsb	r5, r1, ip
 802606a:	4644      	mov	r4, r8
 802606c:	f10c 0c04 	add.w	ip, ip, #4
 8026070:	4563      	cmp	r3, ip
 8026072:	f844 6b04 	str.w	r6, [r4], #4
 8026076:	f3c5 0580 	ubfx	r5, r5, #2, #1
 802607a:	d012      	beq.n	80260a2 <memcpy+0xe6>
 802607c:	b12d      	cbz	r5, 802608a <memcpy+0xce>
 802607e:	f853 5b04 	ldr.w	r5, [r3], #4
 8026082:	4563      	cmp	r3, ip
 8026084:	f844 5b04 	str.w	r5, [r4], #4
 8026088:	d00b      	beq.n	80260a2 <memcpy+0xe6>
 802608a:	461e      	mov	r6, r3
 802608c:	4625      	mov	r5, r4
 802608e:	f856 7b04 	ldr.w	r7, [r6], #4
 8026092:	f845 7b04 	str.w	r7, [r5], #4
 8026096:	685f      	ldr	r7, [r3, #4]
 8026098:	1d33      	adds	r3, r6, #4
 802609a:	6067      	str	r7, [r4, #4]
 802609c:	1d2c      	adds	r4, r5, #4
 802609e:	4563      	cmp	r3, ip
 80260a0:	d1f3      	bne.n	802608a <memcpy+0xce>
 80260a2:	f109 0301 	add.w	r3, r9, #1
 80260a6:	009c      	lsls	r4, r3, #2
 80260a8:	1909      	adds	r1, r1, r4
 80260aa:	f002 0203 	and.w	r2, r2, #3
 80260ae:	4444      	add	r4, r8
 80260b0:	b1da      	cbz	r2, 80260ea <memcpy+0x12e>
 80260b2:	4623      	mov	r3, r4
 80260b4:	780d      	ldrb	r5, [r1, #0]
 80260b6:	f803 5b01 	strb.w	r5, [r3], #1
 80260ba:	18a2      	adds	r2, r4, r2
 80260bc:	43e4      	mvns	r4, r4
 80260be:	1914      	adds	r4, r2, r4
 80260c0:	4293      	cmp	r3, r2
 80260c2:	f004 0401 	and.w	r4, r4, #1
 80260c6:	d010      	beq.n	80260ea <memcpy+0x12e>
 80260c8:	b12c      	cbz	r4, 80260d6 <memcpy+0x11a>
 80260ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80260ce:	f803 4b01 	strb.w	r4, [r3], #1
 80260d2:	4293      	cmp	r3, r2
 80260d4:	d009      	beq.n	80260ea <memcpy+0x12e>
 80260d6:	784d      	ldrb	r5, [r1, #1]
 80260d8:	461c      	mov	r4, r3
 80260da:	f804 5b01 	strb.w	r5, [r4], #1
 80260de:	788d      	ldrb	r5, [r1, #2]
 80260e0:	705d      	strb	r5, [r3, #1]
 80260e2:	1c63      	adds	r3, r4, #1
 80260e4:	3102      	adds	r1, #2
 80260e6:	4293      	cmp	r3, r2
 80260e8:	d1f5      	bne.n	80260d6 <memcpy+0x11a>
 80260ea:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80260ee:	4770      	bx	lr
 80260f0:	4604      	mov	r4, r0
 80260f2:	e7dd      	b.n	80260b0 <memcpy+0xf4>
 80260f4:	4604      	mov	r4, r0
 80260f6:	e7dc      	b.n	80260b2 <memcpy+0xf6>
 80260f8:	4644      	mov	r4, r8
 80260fa:	461a      	mov	r2, r3
 80260fc:	e7d8      	b.n	80260b0 <memcpy+0xf4>
 80260fe:	bf00      	nop

08026100 <memmove>:
 8026100:	4288      	cmp	r0, r1
 8026102:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8026106:	d926      	bls.n	8026156 <memmove+0x56>
 8026108:	188c      	adds	r4, r1, r2
 802610a:	42a0      	cmp	r0, r4
 802610c:	d223      	bcs.n	8026156 <memmove+0x56>
 802610e:	1883      	adds	r3, r0, r2
 8026110:	1e55      	subs	r5, r2, #1
 8026112:	b1ea      	cbz	r2, 8026150 <memmove+0x50>
 8026114:	4622      	mov	r2, r4
 8026116:	f005 0401 	and.w	r4, r5, #1
 802611a:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 802611e:	f803 1d01 	strb.w	r1, [r3, #-1]!
 8026122:	1e69      	subs	r1, r5, #1
 8026124:	b1a5      	cbz	r5, 8026150 <memmove+0x50>
 8026126:	b13c      	cbz	r4, 8026138 <memmove+0x38>
 8026128:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 802612c:	3901      	subs	r1, #1
 802612e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8026132:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8026136:	d00b      	beq.n	8026150 <memmove+0x50>
 8026138:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 802613c:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8026140:	3902      	subs	r1, #2
 8026142:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8026146:	f1b1 3fff 	cmp.w	r1, #4294967295
 802614a:	f803 4d01 	strb.w	r4, [r3, #-1]!
 802614e:	d1f3      	bne.n	8026138 <memmove+0x38>
 8026150:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8026154:	4770      	bx	lr
 8026156:	2a0f      	cmp	r2, #15
 8026158:	f240 8096 	bls.w	8026288 <memmove+0x188>
 802615c:	ea41 0300 	orr.w	r3, r1, r0
 8026160:	079b      	lsls	r3, r3, #30
 8026162:	f040 8093 	bne.w	802628c <memmove+0x18c>
 8026166:	680c      	ldr	r4, [r1, #0]
 8026168:	6004      	str	r4, [r0, #0]
 802616a:	684d      	ldr	r5, [r1, #4]
 802616c:	6045      	str	r5, [r0, #4]
 802616e:	688e      	ldr	r6, [r1, #8]
 8026170:	f1a2 0310 	sub.w	r3, r2, #16
 8026174:	6086      	str	r6, [r0, #8]
 8026176:	68cc      	ldr	r4, [r1, #12]
 8026178:	461d      	mov	r5, r3
 802617a:	2d0f      	cmp	r5, #15
 802617c:	60c4      	str	r4, [r0, #12]
 802617e:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8026182:	f101 0410 	add.w	r4, r1, #16
 8026186:	f100 0310 	add.w	r3, r0, #16
 802618a:	d922      	bls.n	80261d2 <memmove+0xd2>
 802618c:	b166      	cbz	r6, 80261a8 <memmove+0xa8>
 802618e:	6826      	ldr	r6, [r4, #0]
 8026190:	601e      	str	r6, [r3, #0]
 8026192:	6866      	ldr	r6, [r4, #4]
 8026194:	605e      	str	r6, [r3, #4]
 8026196:	68a6      	ldr	r6, [r4, #8]
 8026198:	609e      	str	r6, [r3, #8]
 802619a:	68e6      	ldr	r6, [r4, #12]
 802619c:	3d10      	subs	r5, #16
 802619e:	60de      	str	r6, [r3, #12]
 80261a0:	3410      	adds	r4, #16
 80261a2:	3310      	adds	r3, #16
 80261a4:	2d0f      	cmp	r5, #15
 80261a6:	d914      	bls.n	80261d2 <memmove+0xd2>
 80261a8:	6826      	ldr	r6, [r4, #0]
 80261aa:	601e      	str	r6, [r3, #0]
 80261ac:	6866      	ldr	r6, [r4, #4]
 80261ae:	605e      	str	r6, [r3, #4]
 80261b0:	68a6      	ldr	r6, [r4, #8]
 80261b2:	609e      	str	r6, [r3, #8]
 80261b4:	68e6      	ldr	r6, [r4, #12]
 80261b6:	60de      	str	r6, [r3, #12]
 80261b8:	6926      	ldr	r6, [r4, #16]
 80261ba:	611e      	str	r6, [r3, #16]
 80261bc:	6966      	ldr	r6, [r4, #20]
 80261be:	615e      	str	r6, [r3, #20]
 80261c0:	69a6      	ldr	r6, [r4, #24]
 80261c2:	619e      	str	r6, [r3, #24]
 80261c4:	69e6      	ldr	r6, [r4, #28]
 80261c6:	3d20      	subs	r5, #32
 80261c8:	61de      	str	r6, [r3, #28]
 80261ca:	3420      	adds	r4, #32
 80261cc:	3320      	adds	r3, #32
 80261ce:	2d0f      	cmp	r5, #15
 80261d0:	d8ea      	bhi.n	80261a8 <memmove+0xa8>
 80261d2:	f1a2 0310 	sub.w	r3, r2, #16
 80261d6:	f023 040f 	bic.w	r4, r3, #15
 80261da:	f002 030f 	and.w	r3, r2, #15
 80261de:	3410      	adds	r4, #16
 80261e0:	2b03      	cmp	r3, #3
 80261e2:	eb00 0804 	add.w	r8, r0, r4
 80261e6:	4421      	add	r1, r4
 80261e8:	d952      	bls.n	8026290 <memmove+0x190>
 80261ea:	f1a3 0904 	sub.w	r9, r3, #4
 80261ee:	460b      	mov	r3, r1
 80261f0:	ea4f 0999 	mov.w	r9, r9, lsr #2
 80261f4:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 80261f8:	f853 6b04 	ldr.w	r6, [r3], #4
 80261fc:	ebc1 050c 	rsb	r5, r1, ip
 8026200:	4644      	mov	r4, r8
 8026202:	f10c 0c04 	add.w	ip, ip, #4
 8026206:	4563      	cmp	r3, ip
 8026208:	f844 6b04 	str.w	r6, [r4], #4
 802620c:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8026210:	d012      	beq.n	8026238 <memmove+0x138>
 8026212:	b12d      	cbz	r5, 8026220 <memmove+0x120>
 8026214:	f853 5b04 	ldr.w	r5, [r3], #4
 8026218:	4563      	cmp	r3, ip
 802621a:	f844 5b04 	str.w	r5, [r4], #4
 802621e:	d00b      	beq.n	8026238 <memmove+0x138>
 8026220:	461e      	mov	r6, r3
 8026222:	4625      	mov	r5, r4
 8026224:	f856 7b04 	ldr.w	r7, [r6], #4
 8026228:	f845 7b04 	str.w	r7, [r5], #4
 802622c:	685f      	ldr	r7, [r3, #4]
 802622e:	1d33      	adds	r3, r6, #4
 8026230:	6067      	str	r7, [r4, #4]
 8026232:	1d2c      	adds	r4, r5, #4
 8026234:	4563      	cmp	r3, ip
 8026236:	d1f3      	bne.n	8026220 <memmove+0x120>
 8026238:	f109 0301 	add.w	r3, r9, #1
 802623c:	009c      	lsls	r4, r3, #2
 802623e:	1909      	adds	r1, r1, r4
 8026240:	f002 0203 	and.w	r2, r2, #3
 8026244:	4444      	add	r4, r8
 8026246:	2a00      	cmp	r2, #0
 8026248:	d082      	beq.n	8026150 <memmove+0x50>
 802624a:	4623      	mov	r3, r4
 802624c:	780d      	ldrb	r5, [r1, #0]
 802624e:	f803 5b01 	strb.w	r5, [r3], #1
 8026252:	18a2      	adds	r2, r4, r2
 8026254:	43e4      	mvns	r4, r4
 8026256:	1914      	adds	r4, r2, r4
 8026258:	4293      	cmp	r3, r2
 802625a:	f004 0401 	and.w	r4, r4, #1
 802625e:	f43f af77 	beq.w	8026150 <memmove+0x50>
 8026262:	b134      	cbz	r4, 8026272 <memmove+0x172>
 8026264:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8026268:	f803 4b01 	strb.w	r4, [r3], #1
 802626c:	4293      	cmp	r3, r2
 802626e:	f43f af6f 	beq.w	8026150 <memmove+0x50>
 8026272:	784d      	ldrb	r5, [r1, #1]
 8026274:	461c      	mov	r4, r3
 8026276:	f804 5b01 	strb.w	r5, [r4], #1
 802627a:	788d      	ldrb	r5, [r1, #2]
 802627c:	705d      	strb	r5, [r3, #1]
 802627e:	1c63      	adds	r3, r4, #1
 8026280:	3102      	adds	r1, #2
 8026282:	4293      	cmp	r3, r2
 8026284:	d1f5      	bne.n	8026272 <memmove+0x172>
 8026286:	e763      	b.n	8026150 <memmove+0x50>
 8026288:	4604      	mov	r4, r0
 802628a:	e7dc      	b.n	8026246 <memmove+0x146>
 802628c:	4604      	mov	r4, r0
 802628e:	e7dc      	b.n	802624a <memmove+0x14a>
 8026290:	4644      	mov	r4, r8
 8026292:	461a      	mov	r2, r3
 8026294:	e7d7      	b.n	8026246 <memmove+0x146>
 8026296:	bf00      	nop

08026298 <memset>:
 8026298:	b4f0      	push	{r4, r5, r6, r7}
 802629a:	0784      	lsls	r4, r0, #30
 802629c:	4603      	mov	r3, r0
 802629e:	f000 808e 	beq.w	80263be <memset+0x126>
 80262a2:	1e54      	subs	r4, r2, #1
 80262a4:	2a00      	cmp	r2, #0
 80262a6:	f000 8088 	beq.w	80263ba <memset+0x122>
 80262aa:	07e5      	lsls	r5, r4, #31
 80262ac:	b2ce      	uxtb	r6, r1
 80262ae:	d411      	bmi.n	80262d4 <memset+0x3c>
 80262b0:	461a      	mov	r2, r3
 80262b2:	1e67      	subs	r7, r4, #1
 80262b4:	f802 6b01 	strb.w	r6, [r2], #1
 80262b8:	4613      	mov	r3, r2
 80262ba:	4615      	mov	r5, r2
 80262bc:	0792      	lsls	r2, r2, #30
 80262be:	d00f      	beq.n	80262e0 <memset+0x48>
 80262c0:	2c00      	cmp	r4, #0
 80262c2:	d07a      	beq.n	80263ba <memset+0x122>
 80262c4:	f803 6b01 	strb.w	r6, [r3], #1
 80262c8:	079a      	lsls	r2, r3, #30
 80262ca:	463c      	mov	r4, r7
 80262cc:	461d      	mov	r5, r3
 80262ce:	d007      	beq.n	80262e0 <memset+0x48>
 80262d0:	3c01      	subs	r4, #1
 80262d2:	e7ed      	b.n	80262b0 <memset+0x18>
 80262d4:	4603      	mov	r3, r0
 80262d6:	f803 6b01 	strb.w	r6, [r3], #1
 80262da:	079a      	lsls	r2, r3, #30
 80262dc:	461d      	mov	r5, r3
 80262de:	d1f7      	bne.n	80262d0 <memset+0x38>
 80262e0:	2c03      	cmp	r4, #3
 80262e2:	d952      	bls.n	802638a <memset+0xf2>
 80262e4:	b2ce      	uxtb	r6, r1
 80262e6:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80262ea:	2c0f      	cmp	r4, #15
 80262ec:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80262f0:	d92d      	bls.n	802634e <memset+0xb6>
 80262f2:	f1a4 0210 	sub.w	r2, r4, #16
 80262f6:	4617      	mov	r7, r2
 80262f8:	2f0f      	cmp	r7, #15
 80262fa:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80262fe:	602b      	str	r3, [r5, #0]
 8026300:	606b      	str	r3, [r5, #4]
 8026302:	60ab      	str	r3, [r5, #8]
 8026304:	60eb      	str	r3, [r5, #12]
 8026306:	f105 0210 	add.w	r2, r5, #16
 802630a:	d916      	bls.n	802633a <memset+0xa2>
 802630c:	b13e      	cbz	r6, 802631e <memset+0x86>
 802630e:	3f10      	subs	r7, #16
 8026310:	6013      	str	r3, [r2, #0]
 8026312:	6053      	str	r3, [r2, #4]
 8026314:	6093      	str	r3, [r2, #8]
 8026316:	60d3      	str	r3, [r2, #12]
 8026318:	3210      	adds	r2, #16
 802631a:	2f0f      	cmp	r7, #15
 802631c:	d90d      	bls.n	802633a <memset+0xa2>
 802631e:	3f20      	subs	r7, #32
 8026320:	f102 0610 	add.w	r6, r2, #16
 8026324:	6013      	str	r3, [r2, #0]
 8026326:	6053      	str	r3, [r2, #4]
 8026328:	6093      	str	r3, [r2, #8]
 802632a:	60d3      	str	r3, [r2, #12]
 802632c:	6113      	str	r3, [r2, #16]
 802632e:	6153      	str	r3, [r2, #20]
 8026330:	6193      	str	r3, [r2, #24]
 8026332:	61d3      	str	r3, [r2, #28]
 8026334:	3220      	adds	r2, #32
 8026336:	2f0f      	cmp	r7, #15
 8026338:	d8f1      	bhi.n	802631e <memset+0x86>
 802633a:	f1a4 0210 	sub.w	r2, r4, #16
 802633e:	f022 020f 	bic.w	r2, r2, #15
 8026342:	f004 040f 	and.w	r4, r4, #15
 8026346:	3210      	adds	r2, #16
 8026348:	2c03      	cmp	r4, #3
 802634a:	4415      	add	r5, r2
 802634c:	d91d      	bls.n	802638a <memset+0xf2>
 802634e:	1f27      	subs	r7, r4, #4
 8026350:	463e      	mov	r6, r7
 8026352:	462a      	mov	r2, r5
 8026354:	2e03      	cmp	r6, #3
 8026356:	f842 3b04 	str.w	r3, [r2], #4
 802635a:	f3c7 0780 	ubfx	r7, r7, #2, #1
 802635e:	d90d      	bls.n	802637c <memset+0xe4>
 8026360:	b127      	cbz	r7, 802636c <memset+0xd4>
 8026362:	3e04      	subs	r6, #4
 8026364:	2e03      	cmp	r6, #3
 8026366:	f842 3b04 	str.w	r3, [r2], #4
 802636a:	d907      	bls.n	802637c <memset+0xe4>
 802636c:	4617      	mov	r7, r2
 802636e:	3e08      	subs	r6, #8
 8026370:	f847 3b04 	str.w	r3, [r7], #4
 8026374:	6053      	str	r3, [r2, #4]
 8026376:	1d3a      	adds	r2, r7, #4
 8026378:	2e03      	cmp	r6, #3
 802637a:	d8f7      	bhi.n	802636c <memset+0xd4>
 802637c:	1f23      	subs	r3, r4, #4
 802637e:	f023 0203 	bic.w	r2, r3, #3
 8026382:	1d13      	adds	r3, r2, #4
 8026384:	f004 0403 	and.w	r4, r4, #3
 8026388:	18ed      	adds	r5, r5, r3
 802638a:	b1b4      	cbz	r4, 80263ba <memset+0x122>
 802638c:	462b      	mov	r3, r5
 802638e:	b2c9      	uxtb	r1, r1
 8026390:	f803 1b01 	strb.w	r1, [r3], #1
 8026394:	192c      	adds	r4, r5, r4
 8026396:	43ed      	mvns	r5, r5
 8026398:	1962      	adds	r2, r4, r5
 802639a:	42a3      	cmp	r3, r4
 802639c:	f002 0501 	and.w	r5, r2, #1
 80263a0:	d00b      	beq.n	80263ba <memset+0x122>
 80263a2:	b11d      	cbz	r5, 80263ac <memset+0x114>
 80263a4:	f803 1b01 	strb.w	r1, [r3], #1
 80263a8:	42a3      	cmp	r3, r4
 80263aa:	d006      	beq.n	80263ba <memset+0x122>
 80263ac:	461a      	mov	r2, r3
 80263ae:	f802 1b01 	strb.w	r1, [r2], #1
 80263b2:	7059      	strb	r1, [r3, #1]
 80263b4:	1c53      	adds	r3, r2, #1
 80263b6:	42a3      	cmp	r3, r4
 80263b8:	d1f8      	bne.n	80263ac <memset+0x114>
 80263ba:	bcf0      	pop	{r4, r5, r6, r7}
 80263bc:	4770      	bx	lr
 80263be:	4605      	mov	r5, r0
 80263c0:	4614      	mov	r4, r2
 80263c2:	e78d      	b.n	80262e0 <memset+0x48>

080263c4 <_sprintf_r>:
 80263c4:	b40c      	push	{r2, r3}
 80263c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80263c8:	b09d      	sub	sp, #116	; 0x74
 80263ca:	ac22      	add	r4, sp, #136	; 0x88
 80263cc:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80263d0:	f854 2b04 	ldr.w	r2, [r4], #4
 80263d4:	9102      	str	r1, [sp, #8]
 80263d6:	460e      	mov	r6, r1
 80263d8:	4623      	mov	r3, r4
 80263da:	9504      	str	r5, [sp, #16]
 80263dc:	9507      	str	r5, [sp, #28]
 80263de:	a902      	add	r1, sp, #8
 80263e0:	f44f 7702 	mov.w	r7, #520	; 0x208
 80263e4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80263e8:	f8ad 7014 	strh.w	r7, [sp, #20]
 80263ec:	9606      	str	r6, [sp, #24]
 80263ee:	f8ad 5016 	strh.w	r5, [sp, #22]
 80263f2:	9401      	str	r4, [sp, #4]
 80263f4:	f000 fa3c 	bl	8026870 <_svfprintf_r>
 80263f8:	9b02      	ldr	r3, [sp, #8]
 80263fa:	2200      	movs	r2, #0
 80263fc:	701a      	strb	r2, [r3, #0]
 80263fe:	b01d      	add	sp, #116	; 0x74
 8026400:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8026404:	b002      	add	sp, #8
 8026406:	4770      	bx	lr

08026408 <sprintf>:
 8026408:	b40e      	push	{r1, r2, r3}
 802640a:	b570      	push	{r4, r5, r6, lr}
 802640c:	b09d      	sub	sp, #116	; 0x74
 802640e:	ac21      	add	r4, sp, #132	; 0x84
 8026410:	f240 6310 	movw	r3, #1552	; 0x610
 8026414:	f854 2b04 	ldr.w	r2, [r4], #4
 8026418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802641c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8026420:	f44f 7102 	mov.w	r1, #520	; 0x208
 8026424:	4606      	mov	r6, r0
 8026426:	f8ad 1014 	strh.w	r1, [sp, #20]
 802642a:	9504      	str	r5, [sp, #16]
 802642c:	9507      	str	r5, [sp, #28]
 802642e:	6818      	ldr	r0, [r3, #0]
 8026430:	9602      	str	r6, [sp, #8]
 8026432:	4623      	mov	r3, r4
 8026434:	a902      	add	r1, sp, #8
 8026436:	f64f 75ff 	movw	r5, #65535	; 0xffff
 802643a:	9606      	str	r6, [sp, #24]
 802643c:	f8ad 5016 	strh.w	r5, [sp, #22]
 8026440:	9401      	str	r4, [sp, #4]
 8026442:	f000 fa15 	bl	8026870 <_svfprintf_r>
 8026446:	9b02      	ldr	r3, [sp, #8]
 8026448:	2200      	movs	r2, #0
 802644a:	701a      	strb	r2, [r3, #0]
 802644c:	b01d      	add	sp, #116	; 0x74
 802644e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8026452:	b003      	add	sp, #12
 8026454:	4770      	bx	lr
 8026456:	bf00      	nop

08026458 <strcmp>:
 8026458:	ea80 0201 	eor.w	r2, r0, r1
 802645c:	f012 0f03 	tst.w	r2, #3
 8026460:	f040 803a 	bne.w	80264d8 <strcmp_unaligned>
 8026464:	f010 0203 	ands.w	r2, r0, #3
 8026468:	f020 0003 	bic.w	r0, r0, #3
 802646c:	f021 0103 	bic.w	r1, r1, #3
 8026470:	f850 cb04 	ldr.w	ip, [r0], #4
 8026474:	bf08      	it	eq
 8026476:	f851 3b04 	ldreq.w	r3, [r1], #4
 802647a:	d00d      	beq.n	8026498 <strcmp+0x40>
 802647c:	f082 0203 	eor.w	r2, r2, #3
 8026480:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8026484:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8026488:	fa23 f202 	lsr.w	r2, r3, r2
 802648c:	f851 3b04 	ldr.w	r3, [r1], #4
 8026490:	ea4c 0c02 	orr.w	ip, ip, r2
 8026494:	ea43 0302 	orr.w	r3, r3, r2
 8026498:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 802649c:	459c      	cmp	ip, r3
 802649e:	bf01      	itttt	eq
 80264a0:	ea22 020c 	biceq.w	r2, r2, ip
 80264a4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 80264a8:	f850 cb04 	ldreq.w	ip, [r0], #4
 80264ac:	f851 3b04 	ldreq.w	r3, [r1], #4
 80264b0:	d0f2      	beq.n	8026498 <strcmp+0x40>
 80264b2:	ea4f 600c 	mov.w	r0, ip, lsl #24
 80264b6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80264ba:	2801      	cmp	r0, #1
 80264bc:	bf28      	it	cs
 80264be:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80264c2:	bf08      	it	eq
 80264c4:	0a1b      	lsreq	r3, r3, #8
 80264c6:	d0f4      	beq.n	80264b2 <strcmp+0x5a>
 80264c8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80264cc:	ea4f 6010 	mov.w	r0, r0, lsr #24
 80264d0:	eba0 0003 	sub.w	r0, r0, r3
 80264d4:	4770      	bx	lr
 80264d6:	bf00      	nop

080264d8 <strcmp_unaligned>:
 80264d8:	f010 0f03 	tst.w	r0, #3
 80264dc:	d00a      	beq.n	80264f4 <strcmp_unaligned+0x1c>
 80264de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80264e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80264e6:	2a01      	cmp	r2, #1
 80264e8:	bf28      	it	cs
 80264ea:	429a      	cmpcs	r2, r3
 80264ec:	d0f4      	beq.n	80264d8 <strcmp_unaligned>
 80264ee:	eba2 0003 	sub.w	r0, r2, r3
 80264f2:	4770      	bx	lr
 80264f4:	f84d 5d04 	str.w	r5, [sp, #-4]!
 80264f8:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80264fc:	f04f 0201 	mov.w	r2, #1
 8026500:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8026504:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8026508:	f001 0c03 	and.w	ip, r1, #3
 802650c:	f021 0103 	bic.w	r1, r1, #3
 8026510:	f850 4b04 	ldr.w	r4, [r0], #4
 8026514:	f851 5b04 	ldr.w	r5, [r1], #4
 8026518:	f1bc 0f02 	cmp.w	ip, #2
 802651c:	d026      	beq.n	802656c <strcmp_unaligned+0x94>
 802651e:	d84b      	bhi.n	80265b8 <strcmp_unaligned+0xe0>
 8026520:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8026524:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8026528:	eba4 0302 	sub.w	r3, r4, r2
 802652c:	ea23 0304 	bic.w	r3, r3, r4
 8026530:	d10d      	bne.n	802654e <strcmp_unaligned+0x76>
 8026532:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8026536:	bf08      	it	eq
 8026538:	f851 5b04 	ldreq.w	r5, [r1], #4
 802653c:	d10a      	bne.n	8026554 <strcmp_unaligned+0x7c>
 802653e:	ea8c 0c04 	eor.w	ip, ip, r4
 8026542:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8026546:	d10c      	bne.n	8026562 <strcmp_unaligned+0x8a>
 8026548:	f850 4b04 	ldr.w	r4, [r0], #4
 802654c:	e7e8      	b.n	8026520 <strcmp_unaligned+0x48>
 802654e:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8026552:	e05c      	b.n	802660e <strcmp_unaligned+0x136>
 8026554:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8026558:	d152      	bne.n	8026600 <strcmp_unaligned+0x128>
 802655a:	780d      	ldrb	r5, [r1, #0]
 802655c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8026560:	e055      	b.n	802660e <strcmp_unaligned+0x136>
 8026562:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8026566:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 802656a:	e050      	b.n	802660e <strcmp_unaligned+0x136>
 802656c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8026570:	eba4 0302 	sub.w	r3, r4, r2
 8026574:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8026578:	ea23 0304 	bic.w	r3, r3, r4
 802657c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8026580:	d117      	bne.n	80265b2 <strcmp_unaligned+0xda>
 8026582:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8026586:	bf08      	it	eq
 8026588:	f851 5b04 	ldreq.w	r5, [r1], #4
 802658c:	d107      	bne.n	802659e <strcmp_unaligned+0xc6>
 802658e:	ea8c 0c04 	eor.w	ip, ip, r4
 8026592:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8026596:	d108      	bne.n	80265aa <strcmp_unaligned+0xd2>
 8026598:	f850 4b04 	ldr.w	r4, [r0], #4
 802659c:	e7e6      	b.n	802656c <strcmp_unaligned+0x94>
 802659e:	041b      	lsls	r3, r3, #16
 80265a0:	d12e      	bne.n	8026600 <strcmp_unaligned+0x128>
 80265a2:	880d      	ldrh	r5, [r1, #0]
 80265a4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80265a8:	e031      	b.n	802660e <strcmp_unaligned+0x136>
 80265aa:	ea4f 4505 	mov.w	r5, r5, lsl #16
 80265ae:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80265b2:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80265b6:	e02a      	b.n	802660e <strcmp_unaligned+0x136>
 80265b8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 80265bc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 80265c0:	eba4 0302 	sub.w	r3, r4, r2
 80265c4:	ea23 0304 	bic.w	r3, r3, r4
 80265c8:	d10d      	bne.n	80265e6 <strcmp_unaligned+0x10e>
 80265ca:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80265ce:	bf08      	it	eq
 80265d0:	f851 5b04 	ldreq.w	r5, [r1], #4
 80265d4:	d10a      	bne.n	80265ec <strcmp_unaligned+0x114>
 80265d6:	ea8c 0c04 	eor.w	ip, ip, r4
 80265da:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 80265de:	d10a      	bne.n	80265f6 <strcmp_unaligned+0x11e>
 80265e0:	f850 4b04 	ldr.w	r4, [r0], #4
 80265e4:	e7e8      	b.n	80265b8 <strcmp_unaligned+0xe0>
 80265e6:	ea4f 6515 	mov.w	r5, r5, lsr #24
 80265ea:	e010      	b.n	802660e <strcmp_unaligned+0x136>
 80265ec:	f014 0fff 	tst.w	r4, #255	; 0xff
 80265f0:	d006      	beq.n	8026600 <strcmp_unaligned+0x128>
 80265f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80265f6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 80265fa:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 80265fe:	e006      	b.n	802660e <strcmp_unaligned+0x136>
 8026600:	f04f 0000 	mov.w	r0, #0
 8026604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8026608:	f85d 5b04 	ldr.w	r5, [sp], #4
 802660c:	4770      	bx	lr
 802660e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8026612:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8026616:	2801      	cmp	r0, #1
 8026618:	bf28      	it	cs
 802661a:	4290      	cmpcs	r0, r2
 802661c:	bf04      	itt	eq
 802661e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8026622:	0a2d      	lsreq	r5, r5, #8
 8026624:	d0f3      	beq.n	802660e <strcmp_unaligned+0x136>
 8026626:	eba2 0000 	sub.w	r0, r2, r0
 802662a:	f85d 4b04 	ldr.w	r4, [sp], #4
 802662e:	f85d 5b04 	ldr.w	r5, [sp], #4
 8026632:	4770      	bx	lr

08026634 <strcpy>:
 8026634:	ea80 0201 	eor.w	r2, r0, r1
 8026638:	4684      	mov	ip, r0
 802663a:	f012 0f03 	tst.w	r2, #3
 802663e:	d14f      	bne.n	80266e0 <strcpy+0xac>
 8026640:	f011 0f03 	tst.w	r1, #3
 8026644:	d132      	bne.n	80266ac <strcpy+0x78>
 8026646:	f84d 4d04 	str.w	r4, [sp, #-4]!
 802664a:	f011 0f04 	tst.w	r1, #4
 802664e:	f851 3b04 	ldr.w	r3, [r1], #4
 8026652:	d00b      	beq.n	802666c <strcpy+0x38>
 8026654:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8026658:	439a      	bics	r2, r3
 802665a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802665e:	bf04      	itt	eq
 8026660:	f84c 3b04 	streq.w	r3, [ip], #4
 8026664:	f851 3b04 	ldreq.w	r3, [r1], #4
 8026668:	d116      	bne.n	8026698 <strcpy+0x64>
 802666a:	bf00      	nop
 802666c:	f851 4b04 	ldr.w	r4, [r1], #4
 8026670:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8026674:	439a      	bics	r2, r3
 8026676:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802667a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 802667e:	d10b      	bne.n	8026698 <strcpy+0x64>
 8026680:	f84c 3b04 	str.w	r3, [ip], #4
 8026684:	43a2      	bics	r2, r4
 8026686:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802668a:	bf04      	itt	eq
 802668c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8026690:	f84c 4b04 	streq.w	r4, [ip], #4
 8026694:	d0ea      	beq.n	802666c <strcpy+0x38>
 8026696:	4623      	mov	r3, r4
 8026698:	f80c 3b01 	strb.w	r3, [ip], #1
 802669c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80266a0:	ea4f 2333 	mov.w	r3, r3, ror #8
 80266a4:	d1f8      	bne.n	8026698 <strcpy+0x64>
 80266a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80266aa:	4770      	bx	lr
 80266ac:	f011 0f01 	tst.w	r1, #1
 80266b0:	d006      	beq.n	80266c0 <strcpy+0x8c>
 80266b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80266b6:	f80c 2b01 	strb.w	r2, [ip], #1
 80266ba:	2a00      	cmp	r2, #0
 80266bc:	bf08      	it	eq
 80266be:	4770      	bxeq	lr
 80266c0:	f011 0f02 	tst.w	r1, #2
 80266c4:	d0bf      	beq.n	8026646 <strcpy+0x12>
 80266c6:	f831 2b02 	ldrh.w	r2, [r1], #2
 80266ca:	f012 0fff 	tst.w	r2, #255	; 0xff
 80266ce:	bf16      	itet	ne
 80266d0:	f82c 2b02 	strhne.w	r2, [ip], #2
 80266d4:	f88c 2000 	strbeq.w	r2, [ip]
 80266d8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80266dc:	d1b3      	bne.n	8026646 <strcpy+0x12>
 80266de:	4770      	bx	lr
 80266e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80266e4:	f80c 2b01 	strb.w	r2, [ip], #1
 80266e8:	2a00      	cmp	r2, #0
 80266ea:	d1f9      	bne.n	80266e0 <strcpy+0xac>
 80266ec:	4770      	bx	lr
 80266ee:	bf00      	nop

080266f0 <strlen>:
 80266f0:	f020 0103 	bic.w	r1, r0, #3
 80266f4:	f010 0003 	ands.w	r0, r0, #3
 80266f8:	f1c0 0000 	rsb	r0, r0, #0
 80266fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8026700:	f100 0c04 	add.w	ip, r0, #4
 8026704:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8026708:	f06f 0200 	mvn.w	r2, #0
 802670c:	bf1c      	itt	ne
 802670e:	fa22 f20c 	lsrne.w	r2, r2, ip
 8026712:	4313      	orrne	r3, r2
 8026714:	f04f 0c01 	mov.w	ip, #1
 8026718:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 802671c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8026720:	eba3 020c 	sub.w	r2, r3, ip
 8026724:	ea22 0203 	bic.w	r2, r2, r3
 8026728:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 802672c:	bf04      	itt	eq
 802672e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8026732:	3004      	addeq	r0, #4
 8026734:	d0f4      	beq.n	8026720 <strlen+0x30>
 8026736:	f013 0fff 	tst.w	r3, #255	; 0xff
 802673a:	bf1f      	itttt	ne
 802673c:	3001      	addne	r0, #1
 802673e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8026742:	3001      	addne	r0, #1
 8026744:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8026748:	bf18      	it	ne
 802674a:	3001      	addne	r0, #1
 802674c:	4770      	bx	lr
 802674e:	bf00      	nop

08026750 <strncmp>:
 8026750:	b4f0      	push	{r4, r5, r6, r7}
 8026752:	2a00      	cmp	r2, #0
 8026754:	f000 8083 	beq.w	802685e <strncmp+0x10e>
 8026758:	ea41 0300 	orr.w	r3, r1, r0
 802675c:	f013 0503 	ands.w	r5, r3, #3
 8026760:	d02e      	beq.n	80267c0 <strncmp+0x70>
 8026762:	1e55      	subs	r5, r2, #1
 8026764:	7803      	ldrb	r3, [r0, #0]
 8026766:	780a      	ldrb	r2, [r1, #0]
 8026768:	4293      	cmp	r3, r2
 802676a:	d126      	bne.n	80267ba <strncmp+0x6a>
 802676c:	2d00      	cmp	r5, #0
 802676e:	d07a      	beq.n	8026866 <strncmp+0x116>
 8026770:	2b00      	cmp	r3, #0
 8026772:	d07a      	beq.n	802686a <strncmp+0x11a>
 8026774:	3501      	adds	r5, #1
 8026776:	1c8c      	adds	r4, r1, #2
 8026778:	194d      	adds	r5, r1, r5
 802677a:	1b2b      	subs	r3, r5, r4
 802677c:	07db      	lsls	r3, r3, #31
 802677e:	d516      	bpl.n	80267ae <strncmp+0x5e>
 8026780:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8026784:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8026788:	4293      	cmp	r3, r2
 802678a:	d116      	bne.n	80267ba <strncmp+0x6a>
 802678c:	1ccc      	adds	r4, r1, #3
 802678e:	b973      	cbnz	r3, 80267ae <strncmp+0x5e>
 8026790:	e036      	b.n	8026800 <strncmp+0xb0>
 8026792:	42ac      	cmp	r4, r5
 8026794:	d034      	beq.n	8026800 <strncmp+0xb0>
 8026796:	3401      	adds	r4, #1
 8026798:	2b00      	cmp	r3, #0
 802679a:	d031      	beq.n	8026800 <strncmp+0xb0>
 802679c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80267a0:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80267a4:	4293      	cmp	r3, r2
 80267a6:	d108      	bne.n	80267ba <strncmp+0x6a>
 80267a8:	3401      	adds	r4, #1
 80267aa:	2b00      	cmp	r3, #0
 80267ac:	d028      	beq.n	8026800 <strncmp+0xb0>
 80267ae:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80267b2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80267b6:	4293      	cmp	r3, r2
 80267b8:	d0eb      	beq.n	8026792 <strncmp+0x42>
 80267ba:	1a98      	subs	r0, r3, r2
 80267bc:	bcf0      	pop	{r4, r5, r6, r7}
 80267be:	4770      	bx	lr
 80267c0:	2a03      	cmp	r2, #3
 80267c2:	d9ce      	bls.n	8026762 <strncmp+0x12>
 80267c4:	6804      	ldr	r4, [r0, #0]
 80267c6:	680b      	ldr	r3, [r1, #0]
 80267c8:	429c      	cmp	r4, r3
 80267ca:	d1ca      	bne.n	8026762 <strncmp+0x12>
 80267cc:	1f13      	subs	r3, r2, #4
 80267ce:	d04c      	beq.n	802686a <strncmp+0x11a>
 80267d0:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 80267d4:	ea22 0404 	bic.w	r4, r2, r4
 80267d8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 80267dc:	d143      	bne.n	8026866 <strncmp+0x116>
 80267de:	075a      	lsls	r2, r3, #29
 80267e0:	d52f      	bpl.n	8026842 <strncmp+0xf2>
 80267e2:	684c      	ldr	r4, [r1, #4]
 80267e4:	6842      	ldr	r2, [r0, #4]
 80267e6:	3104      	adds	r1, #4
 80267e8:	3004      	adds	r0, #4
 80267ea:	42a2      	cmp	r2, r4
 80267ec:	d139      	bne.n	8026862 <strncmp+0x112>
 80267ee:	3b04      	subs	r3, #4
 80267f0:	d006      	beq.n	8026800 <strncmp+0xb0>
 80267f2:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80267f6:	ea24 0202 	bic.w	r2, r4, r2
 80267fa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80267fe:	d020      	beq.n	8026842 <strncmp+0xf2>
 8026800:	2000      	movs	r0, #0
 8026802:	e7db      	b.n	80267bc <strncmp+0x6c>
 8026804:	6872      	ldr	r2, [r6, #4]
 8026806:	6864      	ldr	r4, [r4, #4]
 8026808:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 802680c:	42a2      	cmp	r2, r4
 802680e:	ea25 0502 	bic.w	r5, r5, r2
 8026812:	d126      	bne.n	8026862 <strncmp+0x112>
 8026814:	3b04      	subs	r3, #4
 8026816:	f100 0004 	add.w	r0, r0, #4
 802681a:	f101 0104 	add.w	r1, r1, #4
 802681e:	d0ef      	beq.n	8026800 <strncmp+0xb0>
 8026820:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8026824:	d1ec      	bne.n	8026800 <strncmp+0xb0>
 8026826:	f8dc 2004 	ldr.w	r2, [ip, #4]
 802682a:	687c      	ldr	r4, [r7, #4]
 802682c:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8026830:	42a2      	cmp	r2, r4
 8026832:	ea25 0502 	bic.w	r5, r5, r2
 8026836:	d114      	bne.n	8026862 <strncmp+0x112>
 8026838:	3b04      	subs	r3, #4
 802683a:	d0e1      	beq.n	8026800 <strncmp+0xb0>
 802683c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8026840:	d1de      	bne.n	8026800 <strncmp+0xb0>
 8026842:	460c      	mov	r4, r1
 8026844:	4606      	mov	r6, r0
 8026846:	3104      	adds	r1, #4
 8026848:	3004      	adds	r0, #4
 802684a:	2b03      	cmp	r3, #3
 802684c:	4684      	mov	ip, r0
 802684e:	460f      	mov	r7, r1
 8026850:	d8d8      	bhi.n	8026804 <strncmp+0xb4>
 8026852:	1e5d      	subs	r5, r3, #1
 8026854:	2b00      	cmp	r3, #0
 8026856:	d185      	bne.n	8026764 <strncmp+0x14>
 8026858:	7933      	ldrb	r3, [r6, #4]
 802685a:	7922      	ldrb	r2, [r4, #4]
 802685c:	e7ad      	b.n	80267ba <strncmp+0x6a>
 802685e:	4610      	mov	r0, r2
 8026860:	e7ac      	b.n	80267bc <strncmp+0x6c>
 8026862:	1e5d      	subs	r5, r3, #1
 8026864:	e77e      	b.n	8026764 <strncmp+0x14>
 8026866:	4628      	mov	r0, r5
 8026868:	e7a8      	b.n	80267bc <strncmp+0x6c>
 802686a:	4618      	mov	r0, r3
 802686c:	e7a6      	b.n	80267bc <strncmp+0x6c>
 802686e:	bf00      	nop

08026870 <_svfprintf_r>:
 8026870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026874:	b0c3      	sub	sp, #268	; 0x10c
 8026876:	4614      	mov	r4, r2
 8026878:	910a      	str	r1, [sp, #40]	; 0x28
 802687a:	9310      	str	r3, [sp, #64]	; 0x40
 802687c:	900c      	str	r0, [sp, #48]	; 0x30
 802687e:	f003 f83b 	bl	80298f8 <_localeconv_r>
 8026882:	6800      	ldr	r0, [r0, #0]
 8026884:	9013      	str	r0, [sp, #76]	; 0x4c
 8026886:	f7ff ff33 	bl	80266f0 <strlen>
 802688a:	9015      	str	r0, [sp, #84]	; 0x54
 802688c:	980a      	ldr	r0, [sp, #40]	; 0x28
 802688e:	8983      	ldrh	r3, [r0, #12]
 8026890:	f003 0180 	and.w	r1, r3, #128	; 0x80
 8026894:	b20a      	sxth	r2, r1
 8026896:	2000      	movs	r0, #0
 8026898:	2100      	movs	r1, #0
 802689a:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 802689e:	b122      	cbz	r2, 80268aa <_svfprintf_r+0x3a>
 80268a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80268a2:	6903      	ldr	r3, [r0, #16]
 80268a4:	2b00      	cmp	r3, #0
 80268a6:	f001 82c4 	beq.w	8027e32 <_svfprintf_r+0x15c2>
 80268aa:	2000      	movs	r0, #0
 80268ac:	ab32      	add	r3, sp, #200	; 0xc8
 80268ae:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8026dac <_svfprintf_r+0x53c>
 80268b2:	9011      	str	r0, [sp, #68]	; 0x44
 80268b4:	9307      	str	r3, [sp, #28]
 80268b6:	9325      	str	r3, [sp, #148]	; 0x94
 80268b8:	9027      	str	r0, [sp, #156]	; 0x9c
 80268ba:	9026      	str	r0, [sp, #152]	; 0x98
 80268bc:	46a2      	mov	sl, r4
 80268be:	9018      	str	r0, [sp, #96]	; 0x60
 80268c0:	9019      	str	r0, [sp, #100]	; 0x64
 80268c2:	900f      	str	r0, [sp, #60]	; 0x3c
 80268c4:	461e      	mov	r6, r3
 80268c6:	f89a 4000 	ldrb.w	r4, [sl]
 80268ca:	2c00      	cmp	r4, #0
 80268cc:	f000 819c 	beq.w	8026c08 <_svfprintf_r+0x398>
 80268d0:	2c25      	cmp	r4, #37	; 0x25
 80268d2:	f000 8199 	beq.w	8026c08 <_svfprintf_r+0x398>
 80268d6:	f10a 0501 	add.w	r5, sl, #1
 80268da:	e001      	b.n	80268e0 <_svfprintf_r+0x70>
 80268dc:	2925      	cmp	r1, #37	; 0x25
 80268de:	d004      	beq.n	80268ea <_svfprintf_r+0x7a>
 80268e0:	462c      	mov	r4, r5
 80268e2:	3501      	adds	r5, #1
 80268e4:	7821      	ldrb	r1, [r4, #0]
 80268e6:	2900      	cmp	r1, #0
 80268e8:	d1f8      	bne.n	80268dc <_svfprintf_r+0x6c>
 80268ea:	ebca 0504 	rsb	r5, sl, r4
 80268ee:	b17d      	cbz	r5, 8026910 <_svfprintf_r+0xa0>
 80268f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80268f2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80268f4:	f8c6 a000 	str.w	sl, [r6]
 80268f8:	1c59      	adds	r1, r3, #1
 80268fa:	1950      	adds	r0, r2, r5
 80268fc:	2907      	cmp	r1, #7
 80268fe:	6075      	str	r5, [r6, #4]
 8026900:	9027      	str	r0, [sp, #156]	; 0x9c
 8026902:	9126      	str	r1, [sp, #152]	; 0x98
 8026904:	f300 8164 	bgt.w	8026bd0 <_svfprintf_r+0x360>
 8026908:	3608      	adds	r6, #8
 802690a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 802690c:	1950      	adds	r0, r2, r5
 802690e:	900f      	str	r0, [sp, #60]	; 0x3c
 8026910:	7823      	ldrb	r3, [r4, #0]
 8026912:	2b00      	cmp	r3, #0
 8026914:	f000 8164 	beq.w	8026be0 <_svfprintf_r+0x370>
 8026918:	2200      	movs	r2, #0
 802691a:	f04f 31ff 	mov.w	r1, #4294967295
 802691e:	f894 8001 	ldrb.w	r8, [r4, #1]
 8026922:	9109      	str	r1, [sp, #36]	; 0x24
 8026924:	920d      	str	r2, [sp, #52]	; 0x34
 8026926:	f104 0a01 	add.w	sl, r4, #1
 802692a:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 802692e:	9208      	str	r2, [sp, #32]
 8026930:	2020      	movs	r0, #32
 8026932:	212b      	movs	r1, #43	; 0x2b
 8026934:	f10a 0a01 	add.w	sl, sl, #1
 8026938:	f1a8 0320 	sub.w	r3, r8, #32
 802693c:	2b58      	cmp	r3, #88	; 0x58
 802693e:	f200 82b9 	bhi.w	8026eb4 <_svfprintf_r+0x644>
 8026942:	e8df f013 	tbh	[pc, r3, lsl #1]
 8026946:	01fb      	.short	0x01fb
 8026948:	02b702b7 	.word	0x02b702b7
 802694c:	02b70205 	.word	0x02b70205
 8026950:	02b702b7 	.word	0x02b702b7
 8026954:	02b702b7 	.word	0x02b702b7
 8026958:	01b202b7 	.word	0x01b202b7
 802695c:	02b7024e 	.word	0x02b7024e
 8026960:	020c013e 	.word	0x020c013e
 8026964:	02c502b7 	.word	0x02c502b7
 8026968:	02cc02cc 	.word	0x02cc02cc
 802696c:	02cc02cc 	.word	0x02cc02cc
 8026970:	02cc02cc 	.word	0x02cc02cc
 8026974:	02cc02cc 	.word	0x02cc02cc
 8026978:	02b702cc 	.word	0x02b702cc
 802697c:	02b702b7 	.word	0x02b702b7
 8026980:	02b702b7 	.word	0x02b702b7
 8026984:	02b702b7 	.word	0x02b702b7
 8026988:	02b702b7 	.word	0x02b702b7
 802698c:	008402b7 	.word	0x008402b7
 8026990:	02b70180 	.word	0x02b70180
 8026994:	02b70180 	.word	0x02b70180
 8026998:	02b702b7 	.word	0x02b702b7
 802699c:	024702b7 	.word	0x024702b7
 80269a0:	02b702b7 	.word	0x02b702b7
 80269a4:	02b7006d 	.word	0x02b7006d
 80269a8:	02b702b7 	.word	0x02b702b7
 80269ac:	02b702b7 	.word	0x02b702b7
 80269b0:	02b70059 	.word	0x02b70059
 80269b4:	01dd02b7 	.word	0x01dd02b7
 80269b8:	02b702b7 	.word	0x02b702b7
 80269bc:	02b702b7 	.word	0x02b702b7
 80269c0:	02b702b7 	.word	0x02b702b7
 80269c4:	02b702b7 	.word	0x02b702b7
 80269c8:	02b702b7 	.word	0x02b702b7
 80269cc:	00880235 	.word	0x00880235
 80269d0:	01800180 	.word	0x01800180
 80269d4:	02870180 	.word	0x02870180
 80269d8:	02b70088 	.word	0x02b70088
 80269dc:	02ab02b7 	.word	0x02ab02b7
 80269e0:	025302b7 	.word	0x025302b7
 80269e4:	028e0071 	.word	0x028e0071
 80269e8:	02b702a4 	.word	0x02b702a4
 80269ec:	02b70261 	.word	0x02b70261
 80269f0:	02b7005d 	.word	0x02b7005d
 80269f4:	01bd02b7 	.word	0x01bd02b7
 80269f8:	9d08      	ldr	r5, [sp, #32]
 80269fa:	f045 0410 	orr.w	r4, r5, #16
 80269fe:	9408      	str	r4, [sp, #32]
 8026a00:	9b08      	ldr	r3, [sp, #32]
 8026a02:	069d      	lsls	r5, r3, #26
 8026a04:	f100 818f 	bmi.w	8026d26 <_svfprintf_r+0x4b6>
 8026a08:	9908      	ldr	r1, [sp, #32]
 8026a0a:	06cc      	lsls	r4, r1, #27
 8026a0c:	f141 8092 	bpl.w	8027b34 <_svfprintf_r+0x12c4>
 8026a10:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8026a12:	6815      	ldr	r5, [r2, #0]
 8026a14:	1d17      	adds	r7, r2, #4
 8026a16:	462c      	mov	r4, r5
 8026a18:	9710      	str	r7, [sp, #64]	; 0x40
 8026a1a:	2500      	movs	r5, #0
 8026a1c:	2301      	movs	r3, #1
 8026a1e:	e012      	b.n	8026a46 <_svfprintf_r+0x1d6>
 8026a20:	9a08      	ldr	r2, [sp, #32]
 8026a22:	f042 0510 	orr.w	r5, r2, #16
 8026a26:	9508      	str	r5, [sp, #32]
 8026a28:	9f08      	ldr	r7, [sp, #32]
 8026a2a:	f017 0320 	ands.w	r3, r7, #32
 8026a2e:	f040 80ff 	bne.w	8026c30 <_svfprintf_r+0x3c0>
 8026a32:	9c08      	ldr	r4, [sp, #32]
 8026a34:	f014 0010 	ands.w	r0, r4, #16
 8026a38:	f001 806e 	beq.w	8027b18 <_svfprintf_r+0x12a8>
 8026a3c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8026a3e:	1d3a      	adds	r2, r7, #4
 8026a40:	683c      	ldr	r4, [r7, #0]
 8026a42:	9210      	str	r2, [sp, #64]	; 0x40
 8026a44:	2500      	movs	r5, #0
 8026a46:	2700      	movs	r7, #0
 8026a48:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 8026a4c:	e017      	b.n	8026a7e <_svfprintf_r+0x20e>
 8026a4e:	9d08      	ldr	r5, [sp, #32]
 8026a50:	f045 0310 	orr.w	r3, r5, #16
 8026a54:	9308      	str	r3, [sp, #32]
 8026a56:	9f08      	ldr	r7, [sp, #32]
 8026a58:	06bf      	lsls	r7, r7, #26
 8026a5a:	f140 80d7 	bpl.w	8026c0c <_svfprintf_r+0x39c>
 8026a5e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8026a60:	1deb      	adds	r3, r5, #7
 8026a62:	f023 0007 	bic.w	r0, r3, #7
 8026a66:	e9d0 2300 	ldrd	r2, r3, [r0]
 8026a6a:	3008      	adds	r0, #8
 8026a6c:	9010      	str	r0, [sp, #64]	; 0x40
 8026a6e:	4614      	mov	r4, r2
 8026a70:	461d      	mov	r5, r3
 8026a72:	2a00      	cmp	r2, #0
 8026a74:	f173 0000 	sbcs.w	r0, r3, #0
 8026a78:	f2c0 8733 	blt.w	80278e2 <_svfprintf_r+0x1072>
 8026a7c:	2301      	movs	r3, #1
 8026a7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026a80:	2900      	cmp	r1, #0
 8026a82:	db03      	blt.n	8026a8c <_svfprintf_r+0x21c>
 8026a84:	9f08      	ldr	r7, [sp, #32]
 8026a86:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 8026a8a:	9008      	str	r0, [sp, #32]
 8026a8c:	ea54 0205 	orrs.w	r2, r4, r5
 8026a90:	f040 83f1 	bne.w	8027276 <_svfprintf_r+0xa06>
 8026a94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026a96:	2a00      	cmp	r2, #0
 8026a98:	f040 83ed 	bne.w	8027276 <_svfprintf_r+0xa06>
 8026a9c:	2b00      	cmp	r3, #0
 8026a9e:	f040 8657 	bne.w	8027750 <_svfprintf_r+0xee0>
 8026aa2:	9b08      	ldr	r3, [sp, #32]
 8026aa4:	07d9      	lsls	r1, r3, #31
 8026aa6:	f141 800c 	bpl.w	8027ac2 <_svfprintf_r+0x1252>
 8026aaa:	af42      	add	r7, sp, #264	; 0x108
 8026aac:	2030      	movs	r0, #48	; 0x30
 8026aae:	f807 0d41 	strb.w	r0, [r7, #-65]!
 8026ab2:	9a07      	ldr	r2, [sp, #28]
 8026ab4:	1bd4      	subs	r4, r2, r7
 8026ab6:	940e      	str	r4, [sp, #56]	; 0x38
 8026ab8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8026aba:	980e      	ldr	r0, [sp, #56]	; 0x38
 8026abc:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8026ac0:	9412      	str	r4, [sp, #72]	; 0x48
 8026ac2:	42a0      	cmp	r0, r4
 8026ac4:	bfb8      	it	lt
 8026ac6:	4620      	movlt	r0, r4
 8026ac8:	2200      	movs	r2, #0
 8026aca:	900b      	str	r0, [sp, #44]	; 0x2c
 8026acc:	9214      	str	r2, [sp, #80]	; 0x50
 8026ace:	b113      	cbz	r3, 8026ad6 <_svfprintf_r+0x266>
 8026ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026ad2:	1c59      	adds	r1, r3, #1
 8026ad4:	910b      	str	r1, [sp, #44]	; 0x2c
 8026ad6:	9b08      	ldr	r3, [sp, #32]
 8026ad8:	f013 0002 	ands.w	r0, r3, #2
 8026adc:	9009      	str	r0, [sp, #36]	; 0x24
 8026ade:	d002      	beq.n	8026ae6 <_svfprintf_r+0x276>
 8026ae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8026ae2:	1c8c      	adds	r4, r1, #2
 8026ae4:	940b      	str	r4, [sp, #44]	; 0x2c
 8026ae6:	9a08      	ldr	r2, [sp, #32]
 8026ae8:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 8026aec:	f040 8228 	bne.w	8026f40 <_svfprintf_r+0x6d0>
 8026af0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8026af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026af4:	1aed      	subs	r5, r5, r3
 8026af6:	2d00      	cmp	r5, #0
 8026af8:	f340 8222 	ble.w	8026f40 <_svfprintf_r+0x6d0>
 8026afc:	2d10      	cmp	r5, #16
 8026afe:	f341 8206 	ble.w	8027f0e <_svfprintf_r+0x169e>
 8026b02:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8026b04:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8026b06:	49a4      	ldr	r1, [pc, #656]	; (8026d98 <_svfprintf_r+0x528>)
 8026b08:	2410      	movs	r4, #16
 8026b0a:	6031      	str	r1, [r6, #0]
 8026b0c:	911a      	str	r1, [sp, #104]	; 0x68
 8026b0e:	1911      	adds	r1, r2, r4
 8026b10:	1c5a      	adds	r2, r3, #1
 8026b12:	f1a5 0e11 	sub.w	lr, r5, #17
 8026b16:	2a07      	cmp	r2, #7
 8026b18:	6074      	str	r4, [r6, #4]
 8026b1a:	f3ce 1300 	ubfx	r3, lr, #4, #1
 8026b1e:	9127      	str	r1, [sp, #156]	; 0x9c
 8026b20:	9226      	str	r2, [sp, #152]	; 0x98
 8026b22:	f300 8570 	bgt.w	8027606 <_svfprintf_r+0xd96>
 8026b26:	3608      	adds	r6, #8
 8026b28:	3d10      	subs	r5, #16
 8026b2a:	2d10      	cmp	r5, #16
 8026b2c:	f340 81fc 	ble.w	8026f28 <_svfprintf_r+0x6b8>
 8026b30:	b18b      	cbz	r3, 8026b56 <_svfprintf_r+0x2e6>
 8026b32:	3201      	adds	r2, #1
 8026b34:	f24c 53e4 	movw	r3, #50660	; 0xc5e4
 8026b38:	3110      	adds	r1, #16
 8026b3a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8026b3e:	2a07      	cmp	r2, #7
 8026b40:	e886 0018 	stmia.w	r6, {r3, r4}
 8026b44:	9127      	str	r1, [sp, #156]	; 0x9c
 8026b46:	9226      	str	r2, [sp, #152]	; 0x98
 8026b48:	f300 856c 	bgt.w	8027624 <_svfprintf_r+0xdb4>
 8026b4c:	3608      	adds	r6, #8
 8026b4e:	3d10      	subs	r5, #16
 8026b50:	2d10      	cmp	r5, #16
 8026b52:	f340 81e9 	ble.w	8026f28 <_svfprintf_r+0x6b8>
 8026b56:	4633      	mov	r3, r6
 8026b58:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 8026b5c:	462e      	mov	r6, r5
 8026b5e:	46bb      	mov	fp, r7
 8026b60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8026b62:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8026b64:	e013      	b.n	8026b8e <_svfprintf_r+0x31e>
 8026b66:	3308      	adds	r3, #8
 8026b68:	3201      	adds	r2, #1
 8026b6a:	f24c 50e4 	movw	r0, #50660	; 0xc5e4
 8026b6e:	3110      	adds	r1, #16
 8026b70:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026b74:	3e10      	subs	r6, #16
 8026b76:	2a07      	cmp	r2, #7
 8026b78:	e883 0011 	stmia.w	r3, {r0, r4}
 8026b7c:	9127      	str	r1, [sp, #156]	; 0x9c
 8026b7e:	9226      	str	r2, [sp, #152]	; 0x98
 8026b80:	f300 81be 	bgt.w	8026f00 <_svfprintf_r+0x690>
 8026b84:	3e10      	subs	r6, #16
 8026b86:	3308      	adds	r3, #8
 8026b88:	2e10      	cmp	r6, #16
 8026b8a:	f340 81c8 	ble.w	8026f1e <_svfprintf_r+0x6ae>
 8026b8e:	3201      	adds	r2, #1
 8026b90:	f24c 50e4 	movw	r0, #50660	; 0xc5e4
 8026b94:	3110      	adds	r1, #16
 8026b96:	f6c0 0002 	movt	r0, #2050	; 0x802
 8026b9a:	2a07      	cmp	r2, #7
 8026b9c:	e883 0011 	stmia.w	r3, {r0, r4}
 8026ba0:	9127      	str	r1, [sp, #156]	; 0x9c
 8026ba2:	9226      	str	r2, [sp, #152]	; 0x98
 8026ba4:	dddf      	ble.n	8026b66 <_svfprintf_r+0x2f6>
 8026ba6:	4638      	mov	r0, r7
 8026ba8:	4629      	mov	r1, r5
 8026baa:	aa25      	add	r2, sp, #148	; 0x94
 8026bac:	f003 fe72 	bl	802a894 <__ssprint_r>
 8026bb0:	b9e8      	cbnz	r0, 8026bee <_svfprintf_r+0x37e>
 8026bb2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8026bb4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8026bb6:	ab32      	add	r3, sp, #200	; 0xc8
 8026bb8:	e7d6      	b.n	8026b68 <_svfprintf_r+0x2f8>
 8026bba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8026bbc:	9310      	str	r3, [sp, #64]	; 0x40
 8026bbe:	4252      	negs	r2, r2
 8026bc0:	920d      	str	r2, [sp, #52]	; 0x34
 8026bc2:	9b08      	ldr	r3, [sp, #32]
 8026bc4:	f043 0204 	orr.w	r2, r3, #4
 8026bc8:	9208      	str	r2, [sp, #32]
 8026bca:	f89a 8000 	ldrb.w	r8, [sl]
 8026bce:	e6b1      	b.n	8026934 <_svfprintf_r+0xc4>
 8026bd0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8026bd2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8026bd4:	aa25      	add	r2, sp, #148	; 0x94
 8026bd6:	f003 fe5d 	bl	802a894 <__ssprint_r>
 8026bda:	b940      	cbnz	r0, 8026bee <_svfprintf_r+0x37e>
 8026bdc:	ae32      	add	r6, sp, #200	; 0xc8
 8026bde:	e694      	b.n	802690a <_svfprintf_r+0x9a>
 8026be0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8026be2:	b123      	cbz	r3, 8026bee <_svfprintf_r+0x37e>
 8026be4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8026be6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8026be8:	aa25      	add	r2, sp, #148	; 0x94
 8026bea:	f003 fe53 	bl	802a894 <__ssprint_r>
 8026bee:	980a      	ldr	r0, [sp, #40]	; 0x28
 8026bf0:	8981      	ldrh	r1, [r0, #12]
 8026bf2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8026bf4:	f001 0240 	and.w	r2, r1, #64	; 0x40
 8026bf8:	b213      	sxth	r3, r2
 8026bfa:	2b00      	cmp	r3, #0
 8026bfc:	bf18      	it	ne
 8026bfe:	f04f 30ff 	movne.w	r0, #4294967295
 8026c02:	b043      	add	sp, #268	; 0x10c
 8026c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026c08:	4654      	mov	r4, sl
 8026c0a:	e681      	b.n	8026910 <_svfprintf_r+0xa0>
 8026c0c:	9808      	ldr	r0, [sp, #32]
 8026c0e:	06c5      	lsls	r5, r0, #27
 8026c10:	f100 865b 	bmi.w	80278ca <_svfprintf_r+0x105a>
 8026c14:	9908      	ldr	r1, [sp, #32]
 8026c16:	064c      	lsls	r4, r1, #25
 8026c18:	f140 8657 	bpl.w	80278ca <_svfprintf_r+0x105a>
 8026c1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8026c1e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8026c20:	f9b2 4000 	ldrsh.w	r4, [r2]
 8026c24:	1d38      	adds	r0, r7, #4
 8026c26:	17e5      	asrs	r5, r4, #31
 8026c28:	4622      	mov	r2, r4
 8026c2a:	462b      	mov	r3, r5
 8026c2c:	9010      	str	r0, [sp, #64]	; 0x40
 8026c2e:	e720      	b.n	8026a72 <_svfprintf_r+0x202>
 8026c30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8026c32:	1ddd      	adds	r5, r3, #7
 8026c34:	f025 0107 	bic.w	r1, r5, #7
 8026c38:	f101 0008 	add.w	r0, r1, #8
 8026c3c:	9010      	str	r0, [sp, #64]	; 0x40
 8026c3e:	e9d1 4500 	ldrd	r4, r5, [r1]
 8026c42:	2300      	movs	r3, #0
 8026c44:	e6ff      	b.n	8026a46 <_svfprintf_r+0x1d6>
 8026c46:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8026c48:	1de1      	adds	r1, r4, #7
 8026c4a:	f021 0007 	bic.w	r0, r1, #7
 8026c4e:	f100 0708 	add.w	r7, r0, #8
 8026c52:	9710      	str	r7, [sp, #64]	; 0x40
 8026c54:	6844      	ldr	r4, [r0, #4]
 8026c56:	f8d0 b000 	ldr.w	fp, [r0]
 8026c5a:	4621      	mov	r1, r4
 8026c5c:	4658      	mov	r0, fp
 8026c5e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8026c62:	4621      	mov	r1, r4
 8026c64:	4658      	mov	r0, fp
 8026c66:	f7fe faa1 	bl	80251ac <__fpclassifyd>
 8026c6a:	2801      	cmp	r0, #1
 8026c6c:	4621      	mov	r1, r4
 8026c6e:	4658      	mov	r0, fp
 8026c70:	f040 8738 	bne.w	8027ae4 <_svfprintf_r+0x1274>
 8026c74:	2200      	movs	r2, #0
 8026c76:	2300      	movs	r3, #0
 8026c78:	f7ff f824 	bl	8025cc4 <__aeabi_dcmplt>
 8026c7c:	2800      	cmp	r0, #0
 8026c7e:	f041 8237 	bne.w	80280f0 <_svfprintf_r+0x1880>
 8026c82:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8026c86:	2700      	movs	r7, #0
 8026c88:	9908      	ldr	r1, [sp, #32]
 8026c8a:	9712      	str	r7, [sp, #72]	; 0x48
 8026c8c:	2403      	movs	r4, #3
 8026c8e:	4843      	ldr	r0, [pc, #268]	; (8026d9c <_svfprintf_r+0x52c>)
 8026c90:	4f43      	ldr	r7, [pc, #268]	; (8026da0 <_svfprintf_r+0x530>)
 8026c92:	940b      	str	r4, [sp, #44]	; 0x2c
 8026c94:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8026c98:	940e      	str	r4, [sp, #56]	; 0x38
 8026c9a:	2400      	movs	r4, #0
 8026c9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8026ca0:	bfd8      	it	le
 8026ca2:	4607      	movle	r7, r0
 8026ca4:	9208      	str	r2, [sp, #32]
 8026ca6:	9414      	str	r4, [sp, #80]	; 0x50
 8026ca8:	e711      	b.n	8026ace <_svfprintf_r+0x25e>
 8026caa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8026cac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8026cae:	6812      	ldr	r2, [r2, #0]
 8026cb0:	3304      	adds	r3, #4
 8026cb2:	2a00      	cmp	r2, #0
 8026cb4:	920d      	str	r2, [sp, #52]	; 0x34
 8026cb6:	db80      	blt.n	8026bba <_svfprintf_r+0x34a>
 8026cb8:	f89a 8000 	ldrb.w	r8, [sl]
 8026cbc:	9310      	str	r3, [sp, #64]	; 0x40
 8026cbe:	e639      	b.n	8026934 <_svfprintf_r+0xc4>
 8026cc0:	4f38      	ldr	r7, [pc, #224]	; (8026da4 <_svfprintf_r+0x534>)
 8026cc2:	9718      	str	r7, [sp, #96]	; 0x60
 8026cc4:	9f08      	ldr	r7, [sp, #32]
 8026cc6:	06b9      	lsls	r1, r7, #26
 8026cc8:	d51f      	bpl.n	8026d0a <_svfprintf_r+0x49a>
 8026cca:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8026ccc:	1de0      	adds	r0, r4, #7
 8026cce:	f020 0307 	bic.w	r3, r0, #7
 8026cd2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8026cd6:	f103 0108 	add.w	r1, r3, #8
 8026cda:	9110      	str	r1, [sp, #64]	; 0x40
 8026cdc:	9808      	ldr	r0, [sp, #32]
 8026cde:	07c7      	lsls	r7, r0, #31
 8026ce0:	f140 8482 	bpl.w	80275e8 <_svfprintf_r+0xd78>
 8026ce4:	ea54 0205 	orrs.w	r2, r4, r5
 8026ce8:	f000 847e 	beq.w	80275e8 <_svfprintf_r+0xd78>
 8026cec:	2230      	movs	r2, #48	; 0x30
 8026cee:	f040 0702 	orr.w	r7, r0, #2
 8026cf2:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8026cf6:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8026cfa:	9708      	str	r7, [sp, #32]
 8026cfc:	2302      	movs	r3, #2
 8026cfe:	e6a2      	b.n	8026a46 <_svfprintf_r+0x1d6>
 8026d00:	9f08      	ldr	r7, [sp, #32]
 8026d02:	4d29      	ldr	r5, [pc, #164]	; (8026da8 <_svfprintf_r+0x538>)
 8026d04:	06b9      	lsls	r1, r7, #26
 8026d06:	9518      	str	r5, [sp, #96]	; 0x60
 8026d08:	d4df      	bmi.n	8026cca <_svfprintf_r+0x45a>
 8026d0a:	9c08      	ldr	r4, [sp, #32]
 8026d0c:	06e2      	lsls	r2, r4, #27
 8026d0e:	f100 85f1 	bmi.w	80278f4 <_svfprintf_r+0x1084>
 8026d12:	9808      	ldr	r0, [sp, #32]
 8026d14:	0643      	lsls	r3, r0, #25
 8026d16:	f140 85ed 	bpl.w	80278f4 <_svfprintf_r+0x1084>
 8026d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8026d1c:	1d19      	adds	r1, r3, #4
 8026d1e:	881c      	ldrh	r4, [r3, #0]
 8026d20:	9110      	str	r1, [sp, #64]	; 0x40
 8026d22:	2500      	movs	r5, #0
 8026d24:	e7da      	b.n	8026cdc <_svfprintf_r+0x46c>
 8026d26:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8026d28:	1de3      	adds	r3, r4, #7
 8026d2a:	f023 0107 	bic.w	r1, r3, #7
 8026d2e:	f101 0008 	add.w	r0, r1, #8
 8026d32:	9010      	str	r0, [sp, #64]	; 0x40
 8026d34:	e9d1 4500 	ldrd	r4, r5, [r1]
 8026d38:	2301      	movs	r3, #1
 8026d3a:	e684      	b.n	8026a46 <_svfprintf_r+0x1d6>
 8026d3c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8026d40:	2b00      	cmp	r3, #0
 8026d42:	f040 8703 	bne.w	8027b4c <_svfprintf_r+0x12dc>
 8026d46:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8026d4a:	f89a 8000 	ldrb.w	r8, [sl]
 8026d4e:	e5f1      	b.n	8026934 <_svfprintf_r+0xc4>
 8026d50:	9b08      	ldr	r3, [sp, #32]
 8026d52:	f043 0201 	orr.w	r2, r3, #1
 8026d56:	9208      	str	r2, [sp, #32]
 8026d58:	f89a 8000 	ldrb.w	r8, [sl]
 8026d5c:	e5ea      	b.n	8026934 <_svfprintf_r+0xc4>
 8026d5e:	4654      	mov	r4, sl
 8026d60:	f814 8b01 	ldrb.w	r8, [r4], #1
 8026d64:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8026d68:	f001 82c9 	beq.w	80282fe <_svfprintf_r+0x1a8e>
 8026d6c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8026d70:	2200      	movs	r2, #0
 8026d72:	2b09      	cmp	r3, #9
 8026d74:	f201 8206 	bhi.w	8028184 <_svfprintf_r+0x1914>
 8026d78:	f814 8b01 	ldrb.w	r8, [r4], #1
 8026d7c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8026d80:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8026d84:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8026d88:	2b09      	cmp	r3, #9
 8026d8a:	46a2      	mov	sl, r4
 8026d8c:	d9f4      	bls.n	8026d78 <_svfprintf_r+0x508>
 8026d8e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8026d92:	9209      	str	r2, [sp, #36]	; 0x24
 8026d94:	e5d0      	b.n	8026938 <_svfprintf_r+0xc8>
 8026d96:	bf00      	nop
 8026d98:	0802c5e4 	.word	0x0802c5e4
 8026d9c:	0802c590 	.word	0x0802c590
 8026da0:	0802c594 	.word	0x0802c594
 8026da4:	0802c5b4 	.word	0x0802c5b4
 8026da8:	0802c5a0 	.word	0x0802c5a0
 8026dac:	0802c5d4 	.word	0x0802c5d4
 8026db0:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8026db2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8026db4:	683c      	ldr	r4, [r7, #0]
 8026db6:	2301      	movs	r3, #1
 8026db8:	2000      	movs	r0, #0
 8026dba:	1d0a      	adds	r2, r1, #4
 8026dbc:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8026dc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8026dc2:	9210      	str	r2, [sp, #64]	; 0x40
 8026dc4:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8026dc8:	930e      	str	r3, [sp, #56]	; 0x38
 8026dca:	af28      	add	r7, sp, #160	; 0xa0
 8026dcc:	2200      	movs	r2, #0
 8026dce:	9212      	str	r2, [sp, #72]	; 0x48
 8026dd0:	9214      	str	r2, [sp, #80]	; 0x50
 8026dd2:	e680      	b.n	8026ad6 <_svfprintf_r+0x266>
 8026dd4:	9a08      	ldr	r2, [sp, #32]
 8026dd6:	f042 0308 	orr.w	r3, r2, #8
 8026dda:	9308      	str	r3, [sp, #32]
 8026ddc:	f89a 8000 	ldrb.w	r8, [sl]
 8026de0:	e5a8      	b.n	8026934 <_svfprintf_r+0xc4>
 8026de2:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8026de6:	f89a 8000 	ldrb.w	r8, [sl]
 8026dea:	e5a3      	b.n	8026934 <_svfprintf_r+0xc4>
 8026dec:	9c08      	ldr	r4, [sp, #32]
 8026dee:	06a1      	lsls	r1, r4, #26
 8026df0:	f140 86b0 	bpl.w	8027b54 <_svfprintf_r+0x12e4>
 8026df4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8026df6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8026df8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8026dfa:	680b      	ldr	r3, [r1, #0]
 8026dfc:	17d4      	asrs	r4, r2, #31
 8026dfe:	1d01      	adds	r1, r0, #4
 8026e00:	601a      	str	r2, [r3, #0]
 8026e02:	605c      	str	r4, [r3, #4]
 8026e04:	9110      	str	r1, [sp, #64]	; 0x40
 8026e06:	e55e      	b.n	80268c6 <_svfprintf_r+0x56>
 8026e08:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8026e0a:	2400      	movs	r4, #0
 8026e0c:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8026e10:	682f      	ldr	r7, [r5, #0]
 8026e12:	3504      	adds	r5, #4
 8026e14:	2f00      	cmp	r7, #0
 8026e16:	f001 80f4 	beq.w	8028002 <_svfprintf_r+0x1792>
 8026e1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026e1c:	2a00      	cmp	r2, #0
 8026e1e:	4638      	mov	r0, r7
 8026e20:	f2c1 8051 	blt.w	8027ec6 <_svfprintf_r+0x1656>
 8026e24:	4621      	mov	r1, r4
 8026e26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026e28:	f002 fd7e 	bl	8029928 <memchr>
 8026e2c:	2800      	cmp	r0, #0
 8026e2e:	f001 818f 	beq.w	8028150 <_svfprintf_r+0x18e0>
 8026e32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026e34:	9412      	str	r4, [sp, #72]	; 0x48
 8026e36:	1bc0      	subs	r0, r0, r7
 8026e38:	4288      	cmp	r0, r1
 8026e3a:	900e      	str	r0, [sp, #56]	; 0x38
 8026e3c:	f340 87e3 	ble.w	8027e06 <_svfprintf_r+0x1596>
 8026e40:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8026e44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026e46:	900b      	str	r0, [sp, #44]	; 0x2c
 8026e48:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8026e4c:	9510      	str	r5, [sp, #64]	; 0x40
 8026e4e:	910e      	str	r1, [sp, #56]	; 0x38
 8026e50:	9414      	str	r4, [sp, #80]	; 0x50
 8026e52:	e63c      	b.n	8026ace <_svfprintf_r+0x25e>
 8026e54:	9b08      	ldr	r3, [sp, #32]
 8026e56:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8026e5a:	9208      	str	r2, [sp, #32]
 8026e5c:	f89a 8000 	ldrb.w	r8, [sl]
 8026e60:	e568      	b.n	8026934 <_svfprintf_r+0xc4>
 8026e62:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8026e64:	9910      	ldr	r1, [sp, #64]	; 0x40
 8026e66:	6828      	ldr	r0, [r5, #0]
 8026e68:	9b08      	ldr	r3, [sp, #32]
 8026e6a:	1d0f      	adds	r7, r1, #4
 8026e6c:	49aa      	ldr	r1, [pc, #680]	; (8027118 <_svfprintf_r+0x8a8>)
 8026e6e:	9710      	str	r7, [sp, #64]	; 0x40
 8026e70:	f043 0202 	orr.w	r2, r3, #2
 8026e74:	f04f 0878 	mov.w	r8, #120	; 0x78
 8026e78:	4604      	mov	r4, r0
 8026e7a:	2030      	movs	r0, #48	; 0x30
 8026e7c:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8026e80:	2500      	movs	r5, #0
 8026e82:	9208      	str	r2, [sp, #32]
 8026e84:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8026e88:	9118      	str	r1, [sp, #96]	; 0x60
 8026e8a:	2302      	movs	r3, #2
 8026e8c:	e5db      	b.n	8026a46 <_svfprintf_r+0x1d6>
 8026e8e:	9b08      	ldr	r3, [sp, #32]
 8026e90:	f043 0220 	orr.w	r2, r3, #32
 8026e94:	9208      	str	r2, [sp, #32]
 8026e96:	f89a 8000 	ldrb.w	r8, [sl]
 8026e9a:	e54b      	b.n	8026934 <_svfprintf_r+0xc4>
 8026e9c:	f89a 8000 	ldrb.w	r8, [sl]
 8026ea0:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8026ea4:	4653      	mov	r3, sl
 8026ea6:	f000 8700 	beq.w	8027caa <_svfprintf_r+0x143a>
 8026eaa:	9a08      	ldr	r2, [sp, #32]
 8026eac:	f042 0310 	orr.w	r3, r2, #16
 8026eb0:	9308      	str	r3, [sp, #32]
 8026eb2:	e53f      	b.n	8026934 <_svfprintf_r+0xc4>
 8026eb4:	f1b8 0f00 	cmp.w	r8, #0
 8026eb8:	f43f ae92 	beq.w	8026be0 <_svfprintf_r+0x370>
 8026ebc:	2701      	movs	r7, #1
 8026ebe:	2400      	movs	r4, #0
 8026ec0:	970b      	str	r7, [sp, #44]	; 0x2c
 8026ec2:	970e      	str	r7, [sp, #56]	; 0x38
 8026ec4:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 8026ec8:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8026ecc:	af28      	add	r7, sp, #160	; 0xa0
 8026ece:	e77d      	b.n	8026dcc <_svfprintf_r+0x55c>
 8026ed0:	9a08      	ldr	r2, [sp, #32]
 8026ed2:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 8026ed6:	9308      	str	r3, [sp, #32]
 8026ed8:	f89a 8000 	ldrb.w	r8, [sl]
 8026edc:	e52a      	b.n	8026934 <_svfprintf_r+0xc4>
 8026ede:	4652      	mov	r2, sl
 8026ee0:	2300      	movs	r3, #0
 8026ee2:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8026ee6:	f812 8b01 	ldrb.w	r8, [r2], #1
 8026eea:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8026eee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8026ef2:	2c09      	cmp	r4, #9
 8026ef4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8026ef8:	4692      	mov	sl, r2
 8026efa:	d9f2      	bls.n	8026ee2 <_svfprintf_r+0x672>
 8026efc:	930d      	str	r3, [sp, #52]	; 0x34
 8026efe:	e51b      	b.n	8026938 <_svfprintf_r+0xc8>
 8026f00:	4638      	mov	r0, r7
 8026f02:	4629      	mov	r1, r5
 8026f04:	aa25      	add	r2, sp, #148	; 0x94
 8026f06:	f003 fcc5 	bl	802a894 <__ssprint_r>
 8026f0a:	2800      	cmp	r0, #0
 8026f0c:	f47f ae6f 	bne.w	8026bee <_svfprintf_r+0x37e>
 8026f10:	3e10      	subs	r6, #16
 8026f12:	2e10      	cmp	r6, #16
 8026f14:	ab32      	add	r3, sp, #200	; 0xc8
 8026f16:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8026f18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8026f1a:	f73f ae38 	bgt.w	8026b8e <_svfprintf_r+0x31e>
 8026f1e:	465f      	mov	r7, fp
 8026f20:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8026f24:	4635      	mov	r5, r6
 8026f26:	461e      	mov	r6, r3
 8026f28:	1c50      	adds	r0, r2, #1
 8026f2a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8026f2c:	194c      	adds	r4, r1, r5
 8026f2e:	2807      	cmp	r0, #7
 8026f30:	e886 0028 	stmia.w	r6, {r3, r5}
 8026f34:	9427      	str	r4, [sp, #156]	; 0x9c
 8026f36:	9026      	str	r0, [sp, #152]	; 0x98
 8026f38:	f300 840f 	bgt.w	802775a <_svfprintf_r+0xeea>
 8026f3c:	3608      	adds	r6, #8
 8026f3e:	e000      	b.n	8026f42 <_svfprintf_r+0x6d2>
 8026f40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8026f42:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8026f46:	b169      	cbz	r1, 8026f64 <_svfprintf_r+0x6f4>
 8026f48:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8026f4a:	1c58      	adds	r0, r3, #1
 8026f4c:	3401      	adds	r4, #1
 8026f4e:	2101      	movs	r1, #1
 8026f50:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8026f54:	2807      	cmp	r0, #7
 8026f56:	6032      	str	r2, [r6, #0]
 8026f58:	6071      	str	r1, [r6, #4]
 8026f5a:	9427      	str	r4, [sp, #156]	; 0x9c
 8026f5c:	9026      	str	r0, [sp, #152]	; 0x98
 8026f5e:	f300 82fe 	bgt.w	802755e <_svfprintf_r+0xcee>
 8026f62:	3608      	adds	r6, #8
 8026f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026f66:	b163      	cbz	r3, 8026f82 <_svfprintf_r+0x712>
 8026f68:	9826      	ldr	r0, [sp, #152]	; 0x98
 8026f6a:	1c41      	adds	r1, r0, #1
 8026f6c:	3402      	adds	r4, #2
 8026f6e:	2302      	movs	r3, #2
 8026f70:	aa1d      	add	r2, sp, #116	; 0x74
 8026f72:	2907      	cmp	r1, #7
 8026f74:	6032      	str	r2, [r6, #0]
 8026f76:	6073      	str	r3, [r6, #4]
 8026f78:	9427      	str	r4, [sp, #156]	; 0x9c
 8026f7a:	9126      	str	r1, [sp, #152]	; 0x98
 8026f7c:	f300 82fa 	bgt.w	8027574 <_svfprintf_r+0xd04>
 8026f80:	3608      	adds	r6, #8
 8026f82:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8026f86:	f000 822d 	beq.w	80273e4 <_svfprintf_r+0xb74>
 8026f8a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8026f8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8026f8e:	1aad      	subs	r5, r5, r2
 8026f90:	2d00      	cmp	r5, #0
 8026f92:	dd6f      	ble.n	8027074 <_svfprintf_r+0x804>
 8026f94:	2d10      	cmp	r5, #16
 8026f96:	f340 85fa 	ble.w	8027b8e <_svfprintf_r+0x131e>
 8026f9a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8026f9c:	485f      	ldr	r0, [pc, #380]	; (802711c <_svfprintf_r+0x8ac>)
 8026f9e:	f8c6 9000 	str.w	r9, [r6]
 8026fa2:	f04f 0b10 	mov.w	fp, #16
 8026fa6:	1c4a      	adds	r2, r1, #1
 8026fa8:	f1a5 0c11 	sub.w	ip, r5, #17
 8026fac:	445c      	add	r4, fp
 8026fae:	2a07      	cmp	r2, #7
 8026fb0:	f8c6 b004 	str.w	fp, [r6, #4]
 8026fb4:	9009      	str	r0, [sp, #36]	; 0x24
 8026fb6:	9427      	str	r4, [sp, #156]	; 0x9c
 8026fb8:	9226      	str	r2, [sp, #152]	; 0x98
 8026fba:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8026fbe:	f300 82a9 	bgt.w	8027514 <_svfprintf_r+0xca4>
 8026fc2:	3608      	adds	r6, #8
 8026fc4:	3d10      	subs	r5, #16
 8026fc6:	2d10      	cmp	r5, #16
 8026fc8:	dd49      	ble.n	802705e <_svfprintf_r+0x7ee>
 8026fca:	b163      	cbz	r3, 8026fe6 <_svfprintf_r+0x776>
 8026fcc:	3201      	adds	r2, #1
 8026fce:	3410      	adds	r4, #16
 8026fd0:	2a07      	cmp	r2, #7
 8026fd2:	e886 0a00 	stmia.w	r6, {r9, fp}
 8026fd6:	9427      	str	r4, [sp, #156]	; 0x9c
 8026fd8:	9226      	str	r2, [sp, #152]	; 0x98
 8026fda:	f300 82a9 	bgt.w	8027530 <_svfprintf_r+0xcc0>
 8026fde:	3608      	adds	r6, #8
 8026fe0:	3d10      	subs	r5, #16
 8026fe2:	2d10      	cmp	r5, #16
 8026fe4:	dd3b      	ble.n	802705e <_svfprintf_r+0x7ee>
 8026fe6:	4631      	mov	r1, r6
 8026fe8:	4620      	mov	r0, r4
 8026fea:	4646      	mov	r6, r8
 8026fec:	463c      	mov	r4, r7
 8026fee:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8026ff2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8026ff4:	e00d      	b.n	8027012 <_svfprintf_r+0x7a2>
 8026ff6:	3108      	adds	r1, #8
 8026ff8:	3201      	adds	r2, #1
 8026ffa:	3010      	adds	r0, #16
 8026ffc:	3d10      	subs	r5, #16
 8026ffe:	2a07      	cmp	r2, #7
 8027000:	e881 0a00 	stmia.w	r1, {r9, fp}
 8027004:	9226      	str	r2, [sp, #152]	; 0x98
 8027006:	9027      	str	r0, [sp, #156]	; 0x9c
 8027008:	dc17      	bgt.n	802703a <_svfprintf_r+0x7ca>
 802700a:	3d10      	subs	r5, #16
 802700c:	3108      	adds	r1, #8
 802700e:	2d10      	cmp	r5, #16
 8027010:	dd21      	ble.n	8027056 <_svfprintf_r+0x7e6>
 8027012:	3201      	adds	r2, #1
 8027014:	3010      	adds	r0, #16
 8027016:	2a07      	cmp	r2, #7
 8027018:	e881 0a00 	stmia.w	r1, {r9, fp}
 802701c:	9027      	str	r0, [sp, #156]	; 0x9c
 802701e:	9226      	str	r2, [sp, #152]	; 0x98
 8027020:	dde9      	ble.n	8026ff6 <_svfprintf_r+0x786>
 8027022:	4638      	mov	r0, r7
 8027024:	4641      	mov	r1, r8
 8027026:	aa25      	add	r2, sp, #148	; 0x94
 8027028:	f003 fc34 	bl	802a894 <__ssprint_r>
 802702c:	2800      	cmp	r0, #0
 802702e:	f47f adde 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027032:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027034:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027036:	a932      	add	r1, sp, #200	; 0xc8
 8027038:	e7de      	b.n	8026ff8 <_svfprintf_r+0x788>
 802703a:	4638      	mov	r0, r7
 802703c:	4641      	mov	r1, r8
 802703e:	aa25      	add	r2, sp, #148	; 0x94
 8027040:	f003 fc28 	bl	802a894 <__ssprint_r>
 8027044:	2800      	cmp	r0, #0
 8027046:	f47f add2 	bne.w	8026bee <_svfprintf_r+0x37e>
 802704a:	3d10      	subs	r5, #16
 802704c:	2d10      	cmp	r5, #16
 802704e:	a932      	add	r1, sp, #200	; 0xc8
 8027050:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027052:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027054:	dcdd      	bgt.n	8027012 <_svfprintf_r+0x7a2>
 8027056:	46b0      	mov	r8, r6
 8027058:	4627      	mov	r7, r4
 802705a:	460e      	mov	r6, r1
 802705c:	4604      	mov	r4, r0
 802705e:	1c50      	adds	r0, r2, #1
 8027060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027062:	1964      	adds	r4, r4, r5
 8027064:	2807      	cmp	r0, #7
 8027066:	e886 0028 	stmia.w	r6, {r3, r5}
 802706a:	9427      	str	r4, [sp, #156]	; 0x9c
 802706c:	9026      	str	r0, [sp, #152]	; 0x98
 802706e:	f300 826b 	bgt.w	8027548 <_svfprintf_r+0xcd8>
 8027072:	3608      	adds	r6, #8
 8027074:	9b08      	ldr	r3, [sp, #32]
 8027076:	05da      	lsls	r2, r3, #23
 8027078:	f100 8128 	bmi.w	80272cc <_svfprintf_r+0xa5c>
 802707c:	9826      	ldr	r0, [sp, #152]	; 0x98
 802707e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8027080:	990e      	ldr	r1, [sp, #56]	; 0x38
 8027082:	6037      	str	r7, [r6, #0]
 8027084:	1c43      	adds	r3, r0, #1
 8027086:	18a4      	adds	r4, r4, r2
 8027088:	2b07      	cmp	r3, #7
 802708a:	6071      	str	r1, [r6, #4]
 802708c:	9427      	str	r4, [sp, #156]	; 0x9c
 802708e:	9326      	str	r3, [sp, #152]	; 0x98
 8027090:	f300 80b0 	bgt.w	80271f4 <_svfprintf_r+0x984>
 8027094:	3608      	adds	r6, #8
 8027096:	9a08      	ldr	r2, [sp, #32]
 8027098:	0753      	lsls	r3, r2, #29
 802709a:	f140 80b9 	bpl.w	8027210 <_svfprintf_r+0x9a0>
 802709e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80270a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80270a2:	1a2d      	subs	r5, r5, r0
 80270a4:	2d00      	cmp	r5, #0
 80270a6:	f340 80b3 	ble.w	8027210 <_svfprintf_r+0x9a0>
 80270aa:	2d10      	cmp	r5, #16
 80270ac:	f340 87cf 	ble.w	802804e <_svfprintf_r+0x17de>
 80270b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80270b2:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8027120 <_svfprintf_r+0x8b0>
 80270b6:	f24c 57e4 	movw	r7, #50660	; 0xc5e4
 80270ba:	f6c0 0702 	movt	r7, #2050	; 0x802
 80270be:	6037      	str	r7, [r6, #0]
 80270c0:	1c59      	adds	r1, r3, #1
 80270c2:	2710      	movs	r7, #16
 80270c4:	f1a5 0b11 	sub.w	fp, r5, #17
 80270c8:	19e4      	adds	r4, r4, r7
 80270ca:	2907      	cmp	r1, #7
 80270cc:	6077      	str	r7, [r6, #4]
 80270ce:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 80270d2:	9427      	str	r4, [sp, #156]	; 0x9c
 80270d4:	9126      	str	r1, [sp, #152]	; 0x98
 80270d6:	f300 83c6 	bgt.w	8027866 <_svfprintf_r+0xff6>
 80270da:	3608      	adds	r6, #8
 80270dc:	3d10      	subs	r5, #16
 80270de:	2d10      	cmp	r5, #16
 80270e0:	f340 80b6 	ble.w	8027250 <_svfprintf_r+0x9e0>
 80270e4:	f1bb 0f00 	cmp.w	fp, #0
 80270e8:	d011      	beq.n	802710e <_svfprintf_r+0x89e>
 80270ea:	3101      	adds	r1, #1
 80270ec:	f24c 50e4 	movw	r0, #50660	; 0xc5e4
 80270f0:	3410      	adds	r4, #16
 80270f2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80270f6:	2907      	cmp	r1, #7
 80270f8:	e886 0081 	stmia.w	r6, {r0, r7}
 80270fc:	9427      	str	r4, [sp, #156]	; 0x9c
 80270fe:	9126      	str	r1, [sp, #152]	; 0x98
 8027100:	f300 83d7 	bgt.w	80278b2 <_svfprintf_r+0x1042>
 8027104:	3608      	adds	r6, #8
 8027106:	3d10      	subs	r5, #16
 8027108:	2d10      	cmp	r5, #16
 802710a:	f340 80a1 	ble.w	8027250 <_svfprintf_r+0x9e0>
 802710e:	4632      	mov	r2, r6
 8027110:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8027114:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8027116:	e018      	b.n	802714a <_svfprintf_r+0x8da>
 8027118:	0802c5b4 	.word	0x0802c5b4
 802711c:	0802c5d4 	.word	0x0802c5d4
 8027120:	0802c5e4 	.word	0x0802c5e4
 8027124:	3208      	adds	r2, #8
 8027126:	1c41      	adds	r1, r0, #1
 8027128:	f24c 50e4 	movw	r0, #50660	; 0xc5e4
 802712c:	3410      	adds	r4, #16
 802712e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8027132:	3d10      	subs	r5, #16
 8027134:	2907      	cmp	r1, #7
 8027136:	e882 0081 	stmia.w	r2, {r0, r7}
 802713a:	9126      	str	r1, [sp, #152]	; 0x98
 802713c:	9427      	str	r4, [sp, #156]	; 0x9c
 802713e:	dc77      	bgt.n	8027230 <_svfprintf_r+0x9c0>
 8027140:	3d10      	subs	r5, #16
 8027142:	3208      	adds	r2, #8
 8027144:	2d10      	cmp	r5, #16
 8027146:	f340 8082 	ble.w	802724e <_svfprintf_r+0x9de>
 802714a:	1c48      	adds	r0, r1, #1
 802714c:	f24c 51e4 	movw	r1, #50660	; 0xc5e4
 8027150:	3410      	adds	r4, #16
 8027152:	f6c0 0102 	movt	r1, #2050	; 0x802
 8027156:	2807      	cmp	r0, #7
 8027158:	e882 0082 	stmia.w	r2, {r1, r7}
 802715c:	9427      	str	r4, [sp, #156]	; 0x9c
 802715e:	9026      	str	r0, [sp, #152]	; 0x98
 8027160:	dde0      	ble.n	8027124 <_svfprintf_r+0x8b4>
 8027162:	4658      	mov	r0, fp
 8027164:	4631      	mov	r1, r6
 8027166:	aa25      	add	r2, sp, #148	; 0x94
 8027168:	f003 fb94 	bl	802a894 <__ssprint_r>
 802716c:	2800      	cmp	r0, #0
 802716e:	f47f ad3e 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027172:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027174:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027176:	aa32      	add	r2, sp, #200	; 0xc8
 8027178:	e7d5      	b.n	8027126 <_svfprintf_r+0x8b6>
 802717a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 802717c:	2d01      	cmp	r5, #1
 802717e:	f340 847b 	ble.w	8027a78 <_svfprintf_r+0x1208>
 8027182:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027184:	6037      	str	r7, [r6, #0]
 8027186:	1c5d      	adds	r5, r3, #1
 8027188:	3401      	adds	r4, #1
 802718a:	2101      	movs	r1, #1
 802718c:	2d07      	cmp	r5, #7
 802718e:	6071      	str	r1, [r6, #4]
 8027190:	9427      	str	r4, [sp, #156]	; 0x9c
 8027192:	9526      	str	r5, [sp, #152]	; 0x98
 8027194:	f300 847b 	bgt.w	8027a8e <_svfprintf_r+0x121e>
 8027198:	3608      	adds	r6, #8
 802719a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802719c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 802719e:	3501      	adds	r5, #1
 80271a0:	18e4      	adds	r4, r4, r3
 80271a2:	2d07      	cmp	r5, #7
 80271a4:	e886 0009 	stmia.w	r6, {r0, r3}
 80271a8:	9427      	str	r4, [sp, #156]	; 0x9c
 80271aa:	9526      	str	r5, [sp, #152]	; 0x98
 80271ac:	f300 847c 	bgt.w	8027aa8 <_svfprintf_r+0x1238>
 80271b0:	3608      	adds	r6, #8
 80271b2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80271b6:	2200      	movs	r2, #0
 80271b8:	2300      	movs	r3, #0
 80271ba:	f7fe fd79 	bl	8025cb0 <__aeabi_dcmpeq>
 80271be:	2800      	cmp	r0, #0
 80271c0:	f040 82d7 	bne.w	8027772 <_svfprintf_r+0xf02>
 80271c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80271c6:	3701      	adds	r7, #1
 80271c8:	1e50      	subs	r0, r2, #1
 80271ca:	1824      	adds	r4, r4, r0
 80271cc:	3501      	adds	r5, #1
 80271ce:	6037      	str	r7, [r6, #0]
 80271d0:	2d07      	cmp	r5, #7
 80271d2:	6070      	str	r0, [r6, #4]
 80271d4:	9427      	str	r4, [sp, #156]	; 0x9c
 80271d6:	9526      	str	r5, [sp, #152]	; 0x98
 80271d8:	f300 8186 	bgt.w	80274e8 <_svfprintf_r+0xc78>
 80271dc:	3608      	adds	r6, #8
 80271de:	9819      	ldr	r0, [sp, #100]	; 0x64
 80271e0:	3501      	adds	r5, #1
 80271e2:	1824      	adds	r4, r4, r0
 80271e4:	ab21      	add	r3, sp, #132	; 0x84
 80271e6:	2d07      	cmp	r5, #7
 80271e8:	6033      	str	r3, [r6, #0]
 80271ea:	6070      	str	r0, [r6, #4]
 80271ec:	9427      	str	r4, [sp, #156]	; 0x9c
 80271ee:	9526      	str	r5, [sp, #152]	; 0x98
 80271f0:	f77f af50 	ble.w	8027094 <_svfprintf_r+0x824>
 80271f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80271f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80271f8:	aa25      	add	r2, sp, #148	; 0x94
 80271fa:	f003 fb4b 	bl	802a894 <__ssprint_r>
 80271fe:	2800      	cmp	r0, #0
 8027200:	f47f acf5 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027204:	9a08      	ldr	r2, [sp, #32]
 8027206:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027208:	0753      	lsls	r3, r2, #29
 802720a:	ae32      	add	r6, sp, #200	; 0xc8
 802720c:	f53f af47 	bmi.w	802709e <_svfprintf_r+0x82e>
 8027210:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8027212:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8027214:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8027216:	4291      	cmp	r1, r2
 8027218:	bfac      	ite	ge
 802721a:	1840      	addge	r0, r0, r1
 802721c:	1880      	addlt	r0, r0, r2
 802721e:	900f      	str	r0, [sp, #60]	; 0x3c
 8027220:	2c00      	cmp	r4, #0
 8027222:	f040 816d 	bne.w	8027500 <_svfprintf_r+0xc90>
 8027226:	2400      	movs	r4, #0
 8027228:	9426      	str	r4, [sp, #152]	; 0x98
 802722a:	ae32      	add	r6, sp, #200	; 0xc8
 802722c:	f7ff bb4b 	b.w	80268c6 <_svfprintf_r+0x56>
 8027230:	4658      	mov	r0, fp
 8027232:	4631      	mov	r1, r6
 8027234:	aa25      	add	r2, sp, #148	; 0x94
 8027236:	f003 fb2d 	bl	802a894 <__ssprint_r>
 802723a:	2800      	cmp	r0, #0
 802723c:	f47f acd7 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027240:	3d10      	subs	r5, #16
 8027242:	2d10      	cmp	r5, #16
 8027244:	aa32      	add	r2, sp, #200	; 0xc8
 8027246:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027248:	9926      	ldr	r1, [sp, #152]	; 0x98
 802724a:	f73f af7e 	bgt.w	802714a <_svfprintf_r+0x8da>
 802724e:	4616      	mov	r6, r2
 8027250:	1c4b      	adds	r3, r1, #1
 8027252:	192c      	adds	r4, r5, r4
 8027254:	2b07      	cmp	r3, #7
 8027256:	f8c6 8000 	str.w	r8, [r6]
 802725a:	6075      	str	r5, [r6, #4]
 802725c:	9427      	str	r4, [sp, #156]	; 0x9c
 802725e:	9326      	str	r3, [sp, #152]	; 0x98
 8027260:	ddd6      	ble.n	8027210 <_svfprintf_r+0x9a0>
 8027262:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027264:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027266:	aa25      	add	r2, sp, #148	; 0x94
 8027268:	f003 fb14 	bl	802a894 <__ssprint_r>
 802726c:	2800      	cmp	r0, #0
 802726e:	f47f acbe 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027272:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027274:	e7cc      	b.n	8027210 <_svfprintf_r+0x9a0>
 8027276:	2b01      	cmp	r3, #1
 8027278:	f000 81a8 	beq.w	80275cc <_svfprintf_r+0xd5c>
 802727c:	2b02      	cmp	r3, #2
 802727e:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 8027282:	f000 8187 	beq.w	8027594 <_svfprintf_r+0xd24>
 8027286:	2307      	movs	r3, #7
 8027288:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 802728c:	ea04 0003 	and.w	r0, r4, r3
 8027290:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 8027294:	08e9      	lsrs	r1, r5, #3
 8027296:	3030      	adds	r0, #48	; 0x30
 8027298:	465c      	mov	r4, fp
 802729a:	460d      	mov	r5, r1
 802729c:	b2c0      	uxtb	r0, r0
 802729e:	ea54 0105 	orrs.w	r1, r4, r5
 80272a2:	4667      	mov	r7, ip
 80272a4:	f88c 0000 	strb.w	r0, [ip]
 80272a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80272ac:	d1ec      	bne.n	8027288 <_svfprintf_r+0xa18>
 80272ae:	9a08      	ldr	r2, [sp, #32]
 80272b0:	07d4      	lsls	r4, r2, #31
 80272b2:	463b      	mov	r3, r7
 80272b4:	d505      	bpl.n	80272c2 <_svfprintf_r+0xa52>
 80272b6:	2830      	cmp	r0, #48	; 0x30
 80272b8:	d003      	beq.n	80272c2 <_svfprintf_r+0xa52>
 80272ba:	2430      	movs	r4, #48	; 0x30
 80272bc:	4667      	mov	r7, ip
 80272be:	f803 4c01 	strb.w	r4, [r3, #-1]
 80272c2:	9c07      	ldr	r4, [sp, #28]
 80272c4:	1be2      	subs	r2, r4, r7
 80272c6:	920e      	str	r2, [sp, #56]	; 0x38
 80272c8:	f7ff bbf6 	b.w	8026ab8 <_svfprintf_r+0x248>
 80272cc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80272d0:	f77f af53 	ble.w	802717a <_svfprintf_r+0x90a>
 80272d4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80272d8:	2200      	movs	r2, #0
 80272da:	2300      	movs	r3, #0
 80272dc:	f7fe fce8 	bl	8025cb0 <__aeabi_dcmpeq>
 80272e0:	2800      	cmp	r0, #0
 80272e2:	f000 81ac 	beq.w	802763e <_svfprintf_r+0xdce>
 80272e6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80272e8:	49a8      	ldr	r1, [pc, #672]	; (802758c <_svfprintf_r+0xd1c>)
 80272ea:	1c43      	adds	r3, r0, #1
 80272ec:	3401      	adds	r4, #1
 80272ee:	2201      	movs	r2, #1
 80272f0:	2b07      	cmp	r3, #7
 80272f2:	6031      	str	r1, [r6, #0]
 80272f4:	6072      	str	r2, [r6, #4]
 80272f6:	9427      	str	r4, [sp, #156]	; 0x9c
 80272f8:	9326      	str	r3, [sp, #152]	; 0x98
 80272fa:	f300 844d 	bgt.w	8027b98 <_svfprintf_r+0x1328>
 80272fe:	3608      	adds	r6, #8
 8027300:	981e      	ldr	r0, [sp, #120]	; 0x78
 8027302:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8027304:	4298      	cmp	r0, r3
 8027306:	db03      	blt.n	8027310 <_svfprintf_r+0xaa0>
 8027308:	9908      	ldr	r1, [sp, #32]
 802730a:	07cb      	lsls	r3, r1, #31
 802730c:	f57f aec3 	bpl.w	8027096 <_svfprintf_r+0x826>
 8027310:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027312:	9815      	ldr	r0, [sp, #84]	; 0x54
 8027314:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8027316:	6070      	str	r0, [r6, #4]
 8027318:	1c59      	adds	r1, r3, #1
 802731a:	1824      	adds	r4, r4, r0
 802731c:	2907      	cmp	r1, #7
 802731e:	6032      	str	r2, [r6, #0]
 8027320:	9427      	str	r4, [sp, #156]	; 0x9c
 8027322:	9126      	str	r1, [sp, #152]	; 0x98
 8027324:	f300 8579 	bgt.w	8027e1a <_svfprintf_r+0x15aa>
 8027328:	3608      	adds	r6, #8
 802732a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 802732c:	3d01      	subs	r5, #1
 802732e:	2d00      	cmp	r5, #0
 8027330:	f77f aeb1 	ble.w	8027096 <_svfprintf_r+0x826>
 8027334:	2d10      	cmp	r5, #16
 8027336:	f340 8288 	ble.w	802784a <_svfprintf_r+0xfda>
 802733a:	9826      	ldr	r0, [sp, #152]	; 0x98
 802733c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802733e:	f8c6 9000 	str.w	r9, [r6]
 8027342:	2710      	movs	r7, #16
 8027344:	1c41      	adds	r1, r0, #1
 8027346:	f1a2 0e12 	sub.w	lr, r2, #18
 802734a:	19e4      	adds	r4, r4, r7
 802734c:	2907      	cmp	r1, #7
 802734e:	6077      	str	r7, [r6, #4]
 8027350:	f8df b23c 	ldr.w	fp, [pc, #572]	; 8027590 <_svfprintf_r+0xd20>
 8027354:	9427      	str	r4, [sp, #156]	; 0x9c
 8027356:	9126      	str	r1, [sp, #152]	; 0x98
 8027358:	f3ce 1800 	ubfx	r8, lr, #4, #1
 802735c:	f300 8610 	bgt.w	8027f80 <_svfprintf_r+0x1710>
 8027360:	3608      	adds	r6, #8
 8027362:	3d10      	subs	r5, #16
 8027364:	2d10      	cmp	r5, #16
 8027366:	f340 8273 	ble.w	8027850 <_svfprintf_r+0xfe0>
 802736a:	f1b8 0f00 	cmp.w	r8, #0
 802736e:	d00e      	beq.n	802738e <_svfprintf_r+0xb1e>
 8027370:	3101      	adds	r1, #1
 8027372:	3410      	adds	r4, #16
 8027374:	2907      	cmp	r1, #7
 8027376:	f8c6 9000 	str.w	r9, [r6]
 802737a:	6077      	str	r7, [r6, #4]
 802737c:	9427      	str	r4, [sp, #156]	; 0x9c
 802737e:	9126      	str	r1, [sp, #152]	; 0x98
 8027380:	f300 860b 	bgt.w	8027f9a <_svfprintf_r+0x172a>
 8027384:	3608      	adds	r6, #8
 8027386:	3d10      	subs	r5, #16
 8027388:	2d10      	cmp	r5, #16
 802738a:	f340 8261 	ble.w	8027850 <_svfprintf_r+0xfe0>
 802738e:	4620      	mov	r0, r4
 8027390:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8027394:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8027396:	e010      	b.n	80273ba <_svfprintf_r+0xb4a>
 8027398:	3608      	adds	r6, #8
 802739a:	1c59      	adds	r1, r3, #1
 802739c:	3010      	adds	r0, #16
 802739e:	3d10      	subs	r5, #16
 80273a0:	2907      	cmp	r1, #7
 80273a2:	f8c6 9000 	str.w	r9, [r6]
 80273a6:	6077      	str	r7, [r6, #4]
 80273a8:	9126      	str	r1, [sp, #152]	; 0x98
 80273aa:	9027      	str	r0, [sp, #156]	; 0x9c
 80273ac:	f300 811f 	bgt.w	80275ee <_svfprintf_r+0xd7e>
 80273b0:	3608      	adds	r6, #8
 80273b2:	3d10      	subs	r5, #16
 80273b4:	2d10      	cmp	r5, #16
 80273b6:	f340 83e8 	ble.w	8027b8a <_svfprintf_r+0x131a>
 80273ba:	1c4b      	adds	r3, r1, #1
 80273bc:	3010      	adds	r0, #16
 80273be:	2b07      	cmp	r3, #7
 80273c0:	f8c6 9000 	str.w	r9, [r6]
 80273c4:	6077      	str	r7, [r6, #4]
 80273c6:	9027      	str	r0, [sp, #156]	; 0x9c
 80273c8:	9326      	str	r3, [sp, #152]	; 0x98
 80273ca:	dde5      	ble.n	8027398 <_svfprintf_r+0xb28>
 80273cc:	4640      	mov	r0, r8
 80273ce:	4621      	mov	r1, r4
 80273d0:	aa25      	add	r2, sp, #148	; 0x94
 80273d2:	f003 fa5f 	bl	802a894 <__ssprint_r>
 80273d6:	2800      	cmp	r0, #0
 80273d8:	f47f ac09 	bne.w	8026bee <_svfprintf_r+0x37e>
 80273dc:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80273de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80273e0:	ae32      	add	r6, sp, #200	; 0xc8
 80273e2:	e7da      	b.n	802739a <_svfprintf_r+0xb2a>
 80273e4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80273e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80273e8:	1a2d      	subs	r5, r5, r0
 80273ea:	2d00      	cmp	r5, #0
 80273ec:	f77f adcd 	ble.w	8026f8a <_svfprintf_r+0x71a>
 80273f0:	2d10      	cmp	r5, #16
 80273f2:	f340 86a8 	ble.w	8028146 <_svfprintf_r+0x18d6>
 80273f6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80273f8:	4a65      	ldr	r2, [pc, #404]	; (8027590 <_svfprintf_r+0xd20>)
 80273fa:	f8c6 9000 	str.w	r9, [r6]
 80273fe:	f04f 0b10 	mov.w	fp, #16
 8027402:	3001      	adds	r0, #1
 8027404:	f1a5 0311 	sub.w	r3, r5, #17
 8027408:	445c      	add	r4, fp
 802740a:	2807      	cmp	r0, #7
 802740c:	f8c6 b004 	str.w	fp, [r6, #4]
 8027410:	9209      	str	r2, [sp, #36]	; 0x24
 8027412:	9427      	str	r4, [sp, #156]	; 0x9c
 8027414:	9026      	str	r0, [sp, #152]	; 0x98
 8027416:	f3c3 1300 	ubfx	r3, r3, #4, #1
 802741a:	f300 8313 	bgt.w	8027a44 <_svfprintf_r+0x11d4>
 802741e:	3608      	adds	r6, #8
 8027420:	3d10      	subs	r5, #16
 8027422:	2d10      	cmp	r5, #16
 8027424:	dd48      	ble.n	80274b8 <_svfprintf_r+0xc48>
 8027426:	b163      	cbz	r3, 8027442 <_svfprintf_r+0xbd2>
 8027428:	3001      	adds	r0, #1
 802742a:	3410      	adds	r4, #16
 802742c:	2807      	cmp	r0, #7
 802742e:	e886 0a00 	stmia.w	r6, {r9, fp}
 8027432:	9427      	str	r4, [sp, #156]	; 0x9c
 8027434:	9026      	str	r0, [sp, #152]	; 0x98
 8027436:	f300 8313 	bgt.w	8027a60 <_svfprintf_r+0x11f0>
 802743a:	3608      	adds	r6, #8
 802743c:	3d10      	subs	r5, #16
 802743e:	2d10      	cmp	r5, #16
 8027440:	dd3a      	ble.n	80274b8 <_svfprintf_r+0xc48>
 8027442:	4621      	mov	r1, r4
 8027444:	4632      	mov	r2, r6
 8027446:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8027448:	462e      	mov	r6, r5
 802744a:	4603      	mov	r3, r0
 802744c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 802744e:	e00d      	b.n	802746c <_svfprintf_r+0xbfc>
 8027450:	3208      	adds	r2, #8
 8027452:	1c43      	adds	r3, r0, #1
 8027454:	3110      	adds	r1, #16
 8027456:	3e10      	subs	r6, #16
 8027458:	2b07      	cmp	r3, #7
 802745a:	e882 0a00 	stmia.w	r2, {r9, fp}
 802745e:	9326      	str	r3, [sp, #152]	; 0x98
 8027460:	9127      	str	r1, [sp, #156]	; 0x9c
 8027462:	dc17      	bgt.n	8027494 <_svfprintf_r+0xc24>
 8027464:	3e10      	subs	r6, #16
 8027466:	3208      	adds	r2, #8
 8027468:	2e10      	cmp	r6, #16
 802746a:	dd21      	ble.n	80274b0 <_svfprintf_r+0xc40>
 802746c:	1c58      	adds	r0, r3, #1
 802746e:	3110      	adds	r1, #16
 8027470:	2807      	cmp	r0, #7
 8027472:	e882 0a00 	stmia.w	r2, {r9, fp}
 8027476:	9127      	str	r1, [sp, #156]	; 0x9c
 8027478:	9026      	str	r0, [sp, #152]	; 0x98
 802747a:	dde9      	ble.n	8027450 <_svfprintf_r+0xbe0>
 802747c:	4620      	mov	r0, r4
 802747e:	4629      	mov	r1, r5
 8027480:	aa25      	add	r2, sp, #148	; 0x94
 8027482:	f003 fa07 	bl	802a894 <__ssprint_r>
 8027486:	2800      	cmp	r0, #0
 8027488:	f47f abb1 	bne.w	8026bee <_svfprintf_r+0x37e>
 802748c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802748e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027490:	aa32      	add	r2, sp, #200	; 0xc8
 8027492:	e7de      	b.n	8027452 <_svfprintf_r+0xbe2>
 8027494:	4620      	mov	r0, r4
 8027496:	4629      	mov	r1, r5
 8027498:	aa25      	add	r2, sp, #148	; 0x94
 802749a:	f003 f9fb 	bl	802a894 <__ssprint_r>
 802749e:	2800      	cmp	r0, #0
 80274a0:	f47f aba5 	bne.w	8026bee <_svfprintf_r+0x37e>
 80274a4:	3e10      	subs	r6, #16
 80274a6:	2e10      	cmp	r6, #16
 80274a8:	aa32      	add	r2, sp, #200	; 0xc8
 80274aa:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80274ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80274ae:	dcdd      	bgt.n	802746c <_svfprintf_r+0xbfc>
 80274b0:	4635      	mov	r5, r6
 80274b2:	460c      	mov	r4, r1
 80274b4:	4616      	mov	r6, r2
 80274b6:	4618      	mov	r0, r3
 80274b8:	1c41      	adds	r1, r0, #1
 80274ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80274bc:	1964      	adds	r4, r4, r5
 80274be:	2907      	cmp	r1, #7
 80274c0:	e886 0028 	stmia.w	r6, {r3, r5}
 80274c4:	9427      	str	r4, [sp, #156]	; 0x9c
 80274c6:	9126      	str	r1, [sp, #152]	; 0x98
 80274c8:	f300 8300 	bgt.w	8027acc <_svfprintf_r+0x125c>
 80274cc:	3608      	adds	r6, #8
 80274ce:	e55c      	b.n	8026f8a <_svfprintf_r+0x71a>
 80274d0:	4a2f      	ldr	r2, [pc, #188]	; (8027590 <_svfprintf_r+0xd20>)
 80274d2:	9209      	str	r2, [sp, #36]	; 0x24
 80274d4:	3501      	adds	r5, #1
 80274d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80274d8:	19e4      	adds	r4, r4, r7
 80274da:	2d07      	cmp	r5, #7
 80274dc:	e886 0088 	stmia.w	r6, {r3, r7}
 80274e0:	9427      	str	r4, [sp, #156]	; 0x9c
 80274e2:	9526      	str	r5, [sp, #152]	; 0x98
 80274e4:	f77f ae7a 	ble.w	80271dc <_svfprintf_r+0x96c>
 80274e8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80274ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 80274ec:	aa25      	add	r2, sp, #148	; 0x94
 80274ee:	f003 f9d1 	bl	802a894 <__ssprint_r>
 80274f2:	2800      	cmp	r0, #0
 80274f4:	f47f ab7b 	bne.w	8026bee <_svfprintf_r+0x37e>
 80274f8:	ae32      	add	r6, sp, #200	; 0xc8
 80274fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80274fc:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80274fe:	e66e      	b.n	80271de <_svfprintf_r+0x96e>
 8027500:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027502:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027504:	aa25      	add	r2, sp, #148	; 0x94
 8027506:	f003 f9c5 	bl	802a894 <__ssprint_r>
 802750a:	2800      	cmp	r0, #0
 802750c:	f43f ae8b 	beq.w	8027226 <_svfprintf_r+0x9b6>
 8027510:	f7ff bb6d 	b.w	8026bee <_svfprintf_r+0x37e>
 8027514:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027516:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027518:	9306      	str	r3, [sp, #24]
 802751a:	aa25      	add	r2, sp, #148	; 0x94
 802751c:	f003 f9ba 	bl	802a894 <__ssprint_r>
 8027520:	9b06      	ldr	r3, [sp, #24]
 8027522:	2800      	cmp	r0, #0
 8027524:	f47f ab63 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027528:	ae32      	add	r6, sp, #200	; 0xc8
 802752a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802752c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802752e:	e549      	b.n	8026fc4 <_svfprintf_r+0x754>
 8027530:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027532:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027534:	aa25      	add	r2, sp, #148	; 0x94
 8027536:	f003 f9ad 	bl	802a894 <__ssprint_r>
 802753a:	2800      	cmp	r0, #0
 802753c:	f47f ab57 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027540:	ae32      	add	r6, sp, #200	; 0xc8
 8027542:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027544:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027546:	e54b      	b.n	8026fe0 <_svfprintf_r+0x770>
 8027548:	980c      	ldr	r0, [sp, #48]	; 0x30
 802754a:	990a      	ldr	r1, [sp, #40]	; 0x28
 802754c:	aa25      	add	r2, sp, #148	; 0x94
 802754e:	f003 f9a1 	bl	802a894 <__ssprint_r>
 8027552:	2800      	cmp	r0, #0
 8027554:	f47f ab4b 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027558:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802755a:	ae32      	add	r6, sp, #200	; 0xc8
 802755c:	e58a      	b.n	8027074 <_svfprintf_r+0x804>
 802755e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027560:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027562:	aa25      	add	r2, sp, #148	; 0x94
 8027564:	f003 f996 	bl	802a894 <__ssprint_r>
 8027568:	2800      	cmp	r0, #0
 802756a:	f47f ab40 	bne.w	8026bee <_svfprintf_r+0x37e>
 802756e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027570:	ae32      	add	r6, sp, #200	; 0xc8
 8027572:	e4f7      	b.n	8026f64 <_svfprintf_r+0x6f4>
 8027574:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027576:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027578:	aa25      	add	r2, sp, #148	; 0x94
 802757a:	f003 f98b 	bl	802a894 <__ssprint_r>
 802757e:	2800      	cmp	r0, #0
 8027580:	f47f ab35 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027584:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027586:	ae32      	add	r6, sp, #200	; 0xc8
 8027588:	e4fb      	b.n	8026f82 <_svfprintf_r+0x712>
 802758a:	bf00      	nop
 802758c:	0802c5d0 	.word	0x0802c5d0
 8027590:	0802c5d4 	.word	0x0802c5d4
 8027594:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8027598:	960b      	str	r6, [sp, #44]	; 0x2c
 802759a:	210f      	movs	r1, #15
 802759c:	ea04 0601 	and.w	r6, r4, r1
 80275a0:	eb0e 0006 	add.w	r0, lr, r6
 80275a4:	0927      	lsrs	r7, r4, #4
 80275a6:	092a      	lsrs	r2, r5, #4
 80275a8:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 80275ac:	7803      	ldrb	r3, [r0, #0]
 80275ae:	4615      	mov	r5, r2
 80275b0:	ea54 0205 	orrs.w	r2, r4, r5
 80275b4:	4667      	mov	r7, ip
 80275b6:	f88c 3000 	strb.w	r3, [ip]
 80275ba:	f10c 3cff 	add.w	ip, ip, #4294967295
 80275be:	d1ed      	bne.n	802759c <_svfprintf_r+0xd2c>
 80275c0:	9907      	ldr	r1, [sp, #28]
 80275c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80275c4:	1bc8      	subs	r0, r1, r7
 80275c6:	900e      	str	r0, [sp, #56]	; 0x38
 80275c8:	f7ff ba76 	b.w	8026ab8 <_svfprintf_r+0x248>
 80275cc:	2d00      	cmp	r5, #0
 80275ce:	bf08      	it	eq
 80275d0:	2c0a      	cmpeq	r4, #10
 80275d2:	f080 8154 	bcs.w	802787e <_svfprintf_r+0x100e>
 80275d6:	af42      	add	r7, sp, #264	; 0x108
 80275d8:	3430      	adds	r4, #48	; 0x30
 80275da:	f807 4d41 	strb.w	r4, [r7, #-65]!
 80275de:	9b07      	ldr	r3, [sp, #28]
 80275e0:	1bd9      	subs	r1, r3, r7
 80275e2:	910e      	str	r1, [sp, #56]	; 0x38
 80275e4:	f7ff ba68 	b.w	8026ab8 <_svfprintf_r+0x248>
 80275e8:	2302      	movs	r3, #2
 80275ea:	f7ff ba2c 	b.w	8026a46 <_svfprintf_r+0x1d6>
 80275ee:	4640      	mov	r0, r8
 80275f0:	4621      	mov	r1, r4
 80275f2:	aa25      	add	r2, sp, #148	; 0x94
 80275f4:	f003 f94e 	bl	802a894 <__ssprint_r>
 80275f8:	2800      	cmp	r0, #0
 80275fa:	f47f aaf8 	bne.w	8026bee <_svfprintf_r+0x37e>
 80275fe:	ae32      	add	r6, sp, #200	; 0xc8
 8027600:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027602:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027604:	e6d5      	b.n	80273b2 <_svfprintf_r+0xb42>
 8027606:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027608:	990a      	ldr	r1, [sp, #40]	; 0x28
 802760a:	9306      	str	r3, [sp, #24]
 802760c:	aa25      	add	r2, sp, #148	; 0x94
 802760e:	f003 f941 	bl	802a894 <__ssprint_r>
 8027612:	9b06      	ldr	r3, [sp, #24]
 8027614:	2800      	cmp	r0, #0
 8027616:	f47f aaea 	bne.w	8026bee <_svfprintf_r+0x37e>
 802761a:	ae32      	add	r6, sp, #200	; 0xc8
 802761c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802761e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027620:	f7ff ba82 	b.w	8026b28 <_svfprintf_r+0x2b8>
 8027624:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027626:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027628:	aa25      	add	r2, sp, #148	; 0x94
 802762a:	f003 f933 	bl	802a894 <__ssprint_r>
 802762e:	2800      	cmp	r0, #0
 8027630:	f47f aadd 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027634:	ae32      	add	r6, sp, #200	; 0xc8
 8027636:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8027638:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802763a:	f7ff ba88 	b.w	8026b4e <_svfprintf_r+0x2de>
 802763e:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8027640:	2d00      	cmp	r5, #0
 8027642:	f340 82b5 	ble.w	8027bb0 <_svfprintf_r+0x1340>
 8027646:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8027648:	9914      	ldr	r1, [sp, #80]	; 0x50
 802764a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802764c:	428d      	cmp	r5, r1
 802764e:	bfa8      	it	ge
 8027650:	460d      	movge	r5, r1
 8027652:	18b8      	adds	r0, r7, r2
 8027654:	2d00      	cmp	r5, #0
 8027656:	9009      	str	r0, [sp, #36]	; 0x24
 8027658:	dd0a      	ble.n	8027670 <_svfprintf_r+0xe00>
 802765a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802765c:	6037      	str	r7, [r6, #0]
 802765e:	1c59      	adds	r1, r3, #1
 8027660:	1964      	adds	r4, r4, r5
 8027662:	2907      	cmp	r1, #7
 8027664:	6075      	str	r5, [r6, #4]
 8027666:	9427      	str	r4, [sp, #156]	; 0x9c
 8027668:	9126      	str	r1, [sp, #152]	; 0x98
 802766a:	f300 847d 	bgt.w	8027f68 <_svfprintf_r+0x16f8>
 802766e:	3608      	adds	r6, #8
 8027670:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8027672:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8027676:	1b55      	subs	r5, r2, r5
 8027678:	2d00      	cmp	r5, #0
 802767a:	f340 814f 	ble.w	802791c <_svfprintf_r+0x10ac>
 802767e:	2d10      	cmp	r5, #16
 8027680:	f340 8274 	ble.w	8027b6c <_svfprintf_r+0x12fc>
 8027684:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027686:	4b9f      	ldr	r3, [pc, #636]	; (8027904 <_svfprintf_r+0x1094>)
 8027688:	f8c6 9000 	str.w	r9, [r6]
 802768c:	f04f 0810 	mov.w	r8, #16
 8027690:	3101      	adds	r1, #1
 8027692:	f1a5 0e11 	sub.w	lr, r5, #17
 8027696:	4444      	add	r4, r8
 8027698:	2907      	cmp	r1, #7
 802769a:	f8c6 8004 	str.w	r8, [r6, #4]
 802769e:	930e      	str	r3, [sp, #56]	; 0x38
 80276a0:	9427      	str	r4, [sp, #156]	; 0x9c
 80276a2:	9126      	str	r1, [sp, #152]	; 0x98
 80276a4:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 80276a8:	f300 8451 	bgt.w	8027f4e <_svfprintf_r+0x16de>
 80276ac:	3608      	adds	r6, #8
 80276ae:	3d10      	subs	r5, #16
 80276b0:	2d10      	cmp	r5, #16
 80276b2:	f340 825e 	ble.w	8027b72 <_svfprintf_r+0x1302>
 80276b6:	f1bb 0f00 	cmp.w	fp, #0
 80276ba:	d00f      	beq.n	80276dc <_svfprintf_r+0xe6c>
 80276bc:	3101      	adds	r1, #1
 80276be:	3410      	adds	r4, #16
 80276c0:	2907      	cmp	r1, #7
 80276c2:	f8c6 9000 	str.w	r9, [r6]
 80276c6:	f8c6 8004 	str.w	r8, [r6, #4]
 80276ca:	9427      	str	r4, [sp, #156]	; 0x9c
 80276cc:	9126      	str	r1, [sp, #152]	; 0x98
 80276ce:	f300 8471 	bgt.w	8027fb4 <_svfprintf_r+0x1744>
 80276d2:	3608      	adds	r6, #8
 80276d4:	3d10      	subs	r5, #16
 80276d6:	2d10      	cmp	r5, #16
 80276d8:	f340 824b 	ble.w	8027b72 <_svfprintf_r+0x1302>
 80276dc:	4620      	mov	r0, r4
 80276de:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80276e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80276e4:	e012      	b.n	802770c <_svfprintf_r+0xe9c>
 80276e6:	f106 0208 	add.w	r2, r6, #8
 80276ea:	1c59      	adds	r1, r3, #1
 80276ec:	3010      	adds	r0, #16
 80276ee:	3d10      	subs	r5, #16
 80276f0:	2907      	cmp	r1, #7
 80276f2:	f8c2 9000 	str.w	r9, [r2]
 80276f6:	f8c2 8004 	str.w	r8, [r2, #4]
 80276fa:	9126      	str	r1, [sp, #152]	; 0x98
 80276fc:	9027      	str	r0, [sp, #156]	; 0x9c
 80276fe:	dc1b      	bgt.n	8027738 <_svfprintf_r+0xec8>
 8027700:	f102 0608 	add.w	r6, r2, #8
 8027704:	3d10      	subs	r5, #16
 8027706:	2d10      	cmp	r5, #16
 8027708:	f340 8407 	ble.w	8027f1a <_svfprintf_r+0x16aa>
 802770c:	1c4b      	adds	r3, r1, #1
 802770e:	3010      	adds	r0, #16
 8027710:	2b07      	cmp	r3, #7
 8027712:	f8c6 9000 	str.w	r9, [r6]
 8027716:	f8c6 8004 	str.w	r8, [r6, #4]
 802771a:	9027      	str	r0, [sp, #156]	; 0x9c
 802771c:	9326      	str	r3, [sp, #152]	; 0x98
 802771e:	dde2      	ble.n	80276e6 <_svfprintf_r+0xe76>
 8027720:	4658      	mov	r0, fp
 8027722:	4621      	mov	r1, r4
 8027724:	aa25      	add	r2, sp, #148	; 0x94
 8027726:	f003 f8b5 	bl	802a894 <__ssprint_r>
 802772a:	2800      	cmp	r0, #0
 802772c:	f47f aa5f 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027730:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027732:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027734:	aa32      	add	r2, sp, #200	; 0xc8
 8027736:	e7d8      	b.n	80276ea <_svfprintf_r+0xe7a>
 8027738:	4658      	mov	r0, fp
 802773a:	4621      	mov	r1, r4
 802773c:	aa25      	add	r2, sp, #148	; 0x94
 802773e:	f003 f8a9 	bl	802a894 <__ssprint_r>
 8027742:	2800      	cmp	r0, #0
 8027744:	f47f aa53 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027748:	ae32      	add	r6, sp, #200	; 0xc8
 802774a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 802774c:	9926      	ldr	r1, [sp, #152]	; 0x98
 802774e:	e7d9      	b.n	8027704 <_svfprintf_r+0xe94>
 8027750:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8027752:	af32      	add	r7, sp, #200	; 0xc8
 8027754:	940e      	str	r4, [sp, #56]	; 0x38
 8027756:	f7ff b9af 	b.w	8026ab8 <_svfprintf_r+0x248>
 802775a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802775c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802775e:	aa25      	add	r2, sp, #148	; 0x94
 8027760:	f003 f898 	bl	802a894 <__ssprint_r>
 8027764:	2800      	cmp	r0, #0
 8027766:	f47f aa42 	bne.w	8026bee <_svfprintf_r+0x37e>
 802776a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802776c:	ae32      	add	r6, sp, #200	; 0xc8
 802776e:	f7ff bbe8 	b.w	8026f42 <_svfprintf_r+0x6d2>
 8027772:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8027774:	3f01      	subs	r7, #1
 8027776:	2f00      	cmp	r7, #0
 8027778:	f77f ad31 	ble.w	80271de <_svfprintf_r+0x96e>
 802777c:	2f10      	cmp	r7, #16
 802777e:	f77f aea7 	ble.w	80274d0 <_svfprintf_r+0xc60>
 8027782:	9811      	ldr	r0, [sp, #68]	; 0x44
 8027784:	4b5f      	ldr	r3, [pc, #380]	; (8027904 <_svfprintf_r+0x1094>)
 8027786:	f8c6 9000 	str.w	r9, [r6]
 802778a:	f04f 0810 	mov.w	r8, #16
 802778e:	3501      	adds	r5, #1
 8027790:	f1a0 0b12 	sub.w	fp, r0, #18
 8027794:	4444      	add	r4, r8
 8027796:	2d07      	cmp	r5, #7
 8027798:	f8c6 8004 	str.w	r8, [r6, #4]
 802779c:	9309      	str	r3, [sp, #36]	; 0x24
 802779e:	9427      	str	r4, [sp, #156]	; 0x9c
 80277a0:	9526      	str	r5, [sp, #152]	; 0x98
 80277a2:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 80277a6:	f300 83ba 	bgt.w	8027f1e <_svfprintf_r+0x16ae>
 80277aa:	3608      	adds	r6, #8
 80277ac:	3f10      	subs	r7, #16
 80277ae:	2f10      	cmp	r7, #16
 80277b0:	f77f ae90 	ble.w	80274d4 <_svfprintf_r+0xc64>
 80277b4:	f1bb 0f00 	cmp.w	fp, #0
 80277b8:	d00f      	beq.n	80277da <_svfprintf_r+0xf6a>
 80277ba:	3501      	adds	r5, #1
 80277bc:	3410      	adds	r4, #16
 80277be:	2d07      	cmp	r5, #7
 80277c0:	f8c6 9000 	str.w	r9, [r6]
 80277c4:	f8c6 8004 	str.w	r8, [r6, #4]
 80277c8:	9427      	str	r4, [sp, #156]	; 0x9c
 80277ca:	9526      	str	r5, [sp, #152]	; 0x98
 80277cc:	f300 83b3 	bgt.w	8027f36 <_svfprintf_r+0x16c6>
 80277d0:	3608      	adds	r6, #8
 80277d2:	3f10      	subs	r7, #16
 80277d4:	2f10      	cmp	r7, #16
 80277d6:	f77f ae7d 	ble.w	80274d4 <_svfprintf_r+0xc64>
 80277da:	4621      	mov	r1, r4
 80277dc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80277e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80277e2:	e010      	b.n	8027806 <_svfprintf_r+0xf96>
 80277e4:	3608      	adds	r6, #8
 80277e6:	3501      	adds	r5, #1
 80277e8:	3110      	adds	r1, #16
 80277ea:	3f10      	subs	r7, #16
 80277ec:	2d07      	cmp	r5, #7
 80277ee:	f8c6 9000 	str.w	r9, [r6]
 80277f2:	f8c6 8004 	str.w	r8, [r6, #4]
 80277f6:	9127      	str	r1, [sp, #156]	; 0x9c
 80277f8:	9526      	str	r5, [sp, #152]	; 0x98
 80277fa:	dc1a      	bgt.n	8027832 <_svfprintf_r+0xfc2>
 80277fc:	3608      	adds	r6, #8
 80277fe:	3f10      	subs	r7, #16
 8027800:	2f10      	cmp	r7, #16
 8027802:	f340 835d 	ble.w	8027ec0 <_svfprintf_r+0x1650>
 8027806:	3501      	adds	r5, #1
 8027808:	3110      	adds	r1, #16
 802780a:	2d07      	cmp	r5, #7
 802780c:	f8c6 9000 	str.w	r9, [r6]
 8027810:	f8c6 8004 	str.w	r8, [r6, #4]
 8027814:	9127      	str	r1, [sp, #156]	; 0x9c
 8027816:	9526      	str	r5, [sp, #152]	; 0x98
 8027818:	dde4      	ble.n	80277e4 <_svfprintf_r+0xf74>
 802781a:	4658      	mov	r0, fp
 802781c:	4621      	mov	r1, r4
 802781e:	aa25      	add	r2, sp, #148	; 0x94
 8027820:	f003 f838 	bl	802a894 <__ssprint_r>
 8027824:	2800      	cmp	r0, #0
 8027826:	f47f a9e2 	bne.w	8026bee <_svfprintf_r+0x37e>
 802782a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802782c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 802782e:	ae32      	add	r6, sp, #200	; 0xc8
 8027830:	e7d9      	b.n	80277e6 <_svfprintf_r+0xf76>
 8027832:	4658      	mov	r0, fp
 8027834:	4621      	mov	r1, r4
 8027836:	aa25      	add	r2, sp, #148	; 0x94
 8027838:	f003 f82c 	bl	802a894 <__ssprint_r>
 802783c:	2800      	cmp	r0, #0
 802783e:	f47f a9d6 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027842:	ae32      	add	r6, sp, #200	; 0xc8
 8027844:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8027846:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8027848:	e7d9      	b.n	80277fe <_svfprintf_r+0xf8e>
 802784a:	9926      	ldr	r1, [sp, #152]	; 0x98
 802784c:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8027904 <_svfprintf_r+0x1094>
 8027850:	3101      	adds	r1, #1
 8027852:	1964      	adds	r4, r4, r5
 8027854:	2907      	cmp	r1, #7
 8027856:	f8c6 b000 	str.w	fp, [r6]
 802785a:	6075      	str	r5, [r6, #4]
 802785c:	9427      	str	r4, [sp, #156]	; 0x9c
 802785e:	9126      	str	r1, [sp, #152]	; 0x98
 8027860:	f77f ac18 	ble.w	8027094 <_svfprintf_r+0x824>
 8027864:	e4c6      	b.n	80271f4 <_svfprintf_r+0x984>
 8027866:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027868:	990a      	ldr	r1, [sp, #40]	; 0x28
 802786a:	aa25      	add	r2, sp, #148	; 0x94
 802786c:	f003 f812 	bl	802a894 <__ssprint_r>
 8027870:	2800      	cmp	r0, #0
 8027872:	f47f a9bc 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027876:	ae32      	add	r6, sp, #200	; 0xc8
 8027878:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802787a:	9926      	ldr	r1, [sp, #152]	; 0x98
 802787c:	e42e      	b.n	80270dc <_svfprintf_r+0x86c>
 802787e:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 8027882:	4620      	mov	r0, r4
 8027884:	4629      	mov	r1, r5
 8027886:	220a      	movs	r2, #10
 8027888:	2300      	movs	r3, #0
 802788a:	f003 ff73 	bl	802b774 <__aeabi_uldivmod>
 802788e:	3230      	adds	r2, #48	; 0x30
 8027890:	f88b 2000 	strb.w	r2, [fp]
 8027894:	4620      	mov	r0, r4
 8027896:	4629      	mov	r1, r5
 8027898:	220a      	movs	r2, #10
 802789a:	2300      	movs	r3, #0
 802789c:	f003 ff6a 	bl	802b774 <__aeabi_uldivmod>
 80278a0:	4604      	mov	r4, r0
 80278a2:	460d      	mov	r5, r1
 80278a4:	ea54 0005 	orrs.w	r0, r4, r5
 80278a8:	465f      	mov	r7, fp
 80278aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80278ae:	d1e8      	bne.n	8027882 <_svfprintf_r+0x1012>
 80278b0:	e507      	b.n	80272c2 <_svfprintf_r+0xa52>
 80278b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80278b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80278b6:	aa25      	add	r2, sp, #148	; 0x94
 80278b8:	f002 ffec 	bl	802a894 <__ssprint_r>
 80278bc:	2800      	cmp	r0, #0
 80278be:	f47f a996 	bne.w	8026bee <_svfprintf_r+0x37e>
 80278c2:	ae32      	add	r6, sp, #200	; 0xc8
 80278c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80278c6:	9926      	ldr	r1, [sp, #152]	; 0x98
 80278c8:	e41d      	b.n	8027106 <_svfprintf_r+0x896>
 80278ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 80278cc:	680c      	ldr	r4, [r1, #0]
 80278ce:	17e5      	asrs	r5, r4, #31
 80278d0:	4622      	mov	r2, r4
 80278d2:	462b      	mov	r3, r5
 80278d4:	1d0f      	adds	r7, r1, #4
 80278d6:	2a00      	cmp	r2, #0
 80278d8:	f173 0000 	sbcs.w	r0, r3, #0
 80278dc:	9710      	str	r7, [sp, #64]	; 0x40
 80278de:	f6bf a8cd 	bge.w	8026a7c <_svfprintf_r+0x20c>
 80278e2:	222d      	movs	r2, #45	; 0x2d
 80278e4:	4264      	negs	r4, r4
 80278e6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80278ea:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80278ee:	2301      	movs	r3, #1
 80278f0:	f7ff b8c5 	b.w	8026a7e <_svfprintf_r+0x20e>
 80278f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80278f6:	6815      	ldr	r5, [r2, #0]
 80278f8:	1d17      	adds	r7, r2, #4
 80278fa:	462c      	mov	r4, r5
 80278fc:	9710      	str	r7, [sp, #64]	; 0x40
 80278fe:	2500      	movs	r5, #0
 8027900:	f7ff b9ec 	b.w	8026cdc <_svfprintf_r+0x46c>
 8027904:	0802c5d4 	.word	0x0802c5d4
 8027908:	980c      	ldr	r0, [sp, #48]	; 0x30
 802790a:	990a      	ldr	r1, [sp, #40]	; 0x28
 802790c:	aa25      	add	r2, sp, #148	; 0x94
 802790e:	f002 ffc1 	bl	802a894 <__ssprint_r>
 8027912:	2800      	cmp	r0, #0
 8027914:	f47f a96b 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027918:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802791a:	ae32      	add	r6, sp, #200	; 0xc8
 802791c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 802791e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8027920:	9814      	ldr	r0, [sp, #80]	; 0x50
 8027922:	4293      	cmp	r3, r2
 8027924:	4407      	add	r7, r0
 8027926:	db72      	blt.n	8027a0e <_svfprintf_r+0x119e>
 8027928:	9908      	ldr	r1, [sp, #32]
 802792a:	07c9      	lsls	r1, r1, #31
 802792c:	d46f      	bmi.n	8027a0e <_svfprintf_r+0x119e>
 802792e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8027930:	9911      	ldr	r1, [sp, #68]	; 0x44
 8027932:	1bed      	subs	r5, r5, r7
 8027934:	1ac9      	subs	r1, r1, r3
 8027936:	42a9      	cmp	r1, r5
 8027938:	bfb8      	it	lt
 802793a:	460d      	movlt	r5, r1
 802793c:	2d00      	cmp	r5, #0
 802793e:	dd0a      	ble.n	8027956 <_svfprintf_r+0x10e6>
 8027940:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027942:	6037      	str	r7, [r6, #0]
 8027944:	1c50      	adds	r0, r2, #1
 8027946:	1964      	adds	r4, r4, r5
 8027948:	2807      	cmp	r0, #7
 802794a:	6075      	str	r5, [r6, #4]
 802794c:	9427      	str	r4, [sp, #156]	; 0x9c
 802794e:	9026      	str	r0, [sp, #152]	; 0x98
 8027950:	f300 836f 	bgt.w	8028032 <_svfprintf_r+0x17c2>
 8027954:	3608      	adds	r6, #8
 8027956:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 802795a:	1b4d      	subs	r5, r1, r5
 802795c:	2d00      	cmp	r5, #0
 802795e:	f77f ab9a 	ble.w	8027096 <_svfprintf_r+0x826>
 8027962:	2d10      	cmp	r5, #16
 8027964:	f77f af71 	ble.w	802784a <_svfprintf_r+0xfda>
 8027968:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802796a:	f8c6 9000 	str.w	r9, [r6]
 802796e:	2710      	movs	r7, #16
 8027970:	1c51      	adds	r1, r2, #1
 8027972:	f1a5 0811 	sub.w	r8, r5, #17
 8027976:	19e4      	adds	r4, r4, r7
 8027978:	2907      	cmp	r1, #7
 802797a:	6077      	str	r7, [r6, #4]
 802797c:	f8df b348 	ldr.w	fp, [pc, #840]	; 8027cc8 <_svfprintf_r+0x1458>
 8027980:	9427      	str	r4, [sp, #156]	; 0x9c
 8027982:	9126      	str	r1, [sp, #152]	; 0x98
 8027984:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8027988:	f300 8347 	bgt.w	802801a <_svfprintf_r+0x17aa>
 802798c:	3608      	adds	r6, #8
 802798e:	3d10      	subs	r5, #16
 8027990:	2d10      	cmp	r5, #16
 8027992:	f77f af5d 	ble.w	8027850 <_svfprintf_r+0xfe0>
 8027996:	f1b8 0f00 	cmp.w	r8, #0
 802799a:	d00e      	beq.n	80279ba <_svfprintf_r+0x114a>
 802799c:	3101      	adds	r1, #1
 802799e:	3410      	adds	r4, #16
 80279a0:	2907      	cmp	r1, #7
 80279a2:	f8c6 9000 	str.w	r9, [r6]
 80279a6:	6077      	str	r7, [r6, #4]
 80279a8:	9427      	str	r4, [sp, #156]	; 0x9c
 80279aa:	9126      	str	r1, [sp, #152]	; 0x98
 80279ac:	f300 83a5 	bgt.w	80280fa <_svfprintf_r+0x188a>
 80279b0:	3608      	adds	r6, #8
 80279b2:	3d10      	subs	r5, #16
 80279b4:	2d10      	cmp	r5, #16
 80279b6:	f77f af4b 	ble.w	8027850 <_svfprintf_r+0xfe0>
 80279ba:	4620      	mov	r0, r4
 80279bc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80279c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80279c2:	e00f      	b.n	80279e4 <_svfprintf_r+0x1174>
 80279c4:	3608      	adds	r6, #8
 80279c6:	1c59      	adds	r1, r3, #1
 80279c8:	3010      	adds	r0, #16
 80279ca:	3d10      	subs	r5, #16
 80279cc:	2907      	cmp	r1, #7
 80279ce:	f8c6 9000 	str.w	r9, [r6]
 80279d2:	6077      	str	r7, [r6, #4]
 80279d4:	9126      	str	r1, [sp, #152]	; 0x98
 80279d6:	9027      	str	r0, [sp, #156]	; 0x9c
 80279d8:	dc28      	bgt.n	8027a2c <_svfprintf_r+0x11bc>
 80279da:	3608      	adds	r6, #8
 80279dc:	3d10      	subs	r5, #16
 80279de:	2d10      	cmp	r5, #16
 80279e0:	f340 80d3 	ble.w	8027b8a <_svfprintf_r+0x131a>
 80279e4:	1c4b      	adds	r3, r1, #1
 80279e6:	3010      	adds	r0, #16
 80279e8:	2b07      	cmp	r3, #7
 80279ea:	f8c6 9000 	str.w	r9, [r6]
 80279ee:	6077      	str	r7, [r6, #4]
 80279f0:	9027      	str	r0, [sp, #156]	; 0x9c
 80279f2:	9326      	str	r3, [sp, #152]	; 0x98
 80279f4:	dde6      	ble.n	80279c4 <_svfprintf_r+0x1154>
 80279f6:	4640      	mov	r0, r8
 80279f8:	4621      	mov	r1, r4
 80279fa:	aa25      	add	r2, sp, #148	; 0x94
 80279fc:	f002 ff4a 	bl	802a894 <__ssprint_r>
 8027a00:	2800      	cmp	r0, #0
 8027a02:	f47f a8f4 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027a06:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027a08:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027a0a:	ae32      	add	r6, sp, #200	; 0xc8
 8027a0c:	e7db      	b.n	80279c6 <_svfprintf_r+0x1156>
 8027a0e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027a10:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8027a12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8027a14:	6030      	str	r0, [r6, #0]
 8027a16:	18a4      	adds	r4, r4, r2
 8027a18:	9815      	ldr	r0, [sp, #84]	; 0x54
 8027a1a:	1c4a      	adds	r2, r1, #1
 8027a1c:	2a07      	cmp	r2, #7
 8027a1e:	6070      	str	r0, [r6, #4]
 8027a20:	9427      	str	r4, [sp, #156]	; 0x9c
 8027a22:	9226      	str	r2, [sp, #152]	; 0x98
 8027a24:	f300 82d3 	bgt.w	8027fce <_svfprintf_r+0x175e>
 8027a28:	3608      	adds	r6, #8
 8027a2a:	e780      	b.n	802792e <_svfprintf_r+0x10be>
 8027a2c:	4640      	mov	r0, r8
 8027a2e:	4621      	mov	r1, r4
 8027a30:	aa25      	add	r2, sp, #148	; 0x94
 8027a32:	f002 ff2f 	bl	802a894 <__ssprint_r>
 8027a36:	2800      	cmp	r0, #0
 8027a38:	f47f a8d9 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027a3c:	ae32      	add	r6, sp, #200	; 0xc8
 8027a3e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027a40:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027a42:	e7cb      	b.n	80279dc <_svfprintf_r+0x116c>
 8027a44:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027a46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027a48:	9306      	str	r3, [sp, #24]
 8027a4a:	aa25      	add	r2, sp, #148	; 0x94
 8027a4c:	f002 ff22 	bl	802a894 <__ssprint_r>
 8027a50:	9b06      	ldr	r3, [sp, #24]
 8027a52:	2800      	cmp	r0, #0
 8027a54:	f47f a8cb 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027a58:	ae32      	add	r6, sp, #200	; 0xc8
 8027a5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027a5c:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027a5e:	e4df      	b.n	8027420 <_svfprintf_r+0xbb0>
 8027a60:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027a62:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027a64:	aa25      	add	r2, sp, #148	; 0x94
 8027a66:	f002 ff15 	bl	802a894 <__ssprint_r>
 8027a6a:	2800      	cmp	r0, #0
 8027a6c:	f47f a8bf 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027a70:	ae32      	add	r6, sp, #200	; 0xc8
 8027a72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027a74:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027a76:	e4e1      	b.n	802743c <_svfprintf_r+0xbcc>
 8027a78:	9908      	ldr	r1, [sp, #32]
 8027a7a:	07ca      	lsls	r2, r1, #31
 8027a7c:	f53f ab81 	bmi.w	8027182 <_svfprintf_r+0x912>
 8027a80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027a82:	6037      	str	r7, [r6, #0]
 8027a84:	3401      	adds	r4, #1
 8027a86:	1c55      	adds	r5, r2, #1
 8027a88:	2001      	movs	r0, #1
 8027a8a:	f7ff bba1 	b.w	80271d0 <_svfprintf_r+0x960>
 8027a8e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027a90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027a92:	aa25      	add	r2, sp, #148	; 0x94
 8027a94:	f002 fefe 	bl	802a894 <__ssprint_r>
 8027a98:	2800      	cmp	r0, #0
 8027a9a:	f47f a8a8 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027a9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027aa0:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8027aa2:	ae32      	add	r6, sp, #200	; 0xc8
 8027aa4:	f7ff bb79 	b.w	802719a <_svfprintf_r+0x92a>
 8027aa8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027aaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027aac:	aa25      	add	r2, sp, #148	; 0x94
 8027aae:	f002 fef1 	bl	802a894 <__ssprint_r>
 8027ab2:	2800      	cmp	r0, #0
 8027ab4:	f47f a89b 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027ab8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027aba:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8027abc:	ae32      	add	r6, sp, #200	; 0xc8
 8027abe:	f7ff bb78 	b.w	80271b2 <_svfprintf_r+0x942>
 8027ac2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8027ac4:	af32      	add	r7, sp, #200	; 0xc8
 8027ac6:	910e      	str	r1, [sp, #56]	; 0x38
 8027ac8:	f7fe bff6 	b.w	8026ab8 <_svfprintf_r+0x248>
 8027acc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027ace:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027ad0:	aa25      	add	r2, sp, #148	; 0x94
 8027ad2:	f002 fedf 	bl	802a894 <__ssprint_r>
 8027ad6:	2800      	cmp	r0, #0
 8027ad8:	f47f a889 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027adc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027ade:	ae32      	add	r6, sp, #200	; 0xc8
 8027ae0:	f7ff ba53 	b.w	8026f8a <_svfprintf_r+0x71a>
 8027ae4:	f7fd fb62 	bl	80251ac <__fpclassifyd>
 8027ae8:	2800      	cmp	r0, #0
 8027aea:	f040 80f1 	bne.w	8027cd0 <_svfprintf_r+0x1460>
 8027aee:	2703      	movs	r7, #3
 8027af0:	4a73      	ldr	r2, [pc, #460]	; (8027cc0 <_svfprintf_r+0x1450>)
 8027af2:	970b      	str	r7, [sp, #44]	; 0x2c
 8027af4:	4f73      	ldr	r7, [pc, #460]	; (8027cc4 <_svfprintf_r+0x1454>)
 8027af6:	9012      	str	r0, [sp, #72]	; 0x48
 8027af8:	9808      	ldr	r0, [sp, #32]
 8027afa:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027afe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8027b02:	bfd8      	it	le
 8027b04:	4617      	movle	r7, r2
 8027b06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8027b08:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 8027b0c:	2103      	movs	r1, #3
 8027b0e:	9408      	str	r4, [sp, #32]
 8027b10:	910e      	str	r1, [sp, #56]	; 0x38
 8027b12:	9214      	str	r2, [sp, #80]	; 0x50
 8027b14:	f7fe bfdb 	b.w	8026ace <_svfprintf_r+0x25e>
 8027b18:	9b08      	ldr	r3, [sp, #32]
 8027b1a:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8027b1e:	f000 81bb 	beq.w	8027e98 <_svfprintf_r+0x1628>
 8027b22:	4603      	mov	r3, r0
 8027b24:	9810      	ldr	r0, [sp, #64]	; 0x40
 8027b26:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8027b28:	1d01      	adds	r1, r0, #4
 8027b2a:	882c      	ldrh	r4, [r5, #0]
 8027b2c:	9110      	str	r1, [sp, #64]	; 0x40
 8027b2e:	2500      	movs	r5, #0
 8027b30:	f7fe bf89 	b.w	8026a46 <_svfprintf_r+0x1d6>
 8027b34:	9808      	ldr	r0, [sp, #32]
 8027b36:	0640      	lsls	r0, r0, #25
 8027b38:	f140 81a5 	bpl.w	8027e86 <_svfprintf_r+0x1616>
 8027b3c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8027b3e:	1d08      	adds	r0, r1, #4
 8027b40:	880c      	ldrh	r4, [r1, #0]
 8027b42:	9010      	str	r0, [sp, #64]	; 0x40
 8027b44:	2301      	movs	r3, #1
 8027b46:	2500      	movs	r5, #0
 8027b48:	f7fe bf7d 	b.w	8026a46 <_svfprintf_r+0x1d6>
 8027b4c:	f89a 8000 	ldrb.w	r8, [sl]
 8027b50:	f7fe bef0 	b.w	8026934 <_svfprintf_r+0xc4>
 8027b54:	9b08      	ldr	r3, [sp, #32]
 8027b56:	06da      	lsls	r2, r3, #27
 8027b58:	f140 81a6 	bpl.w	8027ea8 <_svfprintf_r+0x1638>
 8027b5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8027b5e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8027b60:	6813      	ldr	r3, [r2, #0]
 8027b62:	1d14      	adds	r4, r2, #4
 8027b64:	9410      	str	r4, [sp, #64]	; 0x40
 8027b66:	6018      	str	r0, [r3, #0]
 8027b68:	f7fe bead 	b.w	80268c6 <_svfprintf_r+0x56>
 8027b6c:	4856      	ldr	r0, [pc, #344]	; (8027cc8 <_svfprintf_r+0x1458>)
 8027b6e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027b70:	900e      	str	r0, [sp, #56]	; 0x38
 8027b72:	1c4b      	adds	r3, r1, #1
 8027b74:	980e      	ldr	r0, [sp, #56]	; 0x38
 8027b76:	1964      	adds	r4, r4, r5
 8027b78:	2b07      	cmp	r3, #7
 8027b7a:	e886 0021 	stmia.w	r6, {r0, r5}
 8027b7e:	9427      	str	r4, [sp, #156]	; 0x9c
 8027b80:	9326      	str	r3, [sp, #152]	; 0x98
 8027b82:	f73f aec1 	bgt.w	8027908 <_svfprintf_r+0x1098>
 8027b86:	3608      	adds	r6, #8
 8027b88:	e6c8      	b.n	802791c <_svfprintf_r+0x10ac>
 8027b8a:	4604      	mov	r4, r0
 8027b8c:	e660      	b.n	8027850 <_svfprintf_r+0xfe0>
 8027b8e:	4b4e      	ldr	r3, [pc, #312]	; (8027cc8 <_svfprintf_r+0x1458>)
 8027b90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027b92:	9309      	str	r3, [sp, #36]	; 0x24
 8027b94:	f7ff ba63 	b.w	802705e <_svfprintf_r+0x7ee>
 8027b98:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027b9c:	aa25      	add	r2, sp, #148	; 0x94
 8027b9e:	f002 fe79 	bl	802a894 <__ssprint_r>
 8027ba2:	2800      	cmp	r0, #0
 8027ba4:	f47f a823 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027ba8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027baa:	ae32      	add	r6, sp, #200	; 0xc8
 8027bac:	f7ff bba8 	b.w	8027300 <_svfprintf_r+0xa90>
 8027bb0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027bb2:	4b46      	ldr	r3, [pc, #280]	; (8027ccc <_svfprintf_r+0x145c>)
 8027bb4:	1c50      	adds	r0, r2, #1
 8027bb6:	3401      	adds	r4, #1
 8027bb8:	2101      	movs	r1, #1
 8027bba:	2807      	cmp	r0, #7
 8027bbc:	6033      	str	r3, [r6, #0]
 8027bbe:	6071      	str	r1, [r6, #4]
 8027bc0:	9427      	str	r4, [sp, #156]	; 0x9c
 8027bc2:	9026      	str	r0, [sp, #152]	; 0x98
 8027bc4:	f300 8144 	bgt.w	8027e50 <_svfprintf_r+0x15e0>
 8027bc8:	3608      	adds	r6, #8
 8027bca:	b92d      	cbnz	r5, 8027bd8 <_svfprintf_r+0x1368>
 8027bcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8027bce:	b91a      	cbnz	r2, 8027bd8 <_svfprintf_r+0x1368>
 8027bd0:	9808      	ldr	r0, [sp, #32]
 8027bd2:	07c0      	lsls	r0, r0, #31
 8027bd4:	f57f aa5f 	bpl.w	8027096 <_svfprintf_r+0x826>
 8027bd8:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027bda:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8027bdc:	9915      	ldr	r1, [sp, #84]	; 0x54
 8027bde:	6033      	str	r3, [r6, #0]
 8027be0:	1862      	adds	r2, r4, r1
 8027be2:	1c43      	adds	r3, r0, #1
 8027be4:	9915      	ldr	r1, [sp, #84]	; 0x54
 8027be6:	2b07      	cmp	r3, #7
 8027be8:	6071      	str	r1, [r6, #4]
 8027bea:	9227      	str	r2, [sp, #156]	; 0x9c
 8027bec:	9326      	str	r3, [sp, #152]	; 0x98
 8027bee:	f300 82bc 	bgt.w	802816a <_svfprintf_r+0x18fa>
 8027bf2:	3608      	adds	r6, #8
 8027bf4:	426d      	negs	r5, r5
 8027bf6:	2d00      	cmp	r5, #0
 8027bf8:	f340 817d 	ble.w	8027ef6 <_svfprintf_r+0x1686>
 8027bfc:	2d10      	cmp	r5, #16
 8027bfe:	f340 81f2 	ble.w	8027fe6 <_svfprintf_r+0x1776>
 8027c02:	2410      	movs	r4, #16
 8027c04:	3301      	adds	r3, #1
 8027c06:	f1a5 0c11 	sub.w	ip, r5, #17
 8027c0a:	1912      	adds	r2, r2, r4
 8027c0c:	2b07      	cmp	r3, #7
 8027c0e:	f8c6 9000 	str.w	r9, [r6]
 8027c12:	6074      	str	r4, [r6, #4]
 8027c14:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8027cc8 <_svfprintf_r+0x1458>
 8027c18:	9227      	str	r2, [sp, #156]	; 0x9c
 8027c1a:	9326      	str	r3, [sp, #152]	; 0x98
 8027c1c:	f3cc 1800 	ubfx	r8, ip, #4, #1
 8027c20:	f300 8319 	bgt.w	8028256 <_svfprintf_r+0x19e6>
 8027c24:	3608      	adds	r6, #8
 8027c26:	3d10      	subs	r5, #16
 8027c28:	2d10      	cmp	r5, #16
 8027c2a:	f340 81de 	ble.w	8027fea <_svfprintf_r+0x177a>
 8027c2e:	f1b8 0f00 	cmp.w	r8, #0
 8027c32:	d00e      	beq.n	8027c52 <_svfprintf_r+0x13e2>
 8027c34:	3301      	adds	r3, #1
 8027c36:	3210      	adds	r2, #16
 8027c38:	2b07      	cmp	r3, #7
 8027c3a:	f8c6 9000 	str.w	r9, [r6]
 8027c3e:	6074      	str	r4, [r6, #4]
 8027c40:	9227      	str	r2, [sp, #156]	; 0x9c
 8027c42:	9326      	str	r3, [sp, #152]	; 0x98
 8027c44:	f300 8313 	bgt.w	802826e <_svfprintf_r+0x19fe>
 8027c48:	3608      	adds	r6, #8
 8027c4a:	3d10      	subs	r5, #16
 8027c4c:	2d10      	cmp	r5, #16
 8027c4e:	f340 81cc 	ble.w	8027fea <_svfprintf_r+0x177a>
 8027c52:	4630      	mov	r0, r6
 8027c54:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8027c58:	462e      	mov	r6, r5
 8027c5a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8027c5c:	e010      	b.n	8027c80 <_svfprintf_r+0x1410>
 8027c5e:	3008      	adds	r0, #8
 8027c60:	3301      	adds	r3, #1
 8027c62:	3210      	adds	r2, #16
 8027c64:	3e10      	subs	r6, #16
 8027c66:	2b07      	cmp	r3, #7
 8027c68:	f8c0 9000 	str.w	r9, [r0]
 8027c6c:	6044      	str	r4, [r0, #4]
 8027c6e:	9227      	str	r2, [sp, #156]	; 0x9c
 8027c70:	9326      	str	r3, [sp, #152]	; 0x98
 8027c72:	f300 80fc 	bgt.w	8027e6e <_svfprintf_r+0x15fe>
 8027c76:	3008      	adds	r0, #8
 8027c78:	3e10      	subs	r6, #16
 8027c7a:	2e10      	cmp	r6, #16
 8027c7c:	f340 829d 	ble.w	80281ba <_svfprintf_r+0x194a>
 8027c80:	3301      	adds	r3, #1
 8027c82:	3210      	adds	r2, #16
 8027c84:	2b07      	cmp	r3, #7
 8027c86:	f8c0 9000 	str.w	r9, [r0]
 8027c8a:	6044      	str	r4, [r0, #4]
 8027c8c:	9227      	str	r2, [sp, #156]	; 0x9c
 8027c8e:	9326      	str	r3, [sp, #152]	; 0x98
 8027c90:	dde5      	ble.n	8027c5e <_svfprintf_r+0x13ee>
 8027c92:	4640      	mov	r0, r8
 8027c94:	4629      	mov	r1, r5
 8027c96:	aa25      	add	r2, sp, #148	; 0x94
 8027c98:	f002 fdfc 	bl	802a894 <__ssprint_r>
 8027c9c:	2800      	cmp	r0, #0
 8027c9e:	f47e afa6 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027ca2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8027ca4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027ca6:	a832      	add	r0, sp, #200	; 0xc8
 8027ca8:	e7da      	b.n	8027c60 <_svfprintf_r+0x13f0>
 8027caa:	9a08      	ldr	r2, [sp, #32]
 8027cac:	f893 8001 	ldrb.w	r8, [r3, #1]
 8027cb0:	f042 0220 	orr.w	r2, r2, #32
 8027cb4:	f10a 0a01 	add.w	sl, sl, #1
 8027cb8:	9208      	str	r2, [sp, #32]
 8027cba:	f7fe be3b 	b.w	8026934 <_svfprintf_r+0xc4>
 8027cbe:	bf00      	nop
 8027cc0:	0802c598 	.word	0x0802c598
 8027cc4:	0802c59c 	.word	0x0802c59c
 8027cc8:	0802c5d4 	.word	0x0802c5d4
 8027ccc:	0802c5d0 	.word	0x0802c5d0
 8027cd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8027cd2:	1c6b      	adds	r3, r5, #1
 8027cd4:	f000 80c8 	beq.w	8027e68 <_svfprintf_r+0x15f8>
 8027cd8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8027cdc:	f000 8257 	beq.w	802818e <_svfprintf_r+0x191e>
 8027ce0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8027ce4:	f000 8253 	beq.w	802818e <_svfprintf_r+0x191e>
 8027ce8:	9b08      	ldr	r3, [sp, #32]
 8027cea:	2c00      	cmp	r4, #0
 8027cec:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 8027cf0:	951a      	str	r5, [sp, #104]	; 0x68
 8027cf2:	f2c0 8259 	blt.w	80281a8 <_svfprintf_r+0x1938>
 8027cf6:	2000      	movs	r0, #0
 8027cf8:	9012      	str	r0, [sp, #72]	; 0x48
 8027cfa:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8027cfe:	f000 8208 	beq.w	8028112 <_svfprintf_r+0x18a2>
 8027d02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8027d06:	f000 8204 	beq.w	8028112 <_svfprintf_r+0x18a2>
 8027d0a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8027d0e:	f000 8250 	beq.w	80281b2 <_svfprintf_r+0x1942>
 8027d12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8027d16:	f000 824c 	beq.w	80281b2 <_svfprintf_r+0x1942>
 8027d1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8027d1e:	2102      	movs	r1, #2
 8027d20:	e88d 1002 	stmia.w	sp, {r1, ip}
 8027d24:	a81f      	add	r0, sp, #124	; 0x7c
 8027d26:	a920      	add	r1, sp, #128	; 0x80
 8027d28:	ad1e      	add	r5, sp, #120	; 0x78
 8027d2a:	9003      	str	r0, [sp, #12]
 8027d2c:	465a      	mov	r2, fp
 8027d2e:	4623      	mov	r3, r4
 8027d30:	9502      	str	r5, [sp, #8]
 8027d32:	9104      	str	r1, [sp, #16]
 8027d34:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027d36:	f8cd c018 	str.w	ip, [sp, #24]
 8027d3a:	f000 fc7d 	bl	8028638 <_dtoa_r>
 8027d3e:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8027d42:	4607      	mov	r7, r0
 8027d44:	f8dd c018 	ldr.w	ip, [sp, #24]
 8027d48:	d002      	beq.n	8027d50 <_svfprintf_r+0x14e0>
 8027d4a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8027d4e:	d103      	bne.n	8027d58 <_svfprintf_r+0x14e8>
 8027d50:	9a08      	ldr	r2, [sp, #32]
 8027d52:	07d0      	lsls	r0, r2, #31
 8027d54:	f140 8297 	bpl.w	8028286 <_svfprintf_r+0x1a16>
 8027d58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8027d5c:	eb07 050c 	add.w	r5, r7, ip
 8027d60:	f000 81ea 	beq.w	8028138 <_svfprintf_r+0x18c8>
 8027d64:	4658      	mov	r0, fp
 8027d66:	4621      	mov	r1, r4
 8027d68:	2200      	movs	r2, #0
 8027d6a:	2300      	movs	r3, #0
 8027d6c:	f7fd ffa0 	bl	8025cb0 <__aeabi_dcmpeq>
 8027d70:	b9e8      	cbnz	r0, 8027dae <_svfprintf_r+0x153e>
 8027d72:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8027d74:	42a5      	cmp	r5, r4
 8027d76:	f240 82e7 	bls.w	8028348 <_svfprintf_r+0x1ad8>
 8027d7a:	4623      	mov	r3, r4
 8027d7c:	2130      	movs	r1, #48	; 0x30
 8027d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8027d82:	43e2      	mvns	r2, r4
 8027d84:	18a8      	adds	r0, r5, r2
 8027d86:	42ab      	cmp	r3, r5
 8027d88:	9320      	str	r3, [sp, #128]	; 0x80
 8027d8a:	f000 0201 	and.w	r2, r0, #1
 8027d8e:	d00d      	beq.n	8027dac <_svfprintf_r+0x153c>
 8027d90:	b122      	cbz	r2, 8027d9c <_svfprintf_r+0x152c>
 8027d92:	3301      	adds	r3, #1
 8027d94:	42ab      	cmp	r3, r5
 8027d96:	7061      	strb	r1, [r4, #1]
 8027d98:	9320      	str	r3, [sp, #128]	; 0x80
 8027d9a:	d007      	beq.n	8027dac <_svfprintf_r+0x153c>
 8027d9c:	461c      	mov	r4, r3
 8027d9e:	f804 1b01 	strb.w	r1, [r4], #1
 8027da2:	7059      	strb	r1, [r3, #1]
 8027da4:	1c63      	adds	r3, r4, #1
 8027da6:	42ab      	cmp	r3, r5
 8027da8:	9320      	str	r3, [sp, #128]	; 0x80
 8027daa:	d1f7      	bne.n	8027d9c <_svfprintf_r+0x152c>
 8027dac:	461d      	mov	r5, r3
 8027dae:	1bed      	subs	r5, r5, r7
 8027db0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8027db4:	9511      	str	r5, [sp, #68]	; 0x44
 8027db6:	f000 815d 	beq.w	8028074 <_svfprintf_r+0x1804>
 8027dba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8027dbe:	f000 8159 	beq.w	8028074 <_svfprintf_r+0x1804>
 8027dc2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8027dc6:	f040 82ba 	bne.w	802833e <_svfprintf_r+0x1ace>
 8027dca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8027dcc:	2a00      	cmp	r2, #0
 8027dce:	f340 828d 	ble.w	80282ec <_svfprintf_r+0x1a7c>
 8027dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027dd4:	2b00      	cmp	r3, #0
 8027dd6:	f040 8258 	bne.w	802828a <_svfprintf_r+0x1a1a>
 8027dda:	9c08      	ldr	r4, [sp, #32]
 8027ddc:	07e3      	lsls	r3, r4, #31
 8027dde:	f100 8254 	bmi.w	802828a <_svfprintf_r+0x1a1a>
 8027de2:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8027de6:	910b      	str	r1, [sp, #44]	; 0x2c
 8027de8:	920e      	str	r2, [sp, #56]	; 0x38
 8027dea:	9214      	str	r2, [sp, #80]	; 0x50
 8027dec:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8027dee:	2c00      	cmp	r4, #0
 8027df0:	f000 813a 	beq.w	8028068 <_svfprintf_r+0x17f8>
 8027df4:	981a      	ldr	r0, [sp, #104]	; 0x68
 8027df6:	212d      	movs	r1, #45	; 0x2d
 8027df8:	2400      	movs	r4, #0
 8027dfa:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8027dfe:	9008      	str	r0, [sp, #32]
 8027e00:	9412      	str	r4, [sp, #72]	; 0x48
 8027e02:	f7fe be65 	b.w	8026ad0 <_svfprintf_r+0x260>
 8027e06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027e08:	9510      	str	r5, [sp, #64]	; 0x40
 8027e0a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8027e0e:	920b      	str	r2, [sp, #44]	; 0x2c
 8027e10:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027e14:	9414      	str	r4, [sp, #80]	; 0x50
 8027e16:	f7fe be5a 	b.w	8026ace <_svfprintf_r+0x25e>
 8027e1a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027e1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027e1e:	aa25      	add	r2, sp, #148	; 0x94
 8027e20:	f002 fd38 	bl	802a894 <__ssprint_r>
 8027e24:	2800      	cmp	r0, #0
 8027e26:	f47e aee2 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027e2a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027e2c:	ae32      	add	r6, sp, #200	; 0xc8
 8027e2e:	f7ff ba7c 	b.w	802732a <_svfprintf_r+0xaba>
 8027e32:	2140      	movs	r1, #64	; 0x40
 8027e34:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027e36:	f7f3 f915 	bl	801b064 <_malloc_r>
 8027e3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027e3c:	6008      	str	r0, [r1, #0]
 8027e3e:	6108      	str	r0, [r1, #16]
 8027e40:	2800      	cmp	r0, #0
 8027e42:	f000 8275 	beq.w	8028330 <_svfprintf_r+0x1ac0>
 8027e46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8027e48:	2640      	movs	r6, #64	; 0x40
 8027e4a:	6156      	str	r6, [r2, #20]
 8027e4c:	f7fe bd2d 	b.w	80268aa <_svfprintf_r+0x3a>
 8027e50:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027e52:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027e54:	aa25      	add	r2, sp, #148	; 0x94
 8027e56:	f002 fd1d 	bl	802a894 <__ssprint_r>
 8027e5a:	2800      	cmp	r0, #0
 8027e5c:	f47e aec7 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027e60:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8027e62:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027e64:	ae32      	add	r6, sp, #200	; 0xc8
 8027e66:	e6b0      	b.n	8027bca <_svfprintf_r+0x135a>
 8027e68:	2706      	movs	r7, #6
 8027e6a:	9709      	str	r7, [sp, #36]	; 0x24
 8027e6c:	e73c      	b.n	8027ce8 <_svfprintf_r+0x1478>
 8027e6e:	4640      	mov	r0, r8
 8027e70:	4629      	mov	r1, r5
 8027e72:	aa25      	add	r2, sp, #148	; 0x94
 8027e74:	f002 fd0e 	bl	802a894 <__ssprint_r>
 8027e78:	2800      	cmp	r0, #0
 8027e7a:	f47e aeb8 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027e7e:	a832      	add	r0, sp, #200	; 0xc8
 8027e80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8027e82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027e84:	e6f8      	b.n	8027c78 <_svfprintf_r+0x1408>
 8027e86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8027e88:	6817      	ldr	r7, [r2, #0]
 8027e8a:	1d13      	adds	r3, r2, #4
 8027e8c:	9310      	str	r3, [sp, #64]	; 0x40
 8027e8e:	463c      	mov	r4, r7
 8027e90:	2500      	movs	r5, #0
 8027e92:	2301      	movs	r3, #1
 8027e94:	f7fe bdd7 	b.w	8026a46 <_svfprintf_r+0x1d6>
 8027e98:	9910      	ldr	r1, [sp, #64]	; 0x40
 8027e9a:	680a      	ldr	r2, [r1, #0]
 8027e9c:	1d0f      	adds	r7, r1, #4
 8027e9e:	4614      	mov	r4, r2
 8027ea0:	2500      	movs	r5, #0
 8027ea2:	9710      	str	r7, [sp, #64]	; 0x40
 8027ea4:	f7fe bdcf 	b.w	8026a46 <_svfprintf_r+0x1d6>
 8027ea8:	9a08      	ldr	r2, [sp, #32]
 8027eaa:	0653      	lsls	r3, r2, #25
 8027eac:	f140 80d4 	bpl.w	8028058 <_svfprintf_r+0x17e8>
 8027eb0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8027eb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8027eb4:	6814      	ldr	r4, [r2, #0]
 8027eb6:	1d10      	adds	r0, r2, #4
 8027eb8:	9010      	str	r0, [sp, #64]	; 0x40
 8027eba:	8021      	strh	r1, [r4, #0]
 8027ebc:	f7fe bd03 	b.w	80268c6 <_svfprintf_r+0x56>
 8027ec0:	460c      	mov	r4, r1
 8027ec2:	f7ff bb07 	b.w	80274d4 <_svfprintf_r+0xc64>
 8027ec6:	f7fe fc13 	bl	80266f0 <strlen>
 8027eca:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8027ece:	900e      	str	r0, [sp, #56]	; 0x38
 8027ed0:	9412      	str	r4, [sp, #72]	; 0x48
 8027ed2:	910b      	str	r1, [sp, #44]	; 0x2c
 8027ed4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027ed8:	9510      	str	r5, [sp, #64]	; 0x40
 8027eda:	9414      	str	r4, [sp, #80]	; 0x50
 8027edc:	f7fe bdf7 	b.w	8026ace <_svfprintf_r+0x25e>
 8027ee0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027ee4:	aa25      	add	r2, sp, #148	; 0x94
 8027ee6:	f002 fcd5 	bl	802a894 <__ssprint_r>
 8027eea:	2800      	cmp	r0, #0
 8027eec:	f47e ae7f 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027ef0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8027ef2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027ef4:	ae32      	add	r6, sp, #200	; 0xc8
 8027ef6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8027ef8:	6037      	str	r7, [r6, #0]
 8027efa:	1854      	adds	r4, r2, r1
 8027efc:	1c5a      	adds	r2, r3, #1
 8027efe:	2a07      	cmp	r2, #7
 8027f00:	6071      	str	r1, [r6, #4]
 8027f02:	9427      	str	r4, [sp, #156]	; 0x9c
 8027f04:	9226      	str	r2, [sp, #152]	; 0x98
 8027f06:	f77f a8c5 	ble.w	8027094 <_svfprintf_r+0x824>
 8027f0a:	f7ff b973 	b.w	80271f4 <_svfprintf_r+0x984>
 8027f0e:	48a3      	ldr	r0, [pc, #652]	; (802819c <_svfprintf_r+0x192c>)
 8027f10:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8027f12:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027f14:	901a      	str	r0, [sp, #104]	; 0x68
 8027f16:	f7ff b807 	b.w	8026f28 <_svfprintf_r+0x6b8>
 8027f1a:	4604      	mov	r4, r0
 8027f1c:	e629      	b.n	8027b72 <_svfprintf_r+0x1302>
 8027f1e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f20:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f22:	aa25      	add	r2, sp, #148	; 0x94
 8027f24:	f002 fcb6 	bl	802a894 <__ssprint_r>
 8027f28:	2800      	cmp	r0, #0
 8027f2a:	f47e ae60 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027f2e:	ae32      	add	r6, sp, #200	; 0xc8
 8027f30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027f32:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8027f34:	e43a      	b.n	80277ac <_svfprintf_r+0xf3c>
 8027f36:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f3a:	aa25      	add	r2, sp, #148	; 0x94
 8027f3c:	f002 fcaa 	bl	802a894 <__ssprint_r>
 8027f40:	2800      	cmp	r0, #0
 8027f42:	f47e ae54 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027f46:	ae32      	add	r6, sp, #200	; 0xc8
 8027f48:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027f4a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8027f4c:	e441      	b.n	80277d2 <_svfprintf_r+0xf62>
 8027f4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f50:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f52:	aa25      	add	r2, sp, #148	; 0x94
 8027f54:	f002 fc9e 	bl	802a894 <__ssprint_r>
 8027f58:	2800      	cmp	r0, #0
 8027f5a:	f47e ae48 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027f5e:	ae32      	add	r6, sp, #200	; 0xc8
 8027f60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027f62:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027f64:	f7ff bba3 	b.w	80276ae <_svfprintf_r+0xe3e>
 8027f68:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f6a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f6c:	aa25      	add	r2, sp, #148	; 0x94
 8027f6e:	f002 fc91 	bl	802a894 <__ssprint_r>
 8027f72:	2800      	cmp	r0, #0
 8027f74:	f47e ae3b 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027f78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027f7a:	ae32      	add	r6, sp, #200	; 0xc8
 8027f7c:	f7ff bb78 	b.w	8027670 <_svfprintf_r+0xe00>
 8027f80:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f82:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f84:	aa25      	add	r2, sp, #148	; 0x94
 8027f86:	f002 fc85 	bl	802a894 <__ssprint_r>
 8027f8a:	2800      	cmp	r0, #0
 8027f8c:	f47e ae2f 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027f90:	ae32      	add	r6, sp, #200	; 0xc8
 8027f92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027f94:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027f96:	f7ff b9e4 	b.w	8027362 <_svfprintf_r+0xaf2>
 8027f9a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027f9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027f9e:	aa25      	add	r2, sp, #148	; 0x94
 8027fa0:	f002 fc78 	bl	802a894 <__ssprint_r>
 8027fa4:	2800      	cmp	r0, #0
 8027fa6:	f47e ae22 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027faa:	ae32      	add	r6, sp, #200	; 0xc8
 8027fac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027fae:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027fb0:	f7ff b9e9 	b.w	8027386 <_svfprintf_r+0xb16>
 8027fb4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027fb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027fb8:	aa25      	add	r2, sp, #148	; 0x94
 8027fba:	f002 fc6b 	bl	802a894 <__ssprint_r>
 8027fbe:	2800      	cmp	r0, #0
 8027fc0:	f47e ae15 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027fc4:	ae32      	add	r6, sp, #200	; 0xc8
 8027fc6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027fc8:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027fca:	f7ff bb83 	b.w	80276d4 <_svfprintf_r+0xe64>
 8027fce:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027fd2:	aa25      	add	r2, sp, #148	; 0x94
 8027fd4:	f002 fc5e 	bl	802a894 <__ssprint_r>
 8027fd8:	2800      	cmp	r0, #0
 8027fda:	f47e ae08 	bne.w	8026bee <_svfprintf_r+0x37e>
 8027fde:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8027fe0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027fe2:	ae32      	add	r6, sp, #200	; 0xc8
 8027fe4:	e4a3      	b.n	802792e <_svfprintf_r+0x10be>
 8027fe6:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 80281a4 <_svfprintf_r+0x1934>
 8027fea:	3301      	adds	r3, #1
 8027fec:	1952      	adds	r2, r2, r5
 8027fee:	2b07      	cmp	r3, #7
 8027ff0:	f8c6 b000 	str.w	fp, [r6]
 8027ff4:	6075      	str	r5, [r6, #4]
 8027ff6:	9227      	str	r2, [sp, #156]	; 0x9c
 8027ff8:	9326      	str	r3, [sp, #152]	; 0x98
 8027ffa:	f73f af71 	bgt.w	8027ee0 <_svfprintf_r+0x1670>
 8027ffe:	3608      	adds	r6, #8
 8028000:	e779      	b.n	8027ef6 <_svfprintf_r+0x1686>
 8028002:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8028004:	9510      	str	r5, [sp, #64]	; 0x40
 8028006:	2f06      	cmp	r7, #6
 8028008:	bf28      	it	cs
 802800a:	2706      	movcs	r7, #6
 802800c:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 8028010:	970e      	str	r7, [sp, #56]	; 0x38
 8028012:	940b      	str	r4, [sp, #44]	; 0x2c
 8028014:	4f62      	ldr	r7, [pc, #392]	; (80281a0 <_svfprintf_r+0x1930>)
 8028016:	f7fe bed9 	b.w	8026dcc <_svfprintf_r+0x55c>
 802801a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802801c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802801e:	aa25      	add	r2, sp, #148	; 0x94
 8028020:	f002 fc38 	bl	802a894 <__ssprint_r>
 8028024:	2800      	cmp	r0, #0
 8028026:	f47e ade2 	bne.w	8026bee <_svfprintf_r+0x37e>
 802802a:	ae32      	add	r6, sp, #200	; 0xc8
 802802c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802802e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028030:	e4ad      	b.n	802798e <_svfprintf_r+0x111e>
 8028032:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028034:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028036:	aa25      	add	r2, sp, #148	; 0x94
 8028038:	f002 fc2c 	bl	802a894 <__ssprint_r>
 802803c:	2800      	cmp	r0, #0
 802803e:	f47e add6 	bne.w	8026bee <_svfprintf_r+0x37e>
 8028042:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8028044:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8028046:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028048:	1b99      	subs	r1, r3, r6
 802804a:	ae32      	add	r6, sp, #200	; 0xc8
 802804c:	e483      	b.n	8027956 <_svfprintf_r+0x10e6>
 802804e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028050:	f8df 8148 	ldr.w	r8, [pc, #328]	; 802819c <_svfprintf_r+0x192c>
 8028054:	f7ff b8fc 	b.w	8027250 <_svfprintf_r+0x9e0>
 8028058:	9810      	ldr	r0, [sp, #64]	; 0x40
 802805a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802805c:	6801      	ldr	r1, [r0, #0]
 802805e:	1d04      	adds	r4, r0, #4
 8028060:	9410      	str	r4, [sp, #64]	; 0x40
 8028062:	600b      	str	r3, [r1, #0]
 8028064:	f7fe bc2f 	b.w	80268c6 <_svfprintf_r+0x56>
 8028068:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 802806a:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 802806e:	9208      	str	r2, [sp, #32]
 8028070:	f7fe bd2d 	b.w	8026ace <_svfprintf_r+0x25e>
 8028074:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8028076:	1cd1      	adds	r1, r2, #3
 8028078:	4610      	mov	r0, r2
 802807a:	db02      	blt.n	8028082 <_svfprintf_r+0x1812>
 802807c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802807e:	4293      	cmp	r3, r2
 8028080:	da28      	bge.n	80280d4 <_svfprintf_r+0x1864>
 8028082:	f1a8 0802 	sub.w	r8, r8, #2
 8028086:	1e43      	subs	r3, r0, #1
 8028088:	2b00      	cmp	r3, #0
 802808a:	931e      	str	r3, [sp, #120]	; 0x78
 802808c:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 8028090:	f2c0 811c 	blt.w	80282cc <_svfprintf_r+0x1a5c>
 8028094:	222b      	movs	r2, #43	; 0x2b
 8028096:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 802809a:	2b09      	cmp	r3, #9
 802809c:	f300 809e 	bgt.w	80281dc <_svfprintf_r+0x196c>
 80280a0:	3330      	adds	r3, #48	; 0x30
 80280a2:	2130      	movs	r1, #48	; 0x30
 80280a4:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 80280a8:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 80280ac:	ac22      	add	r4, sp, #136	; 0x88
 80280ae:	aa21      	add	r2, sp, #132	; 0x84
 80280b0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80280b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80280b4:	1aa1      	subs	r1, r4, r2
 80280b6:	1844      	adds	r4, r0, r1
 80280b8:	2b01      	cmp	r3, #1
 80280ba:	9119      	str	r1, [sp, #100]	; 0x64
 80280bc:	940e      	str	r4, [sp, #56]	; 0x38
 80280be:	f340 810a 	ble.w	80282d6 <_svfprintf_r+0x1a66>
 80280c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80280c4:	1c5a      	adds	r2, r3, #1
 80280c6:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 80280ca:	2000      	movs	r0, #0
 80280cc:	920e      	str	r2, [sp, #56]	; 0x38
 80280ce:	910b      	str	r1, [sp, #44]	; 0x2c
 80280d0:	9014      	str	r0, [sp, #80]	; 0x50
 80280d2:	e68b      	b.n	8027dec <_svfprintf_r+0x157c>
 80280d4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80280d6:	42a2      	cmp	r2, r4
 80280d8:	db72      	blt.n	80281c0 <_svfprintf_r+0x1950>
 80280da:	9c08      	ldr	r4, [sp, #32]
 80280dc:	07e0      	lsls	r0, r4, #31
 80280de:	f100 80ed 	bmi.w	80282bc <_svfprintf_r+0x1a4c>
 80280e2:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 80280e6:	910b      	str	r1, [sp, #44]	; 0x2c
 80280e8:	920e      	str	r2, [sp, #56]	; 0x38
 80280ea:	f04f 0867 	mov.w	r8, #103	; 0x67
 80280ee:	e67c      	b.n	8027dea <_svfprintf_r+0x157a>
 80280f0:	232d      	movs	r3, #45	; 0x2d
 80280f2:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80280f6:	f7fe bdc6 	b.w	8026c86 <_svfprintf_r+0x416>
 80280fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80280fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80280fe:	aa25      	add	r2, sp, #148	; 0x94
 8028100:	f002 fbc8 	bl	802a894 <__ssprint_r>
 8028104:	2800      	cmp	r0, #0
 8028106:	f47e ad72 	bne.w	8026bee <_svfprintf_r+0x37e>
 802810a:	ae32      	add	r6, sp, #200	; 0xc8
 802810c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802810e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028110:	e44f      	b.n	80279b2 <_svfprintf_r+0x1142>
 8028112:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8028114:	2703      	movs	r7, #3
 8028116:	9700      	str	r7, [sp, #0]
 8028118:	a81e      	add	r0, sp, #120	; 0x78
 802811a:	a91f      	add	r1, sp, #124	; 0x7c
 802811c:	af20      	add	r7, sp, #128	; 0x80
 802811e:	4623      	mov	r3, r4
 8028120:	9501      	str	r5, [sp, #4]
 8028122:	9002      	str	r0, [sp, #8]
 8028124:	9704      	str	r7, [sp, #16]
 8028126:	465a      	mov	r2, fp
 8028128:	9103      	str	r1, [sp, #12]
 802812a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802812c:	f000 fa84 	bl	8028638 <_dtoa_r>
 8028130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028132:	4607      	mov	r7, r0
 8028134:	18c5      	adds	r5, r0, r3
 8028136:	469c      	mov	ip, r3
 8028138:	783a      	ldrb	r2, [r7, #0]
 802813a:	2a30      	cmp	r2, #48	; 0x30
 802813c:	f000 80ad 	beq.w	802829a <_svfprintf_r+0x1a2a>
 8028140:	981e      	ldr	r0, [sp, #120]	; 0x78
 8028142:	182d      	adds	r5, r5, r0
 8028144:	e60e      	b.n	8027d64 <_svfprintf_r+0x14f4>
 8028146:	4917      	ldr	r1, [pc, #92]	; (80281a4 <_svfprintf_r+0x1934>)
 8028148:	9826      	ldr	r0, [sp, #152]	; 0x98
 802814a:	9109      	str	r1, [sp, #36]	; 0x24
 802814c:	f7ff b9b4 	b.w	80274b8 <_svfprintf_r+0xc48>
 8028150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028154:	9012      	str	r0, [sp, #72]	; 0x48
 8028156:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 802815a:	940b      	str	r4, [sp, #44]	; 0x2c
 802815c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8028160:	9510      	str	r5, [sp, #64]	; 0x40
 8028162:	920e      	str	r2, [sp, #56]	; 0x38
 8028164:	9014      	str	r0, [sp, #80]	; 0x50
 8028166:	f7fe bcb2 	b.w	8026ace <_svfprintf_r+0x25e>
 802816a:	980c      	ldr	r0, [sp, #48]	; 0x30
 802816c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802816e:	aa25      	add	r2, sp, #148	; 0x94
 8028170:	f002 fb90 	bl	802a894 <__ssprint_r>
 8028174:	2800      	cmp	r0, #0
 8028176:	f47e ad3a 	bne.w	8026bee <_svfprintf_r+0x37e>
 802817a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 802817c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 802817e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028180:	ae32      	add	r6, sp, #200	; 0xc8
 8028182:	e537      	b.n	8027bf4 <_svfprintf_r+0x1384>
 8028184:	2200      	movs	r2, #0
 8028186:	46a2      	mov	sl, r4
 8028188:	9209      	str	r2, [sp, #36]	; 0x24
 802818a:	f7fe bbd5 	b.w	8026938 <_svfprintf_r+0xc8>
 802818e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8028190:	2800      	cmp	r0, #0
 8028192:	bf08      	it	eq
 8028194:	2001      	moveq	r0, #1
 8028196:	9009      	str	r0, [sp, #36]	; 0x24
 8028198:	e5a6      	b.n	8027ce8 <_svfprintf_r+0x1478>
 802819a:	bf00      	nop
 802819c:	0802c5e4 	.word	0x0802c5e4
 80281a0:	0802c5c8 	.word	0x0802c5c8
 80281a4:	0802c5d4 	.word	0x0802c5d4
 80281a8:	212d      	movs	r1, #45	; 0x2d
 80281aa:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 80281ae:	9112      	str	r1, [sp, #72]	; 0x48
 80281b0:	e5a3      	b.n	8027cfa <_svfprintf_r+0x148a>
 80281b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80281b4:	f107 0c01 	add.w	ip, r7, #1
 80281b8:	e5b1      	b.n	8027d1e <_svfprintf_r+0x14ae>
 80281ba:	4635      	mov	r5, r6
 80281bc:	4606      	mov	r6, r0
 80281be:	e714      	b.n	8027fea <_svfprintf_r+0x177a>
 80281c0:	2a00      	cmp	r2, #0
 80281c2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80281c4:	bfd4      	ite	le
 80281c6:	f1c2 0002 	rsble	r0, r2, #2
 80281ca:	2001      	movgt	r0, #1
 80281cc:	1840      	adds	r0, r0, r1
 80281ce:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80281d2:	900e      	str	r0, [sp, #56]	; 0x38
 80281d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80281d6:	f04f 0867 	mov.w	r8, #103	; 0x67
 80281da:	e606      	b.n	8027dea <_svfprintf_r+0x157a>
 80281dc:	f246 6467 	movw	r4, #26215	; 0x6667
 80281e0:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 80281e4:	f2c6 6466 	movt	r4, #26214	; 0x6666
 80281e8:	fb84 2503 	smull	r2, r5, r4, r3
 80281ec:	17d8      	asrs	r0, r3, #31
 80281ee:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 80281f2:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 80281f6:	460a      	mov	r2, r1
 80281f8:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 80281fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8028200:	7011      	strb	r1, [r2, #0]
 8028202:	1e51      	subs	r1, r2, #1
 8028204:	2809      	cmp	r0, #9
 8028206:	4603      	mov	r3, r0
 8028208:	dcee      	bgt.n	80281e8 <_svfprintf_r+0x1978>
 802820a:	3330      	adds	r3, #48	; 0x30
 802820c:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 8028210:	b2d8      	uxtb	r0, r3
 8028212:	428d      	cmp	r5, r1
 8028214:	f802 0c01 	strb.w	r0, [r2, #-1]
 8028218:	f240 8093 	bls.w	8028342 <_svfprintf_r+0x1ad2>
 802821c:	1aac      	subs	r4, r5, r2
 802821e:	07e4      	lsls	r4, r4, #31
 8028220:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 8028224:	4613      	mov	r3, r2
 8028226:	d50d      	bpl.n	8028244 <_svfprintf_r+0x19d4>
 8028228:	4613      	mov	r3, r2
 802822a:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 802822e:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 8028232:	f813 0b01 	ldrb.w	r0, [r3], #1
 8028236:	e005      	b.n	8028244 <_svfprintf_r+0x19d4>
 8028238:	f813 1b01 	ldrb.w	r1, [r3], #1
 802823c:	7061      	strb	r1, [r4, #1]
 802823e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8028242:	1c61      	adds	r1, r4, #1
 8028244:	1c4c      	adds	r4, r1, #1
 8028246:	42ab      	cmp	r3, r5
 8028248:	7048      	strb	r0, [r1, #1]
 802824a:	d1f5      	bne.n	8028238 <_svfprintf_r+0x19c8>
 802824c:	ab42      	add	r3, sp, #264	; 0x108
 802824e:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 8028252:	3cf6      	subs	r4, #246	; 0xf6
 8028254:	e72b      	b.n	80280ae <_svfprintf_r+0x183e>
 8028256:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028258:	990a      	ldr	r1, [sp, #40]	; 0x28
 802825a:	aa25      	add	r2, sp, #148	; 0x94
 802825c:	f002 fb1a 	bl	802a894 <__ssprint_r>
 8028260:	2800      	cmp	r0, #0
 8028262:	f47e acc4 	bne.w	8026bee <_svfprintf_r+0x37e>
 8028266:	ae32      	add	r6, sp, #200	; 0xc8
 8028268:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 802826a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802826c:	e4db      	b.n	8027c26 <_svfprintf_r+0x13b6>
 802826e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028270:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028272:	aa25      	add	r2, sp, #148	; 0x94
 8028274:	f002 fb0e 	bl	802a894 <__ssprint_r>
 8028278:	2800      	cmp	r0, #0
 802827a:	f47e acb8 	bne.w	8026bee <_svfprintf_r+0x37e>
 802827e:	ae32      	add	r6, sp, #200	; 0xc8
 8028280:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8028282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028284:	e4e1      	b.n	8027c4a <_svfprintf_r+0x13da>
 8028286:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8028288:	e591      	b.n	8027dae <_svfprintf_r+0x153e>
 802828a:	9809      	ldr	r0, [sp, #36]	; 0x24
 802828c:	1c43      	adds	r3, r0, #1
 802828e:	18d4      	adds	r4, r2, r3
 8028290:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 8028294:	940e      	str	r4, [sp, #56]	; 0x38
 8028296:	910b      	str	r1, [sp, #44]	; 0x2c
 8028298:	e5a7      	b.n	8027dea <_svfprintf_r+0x157a>
 802829a:	4658      	mov	r0, fp
 802829c:	4621      	mov	r1, r4
 802829e:	2200      	movs	r2, #0
 80282a0:	2300      	movs	r3, #0
 80282a2:	f8cd c018 	str.w	ip, [sp, #24]
 80282a6:	f7fd fd03 	bl	8025cb0 <__aeabi_dcmpeq>
 80282aa:	f8dd c018 	ldr.w	ip, [sp, #24]
 80282ae:	2800      	cmp	r0, #0
 80282b0:	f47f af46 	bne.w	8028140 <_svfprintf_r+0x18d0>
 80282b4:	f1cc 0001 	rsb	r0, ip, #1
 80282b8:	901e      	str	r0, [sp, #120]	; 0x78
 80282ba:	e742      	b.n	8028142 <_svfprintf_r+0x18d2>
 80282bc:	1c50      	adds	r0, r2, #1
 80282be:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80282c2:	900e      	str	r0, [sp, #56]	; 0x38
 80282c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80282c6:	f04f 0867 	mov.w	r8, #103	; 0x67
 80282ca:	e58e      	b.n	8027dea <_svfprintf_r+0x157a>
 80282cc:	242d      	movs	r4, #45	; 0x2d
 80282ce:	425b      	negs	r3, r3
 80282d0:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 80282d4:	e6e1      	b.n	802809a <_svfprintf_r+0x182a>
 80282d6:	9a08      	ldr	r2, [sp, #32]
 80282d8:	f012 0101 	ands.w	r1, r2, #1
 80282dc:	f47f aef1 	bne.w	80280c2 <_svfprintf_r+0x1852>
 80282e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80282e2:	9114      	str	r1, [sp, #80]	; 0x50
 80282e4:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 80282e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80282ea:	e57f      	b.n	8027dec <_svfprintf_r+0x157c>
 80282ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80282ee:	b9c1      	cbnz	r1, 8028322 <_svfprintf_r+0x1ab2>
 80282f0:	9808      	ldr	r0, [sp, #32]
 80282f2:	07c4      	lsls	r4, r0, #31
 80282f4:	d415      	bmi.n	8028322 <_svfprintf_r+0x1ab2>
 80282f6:	2301      	movs	r3, #1
 80282f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80282fa:	930e      	str	r3, [sp, #56]	; 0x38
 80282fc:	e575      	b.n	8027dea <_svfprintf_r+0x157a>
 80282fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8028300:	f89a 8001 	ldrb.w	r8, [sl, #1]
 8028304:	681a      	ldr	r2, [r3, #0]
 8028306:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8028308:	9209      	str	r2, [sp, #36]	; 0x24
 802830a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802830c:	3304      	adds	r3, #4
 802830e:	2a00      	cmp	r2, #0
 8028310:	9310      	str	r3, [sp, #64]	; 0x40
 8028312:	46a2      	mov	sl, r4
 8028314:	f6be ab0e 	bge.w	8026934 <_svfprintf_r+0xc4>
 8028318:	f04f 33ff 	mov.w	r3, #4294967295
 802831c:	9309      	str	r3, [sp, #36]	; 0x24
 802831e:	f7fe bb09 	b.w	8026934 <_svfprintf_r+0xc4>
 8028322:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8028324:	1ca1      	adds	r1, r4, #2
 8028326:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 802832a:	910e      	str	r1, [sp, #56]	; 0x38
 802832c:	900b      	str	r0, [sp, #44]	; 0x2c
 802832e:	e55c      	b.n	8027dea <_svfprintf_r+0x157a>
 8028330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8028332:	210c      	movs	r1, #12
 8028334:	6011      	str	r1, [r2, #0]
 8028336:	f04f 30ff 	mov.w	r0, #4294967295
 802833a:	f7fe bc62 	b.w	8026c02 <_svfprintf_r+0x392>
 802833e:	981e      	ldr	r0, [sp, #120]	; 0x78
 8028340:	e6a1      	b.n	8028086 <_svfprintf_r+0x1816>
 8028342:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 8028346:	e6b2      	b.n	80280ae <_svfprintf_r+0x183e>
 8028348:	4625      	mov	r5, r4
 802834a:	e530      	b.n	8027dae <_svfprintf_r+0x153e>

0802834c <quorem>:
 802834c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028350:	6903      	ldr	r3, [r0, #16]
 8028352:	690c      	ldr	r4, [r1, #16]
 8028354:	429c      	cmp	r4, r3
 8028356:	b083      	sub	sp, #12
 8028358:	4606      	mov	r6, r0
 802835a:	f300 816b 	bgt.w	8028634 <quorem+0x2e8>
 802835e:	1ce0      	adds	r0, r4, #3
 8028360:	0082      	lsls	r2, r0, #2
 8028362:	188f      	adds	r7, r1, r2
 8028364:	18b5      	adds	r5, r6, r2
 8028366:	687b      	ldr	r3, [r7, #4]
 8028368:	6868      	ldr	r0, [r5, #4]
 802836a:	1c5a      	adds	r2, r3, #1
 802836c:	fbb0 f5f2 	udiv	r5, r0, r2
 8028370:	f101 0314 	add.w	r3, r1, #20
 8028374:	9301      	str	r3, [sp, #4]
 8028376:	3c01      	subs	r4, #1
 8028378:	3704      	adds	r7, #4
 802837a:	f106 0814 	add.w	r8, r6, #20
 802837e:	2d00      	cmp	r5, #0
 8028380:	f000 80be 	beq.w	8028500 <quorem+0x1b4>
 8028384:	694a      	ldr	r2, [r1, #20]
 8028386:	f8d8 3000 	ldr.w	r3, [r8]
 802838a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 802838e:	b290      	uxth	r0, r2
 8028390:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8028394:	fb05 f000 	mul.w	r0, r5, r0
 8028398:	fb05 f20c 	mul.w	r2, r5, ip
 802839c:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 80283a0:	fa1f fe8c 	uxth.w	lr, ip
 80283a4:	b29a      	uxth	r2, r3
 80283a6:	b280      	uxth	r0, r0
 80283a8:	1a12      	subs	r2, r2, r0
 80283aa:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 80283ae:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 80283b2:	b292      	uxth	r2, r2
 80283b4:	ebc9 0007 	rsb	r0, r9, r7
 80283b8:	f106 0318 	add.w	r3, r6, #24
 80283bc:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 80283c0:	f101 0218 	add.w	r2, r1, #24
 80283c4:	4297      	cmp	r7, r2
 80283c6:	f843 9c04 	str.w	r9, [r3, #-4]
 80283ca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80283ce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80283d2:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 80283d6:	d370      	bcc.n	80284ba <quorem+0x16e>
 80283d8:	b328      	cbz	r0, 8028426 <quorem+0xda>
 80283da:	6810      	ldr	r0, [r2, #0]
 80283dc:	681b      	ldr	r3, [r3, #0]
 80283de:	b282      	uxth	r2, r0
 80283e0:	0c00      	lsrs	r0, r0, #16
 80283e2:	fb05 cc02 	mla	ip, r5, r2, ip
 80283e6:	fb05 f000 	mul.w	r0, r5, r0
 80283ea:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 80283ee:	fa1e f283 	uxtah	r2, lr, r3
 80283f2:	fa1f fc8c 	uxth.w	ip, ip
 80283f6:	fa1f fe80 	uxth.w	lr, r0
 80283fa:	ebcc 0202 	rsb	r2, ip, r2
 80283fe:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8028402:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8028406:	fa1f fc82 	uxth.w	ip, r2
 802840a:	f106 031c 	add.w	r3, r6, #28
 802840e:	f101 021c 	add.w	r2, r1, #28
 8028412:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 8028416:	4297      	cmp	r7, r2
 8028418:	f843 cc04 	str.w	ip, [r3, #-4]
 802841c:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8028420:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8028424:	d349      	bcc.n	80284ba <quorem+0x16e>
 8028426:	4610      	mov	r0, r2
 8028428:	f8d3 9000 	ldr.w	r9, [r3]
 802842c:	f850 bb04 	ldr.w	fp, [r0], #4
 8028430:	fa1f fa8b 	uxth.w	sl, fp
 8028434:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 8028438:	fb05 cc0a 	mla	ip, r5, sl, ip
 802843c:	fb05 fa0b 	mul.w	sl, r5, fp
 8028440:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 8028444:	fa1f fa8b 	uxth.w	sl, fp
 8028448:	fa1e fe89 	uxtah	lr, lr, r9
 802844c:	fa1f fc8c 	uxth.w	ip, ip
 8028450:	ebcc 0e0e 	rsb	lr, ip, lr
 8028454:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 8028458:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 802845c:	4699      	mov	r9, r3
 802845e:	fa1f fe8e 	uxth.w	lr, lr
 8028462:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 8028466:	f849 cb04 	str.w	ip, [r9], #4
 802846a:	6852      	ldr	r2, [r2, #4]
 802846c:	685b      	ldr	r3, [r3, #4]
 802846e:	fa1f fe82 	uxth.w	lr, r2
 8028472:	fb05 fe0e 	mul.w	lr, r5, lr
 8028476:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802847a:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 802847e:	fb05 f20c 	mul.w	r2, r5, ip
 8028482:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 8028486:	b29a      	uxth	r2, r3
 8028488:	fa1f fe8c 	uxth.w	lr, ip
 802848c:	eb02 422a 	add.w	r2, r2, sl, asr #16
 8028490:	fa1f fb8b 	uxth.w	fp, fp
 8028494:	ebcb 0202 	rsb	r2, fp, r2
 8028498:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 802849c:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 80284a0:	b292      	uxth	r2, r2
 80284a2:	464b      	mov	r3, r9
 80284a4:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 80284a8:	1d02      	adds	r2, r0, #4
 80284aa:	4297      	cmp	r7, r2
 80284ac:	f843 9b04 	str.w	r9, [r3], #4
 80284b0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80284b4:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 80284b8:	d2b5      	bcs.n	8028426 <quorem+0xda>
 80284ba:	1d20      	adds	r0, r4, #4
 80284bc:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 80284c0:	685a      	ldr	r2, [r3, #4]
 80284c2:	b9ea      	cbnz	r2, 8028500 <quorem+0x1b4>
 80284c4:	1d18      	adds	r0, r3, #4
 80284c6:	4598      	cmp	r8, r3
 80284c8:	d219      	bcs.n	80284fe <quorem+0x1b2>
 80284ca:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80284ce:	b9b2      	cbnz	r2, 80284fe <quorem+0x1b2>
 80284d0:	3b04      	subs	r3, #4
 80284d2:	ebc8 0003 	rsb	r0, r8, r3
 80284d6:	1cc2      	adds	r2, r0, #3
 80284d8:	0750      	lsls	r0, r2, #29
 80284da:	d50d      	bpl.n	80284f8 <quorem+0x1ac>
 80284dc:	3c01      	subs	r4, #1
 80284de:	4598      	cmp	r8, r3
 80284e0:	d20d      	bcs.n	80284fe <quorem+0x1b2>
 80284e2:	681a      	ldr	r2, [r3, #0]
 80284e4:	3b04      	subs	r3, #4
 80284e6:	b13a      	cbz	r2, 80284f8 <quorem+0x1ac>
 80284e8:	e009      	b.n	80284fe <quorem+0x1b2>
 80284ea:	6818      	ldr	r0, [r3, #0]
 80284ec:	3b04      	subs	r3, #4
 80284ee:	b930      	cbnz	r0, 80284fe <quorem+0x1b2>
 80284f0:	681a      	ldr	r2, [r3, #0]
 80284f2:	3c01      	subs	r4, #1
 80284f4:	3b04      	subs	r3, #4
 80284f6:	b912      	cbnz	r2, 80284fe <quorem+0x1b2>
 80284f8:	3c01      	subs	r4, #1
 80284fa:	4598      	cmp	r8, r3
 80284fc:	d3f5      	bcc.n	80284ea <quorem+0x19e>
 80284fe:	6134      	str	r4, [r6, #16]
 8028500:	4630      	mov	r0, r6
 8028502:	f001 fec9 	bl	802a298 <__mcmp>
 8028506:	2800      	cmp	r0, #0
 8028508:	f2c0 8083 	blt.w	8028612 <quorem+0x2c6>
 802850c:	9a01      	ldr	r2, [sp, #4]
 802850e:	f8d8 3000 	ldr.w	r3, [r8]
 8028512:	f852 0b04 	ldr.w	r0, [r2], #4
 8028516:	fa1f f983 	uxth.w	r9, r3
 802851a:	b281      	uxth	r1, r0
 802851c:	0c00      	lsrs	r0, r0, #16
 802851e:	ebc1 0109 	rsb	r1, r1, r9
 8028522:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8028526:	f8dd 9004 	ldr.w	r9, [sp, #4]
 802852a:	eb03 4021 	add.w	r0, r3, r1, asr #16
 802852e:	4643      	mov	r3, r8
 8028530:	b289      	uxth	r1, r1
 8028532:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8028536:	ebc9 0c07 	rsb	ip, r9, r7
 802853a:	3501      	adds	r5, #1
 802853c:	1400      	asrs	r0, r0, #16
 802853e:	4297      	cmp	r7, r2
 8028540:	f843 1b04 	str.w	r1, [r3], #4
 8028544:	f3cc 0180 	ubfx	r1, ip, #2, #1
 8028548:	d34b      	bcc.n	80285e2 <quorem+0x296>
 802854a:	b1b9      	cbz	r1, 802857c <quorem+0x230>
 802854c:	f852 eb04 	ldr.w	lr, [r2], #4
 8028550:	6819      	ldr	r1, [r3, #0]
 8028552:	fa1f f98e 	uxth.w	r9, lr
 8028556:	fa1f fa81 	uxth.w	sl, r1
 802855a:	ebc9 090a 	rsb	r9, r9, sl
 802855e:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 8028562:	4448      	add	r0, r9
 8028564:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 8028568:	eb01 4120 	add.w	r1, r1, r0, asr #16
 802856c:	b280      	uxth	r0, r0
 802856e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8028572:	f843 0b04 	str.w	r0, [r3], #4
 8028576:	1408      	asrs	r0, r1, #16
 8028578:	4297      	cmp	r7, r2
 802857a:	d332      	bcc.n	80285e2 <quorem+0x296>
 802857c:	4682      	mov	sl, r0
 802857e:	4611      	mov	r1, r2
 8028580:	f8d3 e000 	ldr.w	lr, [r3]
 8028584:	f851 0b04 	ldr.w	r0, [r1], #4
 8028588:	fa1f fb8e 	uxth.w	fp, lr
 802858c:	fa1f f980 	uxth.w	r9, r0
 8028590:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8028594:	ebc9 0b0b 	rsb	fp, r9, fp
 8028598:	eb0b 000a 	add.w	r0, fp, sl
 802859c:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 80285a0:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 80285a4:	469e      	mov	lr, r3
 80285a6:	b280      	uxth	r0, r0
 80285a8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80285ac:	f84e 0b04 	str.w	r0, [lr], #4
 80285b0:	6850      	ldr	r0, [r2, #4]
 80285b2:	685b      	ldr	r3, [r3, #4]
 80285b4:	b282      	uxth	r2, r0
 80285b6:	fa1f fc83 	uxth.w	ip, r3
 80285ba:	0c00      	lsrs	r0, r0, #16
 80285bc:	ebc2 020c 	rsb	r2, r2, ip
 80285c0:	eb02 4229 	add.w	r2, r2, r9, asr #16
 80285c4:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 80285c8:	eb03 4022 	add.w	r0, r3, r2, asr #16
 80285cc:	b292      	uxth	r2, r2
 80285ce:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 80285d2:	4673      	mov	r3, lr
 80285d4:	1d0a      	adds	r2, r1, #4
 80285d6:	4297      	cmp	r7, r2
 80285d8:	f843 ab04 	str.w	sl, [r3], #4
 80285dc:	ea4f 4a20 	mov.w	sl, r0, asr #16
 80285e0:	d2cd      	bcs.n	802857e <quorem+0x232>
 80285e2:	1d21      	adds	r1, r4, #4
 80285e4:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 80285e8:	6858      	ldr	r0, [r3, #4]
 80285ea:	b990      	cbnz	r0, 8028612 <quorem+0x2c6>
 80285ec:	1d1a      	adds	r2, r3, #4
 80285ee:	4598      	cmp	r8, r3
 80285f0:	d20e      	bcs.n	8028610 <quorem+0x2c4>
 80285f2:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80285f6:	b959      	cbnz	r1, 8028610 <quorem+0x2c4>
 80285f8:	3b04      	subs	r3, #4
 80285fa:	ebc8 0003 	rsb	r0, r8, r3
 80285fe:	1cc2      	adds	r2, r0, #3
 8028600:	0752      	lsls	r2, r2, #29
 8028602:	d513      	bpl.n	802862c <quorem+0x2e0>
 8028604:	3c01      	subs	r4, #1
 8028606:	4598      	cmp	r8, r3
 8028608:	d202      	bcs.n	8028610 <quorem+0x2c4>
 802860a:	6818      	ldr	r0, [r3, #0]
 802860c:	3b04      	subs	r3, #4
 802860e:	b168      	cbz	r0, 802862c <quorem+0x2e0>
 8028610:	6134      	str	r4, [r6, #16]
 8028612:	4628      	mov	r0, r5
 8028614:	b003      	add	sp, #12
 8028616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802861a:	681a      	ldr	r2, [r3, #0]
 802861c:	3b04      	subs	r3, #4
 802861e:	2a00      	cmp	r2, #0
 8028620:	d1f6      	bne.n	8028610 <quorem+0x2c4>
 8028622:	6819      	ldr	r1, [r3, #0]
 8028624:	3c01      	subs	r4, #1
 8028626:	3b04      	subs	r3, #4
 8028628:	2900      	cmp	r1, #0
 802862a:	d1f1      	bne.n	8028610 <quorem+0x2c4>
 802862c:	3c01      	subs	r4, #1
 802862e:	4598      	cmp	r8, r3
 8028630:	d3f3      	bcc.n	802861a <quorem+0x2ce>
 8028632:	e7ed      	b.n	8028610 <quorem+0x2c4>
 8028634:	2000      	movs	r0, #0
 8028636:	e7ed      	b.n	8028614 <quorem+0x2c8>

08028638 <_dtoa_r>:
 8028638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802863c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 802863e:	b09f      	sub	sp, #124	; 0x7c
 8028640:	4681      	mov	r9, r0
 8028642:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 8028644:	4692      	mov	sl, r2
 8028646:	469b      	mov	fp, r3
 8028648:	b151      	cbz	r1, 8028660 <_dtoa_r+0x28>
 802864a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 802864c:	2201      	movs	r2, #1
 802864e:	fa02 f203 	lsl.w	r2, r2, r3
 8028652:	604b      	str	r3, [r1, #4]
 8028654:	608a      	str	r2, [r1, #8]
 8028656:	f001 fa2d 	bl	8029ab4 <_Bfree>
 802865a:	2000      	movs	r0, #0
 802865c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8028660:	f1bb 0800 	subs.w	r8, fp, #0
 8028664:	db39      	blt.n	80286da <_dtoa_r+0xa2>
 8028666:	2100      	movs	r1, #0
 8028668:	6021      	str	r1, [r4, #0]
 802866a:	2400      	movs	r4, #0
 802866c:	4622      	mov	r2, r4
 802866e:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 8028672:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8028676:	ea08 0004 	and.w	r0, r8, r4
 802867a:	4290      	cmp	r0, r2
 802867c:	d016      	beq.n	80286ac <_dtoa_r+0x74>
 802867e:	4650      	mov	r0, sl
 8028680:	4659      	mov	r1, fp
 8028682:	2200      	movs	r2, #0
 8028684:	2300      	movs	r3, #0
 8028686:	f7fd fb13 	bl	8025cb0 <__aeabi_dcmpeq>
 802868a:	2800      	cmp	r0, #0
 802868c:	d02b      	beq.n	80286e6 <_dtoa_r+0xae>
 802868e:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8028690:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8028692:	2001      	movs	r0, #1
 8028694:	6028      	str	r0, [r5, #0]
 8028696:	2c00      	cmp	r4, #0
 8028698:	f000 80cf 	beq.w	802883a <_dtoa_r+0x202>
 802869c:	49a2      	ldr	r1, [pc, #648]	; (8028928 <_dtoa_r+0x2f0>)
 802869e:	1e4b      	subs	r3, r1, #1
 80286a0:	6021      	str	r1, [r4, #0]
 80286a2:	9305      	str	r3, [sp, #20]
 80286a4:	9805      	ldr	r0, [sp, #20]
 80286a6:	b01f      	add	sp, #124	; 0x7c
 80286a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80286ac:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 80286ae:	f242 720f 	movw	r2, #9999	; 0x270f
 80286b2:	6022      	str	r2, [r4, #0]
 80286b4:	f1ba 0f00 	cmp.w	sl, #0
 80286b8:	f000 80a6 	beq.w	8028808 <_dtoa_r+0x1d0>
 80286bc:	4d9b      	ldr	r5, [pc, #620]	; (802892c <_dtoa_r+0x2f4>)
 80286be:	9505      	str	r5, [sp, #20]
 80286c0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80286c2:	2c00      	cmp	r4, #0
 80286c4:	d0ee      	beq.n	80286a4 <_dtoa_r+0x6c>
 80286c6:	9d05      	ldr	r5, [sp, #20]
 80286c8:	78eb      	ldrb	r3, [r5, #3]
 80286ca:	2b00      	cmp	r3, #0
 80286cc:	f000 820b 	beq.w	8028ae6 <_dtoa_r+0x4ae>
 80286d0:	4628      	mov	r0, r5
 80286d2:	3008      	adds	r0, #8
 80286d4:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80286d6:	6020      	str	r0, [r4, #0]
 80286d8:	e7e4      	b.n	80286a4 <_dtoa_r+0x6c>
 80286da:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 80286de:	2301      	movs	r3, #1
 80286e0:	6023      	str	r3, [r4, #0]
 80286e2:	46c3      	mov	fp, r8
 80286e4:	e7c1      	b.n	802866a <_dtoa_r+0x32>
 80286e6:	ae1d      	add	r6, sp, #116	; 0x74
 80286e8:	af1c      	add	r7, sp, #112	; 0x70
 80286ea:	4652      	mov	r2, sl
 80286ec:	9600      	str	r6, [sp, #0]
 80286ee:	9701      	str	r7, [sp, #4]
 80286f0:	4648      	mov	r0, r9
 80286f2:	465b      	mov	r3, fp
 80286f4:	f001 ff84 	bl	802a600 <__d2b>
 80286f8:	f3c8 520a 	ubfx	r2, r8, #20, #11
 80286fc:	900c      	str	r0, [sp, #48]	; 0x30
 80286fe:	2a00      	cmp	r2, #0
 8028700:	f040 808c 	bne.w	802881c <_dtoa_r+0x1e4>
 8028704:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8028706:	991d      	ldr	r1, [sp, #116]	; 0x74
 8028708:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 802870c:	187e      	adds	r6, r7, r1
 802870e:	429e      	cmp	r6, r3
 8028710:	f2c0 832d 	blt.w	8028d6e <_dtoa_r+0x736>
 8028714:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 8028718:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 802871c:	1ba9      	subs	r1, r5, r6
 802871e:	f206 4212 	addw	r2, r6, #1042	; 0x412
 8028722:	fa08 f301 	lsl.w	r3, r8, r1
 8028726:	fa2a f002 	lsr.w	r0, sl, r2
 802872a:	4318      	orrs	r0, r3
 802872c:	f7fc ffe2 	bl	80256f4 <__aeabi_ui2d>
 8028730:	2401      	movs	r4, #1
 8028732:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8028736:	3e01      	subs	r6, #1
 8028738:	940d      	str	r4, [sp, #52]	; 0x34
 802873a:	2300      	movs	r3, #0
 802873c:	2200      	movs	r2, #0
 802873e:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8028742:	f7fc fe99 	bl	8025478 <__aeabi_dsub>
 8028746:	a372      	add	r3, pc, #456	; (adr r3, 8028910 <_dtoa_r+0x2d8>)
 8028748:	e9d3 2300 	ldrd	r2, r3, [r3]
 802874c:	f7fd f848 	bl	80257e0 <__aeabi_dmul>
 8028750:	a371      	add	r3, pc, #452	; (adr r3, 8028918 <_dtoa_r+0x2e0>)
 8028752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028756:	f7fc fe91 	bl	802547c <__adddf3>
 802875a:	4604      	mov	r4, r0
 802875c:	4630      	mov	r0, r6
 802875e:	460d      	mov	r5, r1
 8028760:	f7fc ffd8 	bl	8025714 <__aeabi_i2d>
 8028764:	a36e      	add	r3, pc, #440	; (adr r3, 8028920 <_dtoa_r+0x2e8>)
 8028766:	e9d3 2300 	ldrd	r2, r3, [r3]
 802876a:	f7fd f839 	bl	80257e0 <__aeabi_dmul>
 802876e:	4602      	mov	r2, r0
 8028770:	460b      	mov	r3, r1
 8028772:	4620      	mov	r0, r4
 8028774:	4629      	mov	r1, r5
 8028776:	f7fc fe81 	bl	802547c <__adddf3>
 802877a:	4604      	mov	r4, r0
 802877c:	460d      	mov	r5, r1
 802877e:	f7fd fac9 	bl	8025d14 <__aeabi_d2iz>
 8028782:	4629      	mov	r1, r5
 8028784:	9009      	str	r0, [sp, #36]	; 0x24
 8028786:	2200      	movs	r2, #0
 8028788:	4620      	mov	r0, r4
 802878a:	2300      	movs	r3, #0
 802878c:	f7fd fa9a 	bl	8025cc4 <__aeabi_dcmplt>
 8028790:	2800      	cmp	r0, #0
 8028792:	f040 82bf 	bne.w	8028d14 <_dtoa_r+0x6dc>
 8028796:	9809      	ldr	r0, [sp, #36]	; 0x24
 8028798:	2816      	cmp	r0, #22
 802879a:	f200 82b8 	bhi.w	8028d0e <_dtoa_r+0x6d6>
 802879e:	4c64      	ldr	r4, [pc, #400]	; (8028930 <_dtoa_r+0x2f8>)
 80287a0:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 80287a4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80287a8:	4652      	mov	r2, sl
 80287aa:	465b      	mov	r3, fp
 80287ac:	f7fd faa8 	bl	8025d00 <__aeabi_dcmpgt>
 80287b0:	2800      	cmp	r0, #0
 80287b2:	f000 82e4 	beq.w	8028d7e <_dtoa_r+0x746>
 80287b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80287b8:	2000      	movs	r0, #0
 80287ba:	1e4b      	subs	r3, r1, #1
 80287bc:	9309      	str	r3, [sp, #36]	; 0x24
 80287be:	9012      	str	r0, [sp, #72]	; 0x48
 80287c0:	1bbe      	subs	r6, r7, r6
 80287c2:	3e01      	subs	r6, #1
 80287c4:	f100 82bd 	bmi.w	8028d42 <_dtoa_r+0x70a>
 80287c8:	2400      	movs	r4, #0
 80287ca:	960a      	str	r6, [sp, #40]	; 0x28
 80287cc:	940e      	str	r4, [sp, #56]	; 0x38
 80287ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80287d0:	2900      	cmp	r1, #0
 80287d2:	f2c0 82ad 	blt.w	8028d30 <_dtoa_r+0x6f8>
 80287d6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80287d8:	9111      	str	r1, [sp, #68]	; 0x44
 80287da:	186b      	adds	r3, r5, r1
 80287dc:	2100      	movs	r1, #0
 80287de:	930a      	str	r3, [sp, #40]	; 0x28
 80287e0:	9110      	str	r1, [sp, #64]	; 0x40
 80287e2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80287e4:	2809      	cmp	r0, #9
 80287e6:	d82b      	bhi.n	8028840 <_dtoa_r+0x208>
 80287e8:	2805      	cmp	r0, #5
 80287ea:	f341 8046 	ble.w	802987a <_dtoa_r+0x1242>
 80287ee:	1f02      	subs	r2, r0, #4
 80287f0:	9228      	str	r2, [sp, #160]	; 0xa0
 80287f2:	2500      	movs	r5, #0
 80287f4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80287f6:	1ea3      	subs	r3, r4, #2
 80287f8:	2b03      	cmp	r3, #3
 80287fa:	d823      	bhi.n	8028844 <_dtoa_r+0x20c>
 80287fc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8028800:	0529053d 	.word	0x0529053d
 8028804:	053a0342 	.word	0x053a0342
 8028808:	4848      	ldr	r0, [pc, #288]	; (802892c <_dtoa_r+0x2f4>)
 802880a:	494a      	ldr	r1, [pc, #296]	; (8028934 <_dtoa_r+0x2fc>)
 802880c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 8028810:	f1b8 0f00 	cmp.w	r8, #0
 8028814:	bf18      	it	ne
 8028816:	4601      	movne	r1, r0
 8028818:	9105      	str	r1, [sp, #20]
 802881a:	e751      	b.n	80286c0 <_dtoa_r+0x88>
 802881c:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 8028820:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 8028824:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8028828:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 802882c:	2200      	movs	r2, #0
 802882e:	4650      	mov	r0, sl
 8028830:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 8028834:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8028836:	920d      	str	r2, [sp, #52]	; 0x34
 8028838:	e77f      	b.n	802873a <_dtoa_r+0x102>
 802883a:	4d3f      	ldr	r5, [pc, #252]	; (8028938 <_dtoa_r+0x300>)
 802883c:	9505      	str	r5, [sp, #20]
 802883e:	e731      	b.n	80286a4 <_dtoa_r+0x6c>
 8028840:	2500      	movs	r5, #0
 8028842:	9528      	str	r5, [sp, #160]	; 0xa0
 8028844:	2400      	movs	r4, #0
 8028846:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 802884a:	4648      	mov	r0, r9
 802884c:	4621      	mov	r1, r4
 802884e:	f001 f90b 	bl	8029a68 <_Balloc>
 8028852:	f04f 33ff 	mov.w	r3, #4294967295
 8028856:	9005      	str	r0, [sp, #20]
 8028858:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 802885c:	2001      	movs	r0, #1
 802885e:	930b      	str	r3, [sp, #44]	; 0x2c
 8028860:	9313      	str	r3, [sp, #76]	; 0x4c
 8028862:	9429      	str	r4, [sp, #164]	; 0xa4
 8028864:	900f      	str	r0, [sp, #60]	; 0x3c
 8028866:	991d      	ldr	r1, [sp, #116]	; 0x74
 8028868:	2900      	cmp	r1, #0
 802886a:	f2c0 813f 	blt.w	8028aec <_dtoa_r+0x4b4>
 802886e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028870:	2a0e      	cmp	r2, #14
 8028872:	f300 813b 	bgt.w	8028aec <_dtoa_r+0x4b4>
 8028876:	4d2e      	ldr	r5, [pc, #184]	; (8028930 <_dtoa_r+0x2f8>)
 8028878:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 802887c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8028880:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8028884:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8028886:	2900      	cmp	r1, #0
 8028888:	f2c0 84fa 	blt.w	8029280 <_dtoa_r+0xc48>
 802888c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8028890:	4650      	mov	r0, sl
 8028892:	4659      	mov	r1, fp
 8028894:	f7fd f8ce 	bl	8025a34 <__aeabi_ddiv>
 8028898:	f7fd fa3c 	bl	8025d14 <__aeabi_d2iz>
 802889c:	4606      	mov	r6, r0
 802889e:	f7fc ff39 	bl	8025714 <__aeabi_i2d>
 80288a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80288a6:	f7fc ff9b 	bl	80257e0 <__aeabi_dmul>
 80288aa:	4602      	mov	r2, r0
 80288ac:	460b      	mov	r3, r1
 80288ae:	4650      	mov	r0, sl
 80288b0:	4659      	mov	r1, fp
 80288b2:	f7fc fde1 	bl	8025478 <__aeabi_dsub>
 80288b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80288b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80288bc:	f106 0230 	add.w	r2, r6, #48	; 0x30
 80288c0:	2b01      	cmp	r3, #1
 80288c2:	4604      	mov	r4, r0
 80288c4:	460d      	mov	r5, r1
 80288c6:	f808 2b01 	strb.w	r2, [r8], #1
 80288ca:	f000 8091 	beq.w	80289f0 <_dtoa_r+0x3b8>
 80288ce:	2300      	movs	r3, #0
 80288d0:	2200      	movs	r2, #0
 80288d2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80288d6:	f7fc ff83 	bl	80257e0 <__aeabi_dmul>
 80288da:	2200      	movs	r2, #0
 80288dc:	2300      	movs	r3, #0
 80288de:	4604      	mov	r4, r0
 80288e0:	460d      	mov	r5, r1
 80288e2:	f7fd f9e5 	bl	8025cb0 <__aeabi_dcmpeq>
 80288e6:	2800      	cmp	r0, #0
 80288e8:	f040 80c0 	bne.w	8028a6c <_dtoa_r+0x434>
 80288ec:	9f05      	ldr	r7, [sp, #20]
 80288ee:	9e05      	ldr	r6, [sp, #20]
 80288f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80288f2:	3702      	adds	r7, #2
 80288f4:	eb06 0b00 	add.w	fp, r6, r0
 80288f8:	ebc7 010b 	rsb	r1, r7, fp
 80288fc:	07c9      	lsls	r1, r1, #31
 80288fe:	f100 80c7 	bmi.w	8028a90 <_dtoa_r+0x458>
 8028902:	f8cd b020 	str.w	fp, [sp, #32]
 8028906:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 802890a:	e04b      	b.n	80289a4 <_dtoa_r+0x36c>
 802890c:	f3af 8000 	nop.w
 8028910:	636f4361 	.word	0x636f4361
 8028914:	3fd287a7 	.word	0x3fd287a7
 8028918:	8b60c8b3 	.word	0x8b60c8b3
 802891c:	3fc68a28 	.word	0x3fc68a28
 8028920:	509f79fb 	.word	0x509f79fb
 8028924:	3fd34413 	.word	0x3fd34413
 8028928:	0802c5d1 	.word	0x0802c5d1
 802892c:	0802c600 	.word	0x0802c600
 8028930:	0802c620 	.word	0x0802c620
 8028934:	0802c5f4 	.word	0x0802c5f4
 8028938:	0802c5d0 	.word	0x0802c5d0
 802893c:	f7fc ff50 	bl	80257e0 <__aeabi_dmul>
 8028940:	2200      	movs	r2, #0
 8028942:	2300      	movs	r3, #0
 8028944:	4604      	mov	r4, r0
 8028946:	460d      	mov	r5, r1
 8028948:	f7fd f9b2 	bl	8025cb0 <__aeabi_dcmpeq>
 802894c:	4652      	mov	r2, sl
 802894e:	465b      	mov	r3, fp
 8028950:	2800      	cmp	r0, #0
 8028952:	f040 808b 	bne.w	8028a6c <_dtoa_r+0x434>
 8028956:	4620      	mov	r0, r4
 8028958:	4629      	mov	r1, r5
 802895a:	f7fd f86b 	bl	8025a34 <__aeabi_ddiv>
 802895e:	f7fd f9d9 	bl	8025d14 <__aeabi_d2iz>
 8028962:	4606      	mov	r6, r0
 8028964:	f7fc fed6 	bl	8025714 <__aeabi_i2d>
 8028968:	4652      	mov	r2, sl
 802896a:	465b      	mov	r3, fp
 802896c:	f7fc ff38 	bl	80257e0 <__aeabi_dmul>
 8028970:	4602      	mov	r2, r0
 8028972:	460b      	mov	r3, r1
 8028974:	4620      	mov	r0, r4
 8028976:	4629      	mov	r1, r5
 8028978:	f7fc fd7e 	bl	8025478 <__aeabi_dsub>
 802897c:	3630      	adds	r6, #48	; 0x30
 802897e:	2300      	movs	r3, #0
 8028980:	2200      	movs	r2, #0
 8028982:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8028986:	f807 6c01 	strb.w	r6, [r7, #-1]
 802898a:	f7fc ff29 	bl	80257e0 <__aeabi_dmul>
 802898e:	2200      	movs	r2, #0
 8028990:	2300      	movs	r3, #0
 8028992:	46b8      	mov	r8, r7
 8028994:	4604      	mov	r4, r0
 8028996:	460d      	mov	r5, r1
 8028998:	f107 0701 	add.w	r7, r7, #1
 802899c:	f7fd f988 	bl	8025cb0 <__aeabi_dcmpeq>
 80289a0:	2800      	cmp	r0, #0
 80289a2:	d163      	bne.n	8028a6c <_dtoa_r+0x434>
 80289a4:	4652      	mov	r2, sl
 80289a6:	465b      	mov	r3, fp
 80289a8:	4620      	mov	r0, r4
 80289aa:	4629      	mov	r1, r5
 80289ac:	f7fd f842 	bl	8025a34 <__aeabi_ddiv>
 80289b0:	f7fd f9b0 	bl	8025d14 <__aeabi_d2iz>
 80289b4:	4606      	mov	r6, r0
 80289b6:	f7fc fead 	bl	8025714 <__aeabi_i2d>
 80289ba:	4652      	mov	r2, sl
 80289bc:	465b      	mov	r3, fp
 80289be:	f7fc ff0f 	bl	80257e0 <__aeabi_dmul>
 80289c2:	4602      	mov	r2, r0
 80289c4:	460b      	mov	r3, r1
 80289c6:	4620      	mov	r0, r4
 80289c8:	4629      	mov	r1, r5
 80289ca:	f7fc fd55 	bl	8025478 <__aeabi_dsub>
 80289ce:	f8dd c020 	ldr.w	ip, [sp, #32]
 80289d2:	2300      	movs	r3, #0
 80289d4:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80289d8:	2200      	movs	r2, #0
 80289da:	4567      	cmp	r7, ip
 80289dc:	f807 8c01 	strb.w	r8, [r7, #-1]
 80289e0:	4604      	mov	r4, r0
 80289e2:	46b8      	mov	r8, r7
 80289e4:	460d      	mov	r5, r1
 80289e6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80289ea:	f107 0701 	add.w	r7, r7, #1
 80289ee:	d1a5      	bne.n	802893c <_dtoa_r+0x304>
 80289f0:	4622      	mov	r2, r4
 80289f2:	462b      	mov	r3, r5
 80289f4:	4620      	mov	r0, r4
 80289f6:	4629      	mov	r1, r5
 80289f8:	f7fc fd40 	bl	802547c <__adddf3>
 80289fc:	4604      	mov	r4, r0
 80289fe:	460d      	mov	r5, r1
 8028a00:	4622      	mov	r2, r4
 8028a02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8028a06:	462b      	mov	r3, r5
 8028a08:	f7fd f95c 	bl	8025cc4 <__aeabi_dcmplt>
 8028a0c:	b940      	cbnz	r0, 8028a20 <_dtoa_r+0x3e8>
 8028a0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8028a12:	4622      	mov	r2, r4
 8028a14:	462b      	mov	r3, r5
 8028a16:	f7fd f94b 	bl	8025cb0 <__aeabi_dcmpeq>
 8028a1a:	b338      	cbz	r0, 8028a6c <_dtoa_r+0x434>
 8028a1c:	07f4      	lsls	r4, r6, #31
 8028a1e:	d525      	bpl.n	8028a6c <_dtoa_r+0x434>
 8028a20:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8028a24:	9a05      	ldr	r2, [sp, #20]
 8028a26:	43d3      	mvns	r3, r2
 8028a28:	eb08 0003 	add.w	r0, r8, r3
 8028a2c:	07c0      	lsls	r0, r0, #31
 8028a2e:	f100 84fd 	bmi.w	802942c <_dtoa_r+0xdf4>
 8028a32:	4614      	mov	r4, r2
 8028a34:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8028a38:	f108 31ff 	add.w	r1, r8, #4294967295
 8028a3c:	d112      	bne.n	8028a64 <_dtoa_r+0x42c>
 8028a3e:	428c      	cmp	r4, r1
 8028a40:	f000 8537 	beq.w	80294b2 <_dtoa_r+0xe7a>
 8028a44:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8028a48:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8028a4c:	4688      	mov	r8, r1
 8028a4e:	f101 31ff 	add.w	r1, r1, #4294967295
 8028a52:	d107      	bne.n	8028a64 <_dtoa_r+0x42c>
 8028a54:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8028a58:	4688      	mov	r8, r1
 8028a5a:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8028a5e:	f108 31ff 	add.w	r1, r8, #4294967295
 8028a62:	d0ec      	beq.n	8028a3e <_dtoa_r+0x406>
 8028a64:	f10b 0501 	add.w	r5, fp, #1
 8028a68:	b2ea      	uxtb	r2, r5
 8028a6a:	700a      	strb	r2, [r1, #0]
 8028a6c:	4648      	mov	r0, r9
 8028a6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8028a70:	f001 f820 	bl	8029ab4 <_Bfree>
 8028a74:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8028a76:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8028a78:	1c6b      	adds	r3, r5, #1
 8028a7a:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8028a7c:	2200      	movs	r2, #0
 8028a7e:	f888 2000 	strb.w	r2, [r8]
 8028a82:	602b      	str	r3, [r5, #0]
 8028a84:	2c00      	cmp	r4, #0
 8028a86:	f43f ae0d 	beq.w	80286a4 <_dtoa_r+0x6c>
 8028a8a:	f8c4 8000 	str.w	r8, [r4]
 8028a8e:	e609      	b.n	80286a4 <_dtoa_r+0x6c>
 8028a90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8028a94:	4620      	mov	r0, r4
 8028a96:	4629      	mov	r1, r5
 8028a98:	f7fc ffcc 	bl	8025a34 <__aeabi_ddiv>
 8028a9c:	f7fd f93a 	bl	8025d14 <__aeabi_d2iz>
 8028aa0:	4606      	mov	r6, r0
 8028aa2:	f7fc fe37 	bl	8025714 <__aeabi_i2d>
 8028aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8028aaa:	f7fc fe99 	bl	80257e0 <__aeabi_dmul>
 8028aae:	4602      	mov	r2, r0
 8028ab0:	460b      	mov	r3, r1
 8028ab2:	4620      	mov	r0, r4
 8028ab4:	4629      	mov	r1, r5
 8028ab6:	f7fc fcdf 	bl	8025478 <__aeabi_dsub>
 8028aba:	3630      	adds	r6, #48	; 0x30
 8028abc:	2300      	movs	r3, #0
 8028abe:	2200      	movs	r2, #0
 8028ac0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8028ac4:	f807 6c01 	strb.w	r6, [r7, #-1]
 8028ac8:	f7fc fe8a 	bl	80257e0 <__aeabi_dmul>
 8028acc:	46b8      	mov	r8, r7
 8028ace:	9f05      	ldr	r7, [sp, #20]
 8028ad0:	2200      	movs	r2, #0
 8028ad2:	2300      	movs	r3, #0
 8028ad4:	4604      	mov	r4, r0
 8028ad6:	460d      	mov	r5, r1
 8028ad8:	3703      	adds	r7, #3
 8028ada:	f7fd f8e9 	bl	8025cb0 <__aeabi_dcmpeq>
 8028ade:	2800      	cmp	r0, #0
 8028ae0:	f43f af0f 	beq.w	8028902 <_dtoa_r+0x2ca>
 8028ae4:	e7c2      	b.n	8028a6c <_dtoa_r+0x434>
 8028ae6:	9a05      	ldr	r2, [sp, #20]
 8028ae8:	1cd0      	adds	r0, r2, #3
 8028aea:	e5f3      	b.n	80286d4 <_dtoa_r+0x9c>
 8028aec:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8028aee:	2f00      	cmp	r7, #0
 8028af0:	f000 812c 	beq.w	8028d4c <_dtoa_r+0x714>
 8028af4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8028af6:	2c01      	cmp	r4, #1
 8028af8:	f340 83f2 	ble.w	80292e0 <_dtoa_r+0xca8>
 8028afc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028afe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8028b00:	1e41      	subs	r1, r0, #1
 8028b02:	428a      	cmp	r2, r1
 8028b04:	f2c0 84e0 	blt.w	80294c8 <_dtoa_r+0xe90>
 8028b08:	1a55      	subs	r5, r2, r1
 8028b0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028b0c:	2800      	cmp	r0, #0
 8028b0e:	f2c0 8630 	blt.w	8029772 <_dtoa_r+0x113a>
 8028b12:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8028b14:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8028b16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8028b18:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8028b1c:	19da      	adds	r2, r3, r7
 8028b1e:	eb0e 0807 	add.w	r8, lr, r7
 8028b22:	4648      	mov	r0, r9
 8028b24:	2101      	movs	r1, #1
 8028b26:	920e      	str	r2, [sp, #56]	; 0x38
 8028b28:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8028b2c:	f001 f934 	bl	8029d98 <__i2b>
 8028b30:	900d      	str	r0, [sp, #52]	; 0x34
 8028b32:	b164      	cbz	r4, 8028b4e <_dtoa_r+0x516>
 8028b34:	980a      	ldr	r0, [sp, #40]	; 0x28
 8028b36:	2800      	cmp	r0, #0
 8028b38:	dd09      	ble.n	8028b4e <_dtoa_r+0x516>
 8028b3a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8028b3c:	4607      	mov	r7, r0
 8028b3e:	42a7      	cmp	r7, r4
 8028b40:	bfa8      	it	ge
 8028b42:	4627      	movge	r7, r4
 8028b44:	1bcb      	subs	r3, r1, r7
 8028b46:	1bc2      	subs	r2, r0, r7
 8028b48:	930e      	str	r3, [sp, #56]	; 0x38
 8028b4a:	1be4      	subs	r4, r4, r7
 8028b4c:	920a      	str	r2, [sp, #40]	; 0x28
 8028b4e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8028b50:	2800      	cmp	r0, #0
 8028b52:	dd1a      	ble.n	8028b8a <_dtoa_r+0x552>
 8028b54:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8028b56:	2f00      	cmp	r7, #0
 8028b58:	f000 84a3 	beq.w	80294a2 <_dtoa_r+0xe6a>
 8028b5c:	2d00      	cmp	r5, #0
 8028b5e:	dd10      	ble.n	8028b82 <_dtoa_r+0x54a>
 8028b60:	990d      	ldr	r1, [sp, #52]	; 0x34
 8028b62:	462a      	mov	r2, r5
 8028b64:	4648      	mov	r0, r9
 8028b66:	f001 fa89 	bl	802a07c <__pow5mult>
 8028b6a:	900d      	str	r0, [sp, #52]	; 0x34
 8028b6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8028b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8028b70:	4648      	mov	r0, r9
 8028b72:	f001 f91b 	bl	8029dac <__multiply>
 8028b76:	990c      	ldr	r1, [sp, #48]	; 0x30
 8028b78:	4606      	mov	r6, r0
 8028b7a:	4648      	mov	r0, r9
 8028b7c:	f000 ff9a 	bl	8029ab4 <_Bfree>
 8028b80:	960c      	str	r6, [sp, #48]	; 0x30
 8028b82:	9910      	ldr	r1, [sp, #64]	; 0x40
 8028b84:	1b4a      	subs	r2, r1, r5
 8028b86:	f040 83a5 	bne.w	80292d4 <_dtoa_r+0xc9c>
 8028b8a:	2101      	movs	r1, #1
 8028b8c:	4648      	mov	r0, r9
 8028b8e:	f001 f903 	bl	8029d98 <__i2b>
 8028b92:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8028b94:	2d00      	cmp	r5, #0
 8028b96:	4607      	mov	r7, r0
 8028b98:	dd05      	ble.n	8028ba6 <_dtoa_r+0x56e>
 8028b9a:	4639      	mov	r1, r7
 8028b9c:	4648      	mov	r0, r9
 8028b9e:	462a      	mov	r2, r5
 8028ba0:	f001 fa6c 	bl	802a07c <__pow5mult>
 8028ba4:	4607      	mov	r7, r0
 8028ba6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8028ba8:	2b01      	cmp	r3, #1
 8028baa:	f340 8152 	ble.w	8028e52 <_dtoa_r+0x81a>
 8028bae:	2500      	movs	r5, #0
 8028bb0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8028bb2:	2900      	cmp	r1, #0
 8028bb4:	f040 8413 	bne.w	80293de <_dtoa_r+0xda6>
 8028bb8:	2301      	movs	r3, #1
 8028bba:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028bbc:	185b      	adds	r3, r3, r1
 8028bbe:	f013 001f 	ands.w	r0, r3, #31
 8028bc2:	f000 80c8 	beq.w	8028d56 <_dtoa_r+0x71e>
 8028bc6:	f1c0 0320 	rsb	r3, r0, #32
 8028bca:	2b04      	cmp	r3, #4
 8028bcc:	f340 8658 	ble.w	8029880 <_dtoa_r+0x1248>
 8028bd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8028bd2:	f1c0 031c 	rsb	r3, r0, #28
 8028bd6:	18d0      	adds	r0, r2, r3
 8028bd8:	18c9      	adds	r1, r1, r3
 8028bda:	900e      	str	r0, [sp, #56]	; 0x38
 8028bdc:	18e4      	adds	r4, r4, r3
 8028bde:	910a      	str	r1, [sp, #40]	; 0x28
 8028be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8028be2:	2b00      	cmp	r3, #0
 8028be4:	dd05      	ble.n	8028bf2 <_dtoa_r+0x5ba>
 8028be6:	4648      	mov	r0, r9
 8028be8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8028bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8028bec:	f001 fa90 	bl	802a110 <__lshift>
 8028bf0:	900c      	str	r0, [sp, #48]	; 0x30
 8028bf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8028bf4:	2a00      	cmp	r2, #0
 8028bf6:	dd04      	ble.n	8028c02 <_dtoa_r+0x5ca>
 8028bf8:	4639      	mov	r1, r7
 8028bfa:	4648      	mov	r0, r9
 8028bfc:	f001 fa88 	bl	802a110 <__lshift>
 8028c00:	4607      	mov	r7, r0
 8028c02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8028c04:	2a00      	cmp	r2, #0
 8028c06:	f040 83cf 	bne.w	80293a8 <_dtoa_r+0xd70>
 8028c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8028c0c:	2b00      	cmp	r3, #0
 8028c0e:	f340 83f0 	ble.w	80293f2 <_dtoa_r+0xdba>
 8028c12:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8028c14:	2800      	cmp	r0, #0
 8028c16:	f040 80b4 	bne.w	8028d82 <_dtoa_r+0x74a>
 8028c1a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8028c1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8028c1e:	07e2      	lsls	r2, r4, #31
 8028c20:	f140 83a0 	bpl.w	8029364 <_dtoa_r+0xd2c>
 8028c24:	46a2      	mov	sl, r4
 8028c26:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8028c28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8028c2c:	e010      	b.n	8028c50 <_dtoa_r+0x618>
 8028c2e:	f000 ff4b 	bl	8029ac8 <__multadd>
 8028c32:	4639      	mov	r1, r7
 8028c34:	4606      	mov	r6, r0
 8028c36:	f7ff fb89 	bl	802834c <quorem>
 8028c3a:	3030      	adds	r0, #48	; 0x30
 8028c3c:	f808 0004 	strb.w	r0, [r8, r4]
 8028c40:	4631      	mov	r1, r6
 8028c42:	4648      	mov	r0, r9
 8028c44:	220a      	movs	r2, #10
 8028c46:	2300      	movs	r3, #0
 8028c48:	f000 ff3e 	bl	8029ac8 <__multadd>
 8028c4c:	1c65      	adds	r5, r4, #1
 8028c4e:	4606      	mov	r6, r0
 8028c50:	4639      	mov	r1, r7
 8028c52:	4630      	mov	r0, r6
 8028c54:	f7ff fb7a 	bl	802834c <quorem>
 8028c58:	1c6c      	adds	r4, r5, #1
 8028c5a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8028c5e:	220a      	movs	r2, #10
 8028c60:	2300      	movs	r3, #0
 8028c62:	45a2      	cmp	sl, r4
 8028c64:	4631      	mov	r1, r6
 8028c66:	4648      	mov	r0, r9
 8028c68:	f808 b005 	strb.w	fp, [r8, r5]
 8028c6c:	dcdf      	bgt.n	8028c2e <_dtoa_r+0x5f6>
 8028c6e:	960c      	str	r6, [sp, #48]	; 0x30
 8028c70:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8028c74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8028c76:	2500      	movs	r5, #0
 8028c78:	2a01      	cmp	r2, #1
 8028c7a:	bfac      	ite	ge
 8028c7c:	4490      	addge	r8, r2
 8028c7e:	f108 0801 	addlt.w	r8, r8, #1
 8028c82:	2201      	movs	r2, #1
 8028c84:	990c      	ldr	r1, [sp, #48]	; 0x30
 8028c86:	4648      	mov	r0, r9
 8028c88:	f001 fa42 	bl	802a110 <__lshift>
 8028c8c:	4639      	mov	r1, r7
 8028c8e:	900c      	str	r0, [sp, #48]	; 0x30
 8028c90:	f001 fb02 	bl	802a298 <__mcmp>
 8028c94:	2800      	cmp	r0, #0
 8028c96:	f340 8449 	ble.w	802952c <_dtoa_r+0xef4>
 8028c9a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8028c9e:	9805      	ldr	r0, [sp, #20]
 8028ca0:	43c3      	mvns	r3, r0
 8028ca2:	eb08 0103 	add.w	r1, r8, r3
 8028ca6:	07cb      	lsls	r3, r1, #31
 8028ca8:	d507      	bpl.n	8028cba <_dtoa_r+0x682>
 8028caa:	2a39      	cmp	r2, #57	; 0x39
 8028cac:	f108 34ff 	add.w	r4, r8, #4294967295
 8028cb0:	d118      	bne.n	8028ce4 <_dtoa_r+0x6ac>
 8028cb2:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8028cb6:	9805      	ldr	r0, [sp, #20]
 8028cb8:	46a0      	mov	r8, r4
 8028cba:	2a39      	cmp	r2, #57	; 0x39
 8028cbc:	f108 34ff 	add.w	r4, r8, #4294967295
 8028cc0:	d110      	bne.n	8028ce4 <_dtoa_r+0x6ac>
 8028cc2:	42a0      	cmp	r0, r4
 8028cc4:	f000 8369 	beq.w	802939a <_dtoa_r+0xd62>
 8028cc8:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8028ccc:	2a39      	cmp	r2, #57	; 0x39
 8028cce:	46a0      	mov	r8, r4
 8028cd0:	f104 34ff 	add.w	r4, r4, #4294967295
 8028cd4:	d106      	bne.n	8028ce4 <_dtoa_r+0x6ac>
 8028cd6:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8028cda:	46a0      	mov	r8, r4
 8028cdc:	2a39      	cmp	r2, #57	; 0x39
 8028cde:	f108 34ff 	add.w	r4, r8, #4294967295
 8028ce2:	d0ee      	beq.n	8028cc2 <_dtoa_r+0x68a>
 8028ce4:	3201      	adds	r2, #1
 8028ce6:	7022      	strb	r2, [r4, #0]
 8028ce8:	4648      	mov	r0, r9
 8028cea:	4639      	mov	r1, r7
 8028cec:	f000 fee2 	bl	8029ab4 <_Bfree>
 8028cf0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8028cf2:	2a00      	cmp	r2, #0
 8028cf4:	f43f aeba 	beq.w	8028a6c <_dtoa_r+0x434>
 8028cf8:	2d00      	cmp	r5, #0
 8028cfa:	f000 82e5 	beq.w	80292c8 <_dtoa_r+0xc90>
 8028cfe:	4295      	cmp	r5, r2
 8028d00:	f000 82e2 	beq.w	80292c8 <_dtoa_r+0xc90>
 8028d04:	4648      	mov	r0, r9
 8028d06:	4629      	mov	r1, r5
 8028d08:	f000 fed4 	bl	8029ab4 <_Bfree>
 8028d0c:	e2dc      	b.n	80292c8 <_dtoa_r+0xc90>
 8028d0e:	2201      	movs	r2, #1
 8028d10:	9212      	str	r2, [sp, #72]	; 0x48
 8028d12:	e555      	b.n	80287c0 <_dtoa_r+0x188>
 8028d14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8028d16:	f7fc fcfd 	bl	8025714 <__aeabi_i2d>
 8028d1a:	4622      	mov	r2, r4
 8028d1c:	462b      	mov	r3, r5
 8028d1e:	f7fc ffc7 	bl	8025cb0 <__aeabi_dcmpeq>
 8028d22:	2800      	cmp	r0, #0
 8028d24:	f47f ad37 	bne.w	8028796 <_dtoa_r+0x15e>
 8028d28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8028d2a:	1e4b      	subs	r3, r1, #1
 8028d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8028d2e:	e532      	b.n	8028796 <_dtoa_r+0x15e>
 8028d30:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8028d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028d34:	2400      	movs	r4, #0
 8028d36:	1ae8      	subs	r0, r5, r3
 8028d38:	425a      	negs	r2, r3
 8028d3a:	900e      	str	r0, [sp, #56]	; 0x38
 8028d3c:	9210      	str	r2, [sp, #64]	; 0x40
 8028d3e:	9411      	str	r4, [sp, #68]	; 0x44
 8028d40:	e54f      	b.n	80287e2 <_dtoa_r+0x1aa>
 8028d42:	4276      	negs	r6, r6
 8028d44:	2200      	movs	r2, #0
 8028d46:	960e      	str	r6, [sp, #56]	; 0x38
 8028d48:	920a      	str	r2, [sp, #40]	; 0x28
 8028d4a:	e540      	b.n	80287ce <_dtoa_r+0x196>
 8028d4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8028d4e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8028d50:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8028d52:	930d      	str	r3, [sp, #52]	; 0x34
 8028d54:	e6ed      	b.n	8028b32 <_dtoa_r+0x4fa>
 8028d56:	221c      	movs	r2, #28
 8028d58:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8028d5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028d5e:	eb0c 0e02 	add.w	lr, ip, r2
 8028d62:	1888      	adds	r0, r1, r2
 8028d64:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8028d68:	18a4      	adds	r4, r4, r2
 8028d6a:	900a      	str	r0, [sp, #40]	; 0x28
 8028d6c:	e738      	b.n	8028be0 <_dtoa_r+0x5a8>
 8028d6e:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8028d72:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8028d76:	1b84      	subs	r4, r0, r6
 8028d78:	fa0a f004 	lsl.w	r0, sl, r4
 8028d7c:	e4d6      	b.n	802872c <_dtoa_r+0xf4>
 8028d7e:	9012      	str	r0, [sp, #72]	; 0x48
 8028d80:	e51e      	b.n	80287c0 <_dtoa_r+0x188>
 8028d82:	2c00      	cmp	r4, #0
 8028d84:	dd05      	ble.n	8028d92 <_dtoa_r+0x75a>
 8028d86:	4648      	mov	r0, r9
 8028d88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8028d8a:	4622      	mov	r2, r4
 8028d8c:	f001 f9c0 	bl	802a110 <__lshift>
 8028d90:	900d      	str	r0, [sp, #52]	; 0x34
 8028d92:	2d00      	cmp	r5, #0
 8028d94:	f040 8402 	bne.w	802959c <_dtoa_r+0xf64>
 8028d98:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8028d9a:	9d05      	ldr	r5, [sp, #20]
 8028d9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028d9e:	9a05      	ldr	r2, [sp, #20]
 8028da0:	1829      	adds	r1, r5, r0
 8028da2:	f00a 0301 	and.w	r3, sl, #1
 8028da6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8028da8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8028dac:	910a      	str	r1, [sp, #40]	; 0x28
 8028dae:	1c54      	adds	r4, r2, #1
 8028db0:	930b      	str	r3, [sp, #44]	; 0x2c
 8028db2:	4639      	mov	r1, r7
 8028db4:	4650      	mov	r0, sl
 8028db6:	f7ff fac9 	bl	802834c <quorem>
 8028dba:	4629      	mov	r1, r5
 8028dbc:	4680      	mov	r8, r0
 8028dbe:	4650      	mov	r0, sl
 8028dc0:	f001 fa6a 	bl	802a298 <__mcmp>
 8028dc4:	4639      	mov	r1, r7
 8028dc6:	4632      	mov	r2, r6
 8028dc8:	4683      	mov	fp, r0
 8028dca:	4648      	mov	r0, r9
 8028dcc:	f001 fa92 	bl	802a2f4 <__mdiff>
 8028dd0:	4602      	mov	r2, r0
 8028dd2:	1e60      	subs	r0, r4, #1
 8028dd4:	68d1      	ldr	r1, [r2, #12]
 8028dd6:	9008      	str	r0, [sp, #32]
 8028dd8:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 8028ddc:	2900      	cmp	r1, #0
 8028dde:	f000 8288 	beq.w	80292f2 <_dtoa_r+0xcba>
 8028de2:	4648      	mov	r0, r9
 8028de4:	4611      	mov	r1, r2
 8028de6:	f8cd c00c 	str.w	ip, [sp, #12]
 8028dea:	f000 fe63 	bl	8029ab4 <_Bfree>
 8028dee:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8028df2:	2301      	movs	r3, #1
 8028df4:	f1bb 0f00 	cmp.w	fp, #0
 8028df8:	f2c0 8378 	blt.w	80294ec <_dtoa_r+0xeb4>
 8028dfc:	d105      	bne.n	8028e0a <_dtoa_r+0x7d2>
 8028dfe:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8028e00:	b91a      	cbnz	r2, 8028e0a <_dtoa_r+0x7d2>
 8028e02:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028e04:	2800      	cmp	r0, #0
 8028e06:	f000 8371 	beq.w	80294ec <_dtoa_r+0xeb4>
 8028e0a:	2b00      	cmp	r3, #0
 8028e0c:	f300 83de 	bgt.w	80295cc <_dtoa_r+0xf94>
 8028e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8028e12:	f804 cc01 	strb.w	ip, [r4, #-1]
 8028e16:	429c      	cmp	r4, r3
 8028e18:	46a0      	mov	r8, r4
 8028e1a:	f000 83e6 	beq.w	80295ea <_dtoa_r+0xfb2>
 8028e1e:	4651      	mov	r1, sl
 8028e20:	220a      	movs	r2, #10
 8028e22:	2300      	movs	r3, #0
 8028e24:	4648      	mov	r0, r9
 8028e26:	f000 fe4f 	bl	8029ac8 <__multadd>
 8028e2a:	42b5      	cmp	r5, r6
 8028e2c:	4682      	mov	sl, r0
 8028e2e:	f000 828f 	beq.w	8029350 <_dtoa_r+0xd18>
 8028e32:	4629      	mov	r1, r5
 8028e34:	220a      	movs	r2, #10
 8028e36:	2300      	movs	r3, #0
 8028e38:	4648      	mov	r0, r9
 8028e3a:	f000 fe45 	bl	8029ac8 <__multadd>
 8028e3e:	4631      	mov	r1, r6
 8028e40:	4605      	mov	r5, r0
 8028e42:	220a      	movs	r2, #10
 8028e44:	4648      	mov	r0, r9
 8028e46:	2300      	movs	r3, #0
 8028e48:	f000 fe3e 	bl	8029ac8 <__multadd>
 8028e4c:	3401      	adds	r4, #1
 8028e4e:	4606      	mov	r6, r0
 8028e50:	e7af      	b.n	8028db2 <_dtoa_r+0x77a>
 8028e52:	f1ba 0f00 	cmp.w	sl, #0
 8028e56:	f47f aeaa 	bne.w	8028bae <_dtoa_r+0x576>
 8028e5a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8028e5e:	4658      	mov	r0, fp
 8028e60:	2a00      	cmp	r2, #0
 8028e62:	f040 8494 	bne.w	802978e <_dtoa_r+0x1156>
 8028e66:	2500      	movs	r5, #0
 8028e68:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8028e6c:	4005      	ands	r5, r0
 8028e6e:	2d00      	cmp	r5, #0
 8028e70:	f43f ae9e 	beq.w	8028bb0 <_dtoa_r+0x578>
 8028e74:	990e      	ldr	r1, [sp, #56]	; 0x38
 8028e76:	980a      	ldr	r0, [sp, #40]	; 0x28
 8028e78:	1c4b      	adds	r3, r1, #1
 8028e7a:	1c42      	adds	r2, r0, #1
 8028e7c:	930e      	str	r3, [sp, #56]	; 0x38
 8028e7e:	920a      	str	r2, [sp, #40]	; 0x28
 8028e80:	2501      	movs	r5, #1
 8028e82:	e695      	b.n	8028bb0 <_dtoa_r+0x578>
 8028e84:	2101      	movs	r1, #1
 8028e86:	910f      	str	r1, [sp, #60]	; 0x3c
 8028e88:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8028e8a:	2b00      	cmp	r3, #0
 8028e8c:	f340 8329 	ble.w	80294e2 <_dtoa_r+0xeaa>
 8028e90:	461c      	mov	r4, r3
 8028e92:	9313      	str	r3, [sp, #76]	; 0x4c
 8028e94:	930b      	str	r3, [sp, #44]	; 0x2c
 8028e96:	2100      	movs	r1, #0
 8028e98:	2c17      	cmp	r4, #23
 8028e9a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8028e9e:	d90a      	bls.n	8028eb6 <_dtoa_r+0x87e>
 8028ea0:	2201      	movs	r2, #1
 8028ea2:	2304      	movs	r3, #4
 8028ea4:	005b      	lsls	r3, r3, #1
 8028ea6:	f103 0014 	add.w	r0, r3, #20
 8028eaa:	4611      	mov	r1, r2
 8028eac:	3201      	adds	r2, #1
 8028eae:	42a0      	cmp	r0, r4
 8028eb0:	d9f8      	bls.n	8028ea4 <_dtoa_r+0x86c>
 8028eb2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8028eb6:	4648      	mov	r0, r9
 8028eb8:	f000 fdd6 	bl	8029a68 <_Balloc>
 8028ebc:	2c0e      	cmp	r4, #14
 8028ebe:	9005      	str	r0, [sp, #20]
 8028ec0:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8028ec4:	f63f accf 	bhi.w	8028866 <_dtoa_r+0x22e>
 8028ec8:	2d00      	cmp	r5, #0
 8028eca:	f43f accc 	beq.w	8028866 <_dtoa_r+0x22e>
 8028ece:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8028ed0:	2f00      	cmp	r7, #0
 8028ed2:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8028ed6:	f340 833d 	ble.w	8029554 <_dtoa_r+0xf1c>
 8028eda:	489a      	ldr	r0, [pc, #616]	; (8029144 <_dtoa_r+0xb0c>)
 8028edc:	f007 060f 	and.w	r6, r7, #15
 8028ee0:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 8028ee4:	113e      	asrs	r6, r7, #4
 8028ee6:	e9d1 4500 	ldrd	r4, r5, [r1]
 8028eea:	06f1      	lsls	r1, r6, #27
 8028eec:	f140 82f5 	bpl.w	80294da <_dtoa_r+0xea2>
 8028ef0:	4f95      	ldr	r7, [pc, #596]	; (8029148 <_dtoa_r+0xb10>)
 8028ef2:	4650      	mov	r0, sl
 8028ef4:	4659      	mov	r1, fp
 8028ef6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8028efa:	f7fc fd9b 	bl	8025a34 <__aeabi_ddiv>
 8028efe:	f006 060f 	and.w	r6, r6, #15
 8028f02:	4682      	mov	sl, r0
 8028f04:	468b      	mov	fp, r1
 8028f06:	2703      	movs	r7, #3
 8028f08:	b186      	cbz	r6, 8028f2c <_dtoa_r+0x8f4>
 8028f0a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8029148 <_dtoa_r+0xb10>
 8028f0e:	4620      	mov	r0, r4
 8028f10:	4629      	mov	r1, r5
 8028f12:	07f2      	lsls	r2, r6, #31
 8028f14:	d504      	bpl.n	8028f20 <_dtoa_r+0x8e8>
 8028f16:	e9d8 2300 	ldrd	r2, r3, [r8]
 8028f1a:	f7fc fc61 	bl	80257e0 <__aeabi_dmul>
 8028f1e:	3701      	adds	r7, #1
 8028f20:	1076      	asrs	r6, r6, #1
 8028f22:	f108 0808 	add.w	r8, r8, #8
 8028f26:	d1f4      	bne.n	8028f12 <_dtoa_r+0x8da>
 8028f28:	4604      	mov	r4, r0
 8028f2a:	460d      	mov	r5, r1
 8028f2c:	4650      	mov	r0, sl
 8028f2e:	4659      	mov	r1, fp
 8028f30:	4622      	mov	r2, r4
 8028f32:	462b      	mov	r3, r5
 8028f34:	f7fc fd7e 	bl	8025a34 <__aeabi_ddiv>
 8028f38:	4682      	mov	sl, r0
 8028f3a:	468b      	mov	fp, r1
 8028f3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8028f3e:	b153      	cbz	r3, 8028f56 <_dtoa_r+0x91e>
 8028f40:	2300      	movs	r3, #0
 8028f42:	4650      	mov	r0, sl
 8028f44:	4659      	mov	r1, fp
 8028f46:	2200      	movs	r2, #0
 8028f48:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8028f4c:	f7fc feba 	bl	8025cc4 <__aeabi_dcmplt>
 8028f50:	2800      	cmp	r0, #0
 8028f52:	f040 8424 	bne.w	802979e <_dtoa_r+0x1166>
 8028f56:	4638      	mov	r0, r7
 8028f58:	f7fc fbdc 	bl	8025714 <__aeabi_i2d>
 8028f5c:	4652      	mov	r2, sl
 8028f5e:	465b      	mov	r3, fp
 8028f60:	f7fc fc3e 	bl	80257e0 <__aeabi_dmul>
 8028f64:	2300      	movs	r3, #0
 8028f66:	2200      	movs	r2, #0
 8028f68:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8028f6c:	f7fc fa86 	bl	802547c <__adddf3>
 8028f70:	4604      	mov	r4, r0
 8028f72:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028f74:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8028f78:	2800      	cmp	r0, #0
 8028f7a:	f000 8275 	beq.w	8029468 <_dtoa_r+0xe30>
 8028f7e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8028f80:	961b      	str	r6, [sp, #108]	; 0x6c
 8028f82:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8028f84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8028f86:	2900      	cmp	r1, #0
 8028f88:	f000 8338 	beq.w	80295fc <_dtoa_r+0xfc4>
 8028f8c:	4a6d      	ldr	r2, [pc, #436]	; (8029144 <_dtoa_r+0xb0c>)
 8028f8e:	2100      	movs	r1, #0
 8028f90:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8028f94:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8028f98:	2000      	movs	r0, #0
 8028f9a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8028f9e:	f7fc fd49 	bl	8025a34 <__aeabi_ddiv>
 8028fa2:	462b      	mov	r3, r5
 8028fa4:	4622      	mov	r2, r4
 8028fa6:	f7fc fa67 	bl	8025478 <__aeabi_dsub>
 8028faa:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8028fae:	4659      	mov	r1, fp
 8028fb0:	4650      	mov	r0, sl
 8028fb2:	f7fc feaf 	bl	8025d14 <__aeabi_d2iz>
 8028fb6:	4605      	mov	r5, r0
 8028fb8:	f7fc fbac 	bl	8025714 <__aeabi_i2d>
 8028fbc:	4602      	mov	r2, r0
 8028fbe:	460b      	mov	r3, r1
 8028fc0:	4650      	mov	r0, sl
 8028fc2:	4659      	mov	r1, fp
 8028fc4:	f7fc fa58 	bl	8025478 <__aeabi_dsub>
 8028fc8:	3530      	adds	r5, #48	; 0x30
 8028fca:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8028fce:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8028fd2:	fa5f fb85 	uxtb.w	fp, r5
 8028fd6:	f808 bb01 	strb.w	fp, [r8], #1
 8028fda:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8028fde:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8028fe2:	f7fc fe8d 	bl	8025d00 <__aeabi_dcmpgt>
 8028fe6:	2800      	cmp	r0, #0
 8028fe8:	f040 841d 	bne.w	8029826 <_dtoa_r+0x11ee>
 8028fec:	2100      	movs	r1, #0
 8028fee:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8028ff2:	2000      	movs	r0, #0
 8028ff4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8028ff8:	f7fc fa3e 	bl	8025478 <__aeabi_dsub>
 8028ffc:	4602      	mov	r2, r0
 8028ffe:	460b      	mov	r3, r1
 8029000:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8029004:	f7fc fe7c 	bl	8025d00 <__aeabi_dcmpgt>
 8029008:	2800      	cmp	r0, #0
 802900a:	f040 8432 	bne.w	8029872 <_dtoa_r+0x123a>
 802900e:	2e01      	cmp	r6, #1
 8029010:	f340 829c 	ble.w	802954c <_dtoa_r+0xf14>
 8029014:	9905      	ldr	r1, [sp, #20]
 8029016:	ea6f 0708 	mvn.w	r7, r8
 802901a:	198e      	adds	r6, r1, r6
 802901c:	19bc      	adds	r4, r7, r6
 802901e:	2300      	movs	r3, #0
 8029020:	f004 0501 	and.w	r5, r4, #1
 8029024:	2200      	movs	r2, #0
 8029026:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802902a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 802902e:	961a      	str	r6, [sp, #104]	; 0x68
 8029030:	9518      	str	r5, [sp, #96]	; 0x60
 8029032:	f7fc fbd5 	bl	80257e0 <__aeabi_dmul>
 8029036:	2300      	movs	r3, #0
 8029038:	2200      	movs	r2, #0
 802903a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802903e:	4604      	mov	r4, r0
 8029040:	460d      	mov	r5, r1
 8029042:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8029046:	f7fc fbcb 	bl	80257e0 <__aeabi_dmul>
 802904a:	460f      	mov	r7, r1
 802904c:	4606      	mov	r6, r0
 802904e:	f7fc fe61 	bl	8025d14 <__aeabi_d2iz>
 8029052:	4683      	mov	fp, r0
 8029054:	f7fc fb5e 	bl	8025714 <__aeabi_i2d>
 8029058:	4602      	mov	r2, r0
 802905a:	460b      	mov	r3, r1
 802905c:	4630      	mov	r0, r6
 802905e:	4639      	mov	r1, r7
 8029060:	f7fc fa0a 	bl	8025478 <__aeabi_dsub>
 8029064:	46c2      	mov	sl, r8
 8029066:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 802906a:	fa5f fb82 	uxtb.w	fp, r2
 802906e:	f80a bb01 	strb.w	fp, [sl], #1
 8029072:	4622      	mov	r2, r4
 8029074:	462b      	mov	r3, r5
 8029076:	4606      	mov	r6, r0
 8029078:	460f      	mov	r7, r1
 802907a:	46d0      	mov	r8, sl
 802907c:	f7fc fe22 	bl	8025cc4 <__aeabi_dcmplt>
 8029080:	2800      	cmp	r0, #0
 8029082:	f040 80e3 	bne.w	802924c <_dtoa_r+0xc14>
 8029086:	2100      	movs	r1, #0
 8029088:	4632      	mov	r2, r6
 802908a:	463b      	mov	r3, r7
 802908c:	2000      	movs	r0, #0
 802908e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8029092:	f7fc f9f1 	bl	8025478 <__aeabi_dsub>
 8029096:	4622      	mov	r2, r4
 8029098:	462b      	mov	r3, r5
 802909a:	f7fc fe13 	bl	8025cc4 <__aeabi_dcmplt>
 802909e:	2800      	cmp	r0, #0
 80290a0:	f040 83c7 	bne.w	8029832 <_dtoa_r+0x11fa>
 80290a4:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 80290a8:	45f2      	cmp	sl, lr
 80290aa:	f000 824f 	beq.w	802954c <_dtoa_r+0xf14>
 80290ae:	9818      	ldr	r0, [sp, #96]	; 0x60
 80290b0:	2800      	cmp	r0, #0
 80290b2:	d041      	beq.n	8029138 <_dtoa_r+0xb00>
 80290b4:	2300      	movs	r3, #0
 80290b6:	2200      	movs	r2, #0
 80290b8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80290bc:	4620      	mov	r0, r4
 80290be:	4629      	mov	r1, r5
 80290c0:	f7fc fb8e 	bl	80257e0 <__aeabi_dmul>
 80290c4:	2300      	movs	r3, #0
 80290c6:	2200      	movs	r2, #0
 80290c8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80290cc:	4604      	mov	r4, r0
 80290ce:	460d      	mov	r5, r1
 80290d0:	4630      	mov	r0, r6
 80290d2:	4639      	mov	r1, r7
 80290d4:	f7fc fb84 	bl	80257e0 <__aeabi_dmul>
 80290d8:	460f      	mov	r7, r1
 80290da:	4606      	mov	r6, r0
 80290dc:	f7fc fe1a 	bl	8025d14 <__aeabi_d2iz>
 80290e0:	4680      	mov	r8, r0
 80290e2:	f7fc fb17 	bl	8025714 <__aeabi_i2d>
 80290e6:	4602      	mov	r2, r0
 80290e8:	460b      	mov	r3, r1
 80290ea:	4630      	mov	r0, r6
 80290ec:	4639      	mov	r1, r7
 80290ee:	f7fc f9c3 	bl	8025478 <__aeabi_dsub>
 80290f2:	f108 0330 	add.w	r3, r8, #48	; 0x30
 80290f6:	fa5f fb83 	uxtb.w	fp, r3
 80290fa:	f80a bb01 	strb.w	fp, [sl], #1
 80290fe:	4622      	mov	r2, r4
 8029100:	462b      	mov	r3, r5
 8029102:	4606      	mov	r6, r0
 8029104:	460f      	mov	r7, r1
 8029106:	46d0      	mov	r8, sl
 8029108:	f7fc fddc 	bl	8025cc4 <__aeabi_dcmplt>
 802910c:	2800      	cmp	r0, #0
 802910e:	f040 809d 	bne.w	802924c <_dtoa_r+0xc14>
 8029112:	2100      	movs	r1, #0
 8029114:	4632      	mov	r2, r6
 8029116:	463b      	mov	r3, r7
 8029118:	2000      	movs	r0, #0
 802911a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802911e:	f7fc f9ab 	bl	8025478 <__aeabi_dsub>
 8029122:	4622      	mov	r2, r4
 8029124:	462b      	mov	r3, r5
 8029126:	f7fc fdcd 	bl	8025cc4 <__aeabi_dcmplt>
 802912a:	2800      	cmp	r0, #0
 802912c:	f040 8381 	bne.w	8029832 <_dtoa_r+0x11fa>
 8029130:	991a      	ldr	r1, [sp, #104]	; 0x68
 8029132:	458a      	cmp	sl, r1
 8029134:	f000 820a 	beq.w	802954c <_dtoa_r+0xf14>
 8029138:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 802913c:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8029140:	e051      	b.n	80291e6 <_dtoa_r+0xbae>
 8029142:	bf00      	nop
 8029144:	0802c620 	.word	0x0802c620
 8029148:	0802c6e8 	.word	0x0802c6e8
 802914c:	2100      	movs	r1, #0
 802914e:	2000      	movs	r0, #0
 8029150:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8029154:	f7fc f990 	bl	8025478 <__aeabi_dsub>
 8029158:	4622      	mov	r2, r4
 802915a:	462b      	mov	r3, r5
 802915c:	f7fc fdb2 	bl	8025cc4 <__aeabi_dcmplt>
 8029160:	2300      	movs	r3, #0
 8029162:	2200      	movs	r2, #0
 8029164:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029168:	2800      	cmp	r0, #0
 802916a:	f040 8360 	bne.w	802982e <_dtoa_r+0x11f6>
 802916e:	4620      	mov	r0, r4
 8029170:	4629      	mov	r1, r5
 8029172:	f7fc fb35 	bl	80257e0 <__aeabi_dmul>
 8029176:	2300      	movs	r3, #0
 8029178:	2200      	movs	r2, #0
 802917a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802917e:	4604      	mov	r4, r0
 8029180:	460d      	mov	r5, r1
 8029182:	4630      	mov	r0, r6
 8029184:	4639      	mov	r1, r7
 8029186:	f7fc fb2b 	bl	80257e0 <__aeabi_dmul>
 802918a:	460f      	mov	r7, r1
 802918c:	4606      	mov	r6, r0
 802918e:	f7fc fdc1 	bl	8025d14 <__aeabi_d2iz>
 8029192:	4680      	mov	r8, r0
 8029194:	f7fc fabe 	bl	8025714 <__aeabi_i2d>
 8029198:	4602      	mov	r2, r0
 802919a:	460b      	mov	r3, r1
 802919c:	4630      	mov	r0, r6
 802919e:	4639      	mov	r1, r7
 80291a0:	f7fc f96a 	bl	8025478 <__aeabi_dsub>
 80291a4:	f108 0330 	add.w	r3, r8, #48	; 0x30
 80291a8:	fa5f fb83 	uxtb.w	fp, r3
 80291ac:	f80a bb01 	strb.w	fp, [sl], #1
 80291b0:	4622      	mov	r2, r4
 80291b2:	462b      	mov	r3, r5
 80291b4:	4606      	mov	r6, r0
 80291b6:	460f      	mov	r7, r1
 80291b8:	f7fc fd84 	bl	8025cc4 <__aeabi_dcmplt>
 80291bc:	46d0      	mov	r8, sl
 80291be:	4632      	mov	r2, r6
 80291c0:	463b      	mov	r3, r7
 80291c2:	2800      	cmp	r0, #0
 80291c4:	d140      	bne.n	8029248 <_dtoa_r+0xc10>
 80291c6:	2100      	movs	r1, #0
 80291c8:	2000      	movs	r0, #0
 80291ca:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80291ce:	f7fc f953 	bl	8025478 <__aeabi_dsub>
 80291d2:	4622      	mov	r2, r4
 80291d4:	462b      	mov	r3, r5
 80291d6:	f7fc fd75 	bl	8025cc4 <__aeabi_dcmplt>
 80291da:	2800      	cmp	r0, #0
 80291dc:	f040 8327 	bne.w	802982e <_dtoa_r+0x11f6>
 80291e0:	45ca      	cmp	sl, r9
 80291e2:	f000 81b1 	beq.w	8029548 <_dtoa_r+0xf10>
 80291e6:	2300      	movs	r3, #0
 80291e8:	4620      	mov	r0, r4
 80291ea:	4629      	mov	r1, r5
 80291ec:	2200      	movs	r2, #0
 80291ee:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80291f2:	f7fc faf5 	bl	80257e0 <__aeabi_dmul>
 80291f6:	2300      	movs	r3, #0
 80291f8:	2200      	movs	r2, #0
 80291fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80291fe:	4604      	mov	r4, r0
 8029200:	460d      	mov	r5, r1
 8029202:	4630      	mov	r0, r6
 8029204:	4639      	mov	r1, r7
 8029206:	f7fc faeb 	bl	80257e0 <__aeabi_dmul>
 802920a:	460f      	mov	r7, r1
 802920c:	4606      	mov	r6, r0
 802920e:	f7fc fd81 	bl	8025d14 <__aeabi_d2iz>
 8029212:	4683      	mov	fp, r0
 8029214:	f7fc fa7e 	bl	8025714 <__aeabi_i2d>
 8029218:	4602      	mov	r2, r0
 802921a:	460b      	mov	r3, r1
 802921c:	4630      	mov	r0, r6
 802921e:	4639      	mov	r1, r7
 8029220:	f7fc f92a 	bl	8025478 <__aeabi_dsub>
 8029224:	46d0      	mov	r8, sl
 8029226:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 802922a:	fa5f fb82 	uxtb.w	fp, r2
 802922e:	f808 bb01 	strb.w	fp, [r8], #1
 8029232:	4622      	mov	r2, r4
 8029234:	462b      	mov	r3, r5
 8029236:	4606      	mov	r6, r0
 8029238:	460f      	mov	r7, r1
 802923a:	f7fc fd43 	bl	8025cc4 <__aeabi_dcmplt>
 802923e:	46c2      	mov	sl, r8
 8029240:	4632      	mov	r2, r6
 8029242:	463b      	mov	r3, r7
 8029244:	2800      	cmp	r0, #0
 8029246:	d081      	beq.n	802914c <_dtoa_r+0xb14>
 8029248:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 802924c:	991b      	ldr	r1, [sp, #108]	; 0x6c
 802924e:	9109      	str	r1, [sp, #36]	; 0x24
 8029250:	e40c      	b.n	8028a6c <_dtoa_r+0x434>
 8029252:	2000      	movs	r0, #0
 8029254:	900f      	str	r0, [sp, #60]	; 0x3c
 8029256:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 802925a:	9809      	ldr	r0, [sp, #36]	; 0x24
 802925c:	eb0e 0200 	add.w	r2, lr, r0
 8029260:	1c54      	adds	r4, r2, #1
 8029262:	2c00      	cmp	r4, #0
 8029264:	9213      	str	r2, [sp, #76]	; 0x4c
 8029266:	940b      	str	r4, [sp, #44]	; 0x2c
 8029268:	f73f ae15 	bgt.w	8028e96 <_dtoa_r+0x85e>
 802926c:	2100      	movs	r1, #0
 802926e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8029272:	e620      	b.n	8028eb6 <_dtoa_r+0x87e>
 8029274:	2101      	movs	r1, #1
 8029276:	910f      	str	r1, [sp, #60]	; 0x3c
 8029278:	e7ed      	b.n	8029256 <_dtoa_r+0xc1e>
 802927a:	2200      	movs	r2, #0
 802927c:	920f      	str	r2, [sp, #60]	; 0x3c
 802927e:	e603      	b.n	8028e88 <_dtoa_r+0x850>
 8029280:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8029282:	2c00      	cmp	r4, #0
 8029284:	f73f ab02 	bgt.w	802888c <_dtoa_r+0x254>
 8029288:	f040 82ee 	bne.w	8029868 <_dtoa_r+0x1230>
 802928c:	2300      	movs	r3, #0
 802928e:	2200      	movs	r2, #0
 8029290:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8029294:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8029298:	f7fc faa2 	bl	80257e0 <__aeabi_dmul>
 802929c:	4652      	mov	r2, sl
 802929e:	465b      	mov	r3, fp
 80292a0:	f7fc fd24 	bl	8025cec <__aeabi_dcmpge>
 80292a4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80292a6:	970d      	str	r7, [sp, #52]	; 0x34
 80292a8:	2800      	cmp	r0, #0
 80292aa:	f000 80b6 	beq.w	802941a <_dtoa_r+0xde2>
 80292ae:	9829      	ldr	r0, [sp, #164]	; 0xa4
 80292b0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80292b4:	43c1      	mvns	r1, r0
 80292b6:	9109      	str	r1, [sp, #36]	; 0x24
 80292b8:	4648      	mov	r0, r9
 80292ba:	4639      	mov	r1, r7
 80292bc:	f000 fbfa 	bl	8029ab4 <_Bfree>
 80292c0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80292c2:	2c00      	cmp	r4, #0
 80292c4:	f43f abd2 	beq.w	8028a6c <_dtoa_r+0x434>
 80292c8:	4648      	mov	r0, r9
 80292ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80292cc:	f000 fbf2 	bl	8029ab4 <_Bfree>
 80292d0:	f7ff bbcc 	b.w	8028a6c <_dtoa_r+0x434>
 80292d4:	4648      	mov	r0, r9
 80292d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80292d8:	f000 fed0 	bl	802a07c <__pow5mult>
 80292dc:	900c      	str	r0, [sp, #48]	; 0x30
 80292de:	e454      	b.n	8028b8a <_dtoa_r+0x552>
 80292e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80292e2:	2a00      	cmp	r2, #0
 80292e4:	f000 824c 	beq.w	8029780 <_dtoa_r+0x1148>
 80292e8:	f201 4733 	addw	r7, r1, #1075	; 0x433
 80292ec:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80292ee:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80292f0:	e411      	b.n	8028b16 <_dtoa_r+0x4de>
 80292f2:	4611      	mov	r1, r2
 80292f4:	4650      	mov	r0, sl
 80292f6:	f8cd c00c 	str.w	ip, [sp, #12]
 80292fa:	9204      	str	r2, [sp, #16]
 80292fc:	f000 ffcc 	bl	802a298 <__mcmp>
 8029300:	9a04      	ldr	r2, [sp, #16]
 8029302:	4603      	mov	r3, r0
 8029304:	4611      	mov	r1, r2
 8029306:	4648      	mov	r0, r9
 8029308:	9304      	str	r3, [sp, #16]
 802930a:	f000 fbd3 	bl	8029ab4 <_Bfree>
 802930e:	9b04      	ldr	r3, [sp, #16]
 8029310:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8029314:	2b00      	cmp	r3, #0
 8029316:	f47f ad6d 	bne.w	8028df4 <_dtoa_r+0x7bc>
 802931a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 802931c:	2800      	cmp	r0, #0
 802931e:	f47f ad69 	bne.w	8028df4 <_dtoa_r+0x7bc>
 8029322:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8029324:	2900      	cmp	r1, #0
 8029326:	f47f ad65 	bne.w	8028df4 <_dtoa_r+0x7bc>
 802932a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 802932e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8029332:	46da      	mov	sl, fp
 8029334:	46e3      	mov	fp, ip
 8029336:	f000 80f1 	beq.w	802951c <_dtoa_r+0xee4>
 802933a:	f1ba 0f00 	cmp.w	sl, #0
 802933e:	dd01      	ble.n	8029344 <_dtoa_r+0xd0c>
 8029340:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8029344:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8029348:	960d      	str	r6, [sp, #52]	; 0x34
 802934a:	f808 bb01 	strb.w	fp, [r8], #1
 802934e:	e4cb      	b.n	8028ce8 <_dtoa_r+0x6b0>
 8029350:	4629      	mov	r1, r5
 8029352:	4648      	mov	r0, r9
 8029354:	220a      	movs	r2, #10
 8029356:	2300      	movs	r3, #0
 8029358:	f000 fbb6 	bl	8029ac8 <__multadd>
 802935c:	3401      	adds	r4, #1
 802935e:	4605      	mov	r5, r0
 8029360:	4606      	mov	r6, r0
 8029362:	e526      	b.n	8028db2 <_dtoa_r+0x77a>
 8029364:	4639      	mov	r1, r7
 8029366:	980c      	ldr	r0, [sp, #48]	; 0x30
 8029368:	f7fe fff0 	bl	802834c <quorem>
 802936c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802936e:	9905      	ldr	r1, [sp, #20]
 8029370:	2501      	movs	r5, #1
 8029372:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8029376:	42ab      	cmp	r3, r5
 8029378:	f881 b000 	strb.w	fp, [r1]
 802937c:	f77f ac78 	ble.w	8028c70 <_dtoa_r+0x638>
 8029380:	4648      	mov	r0, r9
 8029382:	990c      	ldr	r1, [sp, #48]	; 0x30
 8029384:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8029386:	220a      	movs	r2, #10
 8029388:	f000 fb9e 	bl	8029ac8 <__multadd>
 802938c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8029390:	900c      	str	r0, [sp, #48]	; 0x30
 8029392:	4606      	mov	r6, r0
 8029394:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029398:	e45a      	b.n	8028c50 <_dtoa_r+0x618>
 802939a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802939c:	9c05      	ldr	r4, [sp, #20]
 802939e:	1c59      	adds	r1, r3, #1
 80293a0:	2031      	movs	r0, #49	; 0x31
 80293a2:	9109      	str	r1, [sp, #36]	; 0x24
 80293a4:	7020      	strb	r0, [r4, #0]
 80293a6:	e49f      	b.n	8028ce8 <_dtoa_r+0x6b0>
 80293a8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80293aa:	4639      	mov	r1, r7
 80293ac:	f000 ff74 	bl	802a298 <__mcmp>
 80293b0:	2800      	cmp	r0, #0
 80293b2:	f6bf ac2a 	bge.w	8028c0a <_dtoa_r+0x5d2>
 80293b6:	4648      	mov	r0, r9
 80293b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80293ba:	220a      	movs	r2, #10
 80293bc:	2300      	movs	r3, #0
 80293be:	f000 fb83 	bl	8029ac8 <__multadd>
 80293c2:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80293c6:	900c      	str	r0, [sp, #48]	; 0x30
 80293c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80293ca:	f108 3cff 	add.w	ip, r8, #4294967295
 80293ce:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80293d2:	2800      	cmp	r0, #0
 80293d4:	f040 823d 	bne.w	8029852 <_dtoa_r+0x121a>
 80293d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80293da:	910b      	str	r1, [sp, #44]	; 0x2c
 80293dc:	e415      	b.n	8028c0a <_dtoa_r+0x5d2>
 80293de:	6938      	ldr	r0, [r7, #16]
 80293e0:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 80293e4:	6910      	ldr	r0, [r2, #16]
 80293e6:	f000 fc8b 	bl	8029d00 <__hi0bits>
 80293ea:	f1c0 0320 	rsb	r3, r0, #32
 80293ee:	f7ff bbe4 	b.w	8028bba <_dtoa_r+0x582>
 80293f2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80293f4:	2a02      	cmp	r2, #2
 80293f6:	f77f ac0c 	ble.w	8028c12 <_dtoa_r+0x5da>
 80293fa:	2b00      	cmp	r3, #0
 80293fc:	f47f af57 	bne.w	80292ae <_dtoa_r+0xc76>
 8029400:	4639      	mov	r1, r7
 8029402:	2205      	movs	r2, #5
 8029404:	4648      	mov	r0, r9
 8029406:	f000 fb5f 	bl	8029ac8 <__multadd>
 802940a:	4607      	mov	r7, r0
 802940c:	4639      	mov	r1, r7
 802940e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8029410:	f000 ff42 	bl	802a298 <__mcmp>
 8029414:	2800      	cmp	r0, #0
 8029416:	f77f af4a 	ble.w	80292ae <_dtoa_r+0xc76>
 802941a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802941c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029420:	2531      	movs	r5, #49	; 0x31
 8029422:	1c53      	adds	r3, r2, #1
 8029424:	f808 5b01 	strb.w	r5, [r8], #1
 8029428:	9309      	str	r3, [sp, #36]	; 0x24
 802942a:	e745      	b.n	80292b8 <_dtoa_r+0xc80>
 802942c:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8029430:	f108 31ff 	add.w	r1, r8, #4294967295
 8029434:	f47f ab16 	bne.w	8028a64 <_dtoa_r+0x42c>
 8029438:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 802943c:	9c05      	ldr	r4, [sp, #20]
 802943e:	4688      	mov	r8, r1
 8029440:	f7ff baf8 	b.w	8028a34 <_dtoa_r+0x3fc>
 8029444:	4638      	mov	r0, r7
 8029446:	f7fc f965 	bl	8025714 <__aeabi_i2d>
 802944a:	4602      	mov	r2, r0
 802944c:	460b      	mov	r3, r1
 802944e:	4650      	mov	r0, sl
 8029450:	4659      	mov	r1, fp
 8029452:	f7fc f9c5 	bl	80257e0 <__aeabi_dmul>
 8029456:	2300      	movs	r3, #0
 8029458:	2200      	movs	r2, #0
 802945a:	f2c4 031c 	movt	r3, #16412	; 0x401c
 802945e:	f7fc f80d 	bl	802547c <__adddf3>
 8029462:	4604      	mov	r4, r0
 8029464:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8029468:	2300      	movs	r3, #0
 802946a:	2200      	movs	r2, #0
 802946c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8029470:	4650      	mov	r0, sl
 8029472:	4659      	mov	r1, fp
 8029474:	f7fc f800 	bl	8025478 <__aeabi_dsub>
 8029478:	4622      	mov	r2, r4
 802947a:	462b      	mov	r3, r5
 802947c:	4682      	mov	sl, r0
 802947e:	468b      	mov	fp, r1
 8029480:	f7fc fc3e 	bl	8025d00 <__aeabi_dcmpgt>
 8029484:	4607      	mov	r7, r0
 8029486:	2800      	cmp	r0, #0
 8029488:	f040 80b5 	bne.w	80295f6 <_dtoa_r+0xfbe>
 802948c:	4622      	mov	r2, r4
 802948e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8029492:	4650      	mov	r0, sl
 8029494:	4659      	mov	r1, fp
 8029496:	f7fc fc15 	bl	8025cc4 <__aeabi_dcmplt>
 802949a:	2800      	cmp	r0, #0
 802949c:	d056      	beq.n	802954c <_dtoa_r+0xf14>
 802949e:	970d      	str	r7, [sp, #52]	; 0x34
 80294a0:	e705      	b.n	80292ae <_dtoa_r+0xc76>
 80294a2:	4648      	mov	r0, r9
 80294a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80294a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80294a8:	f000 fde8 	bl	802a07c <__pow5mult>
 80294ac:	900c      	str	r0, [sp, #48]	; 0x30
 80294ae:	f7ff bb6c 	b.w	8028b8a <_dtoa_r+0x552>
 80294b2:	9c05      	ldr	r4, [sp, #20]
 80294b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80294b6:	2130      	movs	r1, #48	; 0x30
 80294b8:	7021      	strb	r1, [r4, #0]
 80294ba:	4621      	mov	r1, r4
 80294bc:	1c58      	adds	r0, r3, #1
 80294be:	2231      	movs	r2, #49	; 0x31
 80294c0:	9009      	str	r0, [sp, #36]	; 0x24
 80294c2:	700a      	strb	r2, [r1, #0]
 80294c4:	f7ff bad2 	b.w	8028a6c <_dtoa_r+0x434>
 80294c8:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80294ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80294cc:	9110      	str	r1, [sp, #64]	; 0x40
 80294ce:	1bcd      	subs	r5, r1, r7
 80294d0:	195c      	adds	r4, r3, r5
 80294d2:	9411      	str	r4, [sp, #68]	; 0x44
 80294d4:	2500      	movs	r5, #0
 80294d6:	f7ff bb18 	b.w	8028b0a <_dtoa_r+0x4d2>
 80294da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 80294de:	2702      	movs	r7, #2
 80294e0:	e512      	b.n	8028f08 <_dtoa_r+0x8d0>
 80294e2:	2401      	movs	r4, #1
 80294e4:	9413      	str	r4, [sp, #76]	; 0x4c
 80294e6:	940b      	str	r4, [sp, #44]	; 0x2c
 80294e8:	9429      	str	r4, [sp, #164]	; 0xa4
 80294ea:	e6bf      	b.n	802926c <_dtoa_r+0xc34>
 80294ec:	2b00      	cmp	r3, #0
 80294ee:	46e3      	mov	fp, ip
 80294f0:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80294f4:	4664      	mov	r4, ip
 80294f6:	f77f af25 	ble.w	8029344 <_dtoa_r+0xd0c>
 80294fa:	2201      	movs	r2, #1
 80294fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80294fe:	4648      	mov	r0, r9
 8029500:	f000 fe06 	bl	802a110 <__lshift>
 8029504:	4639      	mov	r1, r7
 8029506:	900c      	str	r0, [sp, #48]	; 0x30
 8029508:	f000 fec6 	bl	802a298 <__mcmp>
 802950c:	2800      	cmp	r0, #0
 802950e:	f340 8199 	ble.w	8029844 <_dtoa_r+0x120c>
 8029512:	2c39      	cmp	r4, #57	; 0x39
 8029514:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8029518:	f47f af14 	bne.w	8029344 <_dtoa_r+0xd0c>
 802951c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8029520:	960d      	str	r6, [sp, #52]	; 0x34
 8029522:	2239      	movs	r2, #57	; 0x39
 8029524:	f808 2b01 	strb.w	r2, [r8], #1
 8029528:	f7ff bbb9 	b.w	8028c9e <_dtoa_r+0x666>
 802952c:	d103      	bne.n	8029536 <_dtoa_r+0xefe>
 802952e:	f01b 0f01 	tst.w	fp, #1
 8029532:	f47f abb2 	bne.w	8028c9a <_dtoa_r+0x662>
 8029536:	4641      	mov	r1, r8
 8029538:	4688      	mov	r8, r1
 802953a:	3901      	subs	r1, #1
 802953c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8029540:	2a30      	cmp	r2, #48	; 0x30
 8029542:	d0f9      	beq.n	8029538 <_dtoa_r+0xf00>
 8029544:	f7ff bbd0 	b.w	8028ce8 <_dtoa_r+0x6b0>
 8029548:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 802954c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8029550:	f7ff b989 	b.w	8028866 <_dtoa_r+0x22e>
 8029554:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8029556:	426c      	negs	r4, r5
 8029558:	2c00      	cmp	r4, #0
 802955a:	f000 811b 	beq.w	8029794 <_dtoa_r+0x115c>
 802955e:	4bb7      	ldr	r3, [pc, #732]	; (802983c <_dtoa_r+0x1204>)
 8029560:	f004 010f 	and.w	r1, r4, #15
 8029564:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 8029568:	e9d2 2300 	ldrd	r2, r3, [r2]
 802956c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8029570:	f7fc f936 	bl	80257e0 <__aeabi_dmul>
 8029574:	1124      	asrs	r4, r4, #4
 8029576:	4682      	mov	sl, r0
 8029578:	468b      	mov	fp, r1
 802957a:	f000 8177 	beq.w	802986c <_dtoa_r+0x1234>
 802957e:	4db0      	ldr	r5, [pc, #704]	; (8029840 <_dtoa_r+0x1208>)
 8029580:	2702      	movs	r7, #2
 8029582:	07e3      	lsls	r3, r4, #31
 8029584:	d504      	bpl.n	8029590 <_dtoa_r+0xf58>
 8029586:	e9d5 2300 	ldrd	r2, r3, [r5]
 802958a:	f7fc f929 	bl	80257e0 <__aeabi_dmul>
 802958e:	3701      	adds	r7, #1
 8029590:	3508      	adds	r5, #8
 8029592:	1064      	asrs	r4, r4, #1
 8029594:	d1f5      	bne.n	8029582 <_dtoa_r+0xf4a>
 8029596:	4682      	mov	sl, r0
 8029598:	468b      	mov	fp, r1
 802959a:	e4cf      	b.n	8028f3c <_dtoa_r+0x904>
 802959c:	980d      	ldr	r0, [sp, #52]	; 0x34
 802959e:	6841      	ldr	r1, [r0, #4]
 80295a0:	4648      	mov	r0, r9
 80295a2:	f000 fa61 	bl	8029a68 <_Balloc>
 80295a6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80295a8:	6929      	ldr	r1, [r5, #16]
 80295aa:	1c8b      	adds	r3, r1, #2
 80295ac:	4629      	mov	r1, r5
 80295ae:	009a      	lsls	r2, r3, #2
 80295b0:	4604      	mov	r4, r0
 80295b2:	310c      	adds	r1, #12
 80295b4:	f100 000c 	add.w	r0, r0, #12
 80295b8:	f7fc fd00 	bl	8025fbc <memcpy>
 80295bc:	4648      	mov	r0, r9
 80295be:	4621      	mov	r1, r4
 80295c0:	2201      	movs	r2, #1
 80295c2:	f000 fda5 	bl	802a110 <__lshift>
 80295c6:	4606      	mov	r6, r0
 80295c8:	f7ff bbe7 	b.w	8028d9a <_dtoa_r+0x762>
 80295cc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80295d0:	46e3      	mov	fp, ip
 80295d2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80295d6:	d0a1      	beq.n	802951c <_dtoa_r+0xee4>
 80295d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80295dc:	960d      	str	r6, [sp, #52]	; 0x34
 80295de:	f10c 0e01 	add.w	lr, ip, #1
 80295e2:	f808 eb01 	strb.w	lr, [r8], #1
 80295e6:	f7ff bb7f 	b.w	8028ce8 <_dtoa_r+0x6b0>
 80295ea:	46e3      	mov	fp, ip
 80295ec:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80295f0:	960d      	str	r6, [sp, #52]	; 0x34
 80295f2:	f7ff bb46 	b.w	8028c82 <_dtoa_r+0x64a>
 80295f6:	2700      	movs	r7, #0
 80295f8:	970d      	str	r7, [sp, #52]	; 0x34
 80295fa:	e70e      	b.n	802941a <_dtoa_r+0xde2>
 80295fc:	4b8f      	ldr	r3, [pc, #572]	; (802983c <_dtoa_r+0x1204>)
 80295fe:	f106 38ff 	add.w	r8, r6, #4294967295
 8029602:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 8029606:	4622      	mov	r2, r4
 8029608:	462b      	mov	r3, r5
 802960a:	e9d0 0100 	ldrd	r0, r1, [r0]
 802960e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8029612:	f7fc f8e5 	bl	80257e0 <__aeabi_dmul>
 8029616:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 802961a:	4659      	mov	r1, fp
 802961c:	4650      	mov	r0, sl
 802961e:	f7fc fb79 	bl	8025d14 <__aeabi_d2iz>
 8029622:	4604      	mov	r4, r0
 8029624:	f7fc f876 	bl	8025714 <__aeabi_i2d>
 8029628:	4602      	mov	r2, r0
 802962a:	460b      	mov	r3, r1
 802962c:	4650      	mov	r0, sl
 802962e:	4659      	mov	r1, fp
 8029630:	f7fb ff22 	bl	8025478 <__aeabi_dsub>
 8029634:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029638:	3430      	adds	r4, #48	; 0x30
 802963a:	2e01      	cmp	r6, #1
 802963c:	4682      	mov	sl, r0
 802963e:	468b      	mov	fp, r1
 8029640:	f808 4b01 	strb.w	r4, [r8], #1
 8029644:	f000 8081 	beq.w	802974a <_dtoa_r+0x1112>
 8029648:	9f05      	ldr	r7, [sp, #20]
 802964a:	2300      	movs	r3, #0
 802964c:	1e7d      	subs	r5, r7, #1
 802964e:	eb05 0a06 	add.w	sl, r5, r6
 8029652:	2200      	movs	r2, #0
 8029654:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029658:	f8cd a00c 	str.w	sl, [sp, #12]
 802965c:	f7fc f8c0 	bl	80257e0 <__aeabi_dmul>
 8029660:	43fe      	mvns	r6, r7
 8029662:	eb06 040a 	add.w	r4, r6, sl
 8029666:	460f      	mov	r7, r1
 8029668:	4606      	mov	r6, r0
 802966a:	f7fc fb53 	bl	8025d14 <__aeabi_d2iz>
 802966e:	f004 0501 	and.w	r5, r4, #1
 8029672:	4604      	mov	r4, r0
 8029674:	f7fc f84e 	bl	8025714 <__aeabi_i2d>
 8029678:	4602      	mov	r2, r0
 802967a:	460b      	mov	r3, r1
 802967c:	4630      	mov	r0, r6
 802967e:	4639      	mov	r1, r7
 8029680:	f7fb fefa 	bl	8025478 <__aeabi_dsub>
 8029684:	f8dd c014 	ldr.w	ip, [sp, #20]
 8029688:	3430      	adds	r4, #48	; 0x30
 802968a:	f88c 4001 	strb.w	r4, [ip, #1]
 802968e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8029692:	45e0      	cmp	r8, ip
 8029694:	4682      	mov	sl, r0
 8029696:	468b      	mov	fp, r1
 8029698:	4647      	mov	r7, r8
 802969a:	d054      	beq.n	8029746 <_dtoa_r+0x110e>
 802969c:	b1f5      	cbz	r5, 80296dc <_dtoa_r+0x10a4>
 802969e:	2300      	movs	r3, #0
 80296a0:	2200      	movs	r2, #0
 80296a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80296a6:	f8cd c00c 	str.w	ip, [sp, #12]
 80296aa:	f7fc f899 	bl	80257e0 <__aeabi_dmul>
 80296ae:	468b      	mov	fp, r1
 80296b0:	4682      	mov	sl, r0
 80296b2:	f7fc fb2f 	bl	8025d14 <__aeabi_d2iz>
 80296b6:	4605      	mov	r5, r0
 80296b8:	f7fc f82c 	bl	8025714 <__aeabi_i2d>
 80296bc:	4647      	mov	r7, r8
 80296be:	4602      	mov	r2, r0
 80296c0:	460b      	mov	r3, r1
 80296c2:	4650      	mov	r0, sl
 80296c4:	4659      	mov	r1, fp
 80296c6:	3530      	adds	r5, #48	; 0x30
 80296c8:	f7fb fed6 	bl	8025478 <__aeabi_dsub>
 80296cc:	f807 5f01 	strb.w	r5, [r7, #1]!
 80296d0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80296d4:	4567      	cmp	r7, ip
 80296d6:	4682      	mov	sl, r0
 80296d8:	468b      	mov	fp, r1
 80296da:	d034      	beq.n	8029746 <_dtoa_r+0x110e>
 80296dc:	4650      	mov	r0, sl
 80296de:	4659      	mov	r1, fp
 80296e0:	4666      	mov	r6, ip
 80296e2:	2300      	movs	r3, #0
 80296e4:	2200      	movs	r2, #0
 80296e6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80296ea:	f7fc f879 	bl	80257e0 <__aeabi_dmul>
 80296ee:	460d      	mov	r5, r1
 80296f0:	4604      	mov	r4, r0
 80296f2:	f7fc fb0f 	bl	8025d14 <__aeabi_d2iz>
 80296f6:	4682      	mov	sl, r0
 80296f8:	f7fc f80c 	bl	8025714 <__aeabi_i2d>
 80296fc:	4602      	mov	r2, r0
 80296fe:	460b      	mov	r3, r1
 8029700:	4620      	mov	r0, r4
 8029702:	4629      	mov	r1, r5
 8029704:	f7fb feb8 	bl	8025478 <__aeabi_dsub>
 8029708:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 802970c:	2300      	movs	r3, #0
 802970e:	2200      	movs	r2, #0
 8029710:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029714:	f807 4f01 	strb.w	r4, [r7, #1]!
 8029718:	f7fc f862 	bl	80257e0 <__aeabi_dmul>
 802971c:	460d      	mov	r5, r1
 802971e:	4604      	mov	r4, r0
 8029720:	f7fc faf8 	bl	8025d14 <__aeabi_d2iz>
 8029724:	4683      	mov	fp, r0
 8029726:	f7fb fff5 	bl	8025714 <__aeabi_i2d>
 802972a:	4602      	mov	r2, r0
 802972c:	460b      	mov	r3, r1
 802972e:	4620      	mov	r0, r4
 8029730:	4629      	mov	r1, r5
 8029732:	f7fb fea1 	bl	8025478 <__aeabi_dsub>
 8029736:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 802973a:	f807 2f01 	strb.w	r2, [r7, #1]!
 802973e:	42b7      	cmp	r7, r6
 8029740:	d1cf      	bne.n	80296e2 <_dtoa_r+0x10aa>
 8029742:	4682      	mov	sl, r0
 8029744:	468b      	mov	fp, r1
 8029746:	991a      	ldr	r1, [sp, #104]	; 0x68
 8029748:	4488      	add	r8, r1
 802974a:	2300      	movs	r3, #0
 802974c:	2200      	movs	r2, #0
 802974e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8029752:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8029756:	f7fb fe91 	bl	802547c <__adddf3>
 802975a:	4652      	mov	r2, sl
 802975c:	465b      	mov	r3, fp
 802975e:	f7fc fab1 	bl	8025cc4 <__aeabi_dcmplt>
 8029762:	2800      	cmp	r0, #0
 8029764:	d048      	beq.n	80297f8 <_dtoa_r+0x11c0>
 8029766:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8029768:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 802976c:	9409      	str	r4, [sp, #36]	; 0x24
 802976e:	f7ff b959 	b.w	8028a24 <_dtoa_r+0x3ec>
 8029772:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8029776:	2700      	movs	r7, #0
 8029778:	ebc0 040c 	rsb	r4, r0, ip
 802977c:	f7ff b9cb 	b.w	8028b16 <_dtoa_r+0x4de>
 8029780:	991c      	ldr	r1, [sp, #112]	; 0x70
 8029782:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8029784:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8029786:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 802978a:	f7ff b9c4 	b.w	8028b16 <_dtoa_r+0x4de>
 802978e:	4655      	mov	r5, sl
 8029790:	f7ff ba0e 	b.w	8028bb0 <_dtoa_r+0x578>
 8029794:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8029798:	2702      	movs	r7, #2
 802979a:	f7ff bbcf 	b.w	8028f3c <_dtoa_r+0x904>
 802979e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80297a0:	2d00      	cmp	r5, #0
 80297a2:	f43f ae4f 	beq.w	8029444 <_dtoa_r+0xe0c>
 80297a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80297a8:	2a00      	cmp	r2, #0
 80297aa:	f77f aecf 	ble.w	802954c <_dtoa_r+0xf14>
 80297ae:	2300      	movs	r3, #0
 80297b0:	2200      	movs	r2, #0
 80297b2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80297b6:	4650      	mov	r0, sl
 80297b8:	4659      	mov	r1, fp
 80297ba:	f7fc f811 	bl	80257e0 <__aeabi_dmul>
 80297be:	4682      	mov	sl, r0
 80297c0:	1c78      	adds	r0, r7, #1
 80297c2:	468b      	mov	fp, r1
 80297c4:	f7fb ffa6 	bl	8025714 <__aeabi_i2d>
 80297c8:	4602      	mov	r2, r0
 80297ca:	460b      	mov	r3, r1
 80297cc:	4650      	mov	r0, sl
 80297ce:	4659      	mov	r1, fp
 80297d0:	f7fc f806 	bl	80257e0 <__aeabi_dmul>
 80297d4:	2300      	movs	r3, #0
 80297d6:	2200      	movs	r2, #0
 80297d8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80297dc:	f7fb fe4e 	bl	802547c <__adddf3>
 80297e0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80297e4:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80297e6:	f10c 3eff 	add.w	lr, ip, #4294967295
 80297ea:	4604      	mov	r4, r0
 80297ec:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 80297f0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80297f4:	f7ff bbc6 	b.w	8028f84 <_dtoa_r+0x94c>
 80297f8:	2100      	movs	r1, #0
 80297fa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80297fe:	2000      	movs	r0, #0
 8029800:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8029804:	f7fb fe38 	bl	8025478 <__aeabi_dsub>
 8029808:	4652      	mov	r2, sl
 802980a:	465b      	mov	r3, fp
 802980c:	f7fc fa78 	bl	8025d00 <__aeabi_dcmpgt>
 8029810:	2800      	cmp	r0, #0
 8029812:	f43f ae9b 	beq.w	802954c <_dtoa_r+0xf14>
 8029816:	4643      	mov	r3, r8
 8029818:	4698      	mov	r8, r3
 802981a:	f103 33ff 	add.w	r3, r3, #4294967295
 802981e:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 8029822:	2830      	cmp	r0, #48	; 0x30
 8029824:	d0f8      	beq.n	8029818 <_dtoa_r+0x11e0>
 8029826:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8029828:	9409      	str	r4, [sp, #36]	; 0x24
 802982a:	f7ff b91f 	b.w	8028a6c <_dtoa_r+0x434>
 802982e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8029832:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8029834:	9009      	str	r0, [sp, #36]	; 0x24
 8029836:	f7ff b8f5 	b.w	8028a24 <_dtoa_r+0x3ec>
 802983a:	bf00      	nop
 802983c:	0802c620 	.word	0x0802c620
 8029840:	0802c6e8 	.word	0x0802c6e8
 8029844:	f47f ad7e 	bne.w	8029344 <_dtoa_r+0xd0c>
 8029848:	f01b 0f01 	tst.w	fp, #1
 802984c:	f43f ad7a 	beq.w	8029344 <_dtoa_r+0xd0c>
 8029850:	e65f      	b.n	8029512 <_dtoa_r+0xeda>
 8029852:	2300      	movs	r3, #0
 8029854:	4648      	mov	r0, r9
 8029856:	990d      	ldr	r1, [sp, #52]	; 0x34
 8029858:	220a      	movs	r2, #10
 802985a:	f000 f935 	bl	8029ac8 <__multadd>
 802985e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8029860:	900d      	str	r0, [sp, #52]	; 0x34
 8029862:	930b      	str	r3, [sp, #44]	; 0x2c
 8029864:	f7ff b9d1 	b.w	8028c0a <_dtoa_r+0x5d2>
 8029868:	2700      	movs	r7, #0
 802986a:	e618      	b.n	802949e <_dtoa_r+0xe66>
 802986c:	2702      	movs	r7, #2
 802986e:	f7ff bb65 	b.w	8028f3c <_dtoa_r+0x904>
 8029872:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8029874:	9209      	str	r2, [sp, #36]	; 0x24
 8029876:	f7ff b8d5 	b.w	8028a24 <_dtoa_r+0x3ec>
 802987a:	2501      	movs	r5, #1
 802987c:	f7fe bfba 	b.w	80287f4 <_dtoa_r+0x1bc>
 8029880:	f43f a9ae 	beq.w	8028be0 <_dtoa_r+0x5a8>
 8029884:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 8029888:	f7ff ba66 	b.w	8028d58 <_dtoa_r+0x720>
 802988c:	f3af 8000 	nop.w

08029890 <_setlocale_r>:
 8029890:	b510      	push	{r4, lr}
 8029892:	4614      	mov	r4, r2
 8029894:	b122      	cbz	r2, 80298a0 <_setlocale_r+0x10>
 8029896:	4610      	mov	r0, r2
 8029898:	490a      	ldr	r1, [pc, #40]	; (80298c4 <_setlocale_r+0x34>)
 802989a:	f7fc fddd 	bl	8026458 <strcmp>
 802989e:	b908      	cbnz	r0, 80298a4 <_setlocale_r+0x14>
 80298a0:	4809      	ldr	r0, [pc, #36]	; (80298c8 <_setlocale_r+0x38>)
 80298a2:	bd10      	pop	{r4, pc}
 80298a4:	4620      	mov	r0, r4
 80298a6:	4908      	ldr	r1, [pc, #32]	; (80298c8 <_setlocale_r+0x38>)
 80298a8:	f7fc fdd6 	bl	8026458 <strcmp>
 80298ac:	2800      	cmp	r0, #0
 80298ae:	d0f7      	beq.n	80298a0 <_setlocale_r+0x10>
 80298b0:	4620      	mov	r0, r4
 80298b2:	4906      	ldr	r1, [pc, #24]	; (80298cc <_setlocale_r+0x3c>)
 80298b4:	f7fc fdd0 	bl	8026458 <strcmp>
 80298b8:	4b03      	ldr	r3, [pc, #12]	; (80298c8 <_setlocale_r+0x38>)
 80298ba:	2800      	cmp	r0, #0
 80298bc:	bf0c      	ite	eq
 80298be:	4618      	moveq	r0, r3
 80298c0:	2000      	movne	r0, #0
 80298c2:	bd10      	pop	{r4, pc}
 80298c4:	0802c604 	.word	0x0802c604
 80298c8:	0802c588 	.word	0x0802c588
 80298cc:	0802c5b0 	.word	0x0802c5b0

080298d0 <__locale_charset>:
 80298d0:	f240 606c 	movw	r0, #1644	; 0x66c
 80298d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80298d8:	4770      	bx	lr
 80298da:	bf00      	nop

080298dc <__locale_mb_cur_max>:
 80298dc:	f240 638c 	movw	r3, #1676	; 0x68c
 80298e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80298e4:	6818      	ldr	r0, [r3, #0]
 80298e6:	4770      	bx	lr

080298e8 <__locale_msgcharset>:
 80298e8:	f240 6014 	movw	r0, #1556	; 0x614
 80298ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80298f0:	4770      	bx	lr
 80298f2:	bf00      	nop

080298f4 <__locale_cjk_lang>:
 80298f4:	2000      	movs	r0, #0
 80298f6:	4770      	bx	lr

080298f8 <_localeconv_r>:
 80298f8:	f240 6034 	movw	r0, #1588	; 0x634
 80298fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8029900:	4770      	bx	lr
 8029902:	bf00      	nop

08029904 <setlocale>:
 8029904:	b410      	push	{r4}
 8029906:	f240 6310 	movw	r3, #1552	; 0x610
 802990a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802990e:	4604      	mov	r4, r0
 8029910:	6818      	ldr	r0, [r3, #0]
 8029912:	460a      	mov	r2, r1
 8029914:	4621      	mov	r1, r4
 8029916:	bc10      	pop	{r4}
 8029918:	f7ff bfba 	b.w	8029890 <_setlocale_r>

0802991c <localeconv>:
 802991c:	f240 6034 	movw	r0, #1588	; 0x634
 8029920:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8029924:	4770      	bx	lr
 8029926:	bf00      	nop

08029928 <memchr>:
 8029928:	0783      	lsls	r3, r0, #30
 802992a:	b4f0      	push	{r4, r5, r6, r7}
 802992c:	b2c9      	uxtb	r1, r1
 802992e:	f000 8096 	beq.w	8029a5e <memchr+0x136>
 8029932:	1e53      	subs	r3, r2, #1
 8029934:	2a00      	cmp	r2, #0
 8029936:	f000 8094 	beq.w	8029a62 <memchr+0x13a>
 802993a:	7802      	ldrb	r2, [r0, #0]
 802993c:	428a      	cmp	r2, r1
 802993e:	d00b      	beq.n	8029958 <memchr+0x30>
 8029940:	1c42      	adds	r2, r0, #1
 8029942:	07d8      	lsls	r0, r3, #31
 8029944:	d51a      	bpl.n	802997c <memchr+0x54>
 8029946:	f012 0f03 	tst.w	r2, #3
 802994a:	4610      	mov	r0, r2
 802994c:	d01c      	beq.n	8029988 <memchr+0x60>
 802994e:	7814      	ldrb	r4, [r2, #0]
 8029950:	3b01      	subs	r3, #1
 8029952:	3201      	adds	r2, #1
 8029954:	428c      	cmp	r4, r1
 8029956:	d111      	bne.n	802997c <memchr+0x54>
 8029958:	bcf0      	pop	{r4, r5, r6, r7}
 802995a:	4770      	bx	lr
 802995c:	2b00      	cmp	r3, #0
 802995e:	d07c      	beq.n	8029a5a <memchr+0x132>
 8029960:	7812      	ldrb	r2, [r2, #0]
 8029962:	3b01      	subs	r3, #1
 8029964:	428a      	cmp	r2, r1
 8029966:	d0f7      	beq.n	8029958 <memchr+0x30>
 8029968:	f014 0f03 	tst.w	r4, #3
 802996c:	4620      	mov	r0, r4
 802996e:	f104 0201 	add.w	r2, r4, #1
 8029972:	d009      	beq.n	8029988 <memchr+0x60>
 8029974:	7824      	ldrb	r4, [r4, #0]
 8029976:	3b01      	subs	r3, #1
 8029978:	428c      	cmp	r4, r1
 802997a:	d0ed      	beq.n	8029958 <memchr+0x30>
 802997c:	f012 0f03 	tst.w	r2, #3
 8029980:	4610      	mov	r0, r2
 8029982:	f102 0401 	add.w	r4, r2, #1
 8029986:	d1e9      	bne.n	802995c <memchr+0x34>
 8029988:	2b03      	cmp	r3, #3
 802998a:	d93f      	bls.n	8029a0c <memchr+0xe4>
 802998c:	6804      	ldr	r4, [r0, #0]
 802998e:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8029992:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8029996:	ea85 0704 	eor.w	r7, r5, r4
 802999a:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 802999e:	ea22 0207 	bic.w	r2, r2, r7
 80299a2:	1f1e      	subs	r6, r3, #4
 80299a4:	1d04      	adds	r4, r0, #4
 80299a6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80299aa:	f3c6 0780 	ubfx	r7, r6, #2, #1
 80299ae:	d12d      	bne.n	8029a0c <memchr+0xe4>
 80299b0:	2e03      	cmp	r6, #3
 80299b2:	4633      	mov	r3, r6
 80299b4:	d929      	bls.n	8029a0a <memchr+0xe2>
 80299b6:	b167      	cbz	r7, 80299d2 <memchr+0xaa>
 80299b8:	4620      	mov	r0, r4
 80299ba:	3404      	adds	r4, #4
 80299bc:	6806      	ldr	r6, [r0, #0]
 80299be:	ea85 0206 	eor.w	r2, r5, r6
 80299c2:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 80299c6:	ea26 0202 	bic.w	r2, r6, r2
 80299ca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80299ce:	d019      	beq.n	8029a04 <memchr+0xdc>
 80299d0:	e01c      	b.n	8029a0c <memchr+0xe4>
 80299d2:	1d26      	adds	r6, r4, #4
 80299d4:	4620      	mov	r0, r4
 80299d6:	6824      	ldr	r4, [r4, #0]
 80299d8:	ea85 0204 	eor.w	r2, r5, r4
 80299dc:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80299e0:	ea24 0202 	bic.w	r2, r4, r2
 80299e4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80299e8:	d110      	bne.n	8029a0c <memchr+0xe4>
 80299ea:	6834      	ldr	r4, [r6, #0]
 80299ec:	ea85 0204 	eor.w	r2, r5, r4
 80299f0:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80299f4:	ea24 0202 	bic.w	r2, r4, r2
 80299f8:	3b04      	subs	r3, #4
 80299fa:	1d34      	adds	r4, r6, #4
 80299fc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8029a00:	4630      	mov	r0, r6
 8029a02:	d103      	bne.n	8029a0c <memchr+0xe4>
 8029a04:	3b04      	subs	r3, #4
 8029a06:	2b03      	cmp	r3, #3
 8029a08:	d8e3      	bhi.n	80299d2 <memchr+0xaa>
 8029a0a:	4620      	mov	r0, r4
 8029a0c:	1e5d      	subs	r5, r3, #1
 8029a0e:	b323      	cbz	r3, 8029a5a <memchr+0x132>
 8029a10:	7803      	ldrb	r3, [r0, #0]
 8029a12:	428b      	cmp	r3, r1
 8029a14:	d0a0      	beq.n	8029958 <memchr+0x30>
 8029a16:	1c43      	adds	r3, r0, #1
 8029a18:	2200      	movs	r2, #0
 8029a1a:	07e8      	lsls	r0, r5, #31
 8029a1c:	d514      	bpl.n	8029a48 <memchr+0x120>
 8029a1e:	4618      	mov	r0, r3
 8029a20:	2201      	movs	r2, #1
 8029a22:	7804      	ldrb	r4, [r0, #0]
 8029a24:	3301      	adds	r3, #1
 8029a26:	428c      	cmp	r4, r1
 8029a28:	d096      	beq.n	8029958 <memchr+0x30>
 8029a2a:	4295      	cmp	r5, r2
 8029a2c:	4618      	mov	r0, r3
 8029a2e:	f103 0401 	add.w	r4, r3, #1
 8029a32:	f102 0202 	add.w	r2, r2, #2
 8029a36:	d00e      	beq.n	8029a56 <memchr+0x12e>
 8029a38:	781b      	ldrb	r3, [r3, #0]
 8029a3a:	428b      	cmp	r3, r1
 8029a3c:	d08c      	beq.n	8029958 <memchr+0x30>
 8029a3e:	1c63      	adds	r3, r4, #1
 8029a40:	4620      	mov	r0, r4
 8029a42:	7824      	ldrb	r4, [r4, #0]
 8029a44:	428c      	cmp	r4, r1
 8029a46:	d087      	beq.n	8029958 <memchr+0x30>
 8029a48:	4295      	cmp	r5, r2
 8029a4a:	4618      	mov	r0, r3
 8029a4c:	f103 0401 	add.w	r4, r3, #1
 8029a50:	f102 0202 	add.w	r2, r2, #2
 8029a54:	d1f0      	bne.n	8029a38 <memchr+0x110>
 8029a56:	2000      	movs	r0, #0
 8029a58:	e77e      	b.n	8029958 <memchr+0x30>
 8029a5a:	4618      	mov	r0, r3
 8029a5c:	e77c      	b.n	8029958 <memchr+0x30>
 8029a5e:	4613      	mov	r3, r2
 8029a60:	e792      	b.n	8029988 <memchr+0x60>
 8029a62:	4610      	mov	r0, r2
 8029a64:	e778      	b.n	8029958 <memchr+0x30>
 8029a66:	bf00      	nop

08029a68 <_Balloc>:
 8029a68:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8029a6a:	b570      	push	{r4, r5, r6, lr}
 8029a6c:	4605      	mov	r5, r0
 8029a6e:	460c      	mov	r4, r1
 8029a70:	b14b      	cbz	r3, 8029a86 <_Balloc+0x1e>
 8029a72:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8029a76:	b180      	cbz	r0, 8029a9a <_Balloc+0x32>
 8029a78:	6801      	ldr	r1, [r0, #0]
 8029a7a:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 8029a7e:	2300      	movs	r3, #0
 8029a80:	6103      	str	r3, [r0, #16]
 8029a82:	60c3      	str	r3, [r0, #12]
 8029a84:	bd70      	pop	{r4, r5, r6, pc}
 8029a86:	2104      	movs	r1, #4
 8029a88:	2221      	movs	r2, #33	; 0x21
 8029a8a:	f7f1 faf9 	bl	801b080 <_calloc_r>
 8029a8e:	4603      	mov	r3, r0
 8029a90:	64e8      	str	r0, [r5, #76]	; 0x4c
 8029a92:	2800      	cmp	r0, #0
 8029a94:	d1ed      	bne.n	8029a72 <_Balloc+0xa>
 8029a96:	2000      	movs	r0, #0
 8029a98:	bd70      	pop	{r4, r5, r6, pc}
 8029a9a:	2101      	movs	r1, #1
 8029a9c:	fa01 f604 	lsl.w	r6, r1, r4
 8029aa0:	1d72      	adds	r2, r6, #5
 8029aa2:	4628      	mov	r0, r5
 8029aa4:	0092      	lsls	r2, r2, #2
 8029aa6:	f7f1 faeb 	bl	801b080 <_calloc_r>
 8029aaa:	2800      	cmp	r0, #0
 8029aac:	d0f3      	beq.n	8029a96 <_Balloc+0x2e>
 8029aae:	6044      	str	r4, [r0, #4]
 8029ab0:	6086      	str	r6, [r0, #8]
 8029ab2:	e7e4      	b.n	8029a7e <_Balloc+0x16>

08029ab4 <_Bfree>:
 8029ab4:	b131      	cbz	r1, 8029ac4 <_Bfree+0x10>
 8029ab6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8029ab8:	684a      	ldr	r2, [r1, #4]
 8029aba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8029abe:	6008      	str	r0, [r1, #0]
 8029ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8029ac4:	4770      	bx	lr
 8029ac6:	bf00      	nop

08029ac8 <__multadd>:
 8029ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8029acc:	460e      	mov	r6, r1
 8029ace:	6949      	ldr	r1, [r1, #20]
 8029ad0:	6937      	ldr	r7, [r6, #16]
 8029ad2:	b28c      	uxth	r4, r1
 8029ad4:	0c0d      	lsrs	r5, r1, #16
 8029ad6:	fb02 3304 	mla	r3, r2, r4, r3
 8029ada:	fb02 f105 	mul.w	r1, r2, r5
 8029ade:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 8029ae2:	f106 0418 	add.w	r4, r6, #24
 8029ae6:	b29b      	uxth	r3, r3
 8029ae8:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 8029aec:	f844 3c04 	str.w	r3, [r4, #-4]
 8029af0:	2301      	movs	r3, #1
 8029af2:	1e79      	subs	r1, r7, #1
 8029af4:	0c2d      	lsrs	r5, r5, #16
 8029af6:	429f      	cmp	r7, r3
 8029af8:	4680      	mov	r8, r0
 8029afa:	f001 0001 	and.w	r0, r1, #1
 8029afe:	dd39      	ble.n	8029b74 <__multadd+0xac>
 8029b00:	b198      	cbz	r0, 8029b2a <__multadd+0x62>
 8029b02:	6824      	ldr	r4, [r4, #0]
 8029b04:	b2a3      	uxth	r3, r4
 8029b06:	0c21      	lsrs	r1, r4, #16
 8029b08:	fb02 5503 	mla	r5, r2, r3, r5
 8029b0c:	fb02 f101 	mul.w	r1, r2, r1
 8029b10:	b2ab      	uxth	r3, r5
 8029b12:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 8029b16:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 8029b1a:	f106 041c 	add.w	r4, r6, #28
 8029b1e:	2302      	movs	r3, #2
 8029b20:	0c05      	lsrs	r5, r0, #16
 8029b22:	429f      	cmp	r7, r3
 8029b24:	f844 1c04 	str.w	r1, [r4, #-4]
 8029b28:	dd24      	ble.n	8029b74 <__multadd+0xac>
 8029b2a:	6820      	ldr	r0, [r4, #0]
 8029b2c:	b281      	uxth	r1, r0
 8029b2e:	0c00      	lsrs	r0, r0, #16
 8029b30:	fb02 5101 	mla	r1, r2, r1, r5
 8029b34:	fb02 f000 	mul.w	r0, r2, r0
 8029b38:	4625      	mov	r5, r4
 8029b3a:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8029b3e:	b289      	uxth	r1, r1
 8029b40:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8029b44:	f845 1b04 	str.w	r1, [r5], #4
 8029b48:	6864      	ldr	r4, [r4, #4]
 8029b4a:	fa1f fc84 	uxth.w	ip, r4
 8029b4e:	0c21      	lsrs	r1, r4, #16
 8029b50:	fb02 fc0c 	mul.w	ip, r2, ip
 8029b54:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 8029b58:	fb02 f101 	mul.w	r1, r2, r1
 8029b5c:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8029b60:	462c      	mov	r4, r5
 8029b62:	3302      	adds	r3, #2
 8029b64:	b285      	uxth	r5, r0
 8029b66:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 8029b6a:	0c0d      	lsrs	r5, r1, #16
 8029b6c:	429f      	cmp	r7, r3
 8029b6e:	f844 0b04 	str.w	r0, [r4], #4
 8029b72:	dcda      	bgt.n	8029b2a <__multadd+0x62>
 8029b74:	b13d      	cbz	r5, 8029b86 <__multadd+0xbe>
 8029b76:	68b2      	ldr	r2, [r6, #8]
 8029b78:	4297      	cmp	r7, r2
 8029b7a:	da07      	bge.n	8029b8c <__multadd+0xc4>
 8029b7c:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 8029b80:	3701      	adds	r7, #1
 8029b82:	6155      	str	r5, [r2, #20]
 8029b84:	6137      	str	r7, [r6, #16]
 8029b86:	4630      	mov	r0, r6
 8029b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8029b8c:	6873      	ldr	r3, [r6, #4]
 8029b8e:	4640      	mov	r0, r8
 8029b90:	1c59      	adds	r1, r3, #1
 8029b92:	f7ff ff69 	bl	8029a68 <_Balloc>
 8029b96:	6931      	ldr	r1, [r6, #16]
 8029b98:	1c8a      	adds	r2, r1, #2
 8029b9a:	4604      	mov	r4, r0
 8029b9c:	f106 010c 	add.w	r1, r6, #12
 8029ba0:	f100 000c 	add.w	r0, r0, #12
 8029ba4:	0092      	lsls	r2, r2, #2
 8029ba6:	f7fc fa09 	bl	8025fbc <memcpy>
 8029baa:	6870      	ldr	r0, [r6, #4]
 8029bac:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8029bb0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8029bb4:	6031      	str	r1, [r6, #0]
 8029bb6:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8029bba:	4626      	mov	r6, r4
 8029bbc:	e7de      	b.n	8029b7c <__multadd+0xb4>
 8029bbe:	bf00      	nop

08029bc0 <__s2b>:
 8029bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029bc4:	f648 6639 	movw	r6, #36409	; 0x8e39
 8029bc8:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 8029bcc:	461f      	mov	r7, r3
 8029bce:	f103 0308 	add.w	r3, r3, #8
 8029bd2:	fb86 4503 	smull	r4, r5, r6, r3
 8029bd6:	17dc      	asrs	r4, r3, #31
 8029bd8:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 8029bdc:	2e01      	cmp	r6, #1
 8029bde:	4605      	mov	r5, r0
 8029be0:	4689      	mov	r9, r1
 8029be2:	4690      	mov	r8, r2
 8029be4:	f340 808a 	ble.w	8029cfc <__s2b+0x13c>
 8029be8:	2401      	movs	r4, #1
 8029bea:	2100      	movs	r1, #0
 8029bec:	0064      	lsls	r4, r4, #1
 8029bee:	3101      	adds	r1, #1
 8029bf0:	42a6      	cmp	r6, r4
 8029bf2:	dcfb      	bgt.n	8029bec <__s2b+0x2c>
 8029bf4:	4628      	mov	r0, r5
 8029bf6:	f7ff ff37 	bl	8029a68 <_Balloc>
 8029bfa:	4601      	mov	r1, r0
 8029bfc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8029bfe:	2201      	movs	r2, #1
 8029c00:	f1b8 0f09 	cmp.w	r8, #9
 8029c04:	6148      	str	r0, [r1, #20]
 8029c06:	610a      	str	r2, [r1, #16]
 8029c08:	dd73      	ble.n	8029cf2 <__s2b+0x132>
 8029c0a:	f109 0609 	add.w	r6, r9, #9
 8029c0e:	eb09 0408 	add.w	r4, r9, r8
 8029c12:	7833      	ldrb	r3, [r6, #0]
 8029c14:	ea6f 0a06 	mvn.w	sl, r6
 8029c18:	220a      	movs	r2, #10
 8029c1a:	eb04 0c0a 	add.w	ip, r4, sl
 8029c1e:	3b30      	subs	r3, #48	; 0x30
 8029c20:	4628      	mov	r0, r5
 8029c22:	eb09 0b02 	add.w	fp, r9, r2
 8029c26:	f00c 0a01 	and.w	sl, ip, #1
 8029c2a:	f7ff ff4d 	bl	8029ac8 <__multadd>
 8029c2e:	45a3      	cmp	fp, r4
 8029c30:	4601      	mov	r1, r0
 8029c32:	d023      	beq.n	8029c7c <__s2b+0xbc>
 8029c34:	f1ba 0f00 	cmp.w	sl, #0
 8029c38:	d00b      	beq.n	8029c52 <__s2b+0x92>
 8029c3a:	f89b 3000 	ldrb.w	r3, [fp]
 8029c3e:	220a      	movs	r2, #10
 8029c40:	3b30      	subs	r3, #48	; 0x30
 8029c42:	4628      	mov	r0, r5
 8029c44:	f7ff ff40 	bl	8029ac8 <__multadd>
 8029c48:	f109 0b0b 	add.w	fp, r9, #11
 8029c4c:	45a3      	cmp	fp, r4
 8029c4e:	4601      	mov	r1, r0
 8029c50:	d014      	beq.n	8029c7c <__s2b+0xbc>
 8029c52:	46d9      	mov	r9, fp
 8029c54:	220a      	movs	r2, #10
 8029c56:	f819 3b01 	ldrb.w	r3, [r9], #1
 8029c5a:	4628      	mov	r0, r5
 8029c5c:	3b30      	subs	r3, #48	; 0x30
 8029c5e:	f7ff ff33 	bl	8029ac8 <__multadd>
 8029c62:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8029c66:	4601      	mov	r1, r0
 8029c68:	220a      	movs	r2, #10
 8029c6a:	3b30      	subs	r3, #48	; 0x30
 8029c6c:	4628      	mov	r0, r5
 8029c6e:	f7ff ff2b 	bl	8029ac8 <__multadd>
 8029c72:	f109 0b01 	add.w	fp, r9, #1
 8029c76:	45a3      	cmp	fp, r4
 8029c78:	4601      	mov	r1, r0
 8029c7a:	d1ea      	bne.n	8029c52 <__s2b+0x92>
 8029c7c:	eb06 0308 	add.w	r3, r6, r8
 8029c80:	f1a3 0908 	sub.w	r9, r3, #8
 8029c84:	4547      	cmp	r7, r8
 8029c86:	dd31      	ble.n	8029cec <__s2b+0x12c>
 8029c88:	464c      	mov	r4, r9
 8029c8a:	220a      	movs	r2, #10
 8029c8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8029c90:	4628      	mov	r0, r5
 8029c92:	3b30      	subs	r3, #48	; 0x30
 8029c94:	f7ff ff18 	bl	8029ac8 <__multadd>
 8029c98:	ebc8 0707 	rsb	r7, r8, r7
 8029c9c:	444f      	add	r7, r9
 8029c9e:	ea6f 0609 	mvn.w	r6, r9
 8029ca2:	eb07 0906 	add.w	r9, r7, r6
 8029ca6:	42bc      	cmp	r4, r7
 8029ca8:	f009 0601 	and.w	r6, r9, #1
 8029cac:	4601      	mov	r1, r0
 8029cae:	d01d      	beq.n	8029cec <__s2b+0x12c>
 8029cb0:	b14e      	cbz	r6, 8029cc6 <__s2b+0x106>
 8029cb2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8029cb6:	220a      	movs	r2, #10
 8029cb8:	3b30      	subs	r3, #48	; 0x30
 8029cba:	4628      	mov	r0, r5
 8029cbc:	f7ff ff04 	bl	8029ac8 <__multadd>
 8029cc0:	42bc      	cmp	r4, r7
 8029cc2:	4601      	mov	r1, r0
 8029cc4:	d012      	beq.n	8029cec <__s2b+0x12c>
 8029cc6:	4626      	mov	r6, r4
 8029cc8:	220a      	movs	r2, #10
 8029cca:	f816 3b01 	ldrb.w	r3, [r6], #1
 8029cce:	4628      	mov	r0, r5
 8029cd0:	3b30      	subs	r3, #48	; 0x30
 8029cd2:	f7ff fef9 	bl	8029ac8 <__multadd>
 8029cd6:	7863      	ldrb	r3, [r4, #1]
 8029cd8:	4601      	mov	r1, r0
 8029cda:	220a      	movs	r2, #10
 8029cdc:	3b30      	subs	r3, #48	; 0x30
 8029cde:	4628      	mov	r0, r5
 8029ce0:	f7ff fef2 	bl	8029ac8 <__multadd>
 8029ce4:	1c74      	adds	r4, r6, #1
 8029ce6:	42bc      	cmp	r4, r7
 8029ce8:	4601      	mov	r1, r0
 8029cea:	d1ec      	bne.n	8029cc6 <__s2b+0x106>
 8029cec:	4608      	mov	r0, r1
 8029cee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8029cf2:	f109 090a 	add.w	r9, r9, #10
 8029cf6:	f04f 0809 	mov.w	r8, #9
 8029cfa:	e7c3      	b.n	8029c84 <__s2b+0xc4>
 8029cfc:	2100      	movs	r1, #0
 8029cfe:	e779      	b.n	8029bf4 <__s2b+0x34>

08029d00 <__hi0bits>:
 8029d00:	0c02      	lsrs	r2, r0, #16
 8029d02:	4603      	mov	r3, r0
 8029d04:	d116      	bne.n	8029d34 <__hi0bits+0x34>
 8029d06:	0403      	lsls	r3, r0, #16
 8029d08:	2010      	movs	r0, #16
 8029d0a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8029d0e:	d101      	bne.n	8029d14 <__hi0bits+0x14>
 8029d10:	3008      	adds	r0, #8
 8029d12:	021b      	lsls	r3, r3, #8
 8029d14:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8029d18:	d101      	bne.n	8029d1e <__hi0bits+0x1e>
 8029d1a:	3004      	adds	r0, #4
 8029d1c:	011b      	lsls	r3, r3, #4
 8029d1e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8029d22:	d101      	bne.n	8029d28 <__hi0bits+0x28>
 8029d24:	3002      	adds	r0, #2
 8029d26:	009b      	lsls	r3, r3, #2
 8029d28:	2b00      	cmp	r3, #0
 8029d2a:	db02      	blt.n	8029d32 <__hi0bits+0x32>
 8029d2c:	005b      	lsls	r3, r3, #1
 8029d2e:	d403      	bmi.n	8029d38 <__hi0bits+0x38>
 8029d30:	2020      	movs	r0, #32
 8029d32:	4770      	bx	lr
 8029d34:	2000      	movs	r0, #0
 8029d36:	e7e8      	b.n	8029d0a <__hi0bits+0xa>
 8029d38:	3001      	adds	r0, #1
 8029d3a:	4770      	bx	lr

08029d3c <__lo0bits>:
 8029d3c:	6803      	ldr	r3, [r0, #0]
 8029d3e:	4602      	mov	r2, r0
 8029d40:	f013 0007 	ands.w	r0, r3, #7
 8029d44:	d007      	beq.n	8029d56 <__lo0bits+0x1a>
 8029d46:	07d9      	lsls	r1, r3, #31
 8029d48:	d41f      	bmi.n	8029d8a <__lo0bits+0x4e>
 8029d4a:	0798      	lsls	r0, r3, #30
 8029d4c:	d41f      	bmi.n	8029d8e <__lo0bits+0x52>
 8029d4e:	0898      	lsrs	r0, r3, #2
 8029d50:	6010      	str	r0, [r2, #0]
 8029d52:	2002      	movs	r0, #2
 8029d54:	4770      	bx	lr
 8029d56:	b299      	uxth	r1, r3
 8029d58:	b909      	cbnz	r1, 8029d5e <__lo0bits+0x22>
 8029d5a:	0c1b      	lsrs	r3, r3, #16
 8029d5c:	2010      	movs	r0, #16
 8029d5e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8029d62:	d101      	bne.n	8029d68 <__lo0bits+0x2c>
 8029d64:	3008      	adds	r0, #8
 8029d66:	0a1b      	lsrs	r3, r3, #8
 8029d68:	0719      	lsls	r1, r3, #28
 8029d6a:	d101      	bne.n	8029d70 <__lo0bits+0x34>
 8029d6c:	3004      	adds	r0, #4
 8029d6e:	091b      	lsrs	r3, r3, #4
 8029d70:	0799      	lsls	r1, r3, #30
 8029d72:	d101      	bne.n	8029d78 <__lo0bits+0x3c>
 8029d74:	3002      	adds	r0, #2
 8029d76:	089b      	lsrs	r3, r3, #2
 8029d78:	07d9      	lsls	r1, r3, #31
 8029d7a:	d404      	bmi.n	8029d86 <__lo0bits+0x4a>
 8029d7c:	085b      	lsrs	r3, r3, #1
 8029d7e:	d101      	bne.n	8029d84 <__lo0bits+0x48>
 8029d80:	2020      	movs	r0, #32
 8029d82:	4770      	bx	lr
 8029d84:	3001      	adds	r0, #1
 8029d86:	6013      	str	r3, [r2, #0]
 8029d88:	4770      	bx	lr
 8029d8a:	2000      	movs	r0, #0
 8029d8c:	4770      	bx	lr
 8029d8e:	0859      	lsrs	r1, r3, #1
 8029d90:	6011      	str	r1, [r2, #0]
 8029d92:	2001      	movs	r0, #1
 8029d94:	4770      	bx	lr
 8029d96:	bf00      	nop

08029d98 <__i2b>:
 8029d98:	b510      	push	{r4, lr}
 8029d9a:	460c      	mov	r4, r1
 8029d9c:	2101      	movs	r1, #1
 8029d9e:	f7ff fe63 	bl	8029a68 <_Balloc>
 8029da2:	2201      	movs	r2, #1
 8029da4:	6144      	str	r4, [r0, #20]
 8029da6:	6102      	str	r2, [r0, #16]
 8029da8:	bd10      	pop	{r4, pc}
 8029daa:	bf00      	nop

08029dac <__multiply>:
 8029dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029db0:	690c      	ldr	r4, [r1, #16]
 8029db2:	6917      	ldr	r7, [r2, #16]
 8029db4:	42bc      	cmp	r4, r7
 8029db6:	b085      	sub	sp, #20
 8029db8:	460e      	mov	r6, r1
 8029dba:	4690      	mov	r8, r2
 8029dbc:	da04      	bge.n	8029dc8 <__multiply+0x1c>
 8029dbe:	4622      	mov	r2, r4
 8029dc0:	4646      	mov	r6, r8
 8029dc2:	463c      	mov	r4, r7
 8029dc4:	4688      	mov	r8, r1
 8029dc6:	4617      	mov	r7, r2
 8029dc8:	68b3      	ldr	r3, [r6, #8]
 8029dca:	6871      	ldr	r1, [r6, #4]
 8029dcc:	19e2      	adds	r2, r4, r7
 8029dce:	429a      	cmp	r2, r3
 8029dd0:	bfc8      	it	gt
 8029dd2:	3101      	addgt	r1, #1
 8029dd4:	9201      	str	r2, [sp, #4]
 8029dd6:	f7ff fe47 	bl	8029a68 <_Balloc>
 8029dda:	9901      	ldr	r1, [sp, #4]
 8029ddc:	9003      	str	r0, [sp, #12]
 8029dde:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8029de2:	3314      	adds	r3, #20
 8029de4:	3014      	adds	r0, #20
 8029de6:	4298      	cmp	r0, r3
 8029de8:	9302      	str	r3, [sp, #8]
 8029dea:	d21a      	bcs.n	8029e22 <__multiply+0x76>
 8029dec:	9902      	ldr	r1, [sp, #8]
 8029dee:	9b03      	ldr	r3, [sp, #12]
 8029df0:	43c2      	mvns	r2, r0
 8029df2:	188a      	adds	r2, r1, r2
 8029df4:	9902      	ldr	r1, [sp, #8]
 8029df6:	3318      	adds	r3, #24
 8029df8:	2500      	movs	r5, #0
 8029dfa:	4299      	cmp	r1, r3
 8029dfc:	6005      	str	r5, [r0, #0]
 8029dfe:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8029e02:	d90e      	bls.n	8029e22 <__multiply+0x76>
 8029e04:	b128      	cbz	r0, 8029e12 <__multiply+0x66>
 8029e06:	601d      	str	r5, [r3, #0]
 8029e08:	9b03      	ldr	r3, [sp, #12]
 8029e0a:	9a02      	ldr	r2, [sp, #8]
 8029e0c:	331c      	adds	r3, #28
 8029e0e:	429a      	cmp	r2, r3
 8029e10:	d907      	bls.n	8029e22 <__multiply+0x76>
 8029e12:	9802      	ldr	r0, [sp, #8]
 8029e14:	4619      	mov	r1, r3
 8029e16:	f841 5b04 	str.w	r5, [r1], #4
 8029e1a:	605d      	str	r5, [r3, #4]
 8029e1c:	1d0b      	adds	r3, r1, #4
 8029e1e:	4298      	cmp	r0, r3
 8029e20:	d8f8      	bhi.n	8029e14 <__multiply+0x68>
 8029e22:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 8029e26:	3314      	adds	r3, #20
 8029e28:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8029e2c:	f108 0714 	add.w	r7, r8, #20
 8029e30:	3414      	adds	r4, #20
 8029e32:	429f      	cmp	r7, r3
 8029e34:	9300      	str	r3, [sp, #0]
 8029e36:	f106 0c14 	add.w	ip, r6, #20
 8029e3a:	f080 80f8 	bcs.w	802a02e <__multiply+0x282>
 8029e3e:	9803      	ldr	r0, [sp, #12]
 8029e40:	3018      	adds	r0, #24
 8029e42:	f857 3b04 	ldr.w	r3, [r7], #4
 8029e46:	b29a      	uxth	r2, r3
 8029e48:	2a00      	cmp	r2, #0
 8029e4a:	d06e      	beq.n	8029f2a <__multiply+0x17e>
 8029e4c:	4661      	mov	r1, ip
 8029e4e:	f850 5c04 	ldr.w	r5, [r0, #-4]
 8029e52:	f851 6b04 	ldr.w	r6, [r1], #4
 8029e56:	b2ab      	uxth	r3, r5
 8029e58:	fa1f f886 	uxth.w	r8, r6
 8029e5c:	0c2d      	lsrs	r5, r5, #16
 8029e5e:	0c36      	lsrs	r6, r6, #16
 8029e60:	fb02 3308 	mla	r3, r2, r8, r3
 8029e64:	fb02 5606 	mla	r6, r2, r6, r5
 8029e68:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 8029e6c:	ea6f 050c 	mvn.w	r5, ip
 8029e70:	b29b      	uxth	r3, r3
 8029e72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8029e76:	1965      	adds	r5, r4, r5
 8029e78:	0c36      	lsrs	r6, r6, #16
 8029e7a:	428c      	cmp	r4, r1
 8029e7c:	f840 3c04 	str.w	r3, [r0, #-4]
 8029e80:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8029e84:	4603      	mov	r3, r0
 8029e86:	d94d      	bls.n	8029f24 <__multiply+0x178>
 8029e88:	b1cd      	cbz	r5, 8029ebe <__multiply+0x112>
 8029e8a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8029e8e:	6803      	ldr	r3, [r0, #0]
 8029e90:	fa1f f985 	uxth.w	r9, r5
 8029e94:	fa1f f883 	uxth.w	r8, r3
 8029e98:	0c2d      	lsrs	r5, r5, #16
 8029e9a:	0c1b      	lsrs	r3, r3, #16
 8029e9c:	fb02 8809 	mla	r8, r2, r9, r8
 8029ea0:	4446      	add	r6, r8
 8029ea2:	fb02 3505 	mla	r5, r2, r5, r3
 8029ea6:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 8029eaa:	4603      	mov	r3, r0
 8029eac:	b2b6      	uxth	r6, r6
 8029eae:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8029eb2:	3104      	adds	r1, #4
 8029eb4:	f843 6b04 	str.w	r6, [r3], #4
 8029eb8:	0c2e      	lsrs	r6, r5, #16
 8029eba:	428c      	cmp	r4, r1
 8029ebc:	d932      	bls.n	8029f24 <__multiply+0x178>
 8029ebe:	460d      	mov	r5, r1
 8029ec0:	f8d3 e000 	ldr.w	lr, [r3]
 8029ec4:	f855 9b04 	ldr.w	r9, [r5], #4
 8029ec8:	fa1f fa8e 	uxth.w	sl, lr
 8029ecc:	fa1f fb89 	uxth.w	fp, r9
 8029ed0:	fb02 aa0b 	mla	sl, r2, fp, sl
 8029ed4:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8029ed8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8029edc:	4456      	add	r6, sl
 8029ede:	fb02 8e09 	mla	lr, r2, r9, r8
 8029ee2:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8029ee6:	4698      	mov	r8, r3
 8029ee8:	b2b6      	uxth	r6, r6
 8029eea:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8029eee:	f848 6b04 	str.w	r6, [r8], #4
 8029ef2:	684e      	ldr	r6, [r1, #4]
 8029ef4:	685b      	ldr	r3, [r3, #4]
 8029ef6:	fa1f fa86 	uxth.w	sl, r6
 8029efa:	b299      	uxth	r1, r3
 8029efc:	0c36      	lsrs	r6, r6, #16
 8029efe:	0c1b      	lsrs	r3, r3, #16
 8029f00:	fb02 110a 	mla	r1, r2, sl, r1
 8029f04:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 8029f08:	fb02 3606 	mla	r6, r2, r6, r3
 8029f0c:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 8029f10:	b289      	uxth	r1, r1
 8029f12:	4643      	mov	r3, r8
 8029f14:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 8029f18:	1d29      	adds	r1, r5, #4
 8029f1a:	0c36      	lsrs	r6, r6, #16
 8029f1c:	428c      	cmp	r4, r1
 8029f1e:	f843 8b04 	str.w	r8, [r3], #4
 8029f22:	d8cc      	bhi.n	8029ebe <__multiply+0x112>
 8029f24:	601e      	str	r6, [r3, #0]
 8029f26:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8029f2a:	0c1a      	lsrs	r2, r3, #16
 8029f2c:	d07a      	beq.n	802a024 <__multiply+0x278>
 8029f2e:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8029f32:	f8bc 5000 	ldrh.w	r5, [ip]
 8029f36:	0c31      	lsrs	r1, r6, #16
 8029f38:	fb02 1505 	mla	r5, r2, r5, r1
 8029f3c:	b2b3      	uxth	r3, r6
 8029f3e:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 8029f42:	46e1      	mov	r9, ip
 8029f44:	4603      	mov	r3, r0
 8029f46:	f840 6c04 	str.w	r6, [r0, #-4]
 8029f4a:	f859 1b04 	ldr.w	r1, [r9], #4
 8029f4e:	f853 6b04 	ldr.w	r6, [r3], #4
 8029f52:	0c09      	lsrs	r1, r1, #16
 8029f54:	fa1f fa86 	uxth.w	sl, r6
 8029f58:	fb02 a101 	mla	r1, r2, r1, sl
 8029f5c:	ea6f 0e0c 	mvn.w	lr, ip
 8029f60:	eb04 080e 	add.w	r8, r4, lr
 8029f64:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8029f68:	454c      	cmp	r4, r9
 8029f6a:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 8029f6e:	4605      	mov	r5, r0
 8029f70:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8029f74:	d955      	bls.n	802a022 <__multiply+0x276>
 8029f76:	f1ba 0f00 	cmp.w	sl, #0
 8029f7a:	d01b      	beq.n	8029fb4 <__multiply+0x208>
 8029f7c:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8029f80:	0c36      	lsrs	r6, r6, #16
 8029f82:	fb02 6505 	mla	r5, r2, r5, r6
 8029f86:	eb05 0e08 	add.w	lr, r5, r8
 8029f8a:	b289      	uxth	r1, r1
 8029f8c:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8029f90:	f843 6c04 	str.w	r6, [r3, #-4]
 8029f94:	f859 1b04 	ldr.w	r1, [r9], #4
 8029f98:	461d      	mov	r5, r3
 8029f9a:	f853 6b04 	ldr.w	r6, [r3], #4
 8029f9e:	0c09      	lsrs	r1, r1, #16
 8029fa0:	fa1f fa86 	uxth.w	sl, r6
 8029fa4:	fb02 a101 	mla	r1, r2, r1, sl
 8029fa8:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 8029fac:	454c      	cmp	r4, r9
 8029fae:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8029fb2:	d936      	bls.n	802a022 <__multiply+0x276>
 8029fb4:	f8b9 b000 	ldrh.w	fp, [r9]
 8029fb8:	0c35      	lsrs	r5, r6, #16
 8029fba:	fb02 5a0b 	mla	sl, r2, fp, r5
 8029fbe:	44c2      	add	sl, r8
 8029fc0:	b289      	uxth	r1, r1
 8029fc2:	461d      	mov	r5, r3
 8029fc4:	464e      	mov	r6, r9
 8029fc6:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8029fca:	f843 1c04 	str.w	r1, [r3, #-4]
 8029fce:	f856 eb04 	ldr.w	lr, [r6], #4
 8029fd2:	f855 1b04 	ldr.w	r1, [r5], #4
 8029fd6:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8029fda:	fa1f fb81 	uxth.w	fp, r1
 8029fde:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8029fe2:	0c09      	lsrs	r1, r1, #16
 8029fe4:	fb02 be09 	mla	lr, r2, r9, fp
 8029fe8:	fa1f f888 	uxth.w	r8, r8
 8029fec:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8029ff0:	fb02 1e08 	mla	lr, r2, r8, r1
 8029ff4:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8029ff8:	fa1f f189 	uxth.w	r1, r9
 8029ffc:	46b1      	mov	r9, r6
 8029ffe:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 802a002:	f845 6c04 	str.w	r6, [r5, #-4]
 802a006:	f859 1b04 	ldr.w	r1, [r9], #4
 802a00a:	685e      	ldr	r6, [r3, #4]
 802a00c:	0c09      	lsrs	r1, r1, #16
 802a00e:	b2b3      	uxth	r3, r6
 802a010:	fb02 3301 	mla	r3, r2, r1, r3
 802a014:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 802a018:	1d2b      	adds	r3, r5, #4
 802a01a:	454c      	cmp	r4, r9
 802a01c:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802a020:	d8c8      	bhi.n	8029fb4 <__multiply+0x208>
 802a022:	6029      	str	r1, [r5, #0]
 802a024:	9a00      	ldr	r2, [sp, #0]
 802a026:	3004      	adds	r0, #4
 802a028:	42ba      	cmp	r2, r7
 802a02a:	f63f af0a 	bhi.w	8029e42 <__multiply+0x96>
 802a02e:	9901      	ldr	r1, [sp, #4]
 802a030:	2900      	cmp	r1, #0
 802a032:	dd1a      	ble.n	802a06a <__multiply+0x2be>
 802a034:	9b02      	ldr	r3, [sp, #8]
 802a036:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802a03a:	3b04      	subs	r3, #4
 802a03c:	b9a8      	cbnz	r0, 802a06a <__multiply+0x2be>
 802a03e:	9901      	ldr	r1, [sp, #4]
 802a040:	1e4a      	subs	r2, r1, #1
 802a042:	07d0      	lsls	r0, r2, #31
 802a044:	d517      	bpl.n	802a076 <__multiply+0x2ca>
 802a046:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 802a04a:	9201      	str	r2, [sp, #4]
 802a04c:	b968      	cbnz	r0, 802a06a <__multiply+0x2be>
 802a04e:	9a01      	ldr	r2, [sp, #4]
 802a050:	e008      	b.n	802a064 <__multiply+0x2b8>
 802a052:	f853 1c04 	ldr.w	r1, [r3, #-4]
 802a056:	3b04      	subs	r3, #4
 802a058:	b931      	cbnz	r1, 802a068 <__multiply+0x2bc>
 802a05a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802a05e:	3a01      	subs	r2, #1
 802a060:	3b04      	subs	r3, #4
 802a062:	b908      	cbnz	r0, 802a068 <__multiply+0x2bc>
 802a064:	3a01      	subs	r2, #1
 802a066:	d1f4      	bne.n	802a052 <__multiply+0x2a6>
 802a068:	9201      	str	r2, [sp, #4]
 802a06a:	9901      	ldr	r1, [sp, #4]
 802a06c:	9803      	ldr	r0, [sp, #12]
 802a06e:	6101      	str	r1, [r0, #16]
 802a070:	b005      	add	sp, #20
 802a072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a076:	460a      	mov	r2, r1
 802a078:	e7f4      	b.n	802a064 <__multiply+0x2b8>
 802a07a:	bf00      	nop

0802a07c <__pow5mult>:
 802a07c:	f012 0303 	ands.w	r3, r2, #3
 802a080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802a084:	4614      	mov	r4, r2
 802a086:	4680      	mov	r8, r0
 802a088:	460f      	mov	r7, r1
 802a08a:	d12b      	bne.n	802a0e4 <__pow5mult+0x68>
 802a08c:	10a4      	asrs	r4, r4, #2
 802a08e:	d01b      	beq.n	802a0c8 <__pow5mult+0x4c>
 802a090:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 802a094:	b92e      	cbnz	r6, 802a0a2 <__pow5mult+0x26>
 802a096:	e02e      	b.n	802a0f6 <__pow5mult+0x7a>
 802a098:	1064      	asrs	r4, r4, #1
 802a09a:	d015      	beq.n	802a0c8 <__pow5mult+0x4c>
 802a09c:	6835      	ldr	r5, [r6, #0]
 802a09e:	b1b5      	cbz	r5, 802a0ce <__pow5mult+0x52>
 802a0a0:	462e      	mov	r6, r5
 802a0a2:	07e3      	lsls	r3, r4, #31
 802a0a4:	d5f8      	bpl.n	802a098 <__pow5mult+0x1c>
 802a0a6:	4639      	mov	r1, r7
 802a0a8:	4632      	mov	r2, r6
 802a0aa:	4640      	mov	r0, r8
 802a0ac:	f7ff fe7e 	bl	8029dac <__multiply>
 802a0b0:	b1b7      	cbz	r7, 802a0e0 <__pow5mult+0x64>
 802a0b2:	687a      	ldr	r2, [r7, #4]
 802a0b4:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 802a0b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802a0bc:	1064      	asrs	r4, r4, #1
 802a0be:	6039      	str	r1, [r7, #0]
 802a0c0:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 802a0c4:	4607      	mov	r7, r0
 802a0c6:	d1e9      	bne.n	802a09c <__pow5mult+0x20>
 802a0c8:	4638      	mov	r0, r7
 802a0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a0ce:	4631      	mov	r1, r6
 802a0d0:	4632      	mov	r2, r6
 802a0d2:	4640      	mov	r0, r8
 802a0d4:	f7ff fe6a 	bl	8029dac <__multiply>
 802a0d8:	6030      	str	r0, [r6, #0]
 802a0da:	6005      	str	r5, [r0, #0]
 802a0dc:	4606      	mov	r6, r0
 802a0de:	e7e0      	b.n	802a0a2 <__pow5mult+0x26>
 802a0e0:	4607      	mov	r7, r0
 802a0e2:	e7d9      	b.n	802a098 <__pow5mult+0x1c>
 802a0e4:	1e5d      	subs	r5, r3, #1
 802a0e6:	4a09      	ldr	r2, [pc, #36]	; (802a10c <__pow5mult+0x90>)
 802a0e8:	2300      	movs	r3, #0
 802a0ea:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 802a0ee:	f7ff fceb 	bl	8029ac8 <__multadd>
 802a0f2:	4607      	mov	r7, r0
 802a0f4:	e7ca      	b.n	802a08c <__pow5mult+0x10>
 802a0f6:	4640      	mov	r0, r8
 802a0f8:	f240 2171 	movw	r1, #625	; 0x271
 802a0fc:	f7ff fe4c 	bl	8029d98 <__i2b>
 802a100:	4606      	mov	r6, r0
 802a102:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 802a106:	2000      	movs	r0, #0
 802a108:	6030      	str	r0, [r6, #0]
 802a10a:	e7ca      	b.n	802a0a2 <__pow5mult+0x26>
 802a10c:	0802c610 	.word	0x0802c610

0802a110 <__lshift>:
 802a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a114:	4617      	mov	r7, r2
 802a116:	690a      	ldr	r2, [r1, #16]
 802a118:	688b      	ldr	r3, [r1, #8]
 802a11a:	117e      	asrs	r6, r7, #5
 802a11c:	b083      	sub	sp, #12
 802a11e:	18b4      	adds	r4, r6, r2
 802a120:	9401      	str	r4, [sp, #4]
 802a122:	3401      	adds	r4, #1
 802a124:	429c      	cmp	r4, r3
 802a126:	460d      	mov	r5, r1
 802a128:	4680      	mov	r8, r0
 802a12a:	6849      	ldr	r1, [r1, #4]
 802a12c:	dd03      	ble.n	802a136 <__lshift+0x26>
 802a12e:	005b      	lsls	r3, r3, #1
 802a130:	3101      	adds	r1, #1
 802a132:	429c      	cmp	r4, r3
 802a134:	dcfb      	bgt.n	802a12e <__lshift+0x1e>
 802a136:	4640      	mov	r0, r8
 802a138:	f7ff fc96 	bl	8029a68 <_Balloc>
 802a13c:	2e00      	cmp	r6, #0
 802a13e:	f100 0114 	add.w	r1, r0, #20
 802a142:	dd1f      	ble.n	802a184 <__lshift+0x74>
 802a144:	2301      	movs	r3, #1
 802a146:	1e72      	subs	r2, r6, #1
 802a148:	f04f 0c00 	mov.w	ip, #0
 802a14c:	42b3      	cmp	r3, r6
 802a14e:	f8c1 c000 	str.w	ip, [r1]
 802a152:	ea02 0103 	and.w	r1, r2, r3
 802a156:	f100 0218 	add.w	r2, r0, #24
 802a15a:	d010      	beq.n	802a17e <__lshift+0x6e>
 802a15c:	b131      	cbz	r1, 802a16c <__lshift+0x5c>
 802a15e:	2302      	movs	r3, #2
 802a160:	42b3      	cmp	r3, r6
 802a162:	f8c2 c000 	str.w	ip, [r2]
 802a166:	f100 021c 	add.w	r2, r0, #28
 802a16a:	d008      	beq.n	802a17e <__lshift+0x6e>
 802a16c:	4611      	mov	r1, r2
 802a16e:	3302      	adds	r3, #2
 802a170:	f841 cb04 	str.w	ip, [r1], #4
 802a174:	f8c2 c004 	str.w	ip, [r2, #4]
 802a178:	1d0a      	adds	r2, r1, #4
 802a17a:	42b3      	cmp	r3, r6
 802a17c:	d1f6      	bne.n	802a16c <__lshift+0x5c>
 802a17e:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 802a182:	3114      	adds	r1, #20
 802a184:	692e      	ldr	r6, [r5, #16]
 802a186:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 802a18a:	3614      	adds	r6, #20
 802a18c:	f017 071f 	ands.w	r7, r7, #31
 802a190:	f105 0e14 	add.w	lr, r5, #20
 802a194:	9700      	str	r7, [sp, #0]
 802a196:	d05b      	beq.n	802a250 <__lshift+0x140>
 802a198:	f8de 2000 	ldr.w	r2, [lr]
 802a19c:	fa02 f207 	lsl.w	r2, r2, r7
 802a1a0:	f105 0318 	add.w	r3, r5, #24
 802a1a4:	f841 2b04 	str.w	r2, [r1], #4
 802a1a8:	ea6f 090e 	mvn.w	r9, lr
 802a1ac:	f853 2c04 	ldr.w	r2, [r3, #-4]
 802a1b0:	eb06 0a09 	add.w	sl, r6, r9
 802a1b4:	f1c7 0e20 	rsb	lr, r7, #32
 802a1b8:	429e      	cmp	r6, r3
 802a1ba:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 802a1be:	fa22 f90e 	lsr.w	r9, r2, lr
 802a1c2:	d931      	bls.n	802a228 <__lshift+0x118>
 802a1c4:	f1ba 0f00 	cmp.w	sl, #0
 802a1c8:	d00f      	beq.n	802a1ea <__lshift+0xda>
 802a1ca:	681f      	ldr	r7, [r3, #0]
 802a1cc:	9b00      	ldr	r3, [sp, #0]
 802a1ce:	fa07 f703 	lsl.w	r7, r7, r3
 802a1d2:	ea49 0207 	orr.w	r2, r9, r7
 802a1d6:	f105 031c 	add.w	r3, r5, #28
 802a1da:	f841 2b04 	str.w	r2, [r1], #4
 802a1de:	f853 7c04 	ldr.w	r7, [r3, #-4]
 802a1e2:	429e      	cmp	r6, r3
 802a1e4:	fa27 f90e 	lsr.w	r9, r7, lr
 802a1e8:	d91e      	bls.n	802a228 <__lshift+0x118>
 802a1ea:	681a      	ldr	r2, [r3, #0]
 802a1ec:	f8dd b000 	ldr.w	fp, [sp]
 802a1f0:	460f      	mov	r7, r1
 802a1f2:	fa02 fc0b 	lsl.w	ip, r2, fp
 802a1f6:	ea49 090c 	orr.w	r9, r9, ip
 802a1fa:	f847 9b04 	str.w	r9, [r7], #4
 802a1fe:	461a      	mov	r2, r3
 802a200:	f8d3 a004 	ldr.w	sl, [r3, #4]
 802a204:	f852 3b04 	ldr.w	r3, [r2], #4
 802a208:	fa0a fc0b 	lsl.w	ip, sl, fp
 802a20c:	fa23 fb0e 	lsr.w	fp, r3, lr
 802a210:	ea4b 0a0c 	orr.w	sl, fp, ip
 802a214:	4613      	mov	r3, r2
 802a216:	f8c1 a004 	str.w	sl, [r1, #4]
 802a21a:	f853 9b04 	ldr.w	r9, [r3], #4
 802a21e:	1d39      	adds	r1, r7, #4
 802a220:	429e      	cmp	r6, r3
 802a222:	fa29 f90e 	lsr.w	r9, r9, lr
 802a226:	d8e0      	bhi.n	802a1ea <__lshift+0xda>
 802a228:	f8c1 9000 	str.w	r9, [r1]
 802a22c:	f1b9 0f00 	cmp.w	r9, #0
 802a230:	d001      	beq.n	802a236 <__lshift+0x126>
 802a232:	9c01      	ldr	r4, [sp, #4]
 802a234:	3402      	adds	r4, #2
 802a236:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 802a23a:	686a      	ldr	r2, [r5, #4]
 802a23c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802a240:	3c01      	subs	r4, #1
 802a242:	6104      	str	r4, [r0, #16]
 802a244:	6029      	str	r1, [r5, #0]
 802a246:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 802a24a:	b003      	add	sp, #12
 802a24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a250:	ea6f 030e 	mvn.w	r3, lr
 802a254:	f8de 7000 	ldr.w	r7, [lr]
 802a258:	f105 0218 	add.w	r2, r5, #24
 802a25c:	18f3      	adds	r3, r6, r3
 802a25e:	4296      	cmp	r6, r2
 802a260:	f841 7b04 	str.w	r7, [r1], #4
 802a264:	f3c3 0380 	ubfx	r3, r3, #2, #1
 802a268:	d9e5      	bls.n	802a236 <__lshift+0x126>
 802a26a:	b133      	cbz	r3, 802a27a <__lshift+0x16a>
 802a26c:	6813      	ldr	r3, [r2, #0]
 802a26e:	f105 021c 	add.w	r2, r5, #28
 802a272:	4296      	cmp	r6, r2
 802a274:	f841 3b04 	str.w	r3, [r1], #4
 802a278:	d9dd      	bls.n	802a236 <__lshift+0x126>
 802a27a:	4694      	mov	ip, r2
 802a27c:	460f      	mov	r7, r1
 802a27e:	f85c 3b04 	ldr.w	r3, [ip], #4
 802a282:	f847 3b04 	str.w	r3, [r7], #4
 802a286:	6853      	ldr	r3, [r2, #4]
 802a288:	f10c 0204 	add.w	r2, ip, #4
 802a28c:	604b      	str	r3, [r1, #4]
 802a28e:	1d39      	adds	r1, r7, #4
 802a290:	4296      	cmp	r6, r2
 802a292:	d8f2      	bhi.n	802a27a <__lshift+0x16a>
 802a294:	e7cf      	b.n	802a236 <__lshift+0x126>
 802a296:	bf00      	nop

0802a298 <__mcmp>:
 802a298:	b4f0      	push	{r4, r5, r6, r7}
 802a29a:	690b      	ldr	r3, [r1, #16]
 802a29c:	4605      	mov	r5, r0
 802a29e:	6900      	ldr	r0, [r0, #16]
 802a2a0:	1ac0      	subs	r0, r0, r3
 802a2a2:	d124      	bne.n	802a2ee <__mcmp+0x56>
 802a2a4:	1d1a      	adds	r2, r3, #4
 802a2a6:	0094      	lsls	r4, r2, #2
 802a2a8:	192b      	adds	r3, r5, r4
 802a2aa:	1d1e      	adds	r6, r3, #4
 802a2ac:	1909      	adds	r1, r1, r4
 802a2ae:	3514      	adds	r5, #20
 802a2b0:	f856 4c04 	ldr.w	r4, [r6, #-4]
 802a2b4:	680a      	ldr	r2, [r1, #0]
 802a2b6:	43ef      	mvns	r7, r5
 802a2b8:	19be      	adds	r6, r7, r6
 802a2ba:	4294      	cmp	r4, r2
 802a2bc:	f3c6 0680 	ubfx	r6, r6, #2, #1
 802a2c0:	d110      	bne.n	802a2e4 <__mcmp+0x4c>
 802a2c2:	429d      	cmp	r5, r3
 802a2c4:	d213      	bcs.n	802a2ee <__mcmp+0x56>
 802a2c6:	b13e      	cbz	r6, 802a2d8 <__mcmp+0x40>
 802a2c8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 802a2cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802a2d0:	4294      	cmp	r4, r2
 802a2d2:	d107      	bne.n	802a2e4 <__mcmp+0x4c>
 802a2d4:	429d      	cmp	r5, r3
 802a2d6:	d20a      	bcs.n	802a2ee <__mcmp+0x56>
 802a2d8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 802a2dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802a2e0:	4294      	cmp	r4, r2
 802a2e2:	d0f1      	beq.n	802a2c8 <__mcmp+0x30>
 802a2e4:	42a2      	cmp	r2, r4
 802a2e6:	bf94      	ite	ls
 802a2e8:	2001      	movls	r0, #1
 802a2ea:	f04f 30ff 	movhi.w	r0, #4294967295
 802a2ee:	bcf0      	pop	{r4, r5, r6, r7}
 802a2f0:	4770      	bx	lr
 802a2f2:	bf00      	nop

0802a2f4 <__mdiff>:
 802a2f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a2f8:	460f      	mov	r7, r1
 802a2fa:	4605      	mov	r5, r0
 802a2fc:	4611      	mov	r1, r2
 802a2fe:	4638      	mov	r0, r7
 802a300:	4693      	mov	fp, r2
 802a302:	f7ff ffc9 	bl	802a298 <__mcmp>
 802a306:	1e04      	subs	r4, r0, #0
 802a308:	f000 80f1 	beq.w	802a4ee <__mdiff+0x1fa>
 802a30c:	f2c0 80ea 	blt.w	802a4e4 <__mdiff+0x1f0>
 802a310:	2400      	movs	r4, #0
 802a312:	4628      	mov	r0, r5
 802a314:	6879      	ldr	r1, [r7, #4]
 802a316:	f7ff fba7 	bl	8029a68 <_Balloc>
 802a31a:	f8db 6014 	ldr.w	r6, [fp, #20]
 802a31e:	697a      	ldr	r2, [r7, #20]
 802a320:	f8db 5010 	ldr.w	r5, [fp, #16]
 802a324:	60c4      	str	r4, [r0, #12]
 802a326:	fa1f fc82 	uxth.w	ip, r2
 802a32a:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 802a32e:	b2b4      	uxth	r4, r6
 802a330:	ebc4 060c 	rsb	r6, r4, ip
 802a334:	693b      	ldr	r3, [r7, #16]
 802a336:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 802a33a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 802a33e:	f10b 0114 	add.w	r1, fp, #20
 802a342:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 802a346:	f105 0814 	add.w	r8, r5, #20
 802a34a:	43c9      	mvns	r1, r1
 802a34c:	b2b4      	uxth	r4, r6
 802a34e:	f10b 0618 	add.w	r6, fp, #24
 802a352:	eb08 0201 	add.w	r2, r8, r1
 802a356:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 802a35a:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 802a35e:	f100 0518 	add.w	r5, r0, #24
 802a362:	45b0      	cmp	r8, r6
 802a364:	f3c2 0180 	ubfx	r1, r2, #2, #1
 802a368:	6144      	str	r4, [r0, #20]
 802a36a:	f109 0914 	add.w	r9, r9, #20
 802a36e:	f107 0c18 	add.w	ip, r7, #24
 802a372:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802a376:	462a      	mov	r2, r5
 802a378:	d952      	bls.n	802a420 <__mdiff+0x12c>
 802a37a:	b1d9      	cbz	r1, 802a3b4 <__mdiff+0xc0>
 802a37c:	f8dc 2000 	ldr.w	r2, [ip]
 802a380:	6836      	ldr	r6, [r6, #0]
 802a382:	fa1a fe82 	uxtah	lr, sl, r2
 802a386:	0c31      	lsrs	r1, r6, #16
 802a388:	b2b4      	uxth	r4, r6
 802a38a:	ebc4 060e 	rsb	r6, r4, lr
 802a38e:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 802a392:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 802a396:	b2b2      	uxth	r2, r6
 802a398:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 802a39c:	f10b 061c 	add.w	r6, fp, #28
 802a3a0:	602c      	str	r4, [r5, #0]
 802a3a2:	45b0      	cmp	r8, r6
 802a3a4:	f100 051c 	add.w	r5, r0, #28
 802a3a8:	f107 0c1c 	add.w	ip, r7, #28
 802a3ac:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802a3b0:	462a      	mov	r2, r5
 802a3b2:	d935      	bls.n	802a420 <__mdiff+0x12c>
 802a3b4:	4662      	mov	r2, ip
 802a3b6:	4637      	mov	r7, r6
 802a3b8:	f852 1b04 	ldr.w	r1, [r2], #4
 802a3bc:	f857 4b04 	ldr.w	r4, [r7], #4
 802a3c0:	fa1a fe81 	uxtah	lr, sl, r1
 802a3c4:	fa1f fb84 	uxth.w	fp, r4
 802a3c8:	0c24      	lsrs	r4, r4, #16
 802a3ca:	ebcb 0a0e 	rsb	sl, fp, lr
 802a3ce:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 802a3d2:	eb01 442a 	add.w	r4, r1, sl, asr #16
 802a3d6:	fa1f fe8a 	uxth.w	lr, sl
 802a3da:	4629      	mov	r1, r5
 802a3dc:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 802a3e0:	f841 bb04 	str.w	fp, [r1], #4
 802a3e4:	f8dc c004 	ldr.w	ip, [ip, #4]
 802a3e8:	6876      	ldr	r6, [r6, #4]
 802a3ea:	fa1f fa8c 	uxth.w	sl, ip
 802a3ee:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 802a3f2:	fa1f fb86 	uxth.w	fp, r6
 802a3f6:	ea4f 4616 	mov.w	r6, r6, lsr #16
 802a3fa:	ebcb 0404 	rsb	r4, fp, r4
 802a3fe:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 802a402:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 802a406:	b2a6      	uxth	r6, r4
 802a408:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 802a40c:	1d3e      	adds	r6, r7, #4
 802a40e:	606c      	str	r4, [r5, #4]
 802a410:	1d0d      	adds	r5, r1, #4
 802a412:	45b0      	cmp	r8, r6
 802a414:	f102 0c04 	add.w	ip, r2, #4
 802a418:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802a41c:	462a      	mov	r2, r5
 802a41e:	d8c9      	bhi.n	802a3b4 <__mdiff+0xc0>
 802a420:	45e1      	cmp	r9, ip
 802a422:	d955      	bls.n	802a4d0 <__mdiff+0x1dc>
 802a424:	4662      	mov	r2, ip
 802a426:	ea6f 040c 	mvn.w	r4, ip
 802a42a:	f852 1b04 	ldr.w	r1, [r2], #4
 802a42e:	fa1a fe81 	uxtah	lr, sl, r1
 802a432:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802a436:	eb08 482e 	add.w	r8, r8, lr, asr #16
 802a43a:	fa1f fa8e 	uxth.w	sl, lr
 802a43e:	4629      	mov	r1, r5
 802a440:	eb09 0604 	add.w	r6, r9, r4
 802a444:	4591      	cmp	r9, r2
 802a446:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 802a44a:	f841 4b04 	str.w	r4, [r1], #4
 802a44e:	f3c6 0680 	ubfx	r6, r6, #2, #1
 802a452:	ea4f 4828 	mov.w	r8, r8, asr #16
 802a456:	d933      	bls.n	802a4c0 <__mdiff+0x1cc>
 802a458:	b186      	cbz	r6, 802a47c <__mdiff+0x188>
 802a45a:	f852 4b04 	ldr.w	r4, [r2], #4
 802a45e:	fa18 fe84 	uxtah	lr, r8, r4
 802a462:	0c26      	lsrs	r6, r4, #16
 802a464:	eb06 462e 	add.w	r6, r6, lr, asr #16
 802a468:	fa1f f88e 	uxth.w	r8, lr
 802a46c:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 802a470:	4591      	cmp	r9, r2
 802a472:	f841 4b04 	str.w	r4, [r1], #4
 802a476:	ea4f 4826 	mov.w	r8, r6, asr #16
 802a47a:	d921      	bls.n	802a4c0 <__mdiff+0x1cc>
 802a47c:	4617      	mov	r7, r2
 802a47e:	460e      	mov	r6, r1
 802a480:	f857 4b04 	ldr.w	r4, [r7], #4
 802a484:	fa18 fe84 	uxtah	lr, r8, r4
 802a488:	0c24      	lsrs	r4, r4, #16
 802a48a:	eb04 442e 	add.w	r4, r4, lr, asr #16
 802a48e:	fa1f f88e 	uxth.w	r8, lr
 802a492:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 802a496:	f846 eb04 	str.w	lr, [r6], #4
 802a49a:	6852      	ldr	r2, [r2, #4]
 802a49c:	fa1f f882 	uxth.w	r8, r2
 802a4a0:	eb08 4424 	add.w	r4, r8, r4, asr #16
 802a4a4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 802a4a8:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 802a4ac:	b2a4      	uxth	r4, r4
 802a4ae:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 802a4b2:	1d3a      	adds	r2, r7, #4
 802a4b4:	604c      	str	r4, [r1, #4]
 802a4b6:	1d31      	adds	r1, r6, #4
 802a4b8:	4591      	cmp	r9, r2
 802a4ba:	ea4f 482e 	mov.w	r8, lr, asr #16
 802a4be:	d8dd      	bhi.n	802a47c <__mdiff+0x188>
 802a4c0:	ea6f 010c 	mvn.w	r1, ip
 802a4c4:	eb01 0209 	add.w	r2, r1, r9
 802a4c8:	f022 0103 	bic.w	r1, r2, #3
 802a4cc:	1d0a      	adds	r2, r1, #4
 802a4ce:	18aa      	adds	r2, r5, r2
 802a4d0:	3a04      	subs	r2, #4
 802a4d2:	b924      	cbnz	r4, 802a4de <__mdiff+0x1ea>
 802a4d4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 802a4d8:	3b01      	subs	r3, #1
 802a4da:	2900      	cmp	r1, #0
 802a4dc:	d0fa      	beq.n	802a4d4 <__mdiff+0x1e0>
 802a4de:	6103      	str	r3, [r0, #16]
 802a4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a4e4:	463b      	mov	r3, r7
 802a4e6:	2401      	movs	r4, #1
 802a4e8:	465f      	mov	r7, fp
 802a4ea:	469b      	mov	fp, r3
 802a4ec:	e711      	b.n	802a312 <__mdiff+0x1e>
 802a4ee:	4628      	mov	r0, r5
 802a4f0:	4621      	mov	r1, r4
 802a4f2:	f7ff fab9 	bl	8029a68 <_Balloc>
 802a4f6:	2201      	movs	r2, #1
 802a4f8:	6102      	str	r2, [r0, #16]
 802a4fa:	6144      	str	r4, [r0, #20]
 802a4fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802a500 <__ulp>:
 802a500:	2300      	movs	r3, #0
 802a502:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 802a506:	400b      	ands	r3, r1
 802a508:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 802a50c:	2800      	cmp	r0, #0
 802a50e:	dd02      	ble.n	802a516 <__ulp+0x16>
 802a510:	4601      	mov	r1, r0
 802a512:	2000      	movs	r0, #0
 802a514:	4770      	bx	lr
 802a516:	4241      	negs	r1, r0
 802a518:	150b      	asrs	r3, r1, #20
 802a51a:	2100      	movs	r1, #0
 802a51c:	2b13      	cmp	r3, #19
 802a51e:	dd0b      	ble.n	802a538 <__ulp+0x38>
 802a520:	2b32      	cmp	r3, #50	; 0x32
 802a522:	dd02      	ble.n	802a52a <__ulp+0x2a>
 802a524:	2201      	movs	r2, #1
 802a526:	4610      	mov	r0, r2
 802a528:	4770      	bx	lr
 802a52a:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 802a52e:	2301      	movs	r3, #1
 802a530:	fa03 f200 	lsl.w	r2, r3, r0
 802a534:	4610      	mov	r0, r2
 802a536:	4770      	bx	lr
 802a538:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 802a53c:	fa41 f103 	asr.w	r1, r1, r3
 802a540:	2000      	movs	r0, #0
 802a542:	4770      	bx	lr

0802a544 <__b2d>:
 802a544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802a548:	6906      	ldr	r6, [r0, #16]
 802a54a:	4688      	mov	r8, r1
 802a54c:	1d31      	adds	r1, r6, #4
 802a54e:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 802a552:	4634      	mov	r4, r6
 802a554:	f100 0714 	add.w	r7, r0, #20
 802a558:	f854 5b04 	ldr.w	r5, [r4], #4
 802a55c:	4628      	mov	r0, r5
 802a55e:	f7ff fbcf 	bl	8029d00 <__hi0bits>
 802a562:	f1c0 0320 	rsb	r3, r0, #32
 802a566:	280a      	cmp	r0, #10
 802a568:	f8c8 3000 	str.w	r3, [r8]
 802a56c:	4632      	mov	r2, r6
 802a56e:	dc17      	bgt.n	802a5a0 <__b2d+0x5c>
 802a570:	42b7      	cmp	r7, r6
 802a572:	f1c0 020b 	rsb	r2, r0, #11
 802a576:	bf38      	it	cc
 802a578:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 802a57c:	fa25 f302 	lsr.w	r3, r5, r2
 802a580:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 802a584:	bf34      	ite	cc
 802a586:	fa24 f202 	lsrcc.w	r2, r4, r2
 802a58a:	2200      	movcs	r2, #0
 802a58c:	3015      	adds	r0, #21
 802a58e:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 802a592:	fa05 f500 	lsl.w	r5, r5, r0
 802a596:	ea42 0005 	orr.w	r0, r2, r5
 802a59a:	4619      	mov	r1, r3
 802a59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a5a0:	42b7      	cmp	r7, r6
 802a5a2:	d31f      	bcc.n	802a5e4 <__b2d+0xa0>
 802a5a4:	2400      	movs	r4, #0
 802a5a6:	f1b0 060b 	subs.w	r6, r0, #11
 802a5aa:	d021      	beq.n	802a5f0 <__b2d+0xac>
 802a5ac:	42ba      	cmp	r2, r7
 802a5ae:	fa05 f506 	lsl.w	r5, r5, r6
 802a5b2:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 802a5b6:	bf88      	it	hi
 802a5b8:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 802a5bc:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 802a5c0:	fa24 fc01 	lsr.w	ip, r4, r1
 802a5c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 802a5c8:	bf88      	it	hi
 802a5ca:	fa22 f101 	lsrhi.w	r1, r2, r1
 802a5ce:	ea45 030c 	orr.w	r3, r5, ip
 802a5d2:	bf98      	it	ls
 802a5d4:	2100      	movls	r1, #0
 802a5d6:	fa04 f406 	lsl.w	r4, r4, r6
 802a5da:	ea41 0004 	orr.w	r0, r1, r4
 802a5de:	4619      	mov	r1, r3
 802a5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a5e4:	1f32      	subs	r2, r6, #4
 802a5e6:	f1b0 060b 	subs.w	r6, r0, #11
 802a5ea:	f854 4c08 	ldr.w	r4, [r4, #-8]
 802a5ee:	d1dd      	bne.n	802a5ac <__b2d+0x68>
 802a5f0:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 802a5f4:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 802a5f8:	4620      	mov	r0, r4
 802a5fa:	4619      	mov	r1, r3
 802a5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802a600 <__d2b>:
 802a600:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802a604:	b083      	sub	sp, #12
 802a606:	2101      	movs	r1, #1
 802a608:	461d      	mov	r5, r3
 802a60a:	4614      	mov	r4, r2
 802a60c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 802a60e:	f7ff fa2b 	bl	8029a68 <_Balloc>
 802a612:	f3c5 560a 	ubfx	r6, r5, #20, #11
 802a616:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 802a61a:	4680      	mov	r8, r0
 802a61c:	46a9      	mov	r9, r5
 802a61e:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 802a622:	b10e      	cbz	r6, 802a628 <__d2b+0x28>
 802a624:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 802a628:	9001      	str	r0, [sp, #4]
 802a62a:	2c00      	cmp	r4, #0
 802a62c:	d024      	beq.n	802a678 <__d2b+0x78>
 802a62e:	aa02      	add	r2, sp, #8
 802a630:	4668      	mov	r0, sp
 802a632:	f842 4d08 	str.w	r4, [r2, #-8]!
 802a636:	f7ff fb81 	bl	8029d3c <__lo0bits>
 802a63a:	9b01      	ldr	r3, [sp, #4]
 802a63c:	2800      	cmp	r0, #0
 802a63e:	d131      	bne.n	802a6a4 <__d2b+0xa4>
 802a640:	9c00      	ldr	r4, [sp, #0]
 802a642:	f8c8 4014 	str.w	r4, [r8, #20]
 802a646:	2b00      	cmp	r3, #0
 802a648:	bf0c      	ite	eq
 802a64a:	2401      	moveq	r4, #1
 802a64c:	2402      	movne	r4, #2
 802a64e:	f8c8 3018 	str.w	r3, [r8, #24]
 802a652:	f8c8 4010 	str.w	r4, [r8, #16]
 802a656:	b9de      	cbnz	r6, 802a690 <__d2b+0x90>
 802a658:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 802a65c:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 802a660:	6910      	ldr	r0, [r2, #16]
 802a662:	603b      	str	r3, [r7, #0]
 802a664:	f7ff fb4c 	bl	8029d00 <__hi0bits>
 802a668:	990b      	ldr	r1, [sp, #44]	; 0x2c
 802a66a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 802a66e:	6008      	str	r0, [r1, #0]
 802a670:	4640      	mov	r0, r8
 802a672:	b003      	add	sp, #12
 802a674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802a678:	a801      	add	r0, sp, #4
 802a67a:	f7ff fb5f 	bl	8029d3c <__lo0bits>
 802a67e:	9901      	ldr	r1, [sp, #4]
 802a680:	2401      	movs	r4, #1
 802a682:	f8c8 1014 	str.w	r1, [r8, #20]
 802a686:	f8c8 4010 	str.w	r4, [r8, #16]
 802a68a:	3020      	adds	r0, #32
 802a68c:	2e00      	cmp	r6, #0
 802a68e:	d0e3      	beq.n	802a658 <__d2b+0x58>
 802a690:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 802a694:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802a696:	eb09 0200 	add.w	r2, r9, r0
 802a69a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802a69e:	603a      	str	r2, [r7, #0]
 802a6a0:	6018      	str	r0, [r3, #0]
 802a6a2:	e7e5      	b.n	802a670 <__d2b+0x70>
 802a6a4:	f1c0 0120 	rsb	r1, r0, #32
 802a6a8:	9a00      	ldr	r2, [sp, #0]
 802a6aa:	fa03 f401 	lsl.w	r4, r3, r1
 802a6ae:	ea44 0102 	orr.w	r1, r4, r2
 802a6b2:	fa23 f300 	lsr.w	r3, r3, r0
 802a6b6:	f8c8 1014 	str.w	r1, [r8, #20]
 802a6ba:	9301      	str	r3, [sp, #4]
 802a6bc:	e7c3      	b.n	802a646 <__d2b+0x46>
 802a6be:	bf00      	nop

0802a6c0 <__ratio>:
 802a6c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 802a6c2:	b083      	sub	sp, #12
 802a6c4:	460e      	mov	r6, r1
 802a6c6:	4669      	mov	r1, sp
 802a6c8:	4607      	mov	r7, r0
 802a6ca:	f7ff ff3b 	bl	802a544 <__b2d>
 802a6ce:	4604      	mov	r4, r0
 802a6d0:	460d      	mov	r5, r1
 802a6d2:	4630      	mov	r0, r6
 802a6d4:	a901      	add	r1, sp, #4
 802a6d6:	f7ff ff35 	bl	802a544 <__b2d>
 802a6da:	4602      	mov	r2, r0
 802a6dc:	460b      	mov	r3, r1
 802a6de:	e89d 0003 	ldmia.w	sp, {r0, r1}
 802a6e2:	693f      	ldr	r7, [r7, #16]
 802a6e4:	6936      	ldr	r6, [r6, #16]
 802a6e6:	1a41      	subs	r1, r0, r1
 802a6e8:	ebc6 0e07 	rsb	lr, r6, r7
 802a6ec:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 802a6f0:	f1bc 0f00 	cmp.w	ip, #0
 802a6f4:	4616      	mov	r6, r2
 802a6f6:	461f      	mov	r7, r3
 802a6f8:	dd07      	ble.n	802a70a <__ratio+0x4a>
 802a6fa:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 802a6fe:	4620      	mov	r0, r4
 802a700:	4629      	mov	r1, r5
 802a702:	f7fb f997 	bl	8025a34 <__aeabi_ddiv>
 802a706:	b003      	add	sp, #12
 802a708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802a70a:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 802a70e:	463b      	mov	r3, r7
 802a710:	e7f5      	b.n	802a6fe <__ratio+0x3e>
 802a712:	bf00      	nop

0802a714 <_mprec_log10>:
 802a714:	2817      	cmp	r0, #23
 802a716:	b538      	push	{r3, r4, r5, lr}
 802a718:	dd27      	ble.n	802a76a <_mprec_log10+0x56>
 802a71a:	2100      	movs	r1, #0
 802a71c:	2300      	movs	r3, #0
 802a71e:	1e45      	subs	r5, r0, #1
 802a720:	2200      	movs	r2, #0
 802a722:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a726:	2000      	movs	r0, #0
 802a728:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802a72c:	f7fb f858 	bl	80257e0 <__aeabi_dmul>
 802a730:	462c      	mov	r4, r5
 802a732:	4602      	mov	r2, r0
 802a734:	460b      	mov	r3, r1
 802a736:	f005 0501 	and.w	r5, r5, #1
 802a73a:	b19c      	cbz	r4, 802a764 <_mprec_log10+0x50>
 802a73c:	b965      	cbnz	r5, 802a758 <_mprec_log10+0x44>
 802a73e:	4619      	mov	r1, r3
 802a740:	2300      	movs	r3, #0
 802a742:	4610      	mov	r0, r2
 802a744:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a748:	2200      	movs	r2, #0
 802a74a:	f7fb f849 	bl	80257e0 <__aeabi_dmul>
 802a74e:	2300      	movs	r3, #0
 802a750:	3c01      	subs	r4, #1
 802a752:	2200      	movs	r2, #0
 802a754:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a758:	f7fb f842 	bl	80257e0 <__aeabi_dmul>
 802a75c:	3c01      	subs	r4, #1
 802a75e:	4602      	mov	r2, r0
 802a760:	460b      	mov	r3, r1
 802a762:	d1ec      	bne.n	802a73e <_mprec_log10+0x2a>
 802a764:	4610      	mov	r0, r2
 802a766:	4619      	mov	r1, r3
 802a768:	bd38      	pop	{r3, r4, r5, pc}
 802a76a:	4b03      	ldr	r3, [pc, #12]	; (802a778 <_mprec_log10+0x64>)
 802a76c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 802a770:	e9d0 2300 	ldrd	r2, r3, [r0]
 802a774:	e7f6      	b.n	802a764 <_mprec_log10+0x50>
 802a776:	bf00      	nop
 802a778:	0802c620 	.word	0x0802c620

0802a77c <__copybits>:
 802a77c:	b4f0      	push	{r4, r5, r6, r7}
 802a77e:	6916      	ldr	r6, [r2, #16]
 802a780:	4694      	mov	ip, r2
 802a782:	3901      	subs	r1, #1
 802a784:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802a788:	114f      	asrs	r7, r1, #5
 802a78a:	f10c 0314 	add.w	r3, ip, #20
 802a78e:	3614      	adds	r6, #20
 802a790:	1c7a      	adds	r2, r7, #1
 802a792:	42b3      	cmp	r3, r6
 802a794:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 802a798:	d227      	bcs.n	802a7ea <__copybits+0x6e>
 802a79a:	43da      	mvns	r2, r3
 802a79c:	f8dc 4014 	ldr.w	r4, [ip, #20]
 802a7a0:	4601      	mov	r1, r0
 802a7a2:	f10c 0318 	add.w	r3, ip, #24
 802a7a6:	18b2      	adds	r2, r6, r2
 802a7a8:	429e      	cmp	r6, r3
 802a7aa:	f841 4b04 	str.w	r4, [r1], #4
 802a7ae:	f3c2 0280 	ubfx	r2, r2, #2, #1
 802a7b2:	d913      	bls.n	802a7dc <__copybits+0x60>
 802a7b4:	b132      	cbz	r2, 802a7c4 <__copybits+0x48>
 802a7b6:	681a      	ldr	r2, [r3, #0]
 802a7b8:	f10c 031c 	add.w	r3, ip, #28
 802a7bc:	429e      	cmp	r6, r3
 802a7be:	f841 2b04 	str.w	r2, [r1], #4
 802a7c2:	d90b      	bls.n	802a7dc <__copybits+0x60>
 802a7c4:	461d      	mov	r5, r3
 802a7c6:	460c      	mov	r4, r1
 802a7c8:	f855 2b04 	ldr.w	r2, [r5], #4
 802a7cc:	f844 2b04 	str.w	r2, [r4], #4
 802a7d0:	685b      	ldr	r3, [r3, #4]
 802a7d2:	604b      	str	r3, [r1, #4]
 802a7d4:	1d2b      	adds	r3, r5, #4
 802a7d6:	1d21      	adds	r1, r4, #4
 802a7d8:	429e      	cmp	r6, r3
 802a7da:	d8f3      	bhi.n	802a7c4 <__copybits+0x48>
 802a7dc:	ebcc 0106 	rsb	r1, ip, r6
 802a7e0:	3915      	subs	r1, #21
 802a7e2:	f021 0203 	bic.w	r2, r1, #3
 802a7e6:	1d13      	adds	r3, r2, #4
 802a7e8:	18c0      	adds	r0, r0, r3
 802a7ea:	4287      	cmp	r7, r0
 802a7ec:	d915      	bls.n	802a81a <__copybits+0x9e>
 802a7ee:	4603      	mov	r3, r0
 802a7f0:	2100      	movs	r1, #0
 802a7f2:	f843 1b04 	str.w	r1, [r3], #4
 802a7f6:	43c0      	mvns	r0, r0
 802a7f8:	183a      	adds	r2, r7, r0
 802a7fa:	429f      	cmp	r7, r3
 802a7fc:	f3c2 0080 	ubfx	r0, r2, #2, #1
 802a800:	d90b      	bls.n	802a81a <__copybits+0x9e>
 802a802:	b118      	cbz	r0, 802a80c <__copybits+0x90>
 802a804:	f843 1b04 	str.w	r1, [r3], #4
 802a808:	429f      	cmp	r7, r3
 802a80a:	d906      	bls.n	802a81a <__copybits+0x9e>
 802a80c:	461a      	mov	r2, r3
 802a80e:	f842 1b04 	str.w	r1, [r2], #4
 802a812:	6059      	str	r1, [r3, #4]
 802a814:	1d13      	adds	r3, r2, #4
 802a816:	429f      	cmp	r7, r3
 802a818:	d8f8      	bhi.n	802a80c <__copybits+0x90>
 802a81a:	bcf0      	pop	{r4, r5, r6, r7}
 802a81c:	4770      	bx	lr
 802a81e:	bf00      	nop

0802a820 <__any_on>:
 802a820:	b430      	push	{r4, r5}
 802a822:	6904      	ldr	r4, [r0, #16]
 802a824:	114a      	asrs	r2, r1, #5
 802a826:	4294      	cmp	r4, r2
 802a828:	f100 0314 	add.w	r3, r0, #20
 802a82c:	da22      	bge.n	802a874 <__any_on+0x54>
 802a82e:	4622      	mov	r2, r4
 802a830:	3204      	adds	r2, #4
 802a832:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 802a836:	1d01      	adds	r1, r0, #4
 802a838:	428b      	cmp	r3, r1
 802a83a:	d229      	bcs.n	802a890 <__any_on+0x70>
 802a83c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 802a840:	b972      	cbnz	r2, 802a860 <__any_on+0x40>
 802a842:	1ac1      	subs	r1, r0, r3
 802a844:	1cca      	adds	r2, r1, #3
 802a846:	0752      	lsls	r2, r2, #29
 802a848:	d40d      	bmi.n	802a866 <__any_on+0x46>
 802a84a:	4283      	cmp	r3, r0
 802a84c:	d220      	bcs.n	802a890 <__any_on+0x70>
 802a84e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802a852:	3804      	subs	r0, #4
 802a854:	b922      	cbnz	r2, 802a860 <__any_on+0x40>
 802a856:	f850 1c04 	ldr.w	r1, [r0, #-4]
 802a85a:	3804      	subs	r0, #4
 802a85c:	2900      	cmp	r1, #0
 802a85e:	d0f4      	beq.n	802a84a <__any_on+0x2a>
 802a860:	2001      	movs	r0, #1
 802a862:	bc30      	pop	{r4, r5}
 802a864:	4770      	bx	lr
 802a866:	4283      	cmp	r3, r0
 802a868:	d212      	bcs.n	802a890 <__any_on+0x70>
 802a86a:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 802a86e:	2900      	cmp	r1, #0
 802a870:	d0eb      	beq.n	802a84a <__any_on+0x2a>
 802a872:	e7f5      	b.n	802a860 <__any_on+0x40>
 802a874:	dddc      	ble.n	802a830 <__any_on+0x10>
 802a876:	f011 011f 	ands.w	r1, r1, #31
 802a87a:	d0d9      	beq.n	802a830 <__any_on+0x10>
 802a87c:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 802a880:	6964      	ldr	r4, [r4, #20]
 802a882:	fa24 f501 	lsr.w	r5, r4, r1
 802a886:	fa05 f101 	lsl.w	r1, r5, r1
 802a88a:	42a1      	cmp	r1, r4
 802a88c:	d1e8      	bne.n	802a860 <__any_on+0x40>
 802a88e:	e7cf      	b.n	802a830 <__any_on+0x10>
 802a890:	2000      	movs	r0, #0
 802a892:	e7e6      	b.n	802a862 <__any_on+0x42>

0802a894 <__ssprint_r>:
 802a894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a898:	6894      	ldr	r4, [r2, #8]
 802a89a:	6817      	ldr	r7, [r2, #0]
 802a89c:	b083      	sub	sp, #12
 802a89e:	4692      	mov	sl, r2
 802a8a0:	4681      	mov	r9, r0
 802a8a2:	460d      	mov	r5, r1
 802a8a4:	2c00      	cmp	r4, #0
 802a8a6:	d06e      	beq.n	802a986 <__ssprint_r+0xf2>
 802a8a8:	f04f 0b00 	mov.w	fp, #0
 802a8ac:	6808      	ldr	r0, [r1, #0]
 802a8ae:	688e      	ldr	r6, [r1, #8]
 802a8b0:	465c      	mov	r4, fp
 802a8b2:	2c00      	cmp	r4, #0
 802a8b4:	d047      	beq.n	802a946 <__ssprint_r+0xb2>
 802a8b6:	42b4      	cmp	r4, r6
 802a8b8:	46b0      	mov	r8, r6
 802a8ba:	d349      	bcc.n	802a950 <__ssprint_r+0xbc>
 802a8bc:	89ab      	ldrh	r3, [r5, #12]
 802a8be:	f413 6f90 	tst.w	r3, #1152	; 0x480
 802a8c2:	d030      	beq.n	802a926 <__ssprint_r+0x92>
 802a8c4:	696e      	ldr	r6, [r5, #20]
 802a8c6:	6929      	ldr	r1, [r5, #16]
 802a8c8:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 802a8cc:	ebc1 0800 	rsb	r8, r1, r0
 802a8d0:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 802a8d4:	1c60      	adds	r0, r4, #1
 802a8d6:	1076      	asrs	r6, r6, #1
 802a8d8:	4440      	add	r0, r8
 802a8da:	4286      	cmp	r6, r0
 802a8dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802a8e0:	4632      	mov	r2, r6
 802a8e2:	b21b      	sxth	r3, r3
 802a8e4:	bf3c      	itt	cc
 802a8e6:	4606      	movcc	r6, r0
 802a8e8:	4632      	movcc	r2, r6
 802a8ea:	4648      	mov	r0, r9
 802a8ec:	2b00      	cmp	r3, #0
 802a8ee:	d032      	beq.n	802a956 <__ssprint_r+0xc2>
 802a8f0:	4611      	mov	r1, r2
 802a8f2:	f7f0 fbb7 	bl	801b064 <_malloc_r>
 802a8f6:	2800      	cmp	r0, #0
 802a8f8:	d036      	beq.n	802a968 <__ssprint_r+0xd4>
 802a8fa:	6929      	ldr	r1, [r5, #16]
 802a8fc:	9001      	str	r0, [sp, #4]
 802a8fe:	4642      	mov	r2, r8
 802a900:	f7fb fb5c 	bl	8025fbc <memcpy>
 802a904:	89aa      	ldrh	r2, [r5, #12]
 802a906:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 802a90a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 802a90e:	81a9      	strh	r1, [r5, #12]
 802a910:	9901      	ldr	r1, [sp, #4]
 802a912:	ebc8 0306 	rsb	r3, r8, r6
 802a916:	eb01 0008 	add.w	r0, r1, r8
 802a91a:	616e      	str	r6, [r5, #20]
 802a91c:	6129      	str	r1, [r5, #16]
 802a91e:	6028      	str	r0, [r5, #0]
 802a920:	4626      	mov	r6, r4
 802a922:	60ab      	str	r3, [r5, #8]
 802a924:	46a0      	mov	r8, r4
 802a926:	4659      	mov	r1, fp
 802a928:	4642      	mov	r2, r8
 802a92a:	f7fb fbe9 	bl	8026100 <memmove>
 802a92e:	f8da 1008 	ldr.w	r1, [sl, #8]
 802a932:	68aa      	ldr	r2, [r5, #8]
 802a934:	6828      	ldr	r0, [r5, #0]
 802a936:	1b96      	subs	r6, r2, r6
 802a938:	4440      	add	r0, r8
 802a93a:	1b0c      	subs	r4, r1, r4
 802a93c:	60ae      	str	r6, [r5, #8]
 802a93e:	6028      	str	r0, [r5, #0]
 802a940:	f8ca 4008 	str.w	r4, [sl, #8]
 802a944:	b1fc      	cbz	r4, 802a986 <__ssprint_r+0xf2>
 802a946:	f8d7 b000 	ldr.w	fp, [r7]
 802a94a:	687c      	ldr	r4, [r7, #4]
 802a94c:	3708      	adds	r7, #8
 802a94e:	e7b0      	b.n	802a8b2 <__ssprint_r+0x1e>
 802a950:	4626      	mov	r6, r4
 802a952:	46a0      	mov	r8, r4
 802a954:	e7e7      	b.n	802a926 <__ssprint_r+0x92>
 802a956:	f7f0 fbc1 	bl	801b0dc <_realloc_r>
 802a95a:	4601      	mov	r1, r0
 802a95c:	2800      	cmp	r0, #0
 802a95e:	d1d8      	bne.n	802a912 <__ssprint_r+0x7e>
 802a960:	4648      	mov	r0, r9
 802a962:	6929      	ldr	r1, [r5, #16]
 802a964:	f7f0 fbae 	bl	801b0c4 <_free_r>
 802a968:	89aa      	ldrh	r2, [r5, #12]
 802a96a:	2100      	movs	r1, #0
 802a96c:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 802a970:	230c      	movs	r3, #12
 802a972:	f8c9 3000 	str.w	r3, [r9]
 802a976:	81a8      	strh	r0, [r5, #12]
 802a978:	f04f 30ff 	mov.w	r0, #4294967295
 802a97c:	f8ca 1008 	str.w	r1, [sl, #8]
 802a980:	f8ca 1004 	str.w	r1, [sl, #4]
 802a984:	e002      	b.n	802a98c <__ssprint_r+0xf8>
 802a986:	f8ca 4004 	str.w	r4, [sl, #4]
 802a98a:	4620      	mov	r0, r4
 802a98c:	b003      	add	sp, #12
 802a98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a992:	bf00      	nop

0802a994 <_svfiprintf_r>:
 802a994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a998:	b0af      	sub	sp, #188	; 0xbc
 802a99a:	9103      	str	r1, [sp, #12]
 802a99c:	8989      	ldrh	r1, [r1, #12]
 802a99e:	9005      	str	r0, [sp, #20]
 802a9a0:	f001 0480 	and.w	r4, r1, #128	; 0x80
 802a9a4:	b221      	sxth	r1, r4
 802a9a6:	9309      	str	r3, [sp, #36]	; 0x24
 802a9a8:	b121      	cbz	r1, 802a9b4 <_svfiprintf_r+0x20>
 802a9aa:	9c03      	ldr	r4, [sp, #12]
 802a9ac:	6923      	ldr	r3, [r4, #16]
 802a9ae:	2b00      	cmp	r3, #0
 802a9b0:	f000 8690 	beq.w	802b6d4 <_svfiprintf_r+0xd40>
 802a9b4:	2600      	movs	r6, #0
 802a9b6:	ac1e      	add	r4, sp, #120	; 0x78
 802a9b8:	4d9f      	ldr	r5, [pc, #636]	; (802ac38 <_svfiprintf_r+0x2a4>)
 802a9ba:	9401      	str	r4, [sp, #4]
 802a9bc:	960b      	str	r6, [sp, #44]	; 0x2c
 802a9be:	9411      	str	r4, [sp, #68]	; 0x44
 802a9c0:	9613      	str	r6, [sp, #76]	; 0x4c
 802a9c2:	9612      	str	r6, [sp, #72]	; 0x48
 802a9c4:	4691      	mov	r9, r2
 802a9c6:	9607      	str	r6, [sp, #28]
 802a9c8:	f899 2000 	ldrb.w	r2, [r9]
 802a9cc:	2a00      	cmp	r2, #0
 802a9ce:	f000 8403 	beq.w	802b1d8 <_svfiprintf_r+0x844>
 802a9d2:	2a25      	cmp	r2, #37	; 0x25
 802a9d4:	f000 8400 	beq.w	802b1d8 <_svfiprintf_r+0x844>
 802a9d8:	f109 0701 	add.w	r7, r9, #1
 802a9dc:	e001      	b.n	802a9e2 <_svfiprintf_r+0x4e>
 802a9de:	2925      	cmp	r1, #37	; 0x25
 802a9e0:	d004      	beq.n	802a9ec <_svfiprintf_r+0x58>
 802a9e2:	463e      	mov	r6, r7
 802a9e4:	3701      	adds	r7, #1
 802a9e6:	7831      	ldrb	r1, [r6, #0]
 802a9e8:	2900      	cmp	r1, #0
 802a9ea:	d1f8      	bne.n	802a9de <_svfiprintf_r+0x4a>
 802a9ec:	ebc9 0706 	rsb	r7, r9, r6
 802a9f0:	b17f      	cbz	r7, 802aa12 <_svfiprintf_r+0x7e>
 802a9f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802a9f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802a9f6:	f8c4 9000 	str.w	r9, [r4]
 802a9fa:	1c51      	adds	r1, r2, #1
 802a9fc:	19d8      	adds	r0, r3, r7
 802a9fe:	2907      	cmp	r1, #7
 802aa00:	6067      	str	r7, [r4, #4]
 802aa02:	9013      	str	r0, [sp, #76]	; 0x4c
 802aa04:	9112      	str	r1, [sp, #72]	; 0x48
 802aa06:	f300 84d7 	bgt.w	802b3b8 <_svfiprintf_r+0xa24>
 802aa0a:	3408      	adds	r4, #8
 802aa0c:	9b07      	ldr	r3, [sp, #28]
 802aa0e:	19d8      	adds	r0, r3, r7
 802aa10:	9007      	str	r0, [sp, #28]
 802aa12:	7832      	ldrb	r2, [r6, #0]
 802aa14:	2a00      	cmp	r2, #0
 802aa16:	f000 8418 	beq.w	802b24a <_svfiprintf_r+0x8b6>
 802aa1a:	2100      	movs	r1, #0
 802aa1c:	f04f 30ff 	mov.w	r0, #4294967295
 802aa20:	7873      	ldrb	r3, [r6, #1]
 802aa22:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 802aa26:	460a      	mov	r2, r1
 802aa28:	f106 0901 	add.w	r9, r6, #1
 802aa2c:	9002      	str	r0, [sp, #8]
 802aa2e:	9108      	str	r1, [sp, #32]
 802aa30:	4688      	mov	r8, r1
 802aa32:	f109 0901 	add.w	r9, r9, #1
 802aa36:	f1a3 0120 	sub.w	r1, r3, #32
 802aa3a:	2958      	cmp	r1, #88	; 0x58
 802aa3c:	f200 81fb 	bhi.w	802ae36 <_svfiprintf_r+0x4a2>
 802aa40:	e8df f011 	tbh	[pc, r1, lsl #1]
 802aa44:	01f901f2 	.word	0x01f901f2
 802aa48:	01ed01f9 	.word	0x01ed01f9
 802aa4c:	01f901f9 	.word	0x01f901f9
 802aa50:	01f901f9 	.word	0x01f901f9
 802aa54:	01f901f9 	.word	0x01f901f9
 802aa58:	025a00a8 	.word	0x025a00a8
 802aa5c:	00b501f9 	.word	0x00b501f9
 802aa60:	01f9025e 	.word	0x01f9025e
 802aa64:	02440255 	.word	0x02440255
 802aa68:	02440244 	.word	0x02440244
 802aa6c:	02440244 	.word	0x02440244
 802aa70:	02440244 	.word	0x02440244
 802aa74:	02440244 	.word	0x02440244
 802aa78:	01f901f9 	.word	0x01f901f9
 802aa7c:	01f901f9 	.word	0x01f901f9
 802aa80:	01f901f9 	.word	0x01f901f9
 802aa84:	01f901f9 	.word	0x01f901f9
 802aa88:	01f901f9 	.word	0x01f901f9
 802aa8c:	01f90220 	.word	0x01f90220
 802aa90:	01f901f9 	.word	0x01f901f9
 802aa94:	01f901f9 	.word	0x01f901f9
 802aa98:	01f901f9 	.word	0x01f901f9
 802aa9c:	01f901f9 	.word	0x01f901f9
 802aaa0:	009601f9 	.word	0x009601f9
 802aaa4:	01f901f9 	.word	0x01f901f9
 802aaa8:	01f901f9 	.word	0x01f901f9
 802aaac:	005901f9 	.word	0x005901f9
 802aab0:	01f901f9 	.word	0x01f901f9
 802aab4:	01f901cb 	.word	0x01f901cb
 802aab8:	01f901f9 	.word	0x01f901f9
 802aabc:	01f901f9 	.word	0x01f901f9
 802aac0:	01f901f9 	.word	0x01f901f9
 802aac4:	01f901f9 	.word	0x01f901f9
 802aac8:	012901f9 	.word	0x012901f9
 802aacc:	01f90110 	.word	0x01f90110
 802aad0:	01f901f9 	.word	0x01f901f9
 802aad4:	0110010b 	.word	0x0110010b
 802aad8:	01f901f9 	.word	0x01f901f9
 802aadc:	01f900fe 	.word	0x01f900fe
 802aae0:	009801b7 	.word	0x009801b7
 802aae4:	00e200e7 	.word	0x00e200e7
 802aae8:	00ba01f9 	.word	0x00ba01f9
 802aaec:	005b01f9 	.word	0x005b01f9
 802aaf0:	01f901f9 	.word	0x01f901f9
 802aaf4:	0208      	.short	0x0208
 802aaf6:	f048 0810 	orr.w	r8, r8, #16
 802aafa:	f018 0f20 	tst.w	r8, #32
 802aafe:	f000 84f0 	beq.w	802b4e2 <_svfiprintf_r+0xb4e>
 802ab02:	9e09      	ldr	r6, [sp, #36]	; 0x24
 802ab04:	1df2      	adds	r2, r6, #7
 802ab06:	f022 0107 	bic.w	r1, r2, #7
 802ab0a:	e9d1 6700 	ldrd	r6, r7, [r1]
 802ab0e:	f101 0c08 	add.w	ip, r1, #8
 802ab12:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802ab16:	2301      	movs	r3, #1
 802ab18:	f04f 0b00 	mov.w	fp, #0
 802ab1c:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 802ab20:	9a02      	ldr	r2, [sp, #8]
 802ab22:	2a00      	cmp	r2, #0
 802ab24:	bfa8      	it	ge
 802ab26:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 802ab2a:	ea56 0a07 	orrs.w	sl, r6, r7
 802ab2e:	f040 8360 	bne.w	802b1f2 <_svfiprintf_r+0x85e>
 802ab32:	9902      	ldr	r1, [sp, #8]
 802ab34:	2900      	cmp	r1, #0
 802ab36:	f040 835c 	bne.w	802b1f2 <_svfiprintf_r+0x85e>
 802ab3a:	2b00      	cmp	r3, #0
 802ab3c:	f040 84cb 	bne.w	802b4d6 <_svfiprintf_r+0xb42>
 802ab40:	f018 0f01 	tst.w	r8, #1
 802ab44:	f000 8516 	beq.w	802b574 <_svfiprintf_r+0xbe0>
 802ab48:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 802ab4c:	2730      	movs	r7, #48	; 0x30
 802ab4e:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 802ab52:	9901      	ldr	r1, [sp, #4]
 802ab54:	ebca 0201 	rsb	r2, sl, r1
 802ab58:	9204      	str	r2, [sp, #16]
 802ab5a:	9f04      	ldr	r7, [sp, #16]
 802ab5c:	9b02      	ldr	r3, [sp, #8]
 802ab5e:	429f      	cmp	r7, r3
 802ab60:	bfb8      	it	lt
 802ab62:	461f      	movlt	r7, r3
 802ab64:	f1bb 0f00 	cmp.w	fp, #0
 802ab68:	f000 80a7 	beq.w	802acba <_svfiprintf_r+0x326>
 802ab6c:	3701      	adds	r7, #1
 802ab6e:	e0a4      	b.n	802acba <_svfiprintf_r+0x326>
 802ab70:	f048 0810 	orr.w	r8, r8, #16
 802ab74:	f018 0320 	ands.w	r3, r8, #32
 802ab78:	f000 84d1 	beq.w	802b51e <_svfiprintf_r+0xb8a>
 802ab7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802ab7e:	1ddf      	adds	r7, r3, #7
 802ab80:	f027 0207 	bic.w	r2, r7, #7
 802ab84:	f102 0c08 	add.w	ip, r2, #8
 802ab88:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802ab8c:	e9d2 6700 	ldrd	r6, r7, [r2]
 802ab90:	2300      	movs	r3, #0
 802ab92:	e7c1      	b.n	802ab18 <_svfiprintf_r+0x184>
 802ab94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802ab96:	9809      	ldr	r0, [sp, #36]	; 0x24
 802ab98:	6819      	ldr	r1, [r3, #0]
 802ab9a:	9108      	str	r1, [sp, #32]
 802ab9c:	9b08      	ldr	r3, [sp, #32]
 802ab9e:	1d01      	adds	r1, r0, #4
 802aba0:	2b00      	cmp	r3, #0
 802aba2:	f280 84e2 	bge.w	802b56a <_svfiprintf_r+0xbd6>
 802aba6:	9808      	ldr	r0, [sp, #32]
 802aba8:	9109      	str	r1, [sp, #36]	; 0x24
 802abaa:	4243      	negs	r3, r0
 802abac:	9308      	str	r3, [sp, #32]
 802abae:	f048 0804 	orr.w	r8, r8, #4
 802abb2:	f899 3000 	ldrb.w	r3, [r9]
 802abb6:	e73c      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802abb8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802abbc:	f8db a000 	ldr.w	sl, [fp]
 802abc0:	2600      	movs	r6, #0
 802abc2:	465f      	mov	r7, fp
 802abc4:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 802abc8:	1d3b      	adds	r3, r7, #4
 802abca:	f1ba 0f00 	cmp.w	sl, #0
 802abce:	f000 8575 	beq.w	802b6bc <_svfiprintf_r+0xd28>
 802abd2:	9a02      	ldr	r2, [sp, #8]
 802abd4:	2a00      	cmp	r2, #0
 802abd6:	4650      	mov	r0, sl
 802abd8:	f2c0 853f 	blt.w	802b65a <_svfiprintf_r+0xcc6>
 802abdc:	4631      	mov	r1, r6
 802abde:	9a02      	ldr	r2, [sp, #8]
 802abe0:	9300      	str	r3, [sp, #0]
 802abe2:	f7fe fea1 	bl	8029928 <memchr>
 802abe6:	9900      	ldr	r1, [sp, #0]
 802abe8:	2800      	cmp	r0, #0
 802abea:	f000 859b 	beq.w	802b724 <_svfiprintf_r+0xd90>
 802abee:	9a02      	ldr	r2, [sp, #8]
 802abf0:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802abf4:	9109      	str	r1, [sp, #36]	; 0x24
 802abf6:	ebca 0300 	rsb	r3, sl, r0
 802abfa:	4293      	cmp	r3, r2
 802abfc:	9304      	str	r3, [sp, #16]
 802abfe:	f340 8534 	ble.w	802b66a <_svfiprintf_r+0xcd6>
 802ac02:	9204      	str	r2, [sp, #16]
 802ac04:	9602      	str	r6, [sp, #8]
 802ac06:	e7a8      	b.n	802ab5a <_svfiprintf_r+0x1c6>
 802ac08:	f048 0820 	orr.w	r8, r8, #32
 802ac0c:	f899 3000 	ldrb.w	r3, [r9]
 802ac10:	e70f      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802ac12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 802ac14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802ac16:	6831      	ldr	r1, [r6, #0]
 802ac18:	460e      	mov	r6, r1
 802ac1a:	4908      	ldr	r1, [pc, #32]	; (802ac3c <_svfiprintf_r+0x2a8>)
 802ac1c:	2730      	movs	r7, #48	; 0x30
 802ac1e:	2378      	movs	r3, #120	; 0x78
 802ac20:	1d10      	adds	r0, r2, #4
 802ac22:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 802ac26:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 802ac2a:	9009      	str	r0, [sp, #36]	; 0x24
 802ac2c:	2700      	movs	r7, #0
 802ac2e:	f048 0802 	orr.w	r8, r8, #2
 802ac32:	910b      	str	r1, [sp, #44]	; 0x2c
 802ac34:	2302      	movs	r3, #2
 802ac36:	e76f      	b.n	802ab18 <_svfiprintf_r+0x184>
 802ac38:	0802c738 	.word	0x0802c738
 802ac3c:	0802c5b4 	.word	0x0802c5b4
 802ac40:	f899 3000 	ldrb.w	r3, [r9]
 802ac44:	4648      	mov	r0, r9
 802ac46:	2b6c      	cmp	r3, #108	; 0x6c
 802ac48:	bf03      	ittte	eq
 802ac4a:	f109 0901 	addeq.w	r9, r9, #1
 802ac4e:	f048 0820 	orreq.w	r8, r8, #32
 802ac52:	7843      	ldrbeq	r3, [r0, #1]
 802ac54:	f048 0810 	orrne.w	r8, r8, #16
 802ac58:	e6eb      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802ac5a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 802ac5e:	f899 3000 	ldrb.w	r3, [r9]
 802ac62:	e6e6      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802ac64:	f018 0f20 	tst.w	r8, #32
 802ac68:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ac6c:	f000 8112 	beq.w	802ae94 <_svfiprintf_r+0x500>
 802ac70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802ac72:	1ddf      	adds	r7, r3, #7
 802ac74:	f027 0607 	bic.w	r6, r7, #7
 802ac78:	e9d6 2300 	ldrd	r2, r3, [r6]
 802ac7c:	3608      	adds	r6, #8
 802ac7e:	2a00      	cmp	r2, #0
 802ac80:	f173 0100 	sbcs.w	r1, r3, #0
 802ac84:	9609      	str	r6, [sp, #36]	; 0x24
 802ac86:	461f      	mov	r7, r3
 802ac88:	4616      	mov	r6, r2
 802ac8a:	f2c0 8116 	blt.w	802aeba <_svfiprintf_r+0x526>
 802ac8e:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802ac92:	2301      	movs	r3, #1
 802ac94:	e744      	b.n	802ab20 <_svfiprintf_r+0x18c>
 802ac96:	9f09      	ldr	r7, [sp, #36]	; 0x24
 802ac98:	9909      	ldr	r1, [sp, #36]	; 0x24
 802ac9a:	683b      	ldr	r3, [r7, #0]
 802ac9c:	2200      	movs	r2, #0
 802ac9e:	2701      	movs	r7, #1
 802aca0:	1d08      	adds	r0, r1, #4
 802aca2:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802aca6:	9009      	str	r0, [sp, #36]	; 0x24
 802aca8:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 802acac:	9704      	str	r7, [sp, #16]
 802acae:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 802acb2:	f04f 0b00 	mov.w	fp, #0
 802acb6:	f8cd b008 	str.w	fp, [sp, #8]
 802acba:	f018 0102 	ands.w	r1, r8, #2
 802acbe:	bf18      	it	ne
 802acc0:	3702      	addne	r7, #2
 802acc2:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 802acc6:	9106      	str	r1, [sp, #24]
 802acc8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 802accc:	f040 815a 	bne.w	802af84 <_svfiprintf_r+0x5f0>
 802acd0:	9808      	ldr	r0, [sp, #32]
 802acd2:	ebc7 0b00 	rsb	fp, r7, r0
 802acd6:	f1bb 0f00 	cmp.w	fp, #0
 802acda:	f340 8153 	ble.w	802af84 <_svfiprintf_r+0x5f0>
 802acde:	f1bb 0f10 	cmp.w	fp, #16
 802ace2:	f340 8512 	ble.w	802b70a <_svfiprintf_r+0xd76>
 802ace6:	f24c 7648 	movw	r6, #51016	; 0xc748
 802acea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802acec:	9812      	ldr	r0, [sp, #72]	; 0x48
 802acee:	4ba2      	ldr	r3, [pc, #648]	; (802af78 <_svfiprintf_r+0x5e4>)
 802acf0:	f6c0 0602 	movt	r6, #2050	; 0x802
 802acf4:	6026      	str	r6, [r4, #0]
 802acf6:	2610      	movs	r6, #16
 802acf8:	1991      	adds	r1, r2, r6
 802acfa:	1c42      	adds	r2, r0, #1
 802acfc:	f1ab 0c11 	sub.w	ip, fp, #17
 802ad00:	2a07      	cmp	r2, #7
 802ad02:	930c      	str	r3, [sp, #48]	; 0x30
 802ad04:	6066      	str	r6, [r4, #4]
 802ad06:	9113      	str	r1, [sp, #76]	; 0x4c
 802ad08:	9212      	str	r2, [sp, #72]	; 0x48
 802ad0a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 802ad0e:	f300 83c8 	bgt.w	802b4a2 <_svfiprintf_r+0xb0e>
 802ad12:	3408      	adds	r4, #8
 802ad14:	f1ab 0b10 	sub.w	fp, fp, #16
 802ad18:	f1bb 0f10 	cmp.w	fp, #16
 802ad1c:	f340 8120 	ble.w	802af60 <_svfiprintf_r+0x5cc>
 802ad20:	b19b      	cbz	r3, 802ad4a <_svfiprintf_r+0x3b6>
 802ad22:	3201      	adds	r2, #1
 802ad24:	f24c 7348 	movw	r3, #51016	; 0xc748
 802ad28:	3110      	adds	r1, #16
 802ad2a:	f6c0 0302 	movt	r3, #2050	; 0x802
 802ad2e:	2a07      	cmp	r2, #7
 802ad30:	e884 0048 	stmia.w	r4, {r3, r6}
 802ad34:	9113      	str	r1, [sp, #76]	; 0x4c
 802ad36:	9212      	str	r2, [sp, #72]	; 0x48
 802ad38:	f300 83c1 	bgt.w	802b4be <_svfiprintf_r+0xb2a>
 802ad3c:	3408      	adds	r4, #8
 802ad3e:	f1ab 0b10 	sub.w	fp, fp, #16
 802ad42:	f1bb 0f10 	cmp.w	fp, #16
 802ad46:	f340 810b 	ble.w	802af60 <_svfiprintf_r+0x5cc>
 802ad4a:	4623      	mov	r3, r4
 802ad4c:	970d      	str	r7, [sp, #52]	; 0x34
 802ad4e:	9c03      	ldr	r4, [sp, #12]
 802ad50:	9f05      	ldr	r7, [sp, #20]
 802ad52:	e016      	b.n	802ad82 <_svfiprintf_r+0x3ee>
 802ad54:	3308      	adds	r3, #8
 802ad56:	3201      	adds	r2, #1
 802ad58:	f24c 7048 	movw	r0, #51016	; 0xc748
 802ad5c:	3110      	adds	r1, #16
 802ad5e:	f6c0 0002 	movt	r0, #2050	; 0x802
 802ad62:	2a07      	cmp	r2, #7
 802ad64:	e883 0041 	stmia.w	r3, {r0, r6}
 802ad68:	9113      	str	r1, [sp, #76]	; 0x4c
 802ad6a:	9212      	str	r2, [sp, #72]	; 0x48
 802ad6c:	f1ab 0b10 	sub.w	fp, fp, #16
 802ad70:	f300 80e3 	bgt.w	802af3a <_svfiprintf_r+0x5a6>
 802ad74:	f1ab 0b10 	sub.w	fp, fp, #16
 802ad78:	3308      	adds	r3, #8
 802ad7a:	f1bb 0f10 	cmp.w	fp, #16
 802ad7e:	f340 80ed 	ble.w	802af5c <_svfiprintf_r+0x5c8>
 802ad82:	3201      	adds	r2, #1
 802ad84:	f24c 7048 	movw	r0, #51016	; 0xc748
 802ad88:	3110      	adds	r1, #16
 802ad8a:	f6c0 0002 	movt	r0, #2050	; 0x802
 802ad8e:	2a07      	cmp	r2, #7
 802ad90:	9113      	str	r1, [sp, #76]	; 0x4c
 802ad92:	9212      	str	r2, [sp, #72]	; 0x48
 802ad94:	e883 0041 	stmia.w	r3, {r0, r6}
 802ad98:	dddc      	ble.n	802ad54 <_svfiprintf_r+0x3c0>
 802ad9a:	4638      	mov	r0, r7
 802ad9c:	4621      	mov	r1, r4
 802ad9e:	aa11      	add	r2, sp, #68	; 0x44
 802ada0:	f7ff fd78 	bl	802a894 <__ssprint_r>
 802ada4:	2800      	cmp	r0, #0
 802ada6:	f040 8257 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802adaa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802adac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802adae:	ab1e      	add	r3, sp, #120	; 0x78
 802adb0:	e7d1      	b.n	802ad56 <_svfiprintf_r+0x3c2>
 802adb2:	f018 0f20 	tst.w	r8, #32
 802adb6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802adba:	f040 840f 	bne.w	802b5dc <_svfiprintf_r+0xc48>
 802adbe:	f018 0f10 	tst.w	r8, #16
 802adc2:	f000 846b 	beq.w	802b69c <_svfiprintf_r+0xd08>
 802adc6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802adca:	9e07      	ldr	r6, [sp, #28]
 802adcc:	f8da 3000 	ldr.w	r3, [sl]
 802add0:	4650      	mov	r0, sl
 802add2:	1d01      	adds	r1, r0, #4
 802add4:	9109      	str	r1, [sp, #36]	; 0x24
 802add6:	601e      	str	r6, [r3, #0]
 802add8:	e5f6      	b.n	802a9c8 <_svfiprintf_r+0x34>
 802adda:	4e68      	ldr	r6, [pc, #416]	; (802af7c <_svfiprintf_r+0x5e8>)
 802addc:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ade0:	f018 0f20 	tst.w	r8, #32
 802ade4:	960b      	str	r6, [sp, #44]	; 0x2c
 802ade6:	d03c      	beq.n	802ae62 <_svfiprintf_r+0x4ce>
 802ade8:	9809      	ldr	r0, [sp, #36]	; 0x24
 802adea:	1dc7      	adds	r7, r0, #7
 802adec:	f027 0607 	bic.w	r6, r7, #7
 802adf0:	f106 0c08 	add.w	ip, r6, #8
 802adf4:	e9d6 6700 	ldrd	r6, r7, [r6]
 802adf8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802adfc:	f018 0f01 	tst.w	r8, #1
 802ae00:	f000 8099 	beq.w	802af36 <_svfiprintf_r+0x5a2>
 802ae04:	ea56 0107 	orrs.w	r1, r6, r7
 802ae08:	f000 8095 	beq.w	802af36 <_svfiprintf_r+0x5a2>
 802ae0c:	2230      	movs	r2, #48	; 0x30
 802ae0e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 802ae12:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 802ae16:	f048 0802 	orr.w	r8, r8, #2
 802ae1a:	2302      	movs	r3, #2
 802ae1c:	e67c      	b.n	802ab18 <_svfiprintf_r+0x184>
 802ae1e:	f048 0801 	orr.w	r8, r8, #1
 802ae22:	f899 3000 	ldrb.w	r3, [r9]
 802ae26:	e604      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802ae28:	f899 3000 	ldrb.w	r3, [r9]
 802ae2c:	2a00      	cmp	r2, #0
 802ae2e:	f47f ae00 	bne.w	802aa32 <_svfiprintf_r+0x9e>
 802ae32:	2220      	movs	r2, #32
 802ae34:	e5fd      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802ae36:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ae3a:	2b00      	cmp	r3, #0
 802ae3c:	f000 8205 	beq.w	802b24a <_svfiprintf_r+0x8b6>
 802ae40:	2701      	movs	r7, #1
 802ae42:	2200      	movs	r2, #0
 802ae44:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 802ae48:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ae4c:	9704      	str	r7, [sp, #16]
 802ae4e:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 802ae52:	e72e      	b.n	802acb2 <_svfiprintf_r+0x31e>
 802ae54:	4e4a      	ldr	r6, [pc, #296]	; (802af80 <_svfiprintf_r+0x5ec>)
 802ae56:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ae5a:	f018 0f20 	tst.w	r8, #32
 802ae5e:	960b      	str	r6, [sp, #44]	; 0x2c
 802ae60:	d1c2      	bne.n	802ade8 <_svfiprintf_r+0x454>
 802ae62:	f018 0f10 	tst.w	r8, #16
 802ae66:	f040 83b0 	bne.w	802b5ca <_svfiprintf_r+0xc36>
 802ae6a:	f018 0f40 	tst.w	r8, #64	; 0x40
 802ae6e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802ae72:	f000 840a 	beq.w	802b68a <_svfiprintf_r+0xcf6>
 802ae76:	4658      	mov	r0, fp
 802ae78:	1d07      	adds	r7, r0, #4
 802ae7a:	9709      	str	r7, [sp, #36]	; 0x24
 802ae7c:	f8bb 6000 	ldrh.w	r6, [fp]
 802ae80:	2700      	movs	r7, #0
 802ae82:	e7bb      	b.n	802adfc <_svfiprintf_r+0x468>
 802ae84:	f048 0810 	orr.w	r8, r8, #16
 802ae88:	f018 0f20 	tst.w	r8, #32
 802ae8c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802ae90:	f47f aeee 	bne.w	802ac70 <_svfiprintf_r+0x2dc>
 802ae94:	f018 0f10 	tst.w	r8, #16
 802ae98:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802ae9c:	f000 8370 	beq.w	802b580 <_svfiprintf_r+0xbec>
 802aea0:	f8db 6000 	ldr.w	r6, [fp]
 802aea4:	17f7      	asrs	r7, r6, #31
 802aea6:	4659      	mov	r1, fp
 802aea8:	4632      	mov	r2, r6
 802aeaa:	463b      	mov	r3, r7
 802aeac:	1d08      	adds	r0, r1, #4
 802aeae:	2a00      	cmp	r2, #0
 802aeb0:	f173 0100 	sbcs.w	r1, r3, #0
 802aeb4:	9009      	str	r0, [sp, #36]	; 0x24
 802aeb6:	f6bf aeea 	bge.w	802ac8e <_svfiprintf_r+0x2fa>
 802aeba:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 802aebe:	4276      	negs	r6, r6
 802aec0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 802aec4:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 802aec8:	2301      	movs	r3, #1
 802aeca:	e629      	b.n	802ab20 <_svfiprintf_r+0x18c>
 802aecc:	4648      	mov	r0, r9
 802aece:	2100      	movs	r1, #0
 802aed0:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 802aed4:	f810 3b01 	ldrb.w	r3, [r0], #1
 802aed8:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 802aedc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 802aee0:	2e09      	cmp	r6, #9
 802aee2:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 802aee6:	4681      	mov	r9, r0
 802aee8:	d9f2      	bls.n	802aed0 <_svfiprintf_r+0x53c>
 802aeea:	9108      	str	r1, [sp, #32]
 802aeec:	e5a3      	b.n	802aa36 <_svfiprintf_r+0xa2>
 802aeee:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 802aef2:	f899 3000 	ldrb.w	r3, [r9]
 802aef6:	e59c      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802aef8:	f899 3000 	ldrb.w	r3, [r9]
 802aefc:	222b      	movs	r2, #43	; 0x2b
 802aefe:	e598      	b.n	802aa32 <_svfiprintf_r+0x9e>
 802af00:	464e      	mov	r6, r9
 802af02:	f816 3b01 	ldrb.w	r3, [r6], #1
 802af06:	2b2a      	cmp	r3, #42	; 0x2a
 802af08:	f000 8414 	beq.w	802b734 <_svfiprintf_r+0xda0>
 802af0c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 802af10:	2000      	movs	r0, #0
 802af12:	2909      	cmp	r1, #9
 802af14:	f200 8401 	bhi.w	802b71a <_svfiprintf_r+0xd86>
 802af18:	f816 3b01 	ldrb.w	r3, [r6], #1
 802af1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 802af20:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 802af24:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 802af28:	2909      	cmp	r1, #9
 802af2a:	46b1      	mov	r9, r6
 802af2c:	d9f4      	bls.n	802af18 <_svfiprintf_r+0x584>
 802af2e:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 802af32:	9002      	str	r0, [sp, #8]
 802af34:	e57f      	b.n	802aa36 <_svfiprintf_r+0xa2>
 802af36:	2302      	movs	r3, #2
 802af38:	e5ee      	b.n	802ab18 <_svfiprintf_r+0x184>
 802af3a:	4638      	mov	r0, r7
 802af3c:	4621      	mov	r1, r4
 802af3e:	aa11      	add	r2, sp, #68	; 0x44
 802af40:	f7ff fca8 	bl	802a894 <__ssprint_r>
 802af44:	2800      	cmp	r0, #0
 802af46:	f040 8187 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802af4a:	f1ab 0b10 	sub.w	fp, fp, #16
 802af4e:	f1bb 0f10 	cmp.w	fp, #16
 802af52:	ab1e      	add	r3, sp, #120	; 0x78
 802af54:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802af56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802af58:	f73f af13 	bgt.w	802ad82 <_svfiprintf_r+0x3ee>
 802af5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 802af5e:	461c      	mov	r4, r3
 802af60:	3201      	adds	r2, #1
 802af62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802af64:	9212      	str	r2, [sp, #72]	; 0x48
 802af66:	4459      	add	r1, fp
 802af68:	2a07      	cmp	r2, #7
 802af6a:	e884 0808 	stmia.w	r4, {r3, fp}
 802af6e:	9113      	str	r1, [sp, #76]	; 0x4c
 802af70:	f300 82c9 	bgt.w	802b506 <_svfiprintf_r+0xb72>
 802af74:	3408      	adds	r4, #8
 802af76:	e007      	b.n	802af88 <_svfiprintf_r+0x5f4>
 802af78:	0802c748 	.word	0x0802c748
 802af7c:	0802c5a0 	.word	0x0802c5a0
 802af80:	0802c5b4 	.word	0x0802c5b4
 802af84:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802af86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802af88:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 802af8c:	b160      	cbz	r0, 802afa8 <_svfiprintf_r+0x614>
 802af8e:	3201      	adds	r2, #1
 802af90:	3101      	adds	r1, #1
 802af92:	2001      	movs	r0, #1
 802af94:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 802af98:	2a07      	cmp	r2, #7
 802af9a:	6023      	str	r3, [r4, #0]
 802af9c:	6060      	str	r0, [r4, #4]
 802af9e:	9113      	str	r1, [sp, #76]	; 0x4c
 802afa0:	9212      	str	r2, [sp, #72]	; 0x48
 802afa2:	f300 8266 	bgt.w	802b472 <_svfiprintf_r+0xade>
 802afa6:	3408      	adds	r4, #8
 802afa8:	9b06      	ldr	r3, [sp, #24]
 802afaa:	b15b      	cbz	r3, 802afc4 <_svfiprintf_r+0x630>
 802afac:	3201      	adds	r2, #1
 802afae:	3102      	adds	r1, #2
 802afb0:	2302      	movs	r3, #2
 802afb2:	a810      	add	r0, sp, #64	; 0x40
 802afb4:	2a07      	cmp	r2, #7
 802afb6:	6020      	str	r0, [r4, #0]
 802afb8:	6063      	str	r3, [r4, #4]
 802afba:	9113      	str	r1, [sp, #76]	; 0x4c
 802afbc:	9212      	str	r2, [sp, #72]	; 0x48
 802afbe:	f300 8264 	bgt.w	802b48a <_svfiprintf_r+0xaf6>
 802afc2:	3408      	adds	r4, #8
 802afc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 802afc6:	2e80      	cmp	r6, #128	; 0x80
 802afc8:	f000 815a 	beq.w	802b280 <_svfiprintf_r+0x8ec>
 802afcc:	f8dd b008 	ldr.w	fp, [sp, #8]
 802afd0:	9e04      	ldr	r6, [sp, #16]
 802afd2:	ebc6 060b 	rsb	r6, r6, fp
 802afd6:	2e00      	cmp	r6, #0
 802afd8:	dd67      	ble.n	802b0aa <_svfiprintf_r+0x716>
 802afda:	2e10      	cmp	r6, #16
 802afdc:	f340 8348 	ble.w	802b670 <_svfiprintf_r+0xcdc>
 802afe0:	f04f 0b10 	mov.w	fp, #16
 802afe4:	3201      	adds	r2, #1
 802afe6:	4ba4      	ldr	r3, [pc, #656]	; (802b278 <_svfiprintf_r+0x8e4>)
 802afe8:	9212      	str	r2, [sp, #72]	; 0x48
 802afea:	f1a6 0c11 	sub.w	ip, r6, #17
 802afee:	4459      	add	r1, fp
 802aff0:	2a07      	cmp	r2, #7
 802aff2:	9302      	str	r3, [sp, #8]
 802aff4:	e884 0820 	stmia.w	r4, {r5, fp}
 802aff8:	9113      	str	r1, [sp, #76]	; 0x4c
 802affa:	f3cc 1300 	ubfx	r3, ip, #4, #1
 802affe:	f300 81c1 	bgt.w	802b384 <_svfiprintf_r+0x9f0>
 802b002:	3408      	adds	r4, #8
 802b004:	3e10      	subs	r6, #16
 802b006:	2e10      	cmp	r6, #16
 802b008:	dd44      	ble.n	802b094 <_svfiprintf_r+0x700>
 802b00a:	b163      	cbz	r3, 802b026 <_svfiprintf_r+0x692>
 802b00c:	3201      	adds	r2, #1
 802b00e:	3110      	adds	r1, #16
 802b010:	2a07      	cmp	r2, #7
 802b012:	e884 0820 	stmia.w	r4, {r5, fp}
 802b016:	9113      	str	r1, [sp, #76]	; 0x4c
 802b018:	9212      	str	r2, [sp, #72]	; 0x48
 802b01a:	f300 81c1 	bgt.w	802b3a0 <_svfiprintf_r+0xa0c>
 802b01e:	3408      	adds	r4, #8
 802b020:	3e10      	subs	r6, #16
 802b022:	2e10      	cmp	r6, #16
 802b024:	dd36      	ble.n	802b094 <_svfiprintf_r+0x700>
 802b026:	4620      	mov	r0, r4
 802b028:	9706      	str	r7, [sp, #24]
 802b02a:	9c03      	ldr	r4, [sp, #12]
 802b02c:	9f05      	ldr	r7, [sp, #20]
 802b02e:	e00d      	b.n	802b04c <_svfiprintf_r+0x6b8>
 802b030:	3008      	adds	r0, #8
 802b032:	3201      	adds	r2, #1
 802b034:	3110      	adds	r1, #16
 802b036:	3e10      	subs	r6, #16
 802b038:	2a07      	cmp	r2, #7
 802b03a:	e880 0820 	stmia.w	r0, {r5, fp}
 802b03e:	9113      	str	r1, [sp, #76]	; 0x4c
 802b040:	9212      	str	r2, [sp, #72]	; 0x48
 802b042:	dc17      	bgt.n	802b074 <_svfiprintf_r+0x6e0>
 802b044:	3e10      	subs	r6, #16
 802b046:	3008      	adds	r0, #8
 802b048:	2e10      	cmp	r6, #16
 802b04a:	dd21      	ble.n	802b090 <_svfiprintf_r+0x6fc>
 802b04c:	3201      	adds	r2, #1
 802b04e:	3110      	adds	r1, #16
 802b050:	2a07      	cmp	r2, #7
 802b052:	9113      	str	r1, [sp, #76]	; 0x4c
 802b054:	9212      	str	r2, [sp, #72]	; 0x48
 802b056:	e880 0820 	stmia.w	r0, {r5, fp}
 802b05a:	dde9      	ble.n	802b030 <_svfiprintf_r+0x69c>
 802b05c:	4638      	mov	r0, r7
 802b05e:	4621      	mov	r1, r4
 802b060:	aa11      	add	r2, sp, #68	; 0x44
 802b062:	f7ff fc17 	bl	802a894 <__ssprint_r>
 802b066:	2800      	cmp	r0, #0
 802b068:	f040 80f6 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b06c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b06e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b070:	a81e      	add	r0, sp, #120	; 0x78
 802b072:	e7de      	b.n	802b032 <_svfiprintf_r+0x69e>
 802b074:	4638      	mov	r0, r7
 802b076:	4621      	mov	r1, r4
 802b078:	aa11      	add	r2, sp, #68	; 0x44
 802b07a:	f7ff fc0b 	bl	802a894 <__ssprint_r>
 802b07e:	2800      	cmp	r0, #0
 802b080:	f040 80ea 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b084:	3e10      	subs	r6, #16
 802b086:	2e10      	cmp	r6, #16
 802b088:	a81e      	add	r0, sp, #120	; 0x78
 802b08a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b08c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b08e:	dcdd      	bgt.n	802b04c <_svfiprintf_r+0x6b8>
 802b090:	9f06      	ldr	r7, [sp, #24]
 802b092:	4604      	mov	r4, r0
 802b094:	3201      	adds	r2, #1
 802b096:	9b02      	ldr	r3, [sp, #8]
 802b098:	9212      	str	r2, [sp, #72]	; 0x48
 802b09a:	1989      	adds	r1, r1, r6
 802b09c:	2a07      	cmp	r2, #7
 802b09e:	e884 0048 	stmia.w	r4, {r3, r6}
 802b0a2:	9113      	str	r1, [sp, #76]	; 0x4c
 802b0a4:	f300 8193 	bgt.w	802b3ce <_svfiprintf_r+0xa3a>
 802b0a8:	3408      	adds	r4, #8
 802b0aa:	9b04      	ldr	r3, [sp, #16]
 802b0ac:	f8c4 a000 	str.w	sl, [r4]
 802b0b0:	3201      	adds	r2, #1
 802b0b2:	18c9      	adds	r1, r1, r3
 802b0b4:	2a07      	cmp	r2, #7
 802b0b6:	6063      	str	r3, [r4, #4]
 802b0b8:	9113      	str	r1, [sp, #76]	; 0x4c
 802b0ba:	9212      	str	r2, [sp, #72]	; 0x48
 802b0bc:	f300 814e 	bgt.w	802b35c <_svfiprintf_r+0x9c8>
 802b0c0:	f104 0208 	add.w	r2, r4, #8
 802b0c4:	f018 0f04 	tst.w	r8, #4
 802b0c8:	d074      	beq.n	802b1b4 <_svfiprintf_r+0x820>
 802b0ca:	9e08      	ldr	r6, [sp, #32]
 802b0cc:	1bf6      	subs	r6, r6, r7
 802b0ce:	2e00      	cmp	r6, #0
 802b0d0:	dd70      	ble.n	802b1b4 <_svfiprintf_r+0x820>
 802b0d2:	2e10      	cmp	r6, #16
 802b0d4:	dd5a      	ble.n	802b18c <_svfiprintf_r+0x7f8>
 802b0d6:	9812      	ldr	r0, [sp, #72]	; 0x48
 802b0d8:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 802b27c <_svfiprintf_r+0x8e8>
 802b0dc:	f24c 7448 	movw	r4, #51016	; 0xc748
 802b0e0:	f6c0 0402 	movt	r4, #2050	; 0x802
 802b0e4:	1c43      	adds	r3, r0, #1
 802b0e6:	6014      	str	r4, [r2, #0]
 802b0e8:	2410      	movs	r4, #16
 802b0ea:	f1a6 0811 	sub.w	r8, r6, #17
 802b0ee:	1909      	adds	r1, r1, r4
 802b0f0:	2b07      	cmp	r3, #7
 802b0f2:	6054      	str	r4, [r2, #4]
 802b0f4:	9113      	str	r1, [sp, #76]	; 0x4c
 802b0f6:	9312      	str	r3, [sp, #72]	; 0x48
 802b0f8:	f3c8 1800 	ubfx	r8, r8, #4, #1
 802b0fc:	f300 821e 	bgt.w	802b53c <_svfiprintf_r+0xba8>
 802b100:	3208      	adds	r2, #8
 802b102:	3e10      	subs	r6, #16
 802b104:	2e10      	cmp	r6, #16
 802b106:	dd44      	ble.n	802b192 <_svfiprintf_r+0x7fe>
 802b108:	f1b8 0f00 	cmp.w	r8, #0
 802b10c:	d010      	beq.n	802b130 <_svfiprintf_r+0x79c>
 802b10e:	3301      	adds	r3, #1
 802b110:	f24c 7048 	movw	r0, #51016	; 0xc748
 802b114:	3110      	adds	r1, #16
 802b116:	f6c0 0002 	movt	r0, #2050	; 0x802
 802b11a:	2b07      	cmp	r3, #7
 802b11c:	e882 0011 	stmia.w	r2, {r0, r4}
 802b120:	9113      	str	r1, [sp, #76]	; 0x4c
 802b122:	9312      	str	r3, [sp, #72]	; 0x48
 802b124:	f300 8267 	bgt.w	802b5f6 <_svfiprintf_r+0xc62>
 802b128:	3208      	adds	r2, #8
 802b12a:	3e10      	subs	r6, #16
 802b12c:	2e10      	cmp	r6, #16
 802b12e:	dd30      	ble.n	802b192 <_svfiprintf_r+0x7fe>
 802b130:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802b134:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802b138:	e011      	b.n	802b15e <_svfiprintf_r+0x7ca>
 802b13a:	3208      	adds	r2, #8
 802b13c:	3301      	adds	r3, #1
 802b13e:	f24c 7048 	movw	r0, #51016	; 0xc748
 802b142:	3110      	adds	r1, #16
 802b144:	f6c0 0002 	movt	r0, #2050	; 0x802
 802b148:	3e10      	subs	r6, #16
 802b14a:	2b07      	cmp	r3, #7
 802b14c:	e882 0011 	stmia.w	r2, {r0, r4}
 802b150:	9113      	str	r1, [sp, #76]	; 0x4c
 802b152:	9312      	str	r3, [sp, #72]	; 0x48
 802b154:	dc42      	bgt.n	802b1dc <_svfiprintf_r+0x848>
 802b156:	3208      	adds	r2, #8
 802b158:	3e10      	subs	r6, #16
 802b15a:	2e10      	cmp	r6, #16
 802b15c:	dd19      	ble.n	802b192 <_svfiprintf_r+0x7fe>
 802b15e:	3301      	adds	r3, #1
 802b160:	f24c 7048 	movw	r0, #51016	; 0xc748
 802b164:	3110      	adds	r1, #16
 802b166:	f6c0 0002 	movt	r0, #2050	; 0x802
 802b16a:	2b07      	cmp	r3, #7
 802b16c:	e882 0011 	stmia.w	r2, {r0, r4}
 802b170:	9113      	str	r1, [sp, #76]	; 0x4c
 802b172:	9312      	str	r3, [sp, #72]	; 0x48
 802b174:	dde1      	ble.n	802b13a <_svfiprintf_r+0x7a6>
 802b176:	4640      	mov	r0, r8
 802b178:	4659      	mov	r1, fp
 802b17a:	aa11      	add	r2, sp, #68	; 0x44
 802b17c:	f7ff fb8a 	bl	802a894 <__ssprint_r>
 802b180:	2800      	cmp	r0, #0
 802b182:	d169      	bne.n	802b258 <_svfiprintf_r+0x8c4>
 802b184:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b186:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b188:	aa1e      	add	r2, sp, #120	; 0x78
 802b18a:	e7d7      	b.n	802b13c <_svfiprintf_r+0x7a8>
 802b18c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b18e:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 802b27c <_svfiprintf_r+0x8e8>
 802b192:	1c5c      	adds	r4, r3, #1
 802b194:	1871      	adds	r1, r6, r1
 802b196:	2c07      	cmp	r4, #7
 802b198:	f8c2 a000 	str.w	sl, [r2]
 802b19c:	6056      	str	r6, [r2, #4]
 802b19e:	9113      	str	r1, [sp, #76]	; 0x4c
 802b1a0:	9412      	str	r4, [sp, #72]	; 0x48
 802b1a2:	dd07      	ble.n	802b1b4 <_svfiprintf_r+0x820>
 802b1a4:	9805      	ldr	r0, [sp, #20]
 802b1a6:	9903      	ldr	r1, [sp, #12]
 802b1a8:	aa11      	add	r2, sp, #68	; 0x44
 802b1aa:	f7ff fb73 	bl	802a894 <__ssprint_r>
 802b1ae:	2800      	cmp	r0, #0
 802b1b0:	d152      	bne.n	802b258 <_svfiprintf_r+0x8c4>
 802b1b2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b1b4:	9a07      	ldr	r2, [sp, #28]
 802b1b6:	9808      	ldr	r0, [sp, #32]
 802b1b8:	4287      	cmp	r7, r0
 802b1ba:	bfac      	ite	ge
 802b1bc:	19d2      	addge	r2, r2, r7
 802b1be:	1812      	addlt	r2, r2, r0
 802b1c0:	9207      	str	r2, [sp, #28]
 802b1c2:	2900      	cmp	r1, #0
 802b1c4:	f040 80d5 	bne.w	802b372 <_svfiprintf_r+0x9de>
 802b1c8:	f899 2000 	ldrb.w	r2, [r9]
 802b1cc:	2600      	movs	r6, #0
 802b1ce:	9612      	str	r6, [sp, #72]	; 0x48
 802b1d0:	ac1e      	add	r4, sp, #120	; 0x78
 802b1d2:	2a00      	cmp	r2, #0
 802b1d4:	f47f abfd 	bne.w	802a9d2 <_svfiprintf_r+0x3e>
 802b1d8:	464e      	mov	r6, r9
 802b1da:	e41a      	b.n	802aa12 <_svfiprintf_r+0x7e>
 802b1dc:	4640      	mov	r0, r8
 802b1de:	4659      	mov	r1, fp
 802b1e0:	aa11      	add	r2, sp, #68	; 0x44
 802b1e2:	f7ff fb57 	bl	802a894 <__ssprint_r>
 802b1e6:	2800      	cmp	r0, #0
 802b1e8:	d136      	bne.n	802b258 <_svfiprintf_r+0x8c4>
 802b1ea:	aa1e      	add	r2, sp, #120	; 0x78
 802b1ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b1ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b1f0:	e7b2      	b.n	802b158 <_svfiprintf_r+0x7c4>
 802b1f2:	2b01      	cmp	r3, #1
 802b1f4:	f000 8117 	beq.w	802b426 <_svfiprintf_r+0xa92>
 802b1f8:	2b02      	cmp	r3, #2
 802b1fa:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 802b1fe:	f000 80f2 	beq.w	802b3e6 <_svfiprintf_r+0xa52>
 802b202:	46dc      	mov	ip, fp
 802b204:	f04f 0a07 	mov.w	sl, #7
 802b208:	08f0      	lsrs	r0, r6, #3
 802b20a:	ea06 020a 	and.w	r2, r6, sl
 802b20e:	08fb      	lsrs	r3, r7, #3
 802b210:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 802b214:	3230      	adds	r2, #48	; 0x30
 802b216:	461f      	mov	r7, r3
 802b218:	b2d0      	uxtb	r0, r2
 802b21a:	ea56 0b07 	orrs.w	fp, r6, r7
 802b21e:	468a      	mov	sl, r1
 802b220:	7008      	strb	r0, [r1, #0]
 802b222:	f101 31ff 	add.w	r1, r1, #4294967295
 802b226:	d1ed      	bne.n	802b204 <_svfiprintf_r+0x870>
 802b228:	f018 0f01 	tst.w	r8, #1
 802b22c:	46e3      	mov	fp, ip
 802b22e:	4657      	mov	r7, sl
 802b230:	f43f ac8f 	beq.w	802ab52 <_svfiprintf_r+0x1be>
 802b234:	2830      	cmp	r0, #48	; 0x30
 802b236:	f43f ac8c 	beq.w	802ab52 <_svfiprintf_r+0x1be>
 802b23a:	9801      	ldr	r0, [sp, #4]
 802b23c:	2330      	movs	r3, #48	; 0x30
 802b23e:	f807 3c01 	strb.w	r3, [r7, #-1]
 802b242:	1a47      	subs	r7, r0, r1
 802b244:	468a      	mov	sl, r1
 802b246:	9704      	str	r7, [sp, #16]
 802b248:	e487      	b.n	802ab5a <_svfiprintf_r+0x1c6>
 802b24a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b24c:	b121      	cbz	r1, 802b258 <_svfiprintf_r+0x8c4>
 802b24e:	9805      	ldr	r0, [sp, #20]
 802b250:	9903      	ldr	r1, [sp, #12]
 802b252:	aa11      	add	r2, sp, #68	; 0x44
 802b254:	f7ff fb1e 	bl	802a894 <__ssprint_r>
 802b258:	9c03      	ldr	r4, [sp, #12]
 802b25a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 802b25e:	89a3      	ldrh	r3, [r4, #12]
 802b260:	f003 0240 	and.w	r2, r3, #64	; 0x40
 802b264:	b210      	sxth	r0, r2
 802b266:	2800      	cmp	r0, #0
 802b268:	bf18      	it	ne
 802b26a:	f04f 3aff 	movne.w	sl, #4294967295
 802b26e:	4650      	mov	r0, sl
 802b270:	b02f      	add	sp, #188	; 0xbc
 802b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b276:	bf00      	nop
 802b278:	0802c738 	.word	0x0802c738
 802b27c:	0802c748 	.word	0x0802c748
 802b280:	9808      	ldr	r0, [sp, #32]
 802b282:	1bc6      	subs	r6, r0, r7
 802b284:	2e00      	cmp	r6, #0
 802b286:	f77f aea1 	ble.w	802afcc <_svfiprintf_r+0x638>
 802b28a:	2e10      	cmp	r6, #16
 802b28c:	f340 8242 	ble.w	802b714 <_svfiprintf_r+0xd80>
 802b290:	f04f 0b10 	mov.w	fp, #16
 802b294:	3201      	adds	r2, #1
 802b296:	48a8      	ldr	r0, [pc, #672]	; (802b538 <_svfiprintf_r+0xba4>)
 802b298:	9212      	str	r2, [sp, #72]	; 0x48
 802b29a:	f1a6 0311 	sub.w	r3, r6, #17
 802b29e:	4459      	add	r1, fp
 802b2a0:	2a07      	cmp	r2, #7
 802b2a2:	e884 0820 	stmia.w	r4, {r5, fp}
 802b2a6:	9113      	str	r1, [sp, #76]	; 0x4c
 802b2a8:	9006      	str	r0, [sp, #24]
 802b2aa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 802b2ae:	f300 81ae 	bgt.w	802b60e <_svfiprintf_r+0xc7a>
 802b2b2:	3408      	adds	r4, #8
 802b2b4:	3e10      	subs	r6, #16
 802b2b6:	2e10      	cmp	r6, #16
 802b2b8:	dd44      	ble.n	802b344 <_svfiprintf_r+0x9b0>
 802b2ba:	b163      	cbz	r3, 802b2d6 <_svfiprintf_r+0x942>
 802b2bc:	3201      	adds	r2, #1
 802b2be:	3110      	adds	r1, #16
 802b2c0:	2a07      	cmp	r2, #7
 802b2c2:	e884 0820 	stmia.w	r4, {r5, fp}
 802b2c6:	9113      	str	r1, [sp, #76]	; 0x4c
 802b2c8:	9212      	str	r2, [sp, #72]	; 0x48
 802b2ca:	f300 81ae 	bgt.w	802b62a <_svfiprintf_r+0xc96>
 802b2ce:	3408      	adds	r4, #8
 802b2d0:	3e10      	subs	r6, #16
 802b2d2:	2e10      	cmp	r6, #16
 802b2d4:	dd36      	ble.n	802b344 <_svfiprintf_r+0x9b0>
 802b2d6:	970a      	str	r7, [sp, #40]	; 0x28
 802b2d8:	4613      	mov	r3, r2
 802b2da:	9f03      	ldr	r7, [sp, #12]
 802b2dc:	4622      	mov	r2, r4
 802b2de:	9c05      	ldr	r4, [sp, #20]
 802b2e0:	e00d      	b.n	802b2fe <_svfiprintf_r+0x96a>
 802b2e2:	3208      	adds	r2, #8
 802b2e4:	1c43      	adds	r3, r0, #1
 802b2e6:	3110      	adds	r1, #16
 802b2e8:	3e10      	subs	r6, #16
 802b2ea:	2b07      	cmp	r3, #7
 802b2ec:	e882 0820 	stmia.w	r2, {r5, fp}
 802b2f0:	9113      	str	r1, [sp, #76]	; 0x4c
 802b2f2:	9312      	str	r3, [sp, #72]	; 0x48
 802b2f4:	dc16      	bgt.n	802b324 <_svfiprintf_r+0x990>
 802b2f6:	3e10      	subs	r6, #16
 802b2f8:	3208      	adds	r2, #8
 802b2fa:	2e10      	cmp	r6, #16
 802b2fc:	dd1f      	ble.n	802b33e <_svfiprintf_r+0x9aa>
 802b2fe:	1c58      	adds	r0, r3, #1
 802b300:	3110      	adds	r1, #16
 802b302:	2807      	cmp	r0, #7
 802b304:	9113      	str	r1, [sp, #76]	; 0x4c
 802b306:	9012      	str	r0, [sp, #72]	; 0x48
 802b308:	e882 0820 	stmia.w	r2, {r5, fp}
 802b30c:	dde9      	ble.n	802b2e2 <_svfiprintf_r+0x94e>
 802b30e:	4620      	mov	r0, r4
 802b310:	4639      	mov	r1, r7
 802b312:	aa11      	add	r2, sp, #68	; 0x44
 802b314:	f7ff fabe 	bl	802a894 <__ssprint_r>
 802b318:	2800      	cmp	r0, #0
 802b31a:	d19d      	bne.n	802b258 <_svfiprintf_r+0x8c4>
 802b31c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b31e:	9812      	ldr	r0, [sp, #72]	; 0x48
 802b320:	aa1e      	add	r2, sp, #120	; 0x78
 802b322:	e7df      	b.n	802b2e4 <_svfiprintf_r+0x950>
 802b324:	4620      	mov	r0, r4
 802b326:	4639      	mov	r1, r7
 802b328:	aa11      	add	r2, sp, #68	; 0x44
 802b32a:	f7ff fab3 	bl	802a894 <__ssprint_r>
 802b32e:	2800      	cmp	r0, #0
 802b330:	d192      	bne.n	802b258 <_svfiprintf_r+0x8c4>
 802b332:	3e10      	subs	r6, #16
 802b334:	2e10      	cmp	r6, #16
 802b336:	aa1e      	add	r2, sp, #120	; 0x78
 802b338:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b33a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b33c:	dcdf      	bgt.n	802b2fe <_svfiprintf_r+0x96a>
 802b33e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 802b340:	4614      	mov	r4, r2
 802b342:	461a      	mov	r2, r3
 802b344:	3201      	adds	r2, #1
 802b346:	9b06      	ldr	r3, [sp, #24]
 802b348:	9212      	str	r2, [sp, #72]	; 0x48
 802b34a:	1989      	adds	r1, r1, r6
 802b34c:	2a07      	cmp	r2, #7
 802b34e:	e884 0048 	stmia.w	r4, {r3, r6}
 802b352:	9113      	str	r1, [sp, #76]	; 0x4c
 802b354:	f300 8175 	bgt.w	802b642 <_svfiprintf_r+0xcae>
 802b358:	3408      	adds	r4, #8
 802b35a:	e637      	b.n	802afcc <_svfiprintf_r+0x638>
 802b35c:	9805      	ldr	r0, [sp, #20]
 802b35e:	9903      	ldr	r1, [sp, #12]
 802b360:	aa11      	add	r2, sp, #68	; 0x44
 802b362:	f7ff fa97 	bl	802a894 <__ssprint_r>
 802b366:	2800      	cmp	r0, #0
 802b368:	f47f af76 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b36c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b36e:	aa1e      	add	r2, sp, #120	; 0x78
 802b370:	e6a8      	b.n	802b0c4 <_svfiprintf_r+0x730>
 802b372:	9805      	ldr	r0, [sp, #20]
 802b374:	9903      	ldr	r1, [sp, #12]
 802b376:	aa11      	add	r2, sp, #68	; 0x44
 802b378:	f7ff fa8c 	bl	802a894 <__ssprint_r>
 802b37c:	2800      	cmp	r0, #0
 802b37e:	f43f af23 	beq.w	802b1c8 <_svfiprintf_r+0x834>
 802b382:	e769      	b.n	802b258 <_svfiprintf_r+0x8c4>
 802b384:	9805      	ldr	r0, [sp, #20]
 802b386:	9903      	ldr	r1, [sp, #12]
 802b388:	9300      	str	r3, [sp, #0]
 802b38a:	aa11      	add	r2, sp, #68	; 0x44
 802b38c:	f7ff fa82 	bl	802a894 <__ssprint_r>
 802b390:	9b00      	ldr	r3, [sp, #0]
 802b392:	2800      	cmp	r0, #0
 802b394:	f47f af60 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b398:	ac1e      	add	r4, sp, #120	; 0x78
 802b39a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b39c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b39e:	e631      	b.n	802b004 <_svfiprintf_r+0x670>
 802b3a0:	9805      	ldr	r0, [sp, #20]
 802b3a2:	9903      	ldr	r1, [sp, #12]
 802b3a4:	aa11      	add	r2, sp, #68	; 0x44
 802b3a6:	f7ff fa75 	bl	802a894 <__ssprint_r>
 802b3aa:	2800      	cmp	r0, #0
 802b3ac:	f47f af54 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b3b0:	ac1e      	add	r4, sp, #120	; 0x78
 802b3b2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b3b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b3b6:	e633      	b.n	802b020 <_svfiprintf_r+0x68c>
 802b3b8:	9805      	ldr	r0, [sp, #20]
 802b3ba:	9903      	ldr	r1, [sp, #12]
 802b3bc:	aa11      	add	r2, sp, #68	; 0x44
 802b3be:	f7ff fa69 	bl	802a894 <__ssprint_r>
 802b3c2:	2800      	cmp	r0, #0
 802b3c4:	f47f af48 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b3c8:	ac1e      	add	r4, sp, #120	; 0x78
 802b3ca:	f7ff bb1f 	b.w	802aa0c <_svfiprintf_r+0x78>
 802b3ce:	9805      	ldr	r0, [sp, #20]
 802b3d0:	9903      	ldr	r1, [sp, #12]
 802b3d2:	aa11      	add	r2, sp, #68	; 0x44
 802b3d4:	f7ff fa5e 	bl	802a894 <__ssprint_r>
 802b3d8:	2800      	cmp	r0, #0
 802b3da:	f47f af3d 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b3de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b3e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b3e2:	ac1e      	add	r4, sp, #120	; 0x78
 802b3e4:	e661      	b.n	802b0aa <_svfiprintf_r+0x716>
 802b3e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 802b3e8:	f8cd b010 	str.w	fp, [sp, #16]
 802b3ec:	f04f 0b0f 	mov.w	fp, #15
 802b3f0:	ea06 020b 	and.w	r2, r6, fp
 802b3f4:	1883      	adds	r3, r0, r2
 802b3f6:	0936      	lsrs	r6, r6, #4
 802b3f8:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 802b3fc:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 802b400:	468a      	mov	sl, r1
 802b402:	4616      	mov	r6, r2
 802b404:	7819      	ldrb	r1, [r3, #0]
 802b406:	4667      	mov	r7, ip
 802b408:	ea56 0b07 	orrs.w	fp, r6, r7
 802b40c:	f88a 1000 	strb.w	r1, [sl]
 802b410:	f10a 31ff 	add.w	r1, sl, #4294967295
 802b414:	d1ea      	bne.n	802b3ec <_svfiprintf_r+0xa58>
 802b416:	9f01      	ldr	r7, [sp, #4]
 802b418:	f8dd b010 	ldr.w	fp, [sp, #16]
 802b41c:	ebca 0007 	rsb	r0, sl, r7
 802b420:	9004      	str	r0, [sp, #16]
 802b422:	f7ff bb9a 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b426:	2f00      	cmp	r7, #0
 802b428:	bf08      	it	eq
 802b42a:	2e0a      	cmpeq	r6, #10
 802b42c:	f0c0 8092 	bcc.w	802b554 <_svfiprintf_r+0xbc0>
 802b430:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 802b434:	9404      	str	r4, [sp, #16]
 802b436:	461c      	mov	r4, r3
 802b438:	4630      	mov	r0, r6
 802b43a:	4639      	mov	r1, r7
 802b43c:	220a      	movs	r2, #10
 802b43e:	2300      	movs	r3, #0
 802b440:	f000 f998 	bl	802b774 <__aeabi_uldivmod>
 802b444:	3230      	adds	r2, #48	; 0x30
 802b446:	7022      	strb	r2, [r4, #0]
 802b448:	4630      	mov	r0, r6
 802b44a:	4639      	mov	r1, r7
 802b44c:	220a      	movs	r2, #10
 802b44e:	2300      	movs	r3, #0
 802b450:	f000 f990 	bl	802b774 <__aeabi_uldivmod>
 802b454:	4606      	mov	r6, r0
 802b456:	460f      	mov	r7, r1
 802b458:	ea56 0007 	orrs.w	r0, r6, r7
 802b45c:	46a2      	mov	sl, r4
 802b45e:	f104 34ff 	add.w	r4, r4, #4294967295
 802b462:	d1e9      	bne.n	802b438 <_svfiprintf_r+0xaa4>
 802b464:	9a01      	ldr	r2, [sp, #4]
 802b466:	9c04      	ldr	r4, [sp, #16]
 802b468:	ebca 0102 	rsb	r1, sl, r2
 802b46c:	9104      	str	r1, [sp, #16]
 802b46e:	f7ff bb74 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b472:	9805      	ldr	r0, [sp, #20]
 802b474:	9903      	ldr	r1, [sp, #12]
 802b476:	aa11      	add	r2, sp, #68	; 0x44
 802b478:	f7ff fa0c 	bl	802a894 <__ssprint_r>
 802b47c:	2800      	cmp	r0, #0
 802b47e:	f47f aeeb 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b482:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b484:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b486:	ac1e      	add	r4, sp, #120	; 0x78
 802b488:	e58e      	b.n	802afa8 <_svfiprintf_r+0x614>
 802b48a:	9805      	ldr	r0, [sp, #20]
 802b48c:	9903      	ldr	r1, [sp, #12]
 802b48e:	aa11      	add	r2, sp, #68	; 0x44
 802b490:	f7ff fa00 	bl	802a894 <__ssprint_r>
 802b494:	2800      	cmp	r0, #0
 802b496:	f47f aedf 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b49a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b49c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b49e:	ac1e      	add	r4, sp, #120	; 0x78
 802b4a0:	e590      	b.n	802afc4 <_svfiprintf_r+0x630>
 802b4a2:	9805      	ldr	r0, [sp, #20]
 802b4a4:	9903      	ldr	r1, [sp, #12]
 802b4a6:	9300      	str	r3, [sp, #0]
 802b4a8:	aa11      	add	r2, sp, #68	; 0x44
 802b4aa:	f7ff f9f3 	bl	802a894 <__ssprint_r>
 802b4ae:	9b00      	ldr	r3, [sp, #0]
 802b4b0:	2800      	cmp	r0, #0
 802b4b2:	f47f aed1 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b4b6:	ac1e      	add	r4, sp, #120	; 0x78
 802b4b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b4ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b4bc:	e42a      	b.n	802ad14 <_svfiprintf_r+0x380>
 802b4be:	9805      	ldr	r0, [sp, #20]
 802b4c0:	9903      	ldr	r1, [sp, #12]
 802b4c2:	aa11      	add	r2, sp, #68	; 0x44
 802b4c4:	f7ff f9e6 	bl	802a894 <__ssprint_r>
 802b4c8:	2800      	cmp	r0, #0
 802b4ca:	f47f aec5 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b4ce:	ac1e      	add	r4, sp, #120	; 0x78
 802b4d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b4d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b4d4:	e433      	b.n	802ad3e <_svfiprintf_r+0x3aa>
 802b4d6:	9802      	ldr	r0, [sp, #8]
 802b4d8:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 802b4dc:	9004      	str	r0, [sp, #16]
 802b4de:	f7ff bb3c 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b4e2:	f018 0f10 	tst.w	r8, #16
 802b4e6:	d152      	bne.n	802b58e <_svfiprintf_r+0xbfa>
 802b4e8:	f018 0f40 	tst.w	r8, #64	; 0x40
 802b4ec:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802b4f0:	f000 80c1 	beq.w	802b676 <_svfiprintf_r+0xce2>
 802b4f4:	465a      	mov	r2, fp
 802b4f6:	1d11      	adds	r1, r2, #4
 802b4f8:	f8bb 6000 	ldrh.w	r6, [fp]
 802b4fc:	9109      	str	r1, [sp, #36]	; 0x24
 802b4fe:	2301      	movs	r3, #1
 802b500:	2700      	movs	r7, #0
 802b502:	f7ff bb09 	b.w	802ab18 <_svfiprintf_r+0x184>
 802b506:	9805      	ldr	r0, [sp, #20]
 802b508:	9903      	ldr	r1, [sp, #12]
 802b50a:	aa11      	add	r2, sp, #68	; 0x44
 802b50c:	f7ff f9c2 	bl	802a894 <__ssprint_r>
 802b510:	2800      	cmp	r0, #0
 802b512:	f47f aea1 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b516:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b518:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b51a:	ac1e      	add	r4, sp, #120	; 0x78
 802b51c:	e534      	b.n	802af88 <_svfiprintf_r+0x5f4>
 802b51e:	f018 0710 	ands.w	r7, r8, #16
 802b522:	d040      	beq.n	802b5a6 <_svfiprintf_r+0xc12>
 802b524:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802b528:	4651      	mov	r1, sl
 802b52a:	1d08      	adds	r0, r1, #4
 802b52c:	f8da 6000 	ldr.w	r6, [sl]
 802b530:	9009      	str	r0, [sp, #36]	; 0x24
 802b532:	2700      	movs	r7, #0
 802b534:	f7ff baf0 	b.w	802ab18 <_svfiprintf_r+0x184>
 802b538:	0802c738 	.word	0x0802c738
 802b53c:	9805      	ldr	r0, [sp, #20]
 802b53e:	9903      	ldr	r1, [sp, #12]
 802b540:	aa11      	add	r2, sp, #68	; 0x44
 802b542:	f7ff f9a7 	bl	802a894 <__ssprint_r>
 802b546:	2800      	cmp	r0, #0
 802b548:	f47f ae86 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b54c:	aa1e      	add	r2, sp, #120	; 0x78
 802b54e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b550:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b552:	e5d6      	b.n	802b102 <_svfiprintf_r+0x76e>
 802b554:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 802b558:	3630      	adds	r6, #48	; 0x30
 802b55a:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 802b55e:	9f01      	ldr	r7, [sp, #4]
 802b560:	ebca 0007 	rsb	r0, sl, r7
 802b564:	9004      	str	r0, [sp, #16]
 802b566:	f7ff baf8 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b56a:	f899 3000 	ldrb.w	r3, [r9]
 802b56e:	9109      	str	r1, [sp, #36]	; 0x24
 802b570:	f7ff ba5f 	b.w	802aa32 <_svfiprintf_r+0x9e>
 802b574:	9b02      	ldr	r3, [sp, #8]
 802b576:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 802b57a:	9304      	str	r3, [sp, #16]
 802b57c:	f7ff baed 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b580:	f018 0f40 	tst.w	r8, #64	; 0x40
 802b584:	f43f ac8c 	beq.w	802aea0 <_svfiprintf_r+0x50c>
 802b588:	f9bb 6000 	ldrsh.w	r6, [fp]
 802b58c:	e48a      	b.n	802aea4 <_svfiprintf_r+0x510>
 802b58e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802b592:	f8da 7000 	ldr.w	r7, [sl]
 802b596:	4650      	mov	r0, sl
 802b598:	1d03      	adds	r3, r0, #4
 802b59a:	463e      	mov	r6, r7
 802b59c:	9309      	str	r3, [sp, #36]	; 0x24
 802b59e:	2700      	movs	r7, #0
 802b5a0:	2301      	movs	r3, #1
 802b5a2:	f7ff bab9 	b.w	802ab18 <_svfiprintf_r+0x184>
 802b5a6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802b5aa:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 802b5ae:	bf0c      	ite	eq
 802b5b0:	f8db 7000 	ldreq.w	r7, [fp]
 802b5b4:	f8bb 6000 	ldrhne.w	r6, [fp]
 802b5b8:	4658      	mov	r0, fp
 802b5ba:	bf14      	ite	ne
 802b5bc:	463b      	movne	r3, r7
 802b5be:	463e      	moveq	r6, r7
 802b5c0:	1d02      	adds	r2, r0, #4
 802b5c2:	2700      	movs	r7, #0
 802b5c4:	9209      	str	r2, [sp, #36]	; 0x24
 802b5c6:	f7ff baa7 	b.w	802ab18 <_svfiprintf_r+0x184>
 802b5ca:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802b5ce:	4652      	mov	r2, sl
 802b5d0:	1d11      	adds	r1, r2, #4
 802b5d2:	f8da 6000 	ldr.w	r6, [sl]
 802b5d6:	9109      	str	r1, [sp, #36]	; 0x24
 802b5d8:	2700      	movs	r7, #0
 802b5da:	e40f      	b.n	802adfc <_svfiprintf_r+0x468>
 802b5dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 802b5e0:	9a07      	ldr	r2, [sp, #28]
 802b5e2:	f8dc 3000 	ldr.w	r3, [ip]
 802b5e6:	4661      	mov	r1, ip
 802b5e8:	17d0      	asrs	r0, r2, #31
 802b5ea:	1d0e      	adds	r6, r1, #4
 802b5ec:	601a      	str	r2, [r3, #0]
 802b5ee:	6058      	str	r0, [r3, #4]
 802b5f0:	9609      	str	r6, [sp, #36]	; 0x24
 802b5f2:	f7ff b9e9 	b.w	802a9c8 <_svfiprintf_r+0x34>
 802b5f6:	9805      	ldr	r0, [sp, #20]
 802b5f8:	9903      	ldr	r1, [sp, #12]
 802b5fa:	aa11      	add	r2, sp, #68	; 0x44
 802b5fc:	f7ff f94a 	bl	802a894 <__ssprint_r>
 802b600:	2800      	cmp	r0, #0
 802b602:	f47f ae29 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b606:	aa1e      	add	r2, sp, #120	; 0x78
 802b608:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b60a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802b60c:	e58d      	b.n	802b12a <_svfiprintf_r+0x796>
 802b60e:	9805      	ldr	r0, [sp, #20]
 802b610:	9903      	ldr	r1, [sp, #12]
 802b612:	9300      	str	r3, [sp, #0]
 802b614:	aa11      	add	r2, sp, #68	; 0x44
 802b616:	f7ff f93d 	bl	802a894 <__ssprint_r>
 802b61a:	9b00      	ldr	r3, [sp, #0]
 802b61c:	2800      	cmp	r0, #0
 802b61e:	f47f ae1b 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b622:	ac1e      	add	r4, sp, #120	; 0x78
 802b624:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b626:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b628:	e644      	b.n	802b2b4 <_svfiprintf_r+0x920>
 802b62a:	9805      	ldr	r0, [sp, #20]
 802b62c:	9903      	ldr	r1, [sp, #12]
 802b62e:	aa11      	add	r2, sp, #68	; 0x44
 802b630:	f7ff f930 	bl	802a894 <__ssprint_r>
 802b634:	2800      	cmp	r0, #0
 802b636:	f47f ae0f 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b63a:	ac1e      	add	r4, sp, #120	; 0x78
 802b63c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b63e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b640:	e646      	b.n	802b2d0 <_svfiprintf_r+0x93c>
 802b642:	9805      	ldr	r0, [sp, #20]
 802b644:	9903      	ldr	r1, [sp, #12]
 802b646:	aa11      	add	r2, sp, #68	; 0x44
 802b648:	f7ff f924 	bl	802a894 <__ssprint_r>
 802b64c:	2800      	cmp	r0, #0
 802b64e:	f47f ae03 	bne.w	802b258 <_svfiprintf_r+0x8c4>
 802b652:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b654:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b656:	ac1e      	add	r4, sp, #120	; 0x78
 802b658:	e4b8      	b.n	802afcc <_svfiprintf_r+0x638>
 802b65a:	9300      	str	r3, [sp, #0]
 802b65c:	f7fb f848 	bl	80266f0 <strlen>
 802b660:	9004      	str	r0, [sp, #16]
 802b662:	9800      	ldr	r0, [sp, #0]
 802b664:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802b668:	9009      	str	r0, [sp, #36]	; 0x24
 802b66a:	9602      	str	r6, [sp, #8]
 802b66c:	f7ff ba75 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b670:	483d      	ldr	r0, [pc, #244]	; (802b768 <_svfiprintf_r+0xdd4>)
 802b672:	9002      	str	r0, [sp, #8]
 802b674:	e50e      	b.n	802b094 <_svfiprintf_r+0x700>
 802b676:	f8db 1000 	ldr.w	r1, [fp]
 802b67a:	4658      	mov	r0, fp
 802b67c:	1d03      	adds	r3, r0, #4
 802b67e:	9309      	str	r3, [sp, #36]	; 0x24
 802b680:	460e      	mov	r6, r1
 802b682:	2700      	movs	r7, #0
 802b684:	2301      	movs	r3, #1
 802b686:	f7ff ba47 	b.w	802ab18 <_svfiprintf_r+0x184>
 802b68a:	f8db 7000 	ldr.w	r7, [fp]
 802b68e:	465a      	mov	r2, fp
 802b690:	1d11      	adds	r1, r2, #4
 802b692:	463e      	mov	r6, r7
 802b694:	9109      	str	r1, [sp, #36]	; 0x24
 802b696:	2700      	movs	r7, #0
 802b698:	f7ff bbb0 	b.w	802adfc <_svfiprintf_r+0x468>
 802b69c:	f018 0f40 	tst.w	r8, #64	; 0x40
 802b6a0:	d028      	beq.n	802b6f4 <_svfiprintf_r+0xd60>
 802b6a2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802b6a6:	f8dd c01c 	ldr.w	ip, [sp, #28]
 802b6aa:	f8da 1000 	ldr.w	r1, [sl]
 802b6ae:	4656      	mov	r6, sl
 802b6b0:	1d32      	adds	r2, r6, #4
 802b6b2:	9209      	str	r2, [sp, #36]	; 0x24
 802b6b4:	f8a1 c000 	strh.w	ip, [r1]
 802b6b8:	f7ff b986 	b.w	802a9c8 <_svfiprintf_r+0x34>
 802b6bc:	9802      	ldr	r0, [sp, #8]
 802b6be:	9309      	str	r3, [sp, #36]	; 0x24
 802b6c0:	2806      	cmp	r0, #6
 802b6c2:	bf28      	it	cs
 802b6c4:	2006      	movcs	r0, #6
 802b6c6:	9004      	str	r0, [sp, #16]
 802b6c8:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 802b6cc:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 802b770 <_svfiprintf_r+0xddc>
 802b6d0:	f7ff baef 	b.w	802acb2 <_svfiprintf_r+0x31e>
 802b6d4:	2140      	movs	r1, #64	; 0x40
 802b6d6:	9200      	str	r2, [sp, #0]
 802b6d8:	f7ef fcc4 	bl	801b064 <_malloc_r>
 802b6dc:	9a00      	ldr	r2, [sp, #0]
 802b6de:	6020      	str	r0, [r4, #0]
 802b6e0:	6120      	str	r0, [r4, #16]
 802b6e2:	2800      	cmp	r0, #0
 802b6e4:	d037      	beq.n	802b756 <_svfiprintf_r+0xdc2>
 802b6e6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802b6ea:	2040      	movs	r0, #64	; 0x40
 802b6ec:	f8cb 0014 	str.w	r0, [fp, #20]
 802b6f0:	f7ff b960 	b.w	802a9b4 <_svfiprintf_r+0x20>
 802b6f4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802b6f8:	9b07      	ldr	r3, [sp, #28]
 802b6fa:	f8db 6000 	ldr.w	r6, [fp]
 802b6fe:	465a      	mov	r2, fp
 802b700:	1d10      	adds	r0, r2, #4
 802b702:	9009      	str	r0, [sp, #36]	; 0x24
 802b704:	6033      	str	r3, [r6, #0]
 802b706:	f7ff b95f 	b.w	802a9c8 <_svfiprintf_r+0x34>
 802b70a:	4b18      	ldr	r3, [pc, #96]	; (802b76c <_svfiprintf_r+0xdd8>)
 802b70c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802b70e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b710:	930c      	str	r3, [sp, #48]	; 0x30
 802b712:	e425      	b.n	802af60 <_svfiprintf_r+0x5cc>
 802b714:	4b14      	ldr	r3, [pc, #80]	; (802b768 <_svfiprintf_r+0xdd4>)
 802b716:	9306      	str	r3, [sp, #24]
 802b718:	e614      	b.n	802b344 <_svfiprintf_r+0x9b0>
 802b71a:	2000      	movs	r0, #0
 802b71c:	46b1      	mov	r9, r6
 802b71e:	9002      	str	r0, [sp, #8]
 802b720:	f7ff b989 	b.w	802aa36 <_svfiprintf_r+0xa2>
 802b724:	9f02      	ldr	r7, [sp, #8]
 802b726:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802b72a:	9109      	str	r1, [sp, #36]	; 0x24
 802b72c:	9704      	str	r7, [sp, #16]
 802b72e:	9002      	str	r0, [sp, #8]
 802b730:	f7ff ba13 	b.w	802ab5a <_svfiprintf_r+0x1c6>
 802b734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802b736:	9909      	ldr	r1, [sp, #36]	; 0x24
 802b738:	6818      	ldr	r0, [r3, #0]
 802b73a:	f899 3001 	ldrb.w	r3, [r9, #1]
 802b73e:	9002      	str	r0, [sp, #8]
 802b740:	3104      	adds	r1, #4
 802b742:	2800      	cmp	r0, #0
 802b744:	9109      	str	r1, [sp, #36]	; 0x24
 802b746:	46b1      	mov	r9, r6
 802b748:	f6bf a973 	bge.w	802aa32 <_svfiprintf_r+0x9e>
 802b74c:	f04f 30ff 	mov.w	r0, #4294967295
 802b750:	9002      	str	r0, [sp, #8]
 802b752:	f7ff b96e 	b.w	802aa32 <_svfiprintf_r+0x9e>
 802b756:	f8dd a014 	ldr.w	sl, [sp, #20]
 802b75a:	210c      	movs	r1, #12
 802b75c:	f8ca 1000 	str.w	r1, [sl]
 802b760:	f04f 30ff 	mov.w	r0, #4294967295
 802b764:	e584      	b.n	802b270 <_svfiprintf_r+0x8dc>
 802b766:	bf00      	nop
 802b768:	0802c738 	.word	0x0802c738
 802b76c:	0802c748 	.word	0x0802c748
 802b770:	0802c5c8 	.word	0x0802c5c8

0802b774 <__aeabi_uldivmod>:
 802b774:	b94b      	cbnz	r3, 802b78a <__aeabi_uldivmod+0x16>
 802b776:	b942      	cbnz	r2, 802b78a <__aeabi_uldivmod+0x16>
 802b778:	2900      	cmp	r1, #0
 802b77a:	bf08      	it	eq
 802b77c:	2800      	cmpeq	r0, #0
 802b77e:	d002      	beq.n	802b786 <__aeabi_uldivmod+0x12>
 802b780:	f04f 31ff 	mov.w	r1, #4294967295
 802b784:	4608      	mov	r0, r1
 802b786:	f000 b837 	b.w	802b7f8 <__aeabi_idiv0>
 802b78a:	b082      	sub	sp, #8
 802b78c:	46ec      	mov	ip, sp
 802b78e:	e92d 5000 	stmdb	sp!, {ip, lr}
 802b792:	f000 f81b 	bl	802b7cc <__gnu_uldivmod_helper>
 802b796:	f8dd e004 	ldr.w	lr, [sp, #4]
 802b79a:	b002      	add	sp, #8
 802b79c:	bc0c      	pop	{r2, r3}
 802b79e:	4770      	bx	lr

0802b7a0 <__gnu_ldivmod_helper>:
 802b7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b7a2:	4616      	mov	r6, r2
 802b7a4:	4604      	mov	r4, r0
 802b7a6:	460d      	mov	r5, r1
 802b7a8:	461f      	mov	r7, r3
 802b7aa:	f000 f827 	bl	802b7fc <__divdi3>
 802b7ae:	fb06 f301 	mul.w	r3, r6, r1
 802b7b2:	fb00 3707 	mla	r7, r0, r7, r3
 802b7b6:	fba6 2300 	umull	r2, r3, r6, r0
 802b7ba:	18fb      	adds	r3, r7, r3
 802b7bc:	1aa2      	subs	r2, r4, r2
 802b7be:	eb65 0303 	sbc.w	r3, r5, r3
 802b7c2:	9c06      	ldr	r4, [sp, #24]
 802b7c4:	e9c4 2300 	strd	r2, r3, [r4]
 802b7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802b7ca:	bf00      	nop

0802b7cc <__gnu_uldivmod_helper>:
 802b7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b7ce:	4616      	mov	r6, r2
 802b7d0:	4604      	mov	r4, r0
 802b7d2:	460d      	mov	r5, r1
 802b7d4:	461f      	mov	r7, r3
 802b7d6:	f000 f96f 	bl	802bab8 <__udivdi3>
 802b7da:	fb00 f707 	mul.w	r7, r0, r7
 802b7de:	fba0 2306 	umull	r2, r3, r0, r6
 802b7e2:	fb06 7701 	mla	r7, r6, r1, r7
 802b7e6:	18fb      	adds	r3, r7, r3
 802b7e8:	1aa2      	subs	r2, r4, r2
 802b7ea:	eb65 0303 	sbc.w	r3, r5, r3
 802b7ee:	9c06      	ldr	r4, [sp, #24]
 802b7f0:	e9c4 2300 	strd	r2, r3, [r4]
 802b7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802b7f6:	bf00      	nop

0802b7f8 <__aeabi_idiv0>:
 802b7f8:	4770      	bx	lr
 802b7fa:	bf00      	nop

0802b7fc <__divdi3>:
 802b7fc:	2900      	cmp	r1, #0
 802b7fe:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802b802:	461d      	mov	r5, r3
 802b804:	f2c0 809d 	blt.w	802b942 <__divdi3+0x146>
 802b808:	2400      	movs	r4, #0
 802b80a:	2d00      	cmp	r5, #0
 802b80c:	f2c0 8094 	blt.w	802b938 <__divdi3+0x13c>
 802b810:	4680      	mov	r8, r0
 802b812:	460f      	mov	r7, r1
 802b814:	4694      	mov	ip, r2
 802b816:	461e      	mov	r6, r3
 802b818:	bbe3      	cbnz	r3, 802b894 <__divdi3+0x98>
 802b81a:	428a      	cmp	r2, r1
 802b81c:	d955      	bls.n	802b8ca <__divdi3+0xce>
 802b81e:	fab2 f782 	clz	r7, r2
 802b822:	b147      	cbz	r7, 802b836 <__divdi3+0x3a>
 802b824:	f1c7 0520 	rsb	r5, r7, #32
 802b828:	fa20 f605 	lsr.w	r6, r0, r5
 802b82c:	fa01 f107 	lsl.w	r1, r1, r7
 802b830:	40ba      	lsls	r2, r7
 802b832:	4331      	orrs	r1, r6
 802b834:	40b8      	lsls	r0, r7
 802b836:	0c17      	lsrs	r7, r2, #16
 802b838:	fbb1 f6f7 	udiv	r6, r1, r7
 802b83c:	0c03      	lsrs	r3, r0, #16
 802b83e:	fa1f fc82 	uxth.w	ip, r2
 802b842:	fb07 1116 	mls	r1, r7, r6, r1
 802b846:	fb0c f506 	mul.w	r5, ip, r6
 802b84a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802b84e:	429d      	cmp	r5, r3
 802b850:	d908      	bls.n	802b864 <__divdi3+0x68>
 802b852:	1e71      	subs	r1, r6, #1
 802b854:	189b      	adds	r3, r3, r2
 802b856:	f080 8113 	bcs.w	802ba80 <__divdi3+0x284>
 802b85a:	429d      	cmp	r5, r3
 802b85c:	f240 8110 	bls.w	802ba80 <__divdi3+0x284>
 802b860:	3e02      	subs	r6, #2
 802b862:	189b      	adds	r3, r3, r2
 802b864:	1b59      	subs	r1, r3, r5
 802b866:	fbb1 f5f7 	udiv	r5, r1, r7
 802b86a:	fb07 1315 	mls	r3, r7, r5, r1
 802b86e:	b280      	uxth	r0, r0
 802b870:	fb0c fc05 	mul.w	ip, ip, r5
 802b874:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 802b878:	458c      	cmp	ip, r1
 802b87a:	d907      	bls.n	802b88c <__divdi3+0x90>
 802b87c:	1e6b      	subs	r3, r5, #1
 802b87e:	188a      	adds	r2, r1, r2
 802b880:	f080 8100 	bcs.w	802ba84 <__divdi3+0x288>
 802b884:	4594      	cmp	ip, r2
 802b886:	f240 80fd 	bls.w	802ba84 <__divdi3+0x288>
 802b88a:	3d02      	subs	r5, #2
 802b88c:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 802b890:	2500      	movs	r5, #0
 802b892:	e003      	b.n	802b89c <__divdi3+0xa0>
 802b894:	428b      	cmp	r3, r1
 802b896:	d90c      	bls.n	802b8b2 <__divdi3+0xb6>
 802b898:	2500      	movs	r5, #0
 802b89a:	4629      	mov	r1, r5
 802b89c:	460a      	mov	r2, r1
 802b89e:	462b      	mov	r3, r5
 802b8a0:	b114      	cbz	r4, 802b8a8 <__divdi3+0xac>
 802b8a2:	4252      	negs	r2, r2
 802b8a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 802b8a8:	4610      	mov	r0, r2
 802b8aa:	4619      	mov	r1, r3
 802b8ac:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802b8b0:	4770      	bx	lr
 802b8b2:	fab3 f583 	clz	r5, r3
 802b8b6:	2d00      	cmp	r5, #0
 802b8b8:	f040 8087 	bne.w	802b9ca <__divdi3+0x1ce>
 802b8bc:	428b      	cmp	r3, r1
 802b8be:	d301      	bcc.n	802b8c4 <__divdi3+0xc8>
 802b8c0:	4282      	cmp	r2, r0
 802b8c2:	d8ea      	bhi.n	802b89a <__divdi3+0x9e>
 802b8c4:	2500      	movs	r5, #0
 802b8c6:	2101      	movs	r1, #1
 802b8c8:	e7e8      	b.n	802b89c <__divdi3+0xa0>
 802b8ca:	b912      	cbnz	r2, 802b8d2 <__divdi3+0xd6>
 802b8cc:	2601      	movs	r6, #1
 802b8ce:	fbb6 f2f2 	udiv	r2, r6, r2
 802b8d2:	fab2 f682 	clz	r6, r2
 802b8d6:	2e00      	cmp	r6, #0
 802b8d8:	d139      	bne.n	802b94e <__divdi3+0x152>
 802b8da:	1a8e      	subs	r6, r1, r2
 802b8dc:	0c13      	lsrs	r3, r2, #16
 802b8de:	fa1f fc82 	uxth.w	ip, r2
 802b8e2:	2501      	movs	r5, #1
 802b8e4:	fbb6 f7f3 	udiv	r7, r6, r3
 802b8e8:	fb03 6117 	mls	r1, r3, r7, r6
 802b8ec:	ea4f 4910 	mov.w	r9, r0, lsr #16
 802b8f0:	fb0c f807 	mul.w	r8, ip, r7
 802b8f4:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 802b8f8:	45b0      	cmp	r8, r6
 802b8fa:	d906      	bls.n	802b90a <__divdi3+0x10e>
 802b8fc:	1e79      	subs	r1, r7, #1
 802b8fe:	18b6      	adds	r6, r6, r2
 802b900:	d202      	bcs.n	802b908 <__divdi3+0x10c>
 802b902:	45b0      	cmp	r8, r6
 802b904:	f200 80d3 	bhi.w	802baae <__divdi3+0x2b2>
 802b908:	460f      	mov	r7, r1
 802b90a:	ebc8 0606 	rsb	r6, r8, r6
 802b90e:	fbb6 f1f3 	udiv	r1, r6, r3
 802b912:	fb03 6311 	mls	r3, r3, r1, r6
 802b916:	b280      	uxth	r0, r0
 802b918:	fb0c fc01 	mul.w	ip, ip, r1
 802b91c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 802b920:	459c      	cmp	ip, r3
 802b922:	d906      	bls.n	802b932 <__divdi3+0x136>
 802b924:	1e4e      	subs	r6, r1, #1
 802b926:	189a      	adds	r2, r3, r2
 802b928:	d202      	bcs.n	802b930 <__divdi3+0x134>
 802b92a:	4594      	cmp	ip, r2
 802b92c:	f200 80c2 	bhi.w	802bab4 <__divdi3+0x2b8>
 802b930:	4631      	mov	r1, r6
 802b932:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 802b936:	e7b1      	b.n	802b89c <__divdi3+0xa0>
 802b938:	43e4      	mvns	r4, r4
 802b93a:	4252      	negs	r2, r2
 802b93c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 802b940:	e766      	b.n	802b810 <__divdi3+0x14>
 802b942:	4240      	negs	r0, r0
 802b944:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802b948:	f04f 34ff 	mov.w	r4, #4294967295
 802b94c:	e75d      	b.n	802b80a <__divdi3+0xe>
 802b94e:	40b2      	lsls	r2, r6
 802b950:	f1c6 0920 	rsb	r9, r6, #32
 802b954:	fa21 f709 	lsr.w	r7, r1, r9
 802b958:	fa20 f509 	lsr.w	r5, r0, r9
 802b95c:	0c13      	lsrs	r3, r2, #16
 802b95e:	fa01 f106 	lsl.w	r1, r1, r6
 802b962:	fbb7 f8f3 	udiv	r8, r7, r3
 802b966:	ea45 0901 	orr.w	r9, r5, r1
 802b96a:	fa1f fc82 	uxth.w	ip, r2
 802b96e:	fb03 7718 	mls	r7, r3, r8, r7
 802b972:	ea4f 4119 	mov.w	r1, r9, lsr #16
 802b976:	fb0c f508 	mul.w	r5, ip, r8
 802b97a:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 802b97e:	40b0      	lsls	r0, r6
 802b980:	42bd      	cmp	r5, r7
 802b982:	d90a      	bls.n	802b99a <__divdi3+0x19e>
 802b984:	18bf      	adds	r7, r7, r2
 802b986:	f108 36ff 	add.w	r6, r8, #4294967295
 802b98a:	f080 808e 	bcs.w	802baaa <__divdi3+0x2ae>
 802b98e:	42bd      	cmp	r5, r7
 802b990:	f240 808b 	bls.w	802baaa <__divdi3+0x2ae>
 802b994:	f1a8 0802 	sub.w	r8, r8, #2
 802b998:	18bf      	adds	r7, r7, r2
 802b99a:	1b79      	subs	r1, r7, r5
 802b99c:	fbb1 f5f3 	udiv	r5, r1, r3
 802b9a0:	fb03 1715 	mls	r7, r3, r5, r1
 802b9a4:	fa1f f989 	uxth.w	r9, r9
 802b9a8:	fb0c f605 	mul.w	r6, ip, r5
 802b9ac:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 802b9b0:	428e      	cmp	r6, r1
 802b9b2:	d906      	bls.n	802b9c2 <__divdi3+0x1c6>
 802b9b4:	1e6f      	subs	r7, r5, #1
 802b9b6:	1889      	adds	r1, r1, r2
 802b9b8:	d271      	bcs.n	802ba9e <__divdi3+0x2a2>
 802b9ba:	428e      	cmp	r6, r1
 802b9bc:	d96f      	bls.n	802ba9e <__divdi3+0x2a2>
 802b9be:	3d02      	subs	r5, #2
 802b9c0:	1889      	adds	r1, r1, r2
 802b9c2:	1b8e      	subs	r6, r1, r6
 802b9c4:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 802b9c8:	e78c      	b.n	802b8e4 <__divdi3+0xe8>
 802b9ca:	f1c5 0120 	rsb	r1, r5, #32
 802b9ce:	fa22 f301 	lsr.w	r3, r2, r1
 802b9d2:	fa06 f605 	lsl.w	r6, r6, r5
 802b9d6:	431e      	orrs	r6, r3
 802b9d8:	fa27 f201 	lsr.w	r2, r7, r1
 802b9dc:	ea4f 4916 	mov.w	r9, r6, lsr #16
 802b9e0:	fa07 f705 	lsl.w	r7, r7, r5
 802b9e4:	fa20 f101 	lsr.w	r1, r0, r1
 802b9e8:	fbb2 f8f9 	udiv	r8, r2, r9
 802b9ec:	430f      	orrs	r7, r1
 802b9ee:	0c3b      	lsrs	r3, r7, #16
 802b9f0:	fa1f fa86 	uxth.w	sl, r6
 802b9f4:	fb09 2218 	mls	r2, r9, r8, r2
 802b9f8:	fb0a fb08 	mul.w	fp, sl, r8
 802b9fc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 802ba00:	4593      	cmp	fp, r2
 802ba02:	fa0c fc05 	lsl.w	ip, ip, r5
 802ba06:	d908      	bls.n	802ba1a <__divdi3+0x21e>
 802ba08:	1992      	adds	r2, r2, r6
 802ba0a:	f108 31ff 	add.w	r1, r8, #4294967295
 802ba0e:	d24a      	bcs.n	802baa6 <__divdi3+0x2aa>
 802ba10:	4593      	cmp	fp, r2
 802ba12:	d948      	bls.n	802baa6 <__divdi3+0x2aa>
 802ba14:	f1a8 0802 	sub.w	r8, r8, #2
 802ba18:	1992      	adds	r2, r2, r6
 802ba1a:	ebcb 0302 	rsb	r3, fp, r2
 802ba1e:	fbb3 f1f9 	udiv	r1, r3, r9
 802ba22:	fb09 3211 	mls	r2, r9, r1, r3
 802ba26:	b2bf      	uxth	r7, r7
 802ba28:	fb0a fa01 	mul.w	sl, sl, r1
 802ba2c:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 802ba30:	459a      	cmp	sl, r3
 802ba32:	d906      	bls.n	802ba42 <__divdi3+0x246>
 802ba34:	1e4a      	subs	r2, r1, #1
 802ba36:	199b      	adds	r3, r3, r6
 802ba38:	d233      	bcs.n	802baa2 <__divdi3+0x2a6>
 802ba3a:	459a      	cmp	sl, r3
 802ba3c:	d931      	bls.n	802baa2 <__divdi3+0x2a6>
 802ba3e:	3902      	subs	r1, #2
 802ba40:	199b      	adds	r3, r3, r6
 802ba42:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 802ba46:	0c0f      	lsrs	r7, r1, #16
 802ba48:	fa1f f88c 	uxth.w	r8, ip
 802ba4c:	fb08 f607 	mul.w	r6, r8, r7
 802ba50:	b28a      	uxth	r2, r1
 802ba52:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802ba56:	fb08 f802 	mul.w	r8, r8, r2
 802ba5a:	fb0c 6202 	mla	r2, ip, r2, r6
 802ba5e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 802ba62:	fb0c fc07 	mul.w	ip, ip, r7
 802ba66:	4296      	cmp	r6, r2
 802ba68:	bf88      	it	hi
 802ba6a:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 802ba6e:	ebca 0303 	rsb	r3, sl, r3
 802ba72:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 802ba76:	4563      	cmp	r3, ip
 802ba78:	d30e      	bcc.n	802ba98 <__divdi3+0x29c>
 802ba7a:	d005      	beq.n	802ba88 <__divdi3+0x28c>
 802ba7c:	2500      	movs	r5, #0
 802ba7e:	e70d      	b.n	802b89c <__divdi3+0xa0>
 802ba80:	460e      	mov	r6, r1
 802ba82:	e6ef      	b.n	802b864 <__divdi3+0x68>
 802ba84:	461d      	mov	r5, r3
 802ba86:	e701      	b.n	802b88c <__divdi3+0x90>
 802ba88:	fa1f f888 	uxth.w	r8, r8
 802ba8c:	fa00 f005 	lsl.w	r0, r0, r5
 802ba90:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 802ba94:	42a8      	cmp	r0, r5
 802ba96:	d2f1      	bcs.n	802ba7c <__divdi3+0x280>
 802ba98:	3901      	subs	r1, #1
 802ba9a:	2500      	movs	r5, #0
 802ba9c:	e6fe      	b.n	802b89c <__divdi3+0xa0>
 802ba9e:	463d      	mov	r5, r7
 802baa0:	e78f      	b.n	802b9c2 <__divdi3+0x1c6>
 802baa2:	4611      	mov	r1, r2
 802baa4:	e7cd      	b.n	802ba42 <__divdi3+0x246>
 802baa6:	4688      	mov	r8, r1
 802baa8:	e7b7      	b.n	802ba1a <__divdi3+0x21e>
 802baaa:	46b0      	mov	r8, r6
 802baac:	e775      	b.n	802b99a <__divdi3+0x19e>
 802baae:	3f02      	subs	r7, #2
 802bab0:	18b6      	adds	r6, r6, r2
 802bab2:	e72a      	b.n	802b90a <__divdi3+0x10e>
 802bab4:	3902      	subs	r1, #2
 802bab6:	e73c      	b.n	802b932 <__divdi3+0x136>

0802bab8 <__udivdi3>:
 802bab8:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 802babc:	4614      	mov	r4, r2
 802babe:	4605      	mov	r5, r0
 802bac0:	460e      	mov	r6, r1
 802bac2:	2b00      	cmp	r3, #0
 802bac4:	d13d      	bne.n	802bb42 <__udivdi3+0x8a>
 802bac6:	428a      	cmp	r2, r1
 802bac8:	d949      	bls.n	802bb5e <__udivdi3+0xa6>
 802baca:	fab2 f782 	clz	r7, r2
 802bace:	b147      	cbz	r7, 802bae2 <__udivdi3+0x2a>
 802bad0:	f1c7 0120 	rsb	r1, r7, #32
 802bad4:	fa20 f201 	lsr.w	r2, r0, r1
 802bad8:	fa06 f607 	lsl.w	r6, r6, r7
 802badc:	40bc      	lsls	r4, r7
 802bade:	4316      	orrs	r6, r2
 802bae0:	40bd      	lsls	r5, r7
 802bae2:	0c22      	lsrs	r2, r4, #16
 802bae4:	fbb6 f0f2 	udiv	r0, r6, r2
 802bae8:	0c2f      	lsrs	r7, r5, #16
 802baea:	b2a1      	uxth	r1, r4
 802baec:	fb02 6610 	mls	r6, r2, r0, r6
 802baf0:	fb01 f300 	mul.w	r3, r1, r0
 802baf4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 802baf8:	42b3      	cmp	r3, r6
 802bafa:	d908      	bls.n	802bb0e <__udivdi3+0x56>
 802bafc:	1e47      	subs	r7, r0, #1
 802bafe:	1936      	adds	r6, r6, r4
 802bb00:	f080 80f8 	bcs.w	802bcf4 <__udivdi3+0x23c>
 802bb04:	42b3      	cmp	r3, r6
 802bb06:	f240 80f5 	bls.w	802bcf4 <__udivdi3+0x23c>
 802bb0a:	3802      	subs	r0, #2
 802bb0c:	1936      	adds	r6, r6, r4
 802bb0e:	1af6      	subs	r6, r6, r3
 802bb10:	fbb6 f3f2 	udiv	r3, r6, r2
 802bb14:	fb02 6213 	mls	r2, r2, r3, r6
 802bb18:	b2ad      	uxth	r5, r5
 802bb1a:	fb01 f103 	mul.w	r1, r1, r3
 802bb1e:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 802bb22:	4291      	cmp	r1, r2
 802bb24:	d907      	bls.n	802bb36 <__udivdi3+0x7e>
 802bb26:	1e5e      	subs	r6, r3, #1
 802bb28:	1912      	adds	r2, r2, r4
 802bb2a:	f080 80e5 	bcs.w	802bcf8 <__udivdi3+0x240>
 802bb2e:	4291      	cmp	r1, r2
 802bb30:	f240 80e2 	bls.w	802bcf8 <__udivdi3+0x240>
 802bb34:	3b02      	subs	r3, #2
 802bb36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 802bb3a:	2100      	movs	r1, #0
 802bb3c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 802bb40:	4770      	bx	lr
 802bb42:	428b      	cmp	r3, r1
 802bb44:	d843      	bhi.n	802bbce <__udivdi3+0x116>
 802bb46:	fab3 f483 	clz	r4, r3
 802bb4a:	2c00      	cmp	r4, #0
 802bb4c:	d142      	bne.n	802bbd4 <__udivdi3+0x11c>
 802bb4e:	428b      	cmp	r3, r1
 802bb50:	d302      	bcc.n	802bb58 <__udivdi3+0xa0>
 802bb52:	4282      	cmp	r2, r0
 802bb54:	f200 80df 	bhi.w	802bd16 <__udivdi3+0x25e>
 802bb58:	2100      	movs	r1, #0
 802bb5a:	2001      	movs	r0, #1
 802bb5c:	e7ee      	b.n	802bb3c <__udivdi3+0x84>
 802bb5e:	b912      	cbnz	r2, 802bb66 <__udivdi3+0xae>
 802bb60:	2701      	movs	r7, #1
 802bb62:	fbb7 f4f2 	udiv	r4, r7, r2
 802bb66:	fab4 f284 	clz	r2, r4
 802bb6a:	2a00      	cmp	r2, #0
 802bb6c:	f040 8088 	bne.w	802bc80 <__udivdi3+0x1c8>
 802bb70:	1b0a      	subs	r2, r1, r4
 802bb72:	0c23      	lsrs	r3, r4, #16
 802bb74:	b2a7      	uxth	r7, r4
 802bb76:	2101      	movs	r1, #1
 802bb78:	fbb2 f6f3 	udiv	r6, r2, r3
 802bb7c:	fb03 2216 	mls	r2, r3, r6, r2
 802bb80:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 802bb84:	fb07 f006 	mul.w	r0, r7, r6
 802bb88:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 802bb8c:	4290      	cmp	r0, r2
 802bb8e:	d907      	bls.n	802bba0 <__udivdi3+0xe8>
 802bb90:	1912      	adds	r2, r2, r4
 802bb92:	f106 3cff 	add.w	ip, r6, #4294967295
 802bb96:	d202      	bcs.n	802bb9e <__udivdi3+0xe6>
 802bb98:	4290      	cmp	r0, r2
 802bb9a:	f200 80ce 	bhi.w	802bd3a <__udivdi3+0x282>
 802bb9e:	4666      	mov	r6, ip
 802bba0:	1a12      	subs	r2, r2, r0
 802bba2:	fbb2 f0f3 	udiv	r0, r2, r3
 802bba6:	fb03 2310 	mls	r3, r3, r0, r2
 802bbaa:	b2ad      	uxth	r5, r5
 802bbac:	fb07 f700 	mul.w	r7, r7, r0
 802bbb0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 802bbb4:	429f      	cmp	r7, r3
 802bbb6:	d907      	bls.n	802bbc8 <__udivdi3+0x110>
 802bbb8:	1e42      	subs	r2, r0, #1
 802bbba:	191b      	adds	r3, r3, r4
 802bbbc:	f080 809e 	bcs.w	802bcfc <__udivdi3+0x244>
 802bbc0:	429f      	cmp	r7, r3
 802bbc2:	f240 809b 	bls.w	802bcfc <__udivdi3+0x244>
 802bbc6:	3802      	subs	r0, #2
 802bbc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 802bbcc:	e7b6      	b.n	802bb3c <__udivdi3+0x84>
 802bbce:	2100      	movs	r1, #0
 802bbd0:	4608      	mov	r0, r1
 802bbd2:	e7b3      	b.n	802bb3c <__udivdi3+0x84>
 802bbd4:	f1c4 0620 	rsb	r6, r4, #32
 802bbd8:	fa22 f506 	lsr.w	r5, r2, r6
 802bbdc:	fa03 f304 	lsl.w	r3, r3, r4
 802bbe0:	432b      	orrs	r3, r5
 802bbe2:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 802bbe6:	fa21 f506 	lsr.w	r5, r1, r6
 802bbea:	fa01 f104 	lsl.w	r1, r1, r4
 802bbee:	fa20 f606 	lsr.w	r6, r0, r6
 802bbf2:	fbb5 f7fc 	udiv	r7, r5, ip
 802bbf6:	ea46 0a01 	orr.w	sl, r6, r1
 802bbfa:	fa1f f883 	uxth.w	r8, r3
 802bbfe:	fb0c 5517 	mls	r5, ip, r7, r5
 802bc02:	ea4f 411a 	mov.w	r1, sl, lsr #16
 802bc06:	fb08 f907 	mul.w	r9, r8, r7
 802bc0a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 802bc0e:	45a9      	cmp	r9, r5
 802bc10:	fa02 f204 	lsl.w	r2, r2, r4
 802bc14:	d903      	bls.n	802bc1e <__udivdi3+0x166>
 802bc16:	1e7e      	subs	r6, r7, #1
 802bc18:	18ed      	adds	r5, r5, r3
 802bc1a:	d37f      	bcc.n	802bd1c <__udivdi3+0x264>
 802bc1c:	4637      	mov	r7, r6
 802bc1e:	ebc9 0105 	rsb	r1, r9, r5
 802bc22:	fbb1 f6fc 	udiv	r6, r1, ip
 802bc26:	fb0c 1516 	mls	r5, ip, r6, r1
 802bc2a:	fa1f fa8a 	uxth.w	sl, sl
 802bc2e:	fb08 f806 	mul.w	r8, r8, r6
 802bc32:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 802bc36:	4588      	cmp	r8, r1
 802bc38:	d903      	bls.n	802bc42 <__udivdi3+0x18a>
 802bc3a:	1e75      	subs	r5, r6, #1
 802bc3c:	18c9      	adds	r1, r1, r3
 802bc3e:	d373      	bcc.n	802bd28 <__udivdi3+0x270>
 802bc40:	462e      	mov	r6, r5
 802bc42:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 802bc46:	0c37      	lsrs	r7, r6, #16
 802bc48:	fa1f fc82 	uxth.w	ip, r2
 802bc4c:	fb0c f507 	mul.w	r5, ip, r7
 802bc50:	0c12      	lsrs	r2, r2, #16
 802bc52:	b2b3      	uxth	r3, r6
 802bc54:	fb0c fc03 	mul.w	ip, ip, r3
 802bc58:	fb02 5303 	mla	r3, r2, r3, r5
 802bc5c:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 802bc60:	fb02 f207 	mul.w	r2, r2, r7
 802bc64:	429d      	cmp	r5, r3
 802bc66:	bf88      	it	hi
 802bc68:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 802bc6c:	ebc8 0101 	rsb	r1, r8, r1
 802bc70:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802bc74:	4291      	cmp	r1, r2
 802bc76:	d34b      	bcc.n	802bd10 <__udivdi3+0x258>
 802bc78:	d042      	beq.n	802bd00 <__udivdi3+0x248>
 802bc7a:	4630      	mov	r0, r6
 802bc7c:	2100      	movs	r1, #0
 802bc7e:	e75d      	b.n	802bb3c <__udivdi3+0x84>
 802bc80:	4094      	lsls	r4, r2
 802bc82:	f1c2 0520 	rsb	r5, r2, #32
 802bc86:	fa21 f605 	lsr.w	r6, r1, r5
 802bc8a:	0c23      	lsrs	r3, r4, #16
 802bc8c:	fa20 f705 	lsr.w	r7, r0, r5
 802bc90:	fa01 f102 	lsl.w	r1, r1, r2
 802bc94:	fbb6 fcf3 	udiv	ip, r6, r3
 802bc98:	4339      	orrs	r1, r7
 802bc9a:	0c0d      	lsrs	r5, r1, #16
 802bc9c:	b2a7      	uxth	r7, r4
 802bc9e:	fb03 661c 	mls	r6, r3, ip, r6
 802bca2:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 802bca6:	fb07 f80c 	mul.w	r8, r7, ip
 802bcaa:	45b0      	cmp	r8, r6
 802bcac:	fa00 f502 	lsl.w	r5, r0, r2
 802bcb0:	d908      	bls.n	802bcc4 <__udivdi3+0x20c>
 802bcb2:	1936      	adds	r6, r6, r4
 802bcb4:	f10c 30ff 	add.w	r0, ip, #4294967295
 802bcb8:	d23d      	bcs.n	802bd36 <__udivdi3+0x27e>
 802bcba:	45b0      	cmp	r8, r6
 802bcbc:	d93b      	bls.n	802bd36 <__udivdi3+0x27e>
 802bcbe:	f1ac 0c02 	sub.w	ip, ip, #2
 802bcc2:	1936      	adds	r6, r6, r4
 802bcc4:	ebc8 0206 	rsb	r2, r8, r6
 802bcc8:	fbb2 f0f3 	udiv	r0, r2, r3
 802bccc:	fb03 2610 	mls	r6, r3, r0, r2
 802bcd0:	b28a      	uxth	r2, r1
 802bcd2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 802bcd6:	fb07 f100 	mul.w	r1, r7, r0
 802bcda:	4291      	cmp	r1, r2
 802bcdc:	d906      	bls.n	802bcec <__udivdi3+0x234>
 802bcde:	1e46      	subs	r6, r0, #1
 802bce0:	1912      	adds	r2, r2, r4
 802bce2:	d226      	bcs.n	802bd32 <__udivdi3+0x27a>
 802bce4:	4291      	cmp	r1, r2
 802bce6:	d924      	bls.n	802bd32 <__udivdi3+0x27a>
 802bce8:	3802      	subs	r0, #2
 802bcea:	1912      	adds	r2, r2, r4
 802bcec:	1a52      	subs	r2, r2, r1
 802bcee:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 802bcf2:	e741      	b.n	802bb78 <__udivdi3+0xc0>
 802bcf4:	4638      	mov	r0, r7
 802bcf6:	e70a      	b.n	802bb0e <__udivdi3+0x56>
 802bcf8:	4633      	mov	r3, r6
 802bcfa:	e71c      	b.n	802bb36 <__udivdi3+0x7e>
 802bcfc:	4610      	mov	r0, r2
 802bcfe:	e763      	b.n	802bbc8 <__udivdi3+0x110>
 802bd00:	fa1f fc8c 	uxth.w	ip, ip
 802bd04:	fa00 f004 	lsl.w	r0, r0, r4
 802bd08:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 802bd0c:	4298      	cmp	r0, r3
 802bd0e:	d2b4      	bcs.n	802bc7a <__udivdi3+0x1c2>
 802bd10:	1e70      	subs	r0, r6, #1
 802bd12:	2100      	movs	r1, #0
 802bd14:	e712      	b.n	802bb3c <__udivdi3+0x84>
 802bd16:	4621      	mov	r1, r4
 802bd18:	4620      	mov	r0, r4
 802bd1a:	e70f      	b.n	802bb3c <__udivdi3+0x84>
 802bd1c:	45a9      	cmp	r9, r5
 802bd1e:	f67f af7d 	bls.w	802bc1c <__udivdi3+0x164>
 802bd22:	3f02      	subs	r7, #2
 802bd24:	18ed      	adds	r5, r5, r3
 802bd26:	e77a      	b.n	802bc1e <__udivdi3+0x166>
 802bd28:	4588      	cmp	r8, r1
 802bd2a:	d989      	bls.n	802bc40 <__udivdi3+0x188>
 802bd2c:	3e02      	subs	r6, #2
 802bd2e:	18c9      	adds	r1, r1, r3
 802bd30:	e787      	b.n	802bc42 <__udivdi3+0x18a>
 802bd32:	4630      	mov	r0, r6
 802bd34:	e7da      	b.n	802bcec <__udivdi3+0x234>
 802bd36:	4684      	mov	ip, r0
 802bd38:	e7c4      	b.n	802bcc4 <__udivdi3+0x20c>
 802bd3a:	3e02      	subs	r6, #2
 802bd3c:	1912      	adds	r2, r2, r4
 802bd3e:	e72f      	b.n	802bba0 <__udivdi3+0xe8>
