srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" into library lmb_bram_if_cntlr_v4_0_19 (VHDL-9003)
INFO: analyzing package 'lmb_bram_if_funcs'

INFO: analyzing package body 'lmb_bram_if_funcs'

INFO: analyzing entity 'MB_LUT6' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_lut6' (VHDL-9006)
INFO: analyzing entity 'MB_MUXCY' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_muxcy' (VHDL-9006)
INFO: analyzing entity 'MB_XORCY' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_xorcy' (VHDL-9006)
INFO: analyzing entity 'MB_MUXF7' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_muxf7' (VHDL-9006)
INFO: analyzing entity 'MB_MUXF8' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_muxf8' (VHDL-9006)
INFO: analyzing entity 'MB_FDRE' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_fdre' (VHDL-9006)
INFO: analyzing entity 'XOR18' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'xor18' (VHDL-9006)
INFO: analyzing entity 'Parity' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'parity' (VHDL-9006)
INFO: analyzing entity 'ParityEnable' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'parityenable' (VHDL-9006)
INFO: analyzing entity 'checkbit_handler' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'checkbit_handler' (VHDL-9006)
INFO: analyzing entity 'Correct_One_Bit' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'correct_one_bit' (VHDL-9006)
INFO: analyzing entity 'pselect_mask' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'pselect_mask' (VHDL-9006)
INFO: analyzing entity 'axi_interface' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'axi_interface' (VHDL-9006)
INFO: analyzing entity 'lmb_mux' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'lmb_mux' (VHDL-9006)
INFO: analyzing entity 'lmb_bram_if_cntlr' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'lmb_bram_if_cntlr' (VHDL-9006)
-- Analyzing VHDL file "/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/sim/design_1_ilmb_bram_if_cntlr_2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_ilmb_bram_if_cntlr_2' (VHDL-1012)
INFO: analyzing architecture 'design_1_ilmb_bram_if_cntlr_2_arch' of entity 'design_1_ilmb_bram_if_cntlr_2' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:design_1_ilmb_bram_if_cntlr_2 arch:
VHDLTop: library:xil_defaultlib entity:design_1_ilmb_bram_if_cntlr_2 arch:
END of tops
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/sim/design_1_ilmb_bram_if_cntlr_2.vhd(59): INFO: executing 'design_1_ilmb_bram_if_cntlr_2_default(design_1_ilmb_bram_if_cntlr_2_arch)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3134): INFO: executing '\lmb_bram_if_cntlr(c_family="virtexuplus",c_highaddr="0000000000000000000000000000000000000000000000000001111111111111",c_baseaddr="0000000000000000000000000000000000000000000000000000000000000000",c_mask="0000000000000000000000000000000000000000000000000000000000000000",c_interconnect=0)(1,11)(0,31)(0,31)\(imp)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2527): INFO: executing '\lmb_mux(c_target=virtexuplus,c_baseaddr="0000000000000000000000000000000000000000000000000000000000000000",c_mask="0000000000000000000000000000000000000000000000000000000000000000")\(imp)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2110): INFO: executing '\pselect_mask(c_bar="0000000000000000000000000000000000000000000000000000000000000000",c_mask="0000000000000000000000000000000000000000000000000000000000000000")\(imp)' (VHDL-1067)
srcscan exits with return value 0
