
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  8 2022 16:32:09 CET (Dec  8 2022 15:32:09 UTC)

// Verification Directory fv/high_edgedetec 

module high_edgedetec(clk, spc_clk, high_edge);
  input clk, spc_clk;
  output high_edge;
  wire clk, spc_clk;
  wire high_edge;
  wire UNCONNECTED, reg1;
  AN2D4BWP7T g11(.A1 (reg1), .A2 (spc_clk), .Z (high_edge));
  DFD1BWP7T reg1_reg(.CP (clk), .D (spc_clk), .Q (UNCONNECTED), .QN
       (reg1));
endmodule

