set_location_hint "\Timer_1:TimerUDB:status_tc\" 2 5 0 0
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:reload\" 2 5 0 1
set_location_hint "\UART_1:BUART:rx_postpoll\" 2 5 0 2
set_location_hint "Net_6416" 2 5 0 3
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\" 2 5 1 0
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:status_0\" 2 5 1 1
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\" 2 5 1 2
set_location_hint "\PWM_2:PWMUDB:status_2\" 2 5 1 3
set_location_hint "\Timer_1:TimerUDB:sT24:timerdp:u0\" 2 5 2 
set_location_hint "\Timer_1:TimerUDB:rstSts:stsreg\" 2 5 4 
set_location_hint "\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 2 5 6
set_location_hint "\PWM_2:PWMUDB:status_1\" 3 5 0 0
set_location_hint "\PWM_2:PWMUDB:prevCompare2\" 3 5 0 1
set_location_hint "Net_1725" 3 5 0 2
set_location_hint "\PWM_2:PWMUDB:runmode_enable\" 3 5 0 3
set_location_hint "Net_1726" 3 5 1 0
set_location_hint "\PWM_2:PWMUDB:prevCompare1\" 3 5 1 1
set_location_hint "\PWM_2:PWMUDB:status_0\" 3 5 1 2
set_location_hint "\PWM_1:PWMUDB:status_1\" 3 5 1 3
set_location_hint "\Timer_1:TimerUDB:sT24:timerdp:u1\" 3 5 2 
set_location_hint "\PWM_2:PWMUDB:genblk8:stsreg\" 3 5 4 
set_location_hint "\PWM_2:PWMUDB:genblk1:ctrlreg\" 3 5 6
set_location_hint "Net_543" 3 4 0 0
set_location_hint "\PWM_1:PWMUDB:runmode_enable\" 3 4 0 1
set_location_hint "\PWM_1:PWMUDB:prevCompare2\" 3 4 0 2
set_location_hint "Net_1671" 3 4 0 3
set_location_hint "\PWM_1:PWMUDB:status_2\" 3 4 1 0
set_location_hint "\PWM_1:PWMUDB:prevCompare1\" 3 4 1 1
set_location_hint "\PWM_1:PWMUDB:status_0\" 3 4 1 2
set_location_hint "\UART_1:BUART:rx_status_4\" 3 4 1 3
set_location_hint "\Timer_1:TimerUDB:sT24:timerdp:u2\" 3 4 2 
set_location_hint "\PWM_1:PWMUDB:genblk8:stsreg\" 3 4 4 
set_location_hint "\PWM_1:PWMUDB:genblk1:ctrlreg\" 3 4 6
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\" 2 4 0 0
set_location_hint "\UART_1:BUART:rx_state_1\" 2 4 0 1
set_location_hint "\UART_1:BUART:rx_state_0\" 2 4 1 0
set_location_hint "\UART_1:BUART:rx_load_fifo\" 2 4 1 1
set_location_hint "\UART_1:BUART:rx_state_3\" 2 4 1 2
set_location_hint "\UART_1:BUART:rx_status_3\" 2 4 1 3
set_location_hint "\UART_1:BUART:sRX:RxShifter:u0\" 2 4 2 
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\" 2 4 7
set_location_hint "\UART_1:BUART:rx_state_2\" 2 3 0 0
set_location_hint "\UART_1:BUART:rx_state_stop1_reg\" 2 3 0 1
set_location_hint "\UART_1:BUART:rx_counter_load\" 2 3 0 2
set_location_hint "\UART_1:BUART:rx_last\" 2 3 0 3
set_location_hint "\UART_1:BUART:rx_status_5\" 2 3 1 0
set_location_hint "\UART_1:BUART:rx_bitclk_enable\" 2 3 1 1
set_location_hint "MODIN5_0" 2 3 1 2
set_location_hint "MODIN5_1" 2 3 1 3
set_location_hint "\PWM_1:PWMUDB:sP8:pwmdp:u0\" 2 3 2 
set_location_hint "\UART_1:BUART:sRX:RxBitCounter\" 2 3 7
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\" 3 3 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\" 3 3 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\" 3 3 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\" 3 3 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\" 3 3 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\" 3 3 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\" 3 3 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\" 3 3 1 3
set_location_hint "\PWM_2:PWMUDB:sP8:pwmdp:u0\" 3 3 2 
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\" 3 3 6
set_location_hint "\QuadDec_2:Net_1251\" 3 2 0 0
set_location_hint "\QuadDec_2:Net_1203\" 3 2 0 1
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:count_stored_i\" 3 2 0 2
set_location_hint "\QuadDec_1:Net_1251\" 3 2 1 0
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:count_enable\" 3 2 1 1
set_location_hint "\QuadDec_1:Net_1203\" 3 2 1 2
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:sC8:counterdp:u0\" 3 2 2 
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:sSTSReg:stsreg\" 3 2 4 
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:sCTRLReg:ctrlreg\" 3 2 6
set_location_hint "\UART_2:BUART:txn\" 2 2 0 0
set_location_hint "\UART_2:BUART:tx_state_1\" 2 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\" 2 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\" 2 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\" 2 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\" 2 2 1 3
set_location_hint "\UART_2:BUART:sTX:TxShifter:u0\" 2 2 2 
set_location_hint "\UART_2:BUART:sTX:TxSts\" 2 2 4 
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\" 1 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\" 1 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\" 1 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\" 1 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\" 1 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\" 1 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\" 1 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\" 1 2 1 3
set_location_hint "\UART_1:BUART:sRX:RxSts\" 1 2 4 
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\" 0 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\" 0 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\" 0 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\" 0 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\" 0 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\" 0 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\" 0 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\" 0 2 1 3
set_location_hint "\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\" 0 2 5 -1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\" 0 3 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\" 0 3 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\" 0 3 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\" 0 3 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\" 0 3 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\" 0 3 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\" 0 3 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\" 0 3 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\" 1 3 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\" 1 3 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\" 1 3 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\" 1 3 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\" 1 3 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\" 1 3 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\" 1 3 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\" 1 3 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\" 1 4 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\" 1 4 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\" 1 4 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\" 1 4 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\" 1 4 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\" 1 4 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\" 1 4 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\" 1 4 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\" 0 4 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\" 0 4 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\" 0 4 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\" 0 4 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\" 0 4 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\" 0 4 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\" 0 4 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\" 0 4 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\" 0 5 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\" 0 5 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\" 0 5 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\" 0 5 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\" 0 5 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\" 0 5 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\" 0 5 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\" 0 5 1 3
set_location_hint "\QuadDec_1:Net_1251_split\" 1 5 0 0
set_location_hint "\QuadDec_2:Net_1251_split\" 1 5 1 0
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\" 1 5 2 
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:sSTSReg:stsreg\" 1 5 4 
set_location_hint "\UART_2:BUART:tx_state_2\" 2 0 0 0
set_location_hint "\UART_2:BUART:tx_bitclk\" 2 0 0 1
set_location_hint "\UART_2:BUART:counter_load_not\" 2 0 0 2
set_location_hint "\UART_2:BUART:tx_state_0\" 2 0 1 0
set_location_hint "\UART_2:BUART:tx_status_0\" 2 0 1 1
set_location_hint "Net_6561" 2 0 1 2
set_location_hint "\UART_2:BUART:tx_status_2\" 2 0 1 3
set_location_hint "\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\" 2 0 2 
set_location_hint "\QuadDec_1:bQuadDec:error\" 3 0 0 0
set_location_hint "\QuadDec_1:bQuadDec:state_0\" 3 0 0 1
set_location_hint "\QuadDec_2:bQuadDec:state_0\" 3 0 1 0
set_location_hint "\QuadDec_1:bQuadDec:state_1\" 3 0 1 1
set_location_hint "\QuadDec_1:bQuadDec:Stsreg\" 3 0 4 
set_location_hint "\QuadDec_2:bQuadDec:error\" 3 1 0 0
set_location_hint "\QuadDec_2:bQuadDec:state_1\" 3 1 0 1
set_location_hint "\QuadDec_1:bQuadDec:quad_B_filt\" 3 1 1 0
set_location_hint "\QuadDec_2:Net_1260\" 3 1 1 1
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_2\" 3 1 1 2
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_1\" 3 1 1 3
set_location_hint "\QuadDec_2:bQuadDec:Stsreg\" 3 1 4 
set_location_hint "\QuadDec_1:bQuadDec:quad_A_filt\" 2 1 0 0
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_2\" 2 1 0 1
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_1\" 2 1 0 2
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_0\" 2 1 0 3
set_location_hint "\QuadDec_2:bQuadDec:quad_B_filt\" 2 1 1 0
set_location_hint "\QuadDec_2:bQuadDec:quad_B_delayed_2\" 2 1 1 1
set_location_hint "\QuadDec_2:bQuadDec:quad_B_delayed_1\" 2 1 1 2
set_location_hint "\QuadDec_2:bQuadDec:quad_B_delayed_0\" 2 1 1 3
set_location_hint "\QuadDec_1:Net_1260\" 1 1 0 0
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:reload\" 1 1 0 1
set_location_hint "\QuadDec_1:Net_1276\" 1 1 0 2
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\" 1 1 0 3
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:status_2\" 1 1 1 0
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\" 1 1 1 1
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:status_3\" 1 1 1 2
set_location_hint "\QuadDec_1:Net_530\" 1 1 1 3
set_location_hint "\QuadDec_2:bQuadDec:quad_A_filt\" 0 1 0 0
set_location_hint "\QuadDec_2:bQuadDec:quad_A_delayed_2\" 0 1 0 1
set_location_hint "\QuadDec_2:bQuadDec:quad_A_delayed_1\" 0 1 0 2
set_location_hint "\QuadDec_2:bQuadDec:quad_A_delayed_0\" 0 1 0 3
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\" 0 1 1 0
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\" 0 1 4 
set_location_hint "\QuadDec_2:Net_611\" 0 0 0 0
set_location_hint "\QuadDec_2:Net_530\" 0 0 0 1
set_location_hint "\QuadDec_2:Net_1276\" 0 0 0 2
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\" 0 0 0 3
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:status_2\" 0 0 1 0
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\" 0 0 1 1
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:status_3\" 0 0 1 2
set_location_hint "\QuadDec_2:Cnt8:CounterUDB:prevCompare\" 0 0 1 3
set_location_hint "\QuadDec_1:Net_611\" 1 0 0 0
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:prevCompare\" 1 0 0 1
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:status_0\" 1 0 0 2
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:count_enable\" 1 0 0 3
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:count_stored_i\" 1 0 1 0
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_0\" 1 0 1 1
set_location_hint "\QuadDec_1:Cnt8:CounterUDB:sCTRLReg:ctrlreg\" 1 0 6
