
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.948128                       # Number of seconds simulated
sim_ticks                                948128379500                       # Number of ticks simulated
final_tick                               948128379500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191256                       # Simulator instruction rate (inst/s)
host_op_rate                                   213958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              648322050                       # Simulator tick rate (ticks/s)
host_mem_usage                                 641776                       # Number of bytes of host memory used
host_seconds                                  1462.43                       # Real time elapsed on the host
sim_insts                                   279699871                       # Number of instructions simulated
sim_ops                                     312899515                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       138067968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        35659008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173726976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    138067968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     138067968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8200448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8200448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          4314624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1114344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5428968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        256264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          145621596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37609894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183231490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     145621596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145621596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8649090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8649090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8649090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         145621596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37609894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191880581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     5428968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256264                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5428968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              334471616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12982336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173726976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8200448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 202849                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                256149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            341232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            169641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1039633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            943662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            411191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             63202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             72507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            263647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           621858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           392075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           465410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  948128282500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               5428968                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               256264                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5226119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1162806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.645602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.660267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.983754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       380985     32.76%     32.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       321625     27.66%     60.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133631     11.49%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101410      8.72%     80.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52968      4.56%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44274      3.81%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30701      2.64%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18482      1.59%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78730      6.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1162806                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     331.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    233.773463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    291.448623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2     40.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.171629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     60.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  71200818500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            169190549750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                26130595000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13624.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32374.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       352.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4063316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      77                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     166770.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5466840960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2905679700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23358631380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 448920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         73982987520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          57953932620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1575887520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    329780513850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     31604958240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2781230340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           529411559460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            558.375396                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         816911619750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    685535500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   31296184000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11424081000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  82298772750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   99234899250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 723188907000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2835636720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1507169070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             13955858280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74456874960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          42078629490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1888022400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    313393964040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     55142734560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5968826520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           511237082490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.206603                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         850915235500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1281543000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   31510222000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  20044719000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 143600916250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64421332000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 687269647250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                 19743                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1896256759                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   279699871                       # Number of instructions committed
system.cpu.committedOps                     312899515                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             284775618                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                    12537425                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     33436786                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    284775618                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           432443851                       # number of times the integer registers were read
system.cpu.num_int_register_writes          213923048                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads           1014796208                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           203188305                       # number of times the CC registers were written
system.cpu.num_mem_refs                      46810726                       # number of memory refs
system.cpu.num_load_insts                    24374975                       # Number of load instructions
system.cpu.num_store_insts                   22435751                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1896256759                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          45257087                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 265949965     83.94%     83.94% # Class of executed instruction
system.cpu.op_class::IntMult                  3932501      1.24%     85.18% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc             146358      0.05%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::MemRead                 24374975      7.69%     92.92% # Class of executed instruction
system.cpu.op_class::MemWrite                22435735      7.08%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  316839550                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6617932                       # number of replacements
system.cpu.dcache.tags.tagsinuse             8.542628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36896107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6617941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.575164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     8.542628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.266957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.266957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         180674133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        180674133                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     16938506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16938506                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19726659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19726659                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       115471                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115471                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       115471                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115471                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      36665165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36665165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36665165                       # number of overall hits
system.cpu.dcache.overall_hits::total        36665165                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4838228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4838228                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1779713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1779713                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6617941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6617941                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6617941                       # number of overall misses
system.cpu.dcache.overall_misses::total       6617941                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 130453631500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 130453631500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  32124404000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32124404000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 162578035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162578035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 162578035500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162578035500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21776734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21776734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21506372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21506372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       115471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       115471                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115471                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     43283106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43283106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     43283106                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43283106                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.222174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.222174                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.082753                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082753                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.152899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.152899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.152899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.152899                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26963.101264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26963.101264                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18050.328339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18050.328339                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24566.256408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24566.256408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24566.256408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24566.256408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3698048                       # number of writebacks
system.cpu.dcache.writebacks::total           3698048                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4838228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4838228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1779713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1779713                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6617941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6617941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6617941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6617941                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 125615403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125615403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30344691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30344691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155960094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155960094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155960094500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155960094500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.222174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.222174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.082753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.152899                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.152899                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.152899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.152899                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25963.101264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25963.101264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17050.328339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17050.328339                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23566.256408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23566.256408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23566.256408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23566.256408                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          13231194                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.999356                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           267368265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13231258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.207320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          35842500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.999356                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293830781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293830781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    267368265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       267368265                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     267368265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        267368265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    267368265                       # number of overall hits
system.cpu.icache.overall_hits::total       267368265                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     13231258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13231258                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     13231258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13231258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     13231258                       # number of overall misses
system.cpu.icache.overall_misses::total      13231258                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 481667540500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 481667540500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 481667540500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 481667540500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 481667540500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 481667540500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    280599523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    280599523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    280599523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    280599523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    280599523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    280599523                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.047154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.047154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.047154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36403.759983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36403.759983                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36403.759983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36403.759983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36403.759983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36403.759983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     13231194                       # number of writebacks
system.cpu.icache.writebacks::total          13231194                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     13231258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13231258                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     13231258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13231258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     13231258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13231258                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 468436282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 468436282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 468436282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 468436282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 468436282500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 468436282500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.047154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.047154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047154                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35403.759983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35403.759983                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35403.759983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35403.759983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35403.759983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35403.759983                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   5760171                       # number of replacements
system.l2.tags.tagsinuse                   511.985517                       # Cycle average of tags in use
system.l2.tags.total_refs                    33818025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5760683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.870489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  88350000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       39.883075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        362.165601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        109.936841                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.077897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.707355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.214720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 639223899                       # Number of tag accesses
system.l2.tags.data_accesses                639223899                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3698048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3698048                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     13190400                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13190400                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1555410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1555410                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         8916634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8916634                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3948187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3948187                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               8916634                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5503597                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14420231                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              8916634                       # number of overall hits
system.l2.overall_hits::cpu.data              5503597                       # number of overall hits
system.l2.overall_hits::total                14420231                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           224303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224303                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst       4314624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4314624                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       890041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          890041                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst             4314624                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1114344                       # number of demand (read+write) misses
system.l2.demand_misses::total                5428968                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst            4314624                       # number of overall misses
system.l2.overall_misses::cpu.data            1114344                       # number of overall misses
system.l2.overall_misses::total               5428968                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  11343316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11343316500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst 354882672500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 354882672500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  76876931000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76876931000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst  354882672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   88220247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     443102920000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 354882672500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  88220247500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    443102920000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3698048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3698048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     13190400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13190400                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1779713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1779713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     13231258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13231258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4838228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4838228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          13231258                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6617941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19849199                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         13231258                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6617941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19849199                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.126033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.126033                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.326093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.326093                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.183960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183960                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.326093                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.168382                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273511                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.326093                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.168382                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273511                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 50571.398956                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50571.398956                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82251.123736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82251.123736                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86374.595103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86374.595103                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82251.123736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79167.875898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81618.259677                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82251.123736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79167.875898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81618.259677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               256264                       # number of writebacks
system.l2.writebacks::total                    256264                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        12743                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12743                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       224303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         224303                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst      4314624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4314624                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       890041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       890041                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst        4314624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1114344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5428968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst       4314624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1114344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5428968                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9100286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9100286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst 311736432500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 311736432500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  67976521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67976521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst 311736432500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  77076807500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 388813240000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst 311736432500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  77076807500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 388813240000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.126033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.126033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.326093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.326093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.183960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183960                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.326093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.168382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273511                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.326093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.168382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273511                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40571.398956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40571.398956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72251.123736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72251.123736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76374.595103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76374.595103                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72251.123736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69167.875898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71618.259677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72251.123736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69167.875898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71618.259677                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      10857408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      5428445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5204665                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256264                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5172176                       # Transaction distribution
system.membus.trans_dist::ReadExReq            224303                       # Transaction distribution
system.membus.trans_dist::ReadExResp           224303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5204665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16286376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16286376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    181927424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               181927424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5428968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5428968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5428968                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11507839000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17928427250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     39698325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19849126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       106874                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         344474                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       344473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 948128379500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18069486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3954312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13231194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8423791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1779713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1779713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13231258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4838228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     39693710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19853814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59547524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    846798464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    330111648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1176910112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5760171                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8200448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25609370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017624                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.131582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25158022     98.24%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 451347      1.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25609370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28313783500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       13231258000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6617941000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
