[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AXIWrapperChiselGeneralRegFileToBRAM|AXIWrapperChiselGeneralRegFileToBRAM>io_bramClk",
    "sources":[
      "~AXIWrapperChiselGeneralRegFileToBRAM|AXIWrapperChiselGeneralRegFileToBRAM>clock"
    ]
  }
]