#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1cc0930 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x1d68820_0 .var "clock", 0 0;
v0x1d63830_0 .net "decode_in_alu_out", 31 0, v0x1d5c080_0; 1 drivers
v0x1d689b0_0 .net "decode_in_forwardAD", 0 0, v0x1d55e60_0; 1 drivers
v0x1d68a30_0 .net "decode_in_forwardBD", 0 0, v0x1d55fa0_0; 1 drivers
v0x1d68ab0_0 .net "decode_in_instrD", 31 0, v0x1d657e0_0; 1 drivers
v0x1d68b80_0 .net "decode_in_pc_plus_4", 31 0, v0x1d65860_0; 1 drivers
v0x1d68c90_0 .net "decode_in_regWriteW", 0 0, v0x1d595e0_0; 1 drivers
v0x1d68d10_0 .net "decode_in_write_from_wb", 31 0, v0x1d57e00_0; 1 drivers
v0x1d68e70_0 .net "decode_in_write_register", 4 0, v0x1d58a50_0; 1 drivers
v0x1d68ef0_0 .net "decode_reg_in_clr", 0 0, L_0x1d6e700; 1 drivers
v0x1d68f70_0 .net "decode_reg_in_enable", 0 0, v0x1d56a60_0; 1 drivers
v0x1d68ff0_0 .net "decode_reg_in_instr", 31 0, v0x1d661a0_0; 1 drivers
v0x1d69070_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x1d684d0_0; 1 drivers
v0x1d69140_0 .net "execute_in_ALUControlE", 2 0, v0x1d5f960_0; 1 drivers
v0x1d69240_0 .net "execute_in_ALUSrcE", 0 0, v0x1d5fb90_0; 1 drivers
v0x1d692c0_0 .net "execute_in_ForwardAE", 1 0, v0x1d55f00_0; 1 drivers
v0x1d691c0_0 .net "execute_in_ForwardBE", 1 0, v0x1d56050_0; 1 drivers
v0x1d693d0_0 .net "execute_in_ForwardExecVal", 31 0, v0x1d5a710_0; 1 drivers
v0x1d694f0_0 .net "execute_in_ForwardMemVal", 31 0, v0x1d58810_0; 1 drivers
v0x1d69600_0 .net "execute_in_RdE", 4 0, v0x1d5f440_0; 1 drivers
v0x1d69450_0 .net "execute_in_RegDstE", 0 0, v0x1d5fb00_0; 1 drivers
v0x1d69730_0 .net "execute_in_RsE", 4 0, v0x1d5ff20_0; 1 drivers
v0x1d69680_0 .net "execute_in_RtE", 4 0, v0x1d5f4d0_0; 1 drivers
v0x1d69900_0 .net "execute_in_SignImmE", 31 0, v0x1d5f5f0_0; 1 drivers
v0x1d697b0_0 .net "execute_in_reg1", 31 0, v0x1d5fd50_0; 1 drivers
v0x1d69a50_0 .net "execute_in_reg2", 31 0, v0x1d5fc60_0; 1 drivers
v0x1d69980_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x1d62a90_0; 1 drivers
v0x1d69bb0_0 .net "execute_reg_in_alu_src", 0 0, v0x1d62b30_0; 1 drivers
v0x1d69ad0_0 .net "execute_reg_in_clr", 0 0, v0x1d44790_0; 1 drivers
v0x1d69d20_0 .net "execute_reg_in_instruction", 31 0, L_0x1d6d8a0; 1 drivers
v0x1d69c30_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x1d62f80_0; 1 drivers
v0x1d69ea0_0 .net "execute_reg_in_mem_write", 0 0, v0x1d63000_0; 1 drivers
v0x1d69da0_0 .net "execute_reg_in_rd1", 31 0, v0x1d61df0_0; 1 drivers
v0x1d69e20_0 .net "execute_reg_in_rd2", 31 0, v0x1d61f00_0; 1 drivers
v0x1d69fb0_0 .net "execute_reg_in_rdE", 4 0, L_0x1d6e0b0; 1 drivers
v0x1d6a1e0_0 .net "execute_reg_in_reg_dst", 0 0, v0x1d63130_0; 1 drivers
v0x1d6a0c0_0 .net "execute_reg_in_reg_write", 0 0, v0x1d631e0_0; 1 drivers
v0x1d6a140_0 .net "execute_reg_in_rsD", 4 0, L_0x1d6ded0; 1 drivers
v0x1d6a3a0_0 .net "execute_reg_in_rtD", 4 0, L_0x1d6e010; 1 drivers
v0x1d6a420_0 .net "execute_reg_in_sign_immediate", 31 0, v0x1d61780_0; 1 drivers
v0x1d6a260_0 .net "execute_reg_in_syscall", 0 0, v0x1d63290_0; 1 drivers
v0x1d6a2e0_0 .net "fetch_in_branch", 0 0, L_0x1d56480; 1 drivers
v0x1d6a690_0 .net "fetch_in_branch_addr", 31 0, v0x1d61370_0; 1 drivers
v0x1d6a7a0_0 .net "fetch_in_enable", 0 0, v0x1d56b80_0; 1 drivers
v0x1d6a4a0_0 .net "fetch_in_jump", 0 0, v0x1d62db0_0; 1 drivers
v0x1d6a990_0 .net "fetch_in_jump_addr", 31 0, L_0x1d6e310; 1 drivers
v0x1d6a820_0 .net "fetch_in_jump_reg", 0 0, v0x1d62e30_0; 1 drivers
v0x1d6ab90_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0x1d6e610; 1 drivers
v0x1d6aa10_0 .net "fetch_in_print_string", 0 0, L_0x1d6ec50; 1 drivers
v0x1d6aa90_0 .net "fetch_in_string_index", 31 0, v0x1d58d00_0; 1 drivers
v0x1d6ab10_0 .net "hazard_in_MemWriteM", 0 0, v0x1d5b610_0; 1 drivers
v0x1d6adb0_0 .net "hazard_in_MemtoRegE", 0 0, v0x1d5f670_0; 1 drivers
v0x1d6ac10_0 .net "hazard_in_MemtoRegM", 0 0, v0x1d5bcc0_0; 1 drivers
v0x1d6ac90_0 .net "hazard_in_RegWriteE", 0 0, v0x1d5f8e0_0; 1 drivers
v0x1d6ad10_0 .net "hazard_in_RegWriteM", 0 0, v0x1d5bd70_0; 1 drivers
v0x1d6aff0_0 .net "hazard_in_RegWriteW", 0 0, v0x1d59920_0; 1 drivers
v0x1d6ae30_0 .net "hazard_in_RsD", 4 0, L_0x1d6dd20; 1 drivers
v0x1d6af00_0 .net "hazard_in_RsE", 4 0, v0x1d5e250_0; 1 drivers
v0x1d6b250_0 .net "hazard_in_RtD", 4 0, L_0x1d6df70; 1 drivers
v0x1d6b2d0_0 .net "hazard_in_RtE", 4 0, v0x1d5e3d0_0; 1 drivers
v0x1d6b070_0 .net "hazard_in_RtM", 4 0, v0x1d5b4c0_0; 1 drivers
v0x1d6b140_0 .net "hazard_in_WriteRegE", 4 0, v0x1d5e050_0; 1 drivers
v0x1d6b550_0 .net "hazard_in_WriteRegM", 4 0, L_0x1d6e7c0; 1 drivers
v0x1d6b620_0 .net "hazard_in_WriteRegW", 4 0, L_0x1d6ed80; 1 drivers
v0x1d6b3a0_0 .net "hazard_in_branchD", 0 0, v0x1d62bb0_0; 1 drivers
v0x1d6b4b0_0 .net "memory_in_ForwardMM", 0 0, v0x1d560f0_0; 1 drivers
v0x1d6b8c0_0 .net "memory_in_MemToRegM", 0 0, v0x1d5bee0_0; 1 drivers
v0x1d6b940_0 .net "memory_in_MemWriteM", 0 0, v0x1d5c000_0; 1 drivers
v0x1d6b6a0_0 .net "memory_in_RegWriteM", 0 0, v0x1d5bc10_0; 1 drivers
v0x1d6b770_0 .net "memory_in_WriteRegM", 4 0, v0x1d5c200_0; 1 drivers
v0x1d6b840_0 .net "memory_in_WritedataM", 31 0, v0x1d5bf60_0; 1 drivers
v0x1d6bc00_0 .net "memory_in_instruction", 31 0, v0x1d5bb90_0; 1 drivers
v0x1d6ba10_0 .net "memory_in_resultW", 31 0, v0x1d58890_0; 1 drivers
v0x1d6ba90_0 .net "memory_in_syscall", 0 0, v0x1d5bb10_0; 1 drivers
v0x1d6bb60_0 .net "memory_reg_in_ALUOutput", 31 0, v0x1d5c620_0; 1 drivers
v0x1d6bee0_0 .net "memory_reg_in_WriteDataE", 31 0, v0x1d5e700_0; 1 drivers
v0x1d6bcd0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x1d5e780_0; 1 drivers
v0x1d6bda0_0 .net "memory_reg_in_instruction", 31 0, v0x1d5f7a0_0; 1 drivers
v0x1d6c1e0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x1d5fa30_0; 1 drivers
v0x1d6c260_0 .net "memory_reg_in_mem_write", 0 0, v0x1d5f720_0; 1 drivers
v0x1d6bfb0_0 .net "memory_reg_in_reg_write", 0 0, v0x1d5f820_0; 1 drivers
v0x1d6c080_0 .net "memory_reg_in_syscall", 0 0, v0x1d5f2c0_0; 1 drivers
v0x1d6c150_0 .net "wb_in_ALUOutW", 31 0, v0x1d597d0_0; 1 drivers
v0x1d6c580_0 .net "wb_in_MemToRegW", 0 0, v0x1d59680_0; 1 drivers
v0x1d6c2e0_0 .net "wb_in_ReadDataW", 31 0, v0x1d59700_0; 1 drivers
v0x1d6c360_0 .net "wb_in_WriteRegW", 4 0, v0x1d598a0_0; 1 drivers
v0x1d6c430_0 .net "wb_in_a0", 31 0, v0x1d61a90_0; 1 drivers
v0x1d6c8c0_0 .net "wb_in_instruction", 31 0, v0x1d59510_0; 1 drivers
v0x1d6c600_0 .net "wb_in_syscall", 0 0, v0x1d59aa0_0; 1 drivers
v0x1d6c680_0 .net "wb_in_v0", 31 0, v0x1d62750_0; 1 drivers
v0x1d6c790_0 .net "wb_reg_in_ALUOut", 31 0, L_0x1d6e8b0; 1 drivers
v0x1d6c810_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x1d6e910; 1 drivers
v0x1d6cc30_0 .net "wb_reg_in_RD", 31 0, v0x1d5a440_0; 1 drivers
v0x1d6ccb0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x1d6e9d0; 1 drivers
v0x1d6c990_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x1d6e760; 1 drivers
v0x1d6ca60_0 .net "wb_reg_in_instruction", 31 0, L_0x1d6ea70; 1 drivers
RS_0x7faf1cfacc18 .resolv tri, L_0x1d6e970, L_0x1d6ead0, C4<z>, C4<z>;
v0x1d6cb30_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7faf1cfacc18; 2 drivers
S_0x1d658e0 .scope module, "fetch_module" "fetch" 2 133, 3 20, S_0x1cc0930;
 .timescale 0 0;
v0x1d67ab0_0 .alias "branch", 0 0, v0x1d6a2e0_0;
v0x1d67b30_0 .alias "branch_addr", 31 0, v0x1d6a690_0;
v0x1d67bb0_0 .net "clk", 0 0, v0x1d68820_0; 1 drivers
v0x1d67c30_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1d67ce0_0 .alias "enable", 0 0, v0x1d6a7a0_0;
v0x1d67db0_0 .net "if_jump", 31 0, v0x1d676e0_0; 1 drivers
v0x1d67ec0_0 .alias "instr", 31 0, v0x1d68ff0_0;
v0x1d67f90_0 .alias "jump", 0 0, v0x1d6a4a0_0;
v0x1d68060_0 .alias "jump_addr", 31 0, v0x1d6a990_0;
v0x1d68130_0 .net "jump_or_not", 31 0, v0x1d67250_0; 1 drivers
v0x1d681b0_0 .alias "jump_reg", 0 0, v0x1d6a820_0;
v0x1d68230_0 .alias "jump_reg_addr", 31 0, v0x1d6ab90_0;
v0x1d68300_0 .net "pc", 31 0, v0x1d66de0_0; 1 drivers
v0x1d683d0_0 .net "pc_f", 31 0, v0x1d66970_0; 1 drivers
v0x1d684d0_0 .var "pc_plus_4", 31 0;
v0x1d68550_0 .net "pc_plus_4_internal", 31 0, v0x1d678b0_0; 1 drivers
v0x1d68450_0 .alias "print_string", 0 0, v0x1d6aa10_0;
v0x1d68700_0 .alias "string_index", 31 0, v0x1d6aa90_0;
E_0x1d569f0 .event edge, v0x1d671b0_0;
S_0x1d677c0 .scope module, "plus_4" "adder_four" 3 57, 4 11, S_0x1d658e0;
 .timescale 0 0;
v0x1d678b0_0 .var "adder_out", 31 0;
v0x1d67960_0 .alias "in1", 31 0, v0x1d683d0_0;
v0x1d67a30_0 .alias "in2", 31 0, v0x1d67c30_0;
S_0x1d67300 .scope module, "jump_reg_mux" "mux" 3 58, 5 12, S_0x1d658e0;
 .timescale 0 0;
P_0x1d673f8 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d674c0_0 .alias "ctrl", 0 0, v0x1d6a820_0;
v0x1d675b0_0 .alias "input_one", 31 0, v0x1d6ab90_0;
v0x1d67630_0 .alias "input_zero", 31 0, v0x1d6a990_0;
v0x1d676e0_0 .var "out", 31 0;
E_0x1d67470 .event edge, v0x1d62e30_0, v0x1d64980_0, v0x1d64630_0;
S_0x1d66e60 .scope module, "jump_mux" "mux" 3 59, 5 12, S_0x1d658e0;
 .timescale 0 0;
P_0x1d66f58 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d67020_0 .alias "ctrl", 0 0, v0x1d6a4a0_0;
v0x1d67110_0 .alias "input_one", 31 0, v0x1d67db0_0;
v0x1d671b0_0 .alias "input_zero", 31 0, v0x1d68550_0;
v0x1d67250_0 .var "out", 31 0;
E_0x1d66fd0 .event edge, v0x1d62db0_0, v0x1d671b0_0, v0x1d67110_0;
S_0x1d66a50 .scope module, "next_pc" "mux" 3 60, 5 12, S_0x1d658e0;
 .timescale 0 0;
P_0x1d63ef8 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d66bd0_0 .alias "ctrl", 0 0, v0x1d6a2e0_0;
v0x1d66c70_0 .alias "input_one", 31 0, v0x1d6a690_0;
v0x1d66d40_0 .alias "input_zero", 31 0, v0x1d68130_0;
v0x1d66de0_0 .var "out", 31 0;
E_0x1d66b80 .event edge, v0x1d602a0_0, v0x1d66d40_0, v0x1d61370_0;
S_0x1d666b0 .scope module, "so_fetch" "reg_f" 3 61, 6 12, S_0x1d658e0;
 .timescale 0 0;
v0x1d667a0_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d66840_0 .alias "enable", 0 0, v0x1d6a7a0_0;
v0x1d668f0_0 .alias "in1", 31 0, v0x1d68300_0;
v0x1d66970_0 .var "out1", 31 0;
S_0x1d659d0 .scope module, "instr_mem" "instruction_memory" 3 63, 7 13, S_0x1d658e0;
 .timescale 0 0;
L_0x1d646b0 .functor BUFZ 32, L_0x1d6d2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d65ac0_0 .net *"_s10", 32 0, L_0x1d6d440; 1 drivers
v0x1d65b40_0 .net *"_s13", 0 0, C4<0>; 1 drivers
v0x1d65bc0_0 .net/s *"_s14", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0x1d65c40_0 .net/s *"_s16", 32 0, L_0x1d6d580; 1 drivers
v0x1d65cc0_0 .net *"_s2", 29 0, L_0x1d6d090; 1 drivers
v0x1d65d40_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d65dc0_0 .net *"_s6", 31 0, L_0x1d6d2b0; 1 drivers
v0x1d65e40_0 .net *"_s8", 31 0, L_0x1d6d350; 1 drivers
v0x1d65ec0_0 .alias "addr", 31 0, v0x1d683d0_0;
v0x1d65f40_0 .var "byte_offset", 1 0;
v0x1d65fc0_0 .var "char", 7 0;
v0x1d66060_0 .net "data_print_addr_shifted", 31 0, L_0x1d6d1c0; 1 drivers
v0x1d66100_0 .var/i "i", 31 0;
v0x1d661a0_0 .var "instruction", 31 0;
v0x1d662a0 .array "memory", 4198400 1048576, 31 0;
v0x1d66320_0 .alias "print_string", 0 0, v0x1d6aa10_0;
v0x1d66220_0 .var "real_addr", 31 0;
v0x1d66430_0 .var "set", 0 0;
v0x1d663a0_0 .alias "string_index", 31 0, v0x1d6aa90_0;
v0x1d66580_0 .net "word", 31 0, L_0x1d646b0; 1 drivers
v0x1d664b0_0 .var "word_offset", 31 0;
E_0x1d60e20 .event edge, v0x1d65ec0_0;
E_0x1d5e800 .event edge, v0x1d58d00_0;
L_0x1d6d090 .part v0x1d58d00_0, 2, 30;
L_0x1d6d1c0 .concat [ 30 2 0 0], L_0x1d6d090, C4<00>;
L_0x1d6d2b0 .array/port v0x1d662a0, L_0x1d6d580;
L_0x1d6d350 .arith/sum 32, L_0x1d6d1c0, v0x1d664b0_0;
L_0x1d6d440 .concat [ 32 1 0 0], L_0x1d6d350, C4<0>;
L_0x1d6d580 .arith/sub 33, L_0x1d6d440, C4<000000000000100000000000000000000>;
S_0x1d65470 .scope module, "reg_d_module" "reg_d" 2 142, 8 15, S_0x1cc0930;
 .timescale 0 0;
v0x1d65560_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d655e0_0 .alias "clr", 0 0, v0x1d68ef0_0;
v0x1d65660_0 .alias "enable", 0 0, v0x1d68f70_0;
v0x1d656e0_0 .alias "in1", 31 0, v0x1d68ff0_0;
v0x1d65760_0 .alias "in2", 31 0, v0x1d69070_0;
v0x1d657e0_0 .var "out1", 31 0;
v0x1d65860_0 .var "out2", 31 0;
S_0x1d5fdd0 .scope module, "decode_module" "decode" 2 146, 9 53, S_0x1cc0930;
 .timescale 0 0;
L_0x1d5be20 .functor NOT 1, v0x1d68820_0, C4<0>, C4<0>, C4<0>;
L_0x1d6d8a0 .functor BUFZ 32, v0x1d657e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d6e610 .functor BUFZ 32, L_0x1d6e4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d6e700 .functor BUFZ 1, L_0x1d56480, C4<0>, C4<0>, C4<0>;
v0x1d633c0_0 .net *"_s14", 29 0, L_0x1d6db10; 1 drivers
v0x1d63440_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x1d634c0_0 .net *"_s31", 3 0, L_0x1d6e150; 1 drivers
v0x1d63540_0 .net *"_s33", 25 0, L_0x1d6e1f0; 1 drivers
v0x1d635f0_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0x1d63690_0 .net *"_s40", 31 0, L_0x1d6e4e0; 1 drivers
v0x1d63730_0 .alias "alu_out", 31 0, v0x1d63830_0;
v0x1d637b0_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d638c0_0 .net "equalD_rs_input", 31 0, v0x1d60e50_0; 1 drivers
v0x1d63940_0 .net "equalD_rt_input", 31 0, v0x1d60960_0; 1 drivers
v0x1d639c0_0 .net "equals_output", 0 0, v0x1d60490_0; 1 drivers
v0x1d63a90_0 .alias "forwardAD", 0 0, v0x1d689b0_0;
v0x1d63b60_0 .alias "forwardBD", 0 0, v0x1d68a30_0;
v0x1d63c30_0 .alias "instrD", 31 0, v0x1d68ab0_0;
v0x1d63d50_0 .net "jal", 0 0, v0x1d62d00_0; 1 drivers
v0x1d63e20_0 .net "jal_address", 31 0, v0x1d61050_0; 1 drivers
v0x1d63cb0_0 .net "memRead", 0 0, v0x1d62eb0_0; 1 drivers
v0x1d63f80_0 .alias "out1", 0 0, v0x1d6a260_0;
v0x1d640a0_0 .alias "out10", 20 16, v0x1d6a3a0_0;
v0x1d64120_0 .alias "out11", 15 11, v0x1d69fb0_0;
v0x1d64000_0 .alias "out12", 31 0, v0x1d6a420_0;
v0x1d642a0_0 .alias "out13", 0 0, v0x1d69ea0_0;
v0x1d643e0_0 .alias "out14", 31 0, v0x1d6a690_0;
v0x1d64460_0 .alias "out15", 0 0, v0x1d6a2e0_0;
v0x1d64320_0 .alias "out15a", 0 0, v0x1d68ef0_0;
v0x1d645b0_0 .alias "out16", 0 0, v0x1d6a4a0_0;
v0x1d644e0_0 .alias "out17", 0 0, v0x1d6a820_0;
v0x1d64710_0 .alias "out18", 0 0, v0x1d6b3a0_0;
v0x1d64630_0 .alias "out19", 31 0, v0x1d6ab90_0;
v0x1d64880_0 .alias "out1a", 31 0, v0x1d69d20_0;
v0x1d64790_0 .alias "out1b", 31 0, v0x1d6c430_0;
v0x1d64a00_0 .alias "out1c", 31 0, v0x1d6c680_0;
v0x1d64900_0 .alias "out2", 0 0, v0x1d6a0c0_0;
v0x1d64980_0 .alias "out20", 31 0, v0x1d6a990_0;
v0x1d64ba0_0 .alias "out21", 25 21, v0x1d6ae30_0;
v0x1d64c20_0 .alias "out22", 20 16, v0x1d6b250_0;
v0x1d64a80_0 .alias "out3", 0 0, v0x1d69c30_0;
v0x1d64dd0_0 .alias "out4", 2 0, v0x1d69980_0;
v0x1d64ca0_0 .alias "out5", 0 0, v0x1d69bb0_0;
v0x1d64f90_0 .alias "out6", 0 0, v0x1d6a1e0_0;
v0x1d64e50_0 .alias "out7", 31 0, v0x1d69da0_0;
v0x1d64ed0_0 .alias "out8", 31 0, v0x1d69e20_0;
v0x1d65170_0 .alias "out9", 25 21, v0x1d6a140_0;
v0x1d651f0_0 .alias "pc_plus_4_decoded", 31 0, v0x1d68b80_0;
v0x1d65010_0 .alias "regWriteW", 0 0, v0x1d68c90_0;
v0x1d650e0_0 .alias "write_from_wb", 31 0, v0x1d68d10_0;
v0x1d653f0_0 .alias "write_register", 4 0, v0x1d68e70_0;
L_0x1d6d760 .part v0x1d657e0_0, 26, 6;
L_0x1d6d800 .part v0x1d657e0_0, 0, 6;
L_0x1d6d930 .part v0x1d657e0_0, 21, 5;
L_0x1d6d9d0 .part v0x1d657e0_0, 16, 5;
L_0x1d6da70 .part v0x1d657e0_0, 0, 16;
L_0x1d6db10 .part v0x1d61780_0, 0, 30;
L_0x1d6dc40 .concat [ 2 30 0 0], C4<00>, L_0x1d6db10;
L_0x1d6dd20 .part v0x1d657e0_0, 21, 5;
L_0x1d6ded0 .part v0x1d657e0_0, 21, 5;
L_0x1d6df70 .part v0x1d657e0_0, 16, 5;
L_0x1d6e010 .part v0x1d657e0_0, 16, 5;
L_0x1d6e0b0 .part v0x1d657e0_0, 11, 5;
L_0x1d6e150 .part v0x1d65860_0, 28, 4;
L_0x1d6e1f0 .part v0x1d657e0_0, 0, 26;
L_0x1d6e310 .concat [ 2 26 4 0], C4<00>, L_0x1d6e1f0, L_0x1d6e150;
L_0x1d6e4e0 .array/port v0x1d62140, v0x1d61df0_0;
S_0x1d629a0 .scope module, "controller" "control" 9 105, 10 23, S_0x1d5fdd0;
 .timescale 0 0;
v0x1d62a90_0 .var "aluOp", 2 0;
v0x1d62b30_0 .var "aluSrc", 0 0;
v0x1d62bb0_0 .var "branch", 0 0;
v0x1d62c80_0 .net "funcCode", 5 0, L_0x1d6d800; 1 drivers
v0x1d62d00_0 .var "jal", 0 0;
v0x1d62db0_0 .var "jump", 0 0;
v0x1d62e30_0 .var "jumpRegister", 0 0;
v0x1d62eb0_0 .var "memRead", 0 0;
v0x1d62f80_0 .var "memToReg", 0 0;
v0x1d63000_0 .var "memWrite", 0 0;
v0x1d630b0_0 .net "opcode", 31 26, L_0x1d6d760; 1 drivers
v0x1d63130_0 .var "regDst", 0 0;
v0x1d631e0_0 .var "regWrite", 0 0;
v0x1d63290_0 .var "syscall", 0 0;
E_0x1d58fc0 .event edge, v0x1d630b0_0, v0x1d62c80_0;
S_0x1d61830 .scope module, "regs" "registers" 9 106, 11 23, S_0x1d5fdd0;
 .timescale 0 0;
v0x1d61a90_0 .var "a0", 31 0;
v0x1d61b80_0 .net "clk", 0 0, L_0x1d5be20; 1 drivers
v0x1d61c20_0 .var/i "i", 31 0;
v0x1d61cc0_0 .alias "jal", 0 0, v0x1d63d50_0;
v0x1d61d40_0 .alias "jal_address", 31 0, v0x1d63e20_0;
v0x1d61df0_0 .var "read1", 31 0;
v0x1d61f00_0 .var "read2", 31 0;
v0x1d61fd0_0 .net "reg1", 25 21, L_0x1d6d930; 1 drivers
v0x1d620a0_0 .net "reg2", 20 16, L_0x1d6d9d0; 1 drivers
v0x1d62140 .array "reg_mem", 0 31, 31 0;
v0x1d626d0_0 .alias "reg_write", 0 0, v0x1d68c90_0;
v0x1d62750_0 .var "v0", 31 0;
v0x1d627d0_0 .alias "write_data", 31 0, v0x1d68d10_0;
v0x1d628a0_0 .alias "write_reg", 4 0, v0x1d68e70_0;
E_0x1d61920/0 .event edge, v0x1d61cc0_0, v0x1d61050_0, v0x1d595e0_0, v0x1d57e00_0;
v0x1d62140_0 .array/port v0x1d62140, 0;
v0x1d62140_1 .array/port v0x1d62140, 1;
E_0x1d61920/1 .event edge, v0x1d58a50_0, v0x1d61fd0_0, v0x1d62140_0, v0x1d62140_1;
v0x1d62140_2 .array/port v0x1d62140, 2;
v0x1d62140_3 .array/port v0x1d62140, 3;
v0x1d62140_4 .array/port v0x1d62140, 4;
v0x1d62140_5 .array/port v0x1d62140, 5;
E_0x1d61920/2 .event edge, v0x1d62140_2, v0x1d62140_3, v0x1d62140_4, v0x1d62140_5;
v0x1d62140_6 .array/port v0x1d62140, 6;
v0x1d62140_7 .array/port v0x1d62140, 7;
v0x1d62140_8 .array/port v0x1d62140, 8;
v0x1d62140_9 .array/port v0x1d62140, 9;
E_0x1d61920/3 .event edge, v0x1d62140_6, v0x1d62140_7, v0x1d62140_8, v0x1d62140_9;
v0x1d62140_10 .array/port v0x1d62140, 10;
v0x1d62140_11 .array/port v0x1d62140, 11;
v0x1d62140_12 .array/port v0x1d62140, 12;
v0x1d62140_13 .array/port v0x1d62140, 13;
E_0x1d61920/4 .event edge, v0x1d62140_10, v0x1d62140_11, v0x1d62140_12, v0x1d62140_13;
v0x1d62140_14 .array/port v0x1d62140, 14;
v0x1d62140_15 .array/port v0x1d62140, 15;
v0x1d62140_16 .array/port v0x1d62140, 16;
v0x1d62140_17 .array/port v0x1d62140, 17;
E_0x1d61920/5 .event edge, v0x1d62140_14, v0x1d62140_15, v0x1d62140_16, v0x1d62140_17;
v0x1d62140_18 .array/port v0x1d62140, 18;
v0x1d62140_19 .array/port v0x1d62140, 19;
v0x1d62140_20 .array/port v0x1d62140, 20;
v0x1d62140_21 .array/port v0x1d62140, 21;
E_0x1d61920/6 .event edge, v0x1d62140_18, v0x1d62140_19, v0x1d62140_20, v0x1d62140_21;
v0x1d62140_22 .array/port v0x1d62140, 22;
v0x1d62140_23 .array/port v0x1d62140, 23;
v0x1d62140_24 .array/port v0x1d62140, 24;
v0x1d62140_25 .array/port v0x1d62140, 25;
E_0x1d61920/7 .event edge, v0x1d62140_22, v0x1d62140_23, v0x1d62140_24, v0x1d62140_25;
v0x1d62140_26 .array/port v0x1d62140, 26;
v0x1d62140_27 .array/port v0x1d62140, 27;
v0x1d62140_28 .array/port v0x1d62140, 28;
v0x1d62140_29 .array/port v0x1d62140, 29;
E_0x1d61920/8 .event edge, v0x1d62140_26, v0x1d62140_27, v0x1d62140_28, v0x1d62140_29;
v0x1d62140_30 .array/port v0x1d62140, 30;
v0x1d62140_31 .array/port v0x1d62140, 31;
E_0x1d61920/9 .event edge, v0x1d62140_30, v0x1d62140_31, v0x1d620a0_0;
E_0x1d61920 .event/or E_0x1d61920/0, E_0x1d61920/1, E_0x1d61920/2, E_0x1d61920/3, E_0x1d61920/4, E_0x1d61920/5, E_0x1d61920/6, E_0x1d61920/7, E_0x1d61920/8, E_0x1d61920/9;
S_0x1d61580 .scope module, "signs" "sign_extend" 9 107, 12 11, S_0x1d5fdd0;
 .timescale 0 0;
v0x1d616c0_0 .net "in", 15 0, L_0x1d6da70; 1 drivers
v0x1d61780_0 .var "out", 31 0;
E_0x1d61670 .event edge, v0x1d616c0_0;
S_0x1d61210 .scope module, "add_for_branch" "adder" 9 108, 13 11, S_0x1d5fdd0;
 .timescale 0 0;
v0x1d61370_0 .var "adder_out", 31 0;
v0x1d61430_0 .net "in1", 31 0, L_0x1d6dc40; 1 drivers
v0x1d614d0_0 .alias "in2", 31 0, v0x1d68b80_0;
E_0x1d61300 .event edge, v0x1d61430_0;
S_0x1d60f30 .scope module, "add_for_jal" "adder" 9 109, 13 11, S_0x1d5fdd0;
 .timescale 0 0;
v0x1d61050_0 .var "adder_out", 31 0;
v0x1d610d0_0 .alias "in1", 31 0, v0x1d68b80_0;
v0x1d61170_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x1d61020 .event edge, v0x1d610d0_0;
S_0x1d60a40 .scope module, "rd1_mux" "mux" 9 112, 5 12, S_0x1d5fdd0;
 .timescale 0 0;
P_0x1d60b38 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d60be0_0 .alias "ctrl", 0 0, v0x1d689b0_0;
v0x1d60c90_0 .alias "input_one", 31 0, v0x1d63830_0;
v0x1d60da0_0 .alias "input_zero", 31 0, v0x1d69da0_0;
v0x1d60e50_0 .var "out", 31 0;
E_0x1d60bb0 .event edge, v0x1d55e60_0, v0x1d5f240_0, v0x1d5a1b0_0;
S_0x1d60610 .scope module, "rd2_mux" "mux" 9 113, 5 12, S_0x1d5fdd0;
 .timescale 0 0;
P_0x1d60708 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d60780_0 .alias "ctrl", 0 0, v0x1d68a30_0;
v0x1d60830_0 .alias "input_one", 31 0, v0x1d63830_0;
v0x1d608b0_0 .alias "input_zero", 31 0, v0x1d69e20_0;
v0x1d60960_0 .var "out", 31 0;
E_0x1d5daa0 .event edge, v0x1d55fa0_0, v0x1d5f340_0, v0x1d5a1b0_0;
S_0x1d60320 .scope module, "branch_logic" "equals" 9 114, 14 10, S_0x1d5fdd0;
 .timescale 0 0;
P_0x1d60418 .param/l "SIZE" 14 20, +C4<011111>;
v0x1d60490_0 .var "equal_inputs", 0 0;
v0x1d60510_0 .alias "input_0", 31 0, v0x1d638c0_0;
v0x1d60590_0 .alias "input_1", 31 0, v0x1d63940_0;
E_0x1d5cdb0 .event edge, v0x1d60510_0, v0x1d60590_0;
S_0x1d600b0 .scope module, "branch_and" "and_gate" 9 115, 15 11, S_0x1d5fdd0;
 .timescale 0 0;
L_0x1d56480 .functor AND 1, v0x1d60490_0, v0x1d62bb0_0, C4<1>, C4<1>;
v0x1d601a0_0 .alias "a", 0 0, v0x1d639c0_0;
v0x1d60220_0 .alias "b", 0 0, v0x1d6b3a0_0;
v0x1d602a0_0 .alias "c", 0 0, v0x1d6a2e0_0;
S_0x1d5ea20 .scope module, "reg_e_module" "reg_e" 2 158, 16 43, S_0x1cc0930;
 .timescale 0 0;
v0x1d5eb10_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d5eb90_0 .alias "clr", 0 0, v0x1d69ad0_0;
v0x1d5ec40_0 .alias "in1", 0 0, v0x1d6a260_0;
v0x1d5ecc0_0 .alias "in10", 20 16, v0x1d6a3a0_0;
v0x1d5ed70_0 .alias "in11", 15 11, v0x1d69fb0_0;
v0x1d5edf0_0 .alias "in12", 31 0, v0x1d6a420_0;
v0x1d5ee70_0 .alias "in13", 0 0, v0x1d69ea0_0;
v0x1d5eef0_0 .alias "in16", 31 0, v0x1d69d20_0;
v0x1d5efc0_0 .alias "in2", 0 0, v0x1d6a0c0_0;
v0x1d5f040_0 .alias "in3", 0 0, v0x1d69c30_0;
v0x1d5f0c0_0 .alias "in4", 2 0, v0x1d69980_0;
v0x1d5f140_0 .alias "in5", 0 0, v0x1d69bb0_0;
v0x1d5f1c0_0 .alias "in6", 0 0, v0x1d6a1e0_0;
v0x1d5f240_0 .alias "in7", 31 0, v0x1d69da0_0;
v0x1d5f340_0 .alias "in8", 31 0, v0x1d69e20_0;
v0x1d5f3c0_0 .alias "in9", 25 21, v0x1d6a140_0;
v0x1d5f2c0_0 .var "out1", 0 0;
v0x1d5f4d0_0 .var "out10", 20 16;
v0x1d5f440_0 .var "out11", 15 11;
v0x1d5f5f0_0 .var "out12", 31 0;
v0x1d5f720_0 .var "out13", 0 0;
v0x1d5f7a0_0 .var "out16", 31 0;
v0x1d5f670_0 .var "out17", 0 0;
v0x1d5f8e0_0 .var "out18", 0 0;
v0x1d5f820_0 .var "out2", 0 0;
v0x1d5fa30_0 .var "out3", 0 0;
v0x1d5f960_0 .var "out4", 2 0;
v0x1d5fb90_0 .var "out5", 0 0;
v0x1d5fb00_0 .var "out6", 0 0;
v0x1d5fd50_0 .var "out7", 31 0;
v0x1d5fc60_0 .var "out8", 31 0;
v0x1d5ff20_0 .var "out9", 25 21;
S_0x1d5c340 .scope module, "execute_module" "execute" 2 167, 17 3, S_0x1cc0930;
 .timescale 0 0;
v0x1d5da20_0 .alias "ALUControlE", 2 0, v0x1d69140_0;
v0x1d5dad0_0 .alias "ALUOutput", 31 0, v0x1d6bb60_0;
v0x1d5dba0_0 .alias "ALUSrcE", 0 0, v0x1d69240_0;
v0x1d5dc20_0 .alias "ForwardAE", 1 0, v0x1d692c0_0;
v0x1d5dd20_0 .alias "ForwardBE", 1 0, v0x1d691c0_0;
v0x1d5ddf0_0 .alias "ForwardExecVal", 31 0, v0x1d693d0_0;
v0x1d5deb0_0 .net "ForwardHandlingReg2ALU", 31 0, v0x1d5cff0_0; 1 drivers
v0x1d5df80_0 .alias "ForwardMemVal", 31 0, v0x1d694f0_0;
v0x1d5e050_0 .var "Hazard_WriteRegE", 4 0;
v0x1d5e0d0_0 .alias "RdE", 4 0, v0x1d69600_0;
v0x1d5e150_0 .alias "RegDstE", 0 0, v0x1d69450_0;
v0x1d5e1d0_0 .alias "RsE", 4 0, v0x1d69730_0;
v0x1d5e250_0 .var "RsEHazard", 4 0;
v0x1d5e2d0_0 .alias "RtE", 4 0, v0x1d69680_0;
v0x1d5e3d0_0 .var "RtEHazard", 4 0;
v0x1d5e450_0 .alias "SignImmE", 31 0, v0x1d69900_0;
v0x1d5e350_0 .net "SrcAE", 31 0, v0x1d5d540_0; 1 drivers
v0x1d5e5e0_0 .net "SrcBE", 31 0, v0x1d5ca60_0; 1 drivers
v0x1d5e700_0 .var "WriteDataE", 31 0;
v0x1d5e780_0 .var "WriteRegE", 4 0;
v0x1d5e660_0 .net "WriteRegE_internal", 4 0, v0x1d5d970_0; 1 drivers
v0x1d5e8b0_0 .alias "reg1", 31 0, v0x1d697b0_0;
v0x1d5e830_0 .alias "reg2", 31 0, v0x1d69a50_0;
E_0x1d5a630 .event edge, v0x1d5c9c0_0, v0x1d5d970_0, v0x1d5e1d0_0, v0x1d5b180_0;
S_0x1d5d5c0 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0x1d5c340;
 .timescale 0 0;
P_0x1d5d6b8 .param/l "SIZE" 5 19, +C4<0100>;
v0x1d5d760_0 .alias "ctrl", 0 0, v0x1d69450_0;
v0x1d5d820_0 .alias "input_one", 4 0, v0x1d69600_0;
v0x1d5d8c0_0 .alias "input_zero", 4 0, v0x1d69680_0;
v0x1d5d970_0 .var "out", 4 0;
E_0x1d5d730 .event edge, v0x1d5d760_0, v0x1d5b180_0, v0x1d5d820_0;
S_0x1d5d0a0 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0x1d5c340;
 .timescale 0 0;
P_0x1d5d198 .param/l "SIZE" 18 21, +C4<011111>;
v0x1d5d270_0 .alias "ctrl", 1 0, v0x1d692c0_0;
v0x1d5d320_0 .alias "input_00", 31 0, v0x1d697b0_0;
v0x1d5d3a0_0 .alias "input_01", 31 0, v0x1d694f0_0;
v0x1d5d470_0 .alias "input_10", 31 0, v0x1d693d0_0;
v0x1d5d540_0 .var "out", 31 0;
E_0x1d5d210 .event edge, v0x1d55f00_0, v0x1d5d320_0, v0x1d58810_0, v0x1d5a710_0;
S_0x1d5cb40 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0x1d5c340;
 .timescale 0 0;
P_0x1d5cc38 .param/l "SIZE" 18 21, +C4<011111>;
v0x1d5cd10_0 .alias "ctrl", 1 0, v0x1d691c0_0;
v0x1d5cde0_0 .alias "input_00", 31 0, v0x1d69a50_0;
v0x1d5ce60_0 .alias "input_01", 31 0, v0x1d694f0_0;
v0x1d5cf10_0 .alias "input_10", 31 0, v0x1d693d0_0;
v0x1d5cff0_0 .var "out", 31 0;
E_0x1d5ccb0 .event edge, v0x1d56050_0, v0x1d5cde0_0, v0x1d58810_0, v0x1d5a710_0;
S_0x1d5c700 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0x1d5c340;
 .timescale 0 0;
P_0x1d5a998 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d5c860_0 .alias "ctrl", 0 0, v0x1d69240_0;
v0x1d5c920_0 .alias "input_one", 31 0, v0x1d69900_0;
v0x1d5c9c0_0 .alias "input_zero", 31 0, v0x1d5deb0_0;
v0x1d5ca60_0 .var "out", 31 0;
E_0x1d5c830 .event edge, v0x1d5c860_0, v0x1d5c9c0_0, v0x1d5c920_0;
S_0x1d5c430 .scope module, "ALUE" "alu" 17 51, 19 13, S_0x1d5c340;
 .timescale 0 0;
v0x1d5c130_0 .alias "aluop", 2 0, v0x1d69140_0;
v0x1d5c520_0 .alias "read_data1", 31 0, v0x1d5e350_0;
v0x1d5c5a0_0 .alias "read_data2", 31 0, v0x1d5e5e0_0;
v0x1d5c620_0 .var "result", 31 0;
E_0x1d5c100 .event edge, v0x1d5c130_0, v0x1d5c520_0, v0x1d5c5a0_0;
S_0x1d5b3d0 .scope module, "reg_m_module" "reg_m" 2 174, 20 30, S_0x1cc0930;
 .timescale 0 0;
v0x1d5b180_0 .alias "RtE", 4 0, v0x1d69680_0;
v0x1d5b4c0_0 .var "RtM", 4 0;
v0x1d5b540_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d5b610_0 .var "hazard_in_MemWriteM", 0 0;
v0x1d5b6c0_0 .alias "in1", 0 0, v0x1d6c080_0;
v0x1d5b740_0 .alias "in10", 31 0, v0x1d6bda0_0;
v0x1d5b7c0_0 .alias "in2", 0 0, v0x1d6bfb0_0;
v0x1d5b840_0 .alias "in3", 0 0, v0x1d6c1e0_0;
v0x1d5b910_0 .alias "in4", 0 0, v0x1d6c260_0;
v0x1d5b990_0 .alias "in5", 31 0, v0x1d6bb60_0;
v0x1d5ba10_0 .alias "in6", 31 0, v0x1d6bee0_0;
v0x1d5ba90_0 .alias "in7", 4 0, v0x1d6bcd0_0;
v0x1d5bb10_0 .var "out1", 0 0;
v0x1d5bb90_0 .var "out10", 31 0;
v0x1d5bcc0_0 .var "out11", 0 0;
v0x1d5bd70_0 .var "out12", 0 0;
v0x1d5bc10_0 .var "out2", 0 0;
v0x1d5bee0_0 .var "out3", 0 0;
v0x1d5c000_0 .var "out4", 0 0;
v0x1d5c080_0 .var "out5", 31 0;
v0x1d5bf60_0 .var "out6", 31 0;
v0x1d5c200_0 .var "out7", 4 0;
S_0x1d59c00 .scope module, "memory_module" "memory" 2 182, 21 30, S_0x1cc0930;
 .timescale 0 0;
L_0x1d6e760 .functor BUFZ 5, v0x1d5c200_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1d6e7c0 .functor BUFZ 5, v0x1d5c200_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1d6e8b0 .functor BUFZ 32, v0x1d5c080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d6e910 .functor BUFZ 1, v0x1d5bee0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6e970 .functor BUFZ 1, v0x1d5bb10_0, C4<0>, C4<0>, C4<0>;
L_0x1d6e9d0 .functor BUFZ 1, v0x1d5bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1d6ea70 .functor BUFZ 32, v0x1d5bb90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d6ead0 .functor BUFZ 1, v0x1d5bb10_0, C4<0>, C4<0>, C4<0>;
v0x1d5a5b0_0 .alias "ALUOutM", 31 0, v0x1d63830_0;
v0x1d5a660_0 .alias "ALUOutW", 31 0, v0x1d6c790_0;
v0x1d5a710_0 .var "ALUOut_forwarded", 31 0;
v0x1d5a790_0 .alias "ForwardMM", 0 0, v0x1d6b4b0_0;
v0x1d5a890_0 .alias "MemToRegM", 0 0, v0x1d6b8c0_0;
v0x1d5a910_0 .alias "MemWriteM", 0 0, v0x1d6b940_0;
v0x1d5a9d0_0 .alias "MemtoRegM_out", 0 0, v0x1d6c810_0;
v0x1d5aa50_0 .alias "RD", 31 0, v0x1d6cc30_0;
v0x1d5ab70_0 .alias "RegWriteM", 0 0, v0x1d6b6a0_0;
v0x1d5abf0_0 .alias "RegWriteW", 0 0, v0x1d6ccb0_0;
v0x1d5ac70_0 .alias "ResultW", 31 0, v0x1d6ba10_0;
v0x1d5acf0_0 .alias "WriteDataM", 31 0, v0x1d6b840_0;
v0x1d5ad70_0 .net "WriteDataMuxOut", 31 0, v0x1d59fc0_0; 1 drivers
v0x1d5ae40_0 .alias "WriteRegM", 4 0, v0x1d6b770_0;
v0x1d5af40_0 .alias "WriteRegM_out", 4 0, v0x1d6c990_0;
v0x1d5afc0_0 .alias "WriteRegM_out_hazard", 4 0, v0x1d6b550_0;
v0x1d5aec0_0 .alias "instruction", 31 0, v0x1d6bc00_0;
v0x1d5b100_0 .alias "instruction_out", 31 0, v0x1d6ca60_0;
v0x1d5b220_0 .alias "syscall", 0 0, v0x1d6ba90_0;
v0x1d5b2a0_0 .alias "syscall_out", 0 0, v0x1d6cb30_0;
E_0x1d58e80 .event edge, v0x1d5a1b0_0;
S_0x1d5a070 .scope module, "my_data_memory" "data_memory" 21 53, 22 13, S_0x1d59c00;
 .timescale 0 0;
v0x1d5a1b0_0 .alias "address", 31 0, v0x1d63830_0;
v0x1d5a270 .array "data_mem", 2147483644 2147418112, 31 0;
v0x1d5a2f0_0 .var/i "i", 31 0;
v0x1d5a390_0 .alias "mem_write", 0 0, v0x1d6b940_0;
v0x1d5a440_0 .var "read_data", 31 0;
v0x1d5a4f0_0 .alias "write_data", 31 0, v0x1d5ad70_0;
E_0x1d5a160 .event edge, v0x1d59280_0, v0x1d5a1b0_0, v0x1d5a390_0;
S_0x1d59d10 .scope module, "forwardMM_mux" "mux" 21 54, 5 12, S_0x1d59c00;
 .timescale 0 0;
P_0x1d58918 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d599a0_0 .alias "ctrl", 0 0, v0x1d6b4b0_0;
v0x1d59ec0_0 .alias "input_one", 31 0, v0x1d6ba10_0;
v0x1d59f40_0 .alias "input_zero", 31 0, v0x1d6b840_0;
v0x1d59fc0_0 .var "out", 31 0;
E_0x1d58650 .event edge, v0x1d560f0_0, v0x1d59f40_0, v0x1d58890_0;
S_0x1d58ff0 .scope module, "reg_w_module" "reg_w" 2 189, 23 23, S_0x1cc0930;
 .timescale 0 0;
v0x1d58d80_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d59160_0 .alias "in2", 0 0, v0x1d6ccb0_0;
v0x1d591e0_0 .alias "in3", 0 0, v0x1d6c810_0;
v0x1d59280_0 .alias "in4", 31 0, v0x1d6cc30_0;
v0x1d59330_0 .alias "in5", 31 0, v0x1d6c790_0;
v0x1d593d0_0 .alias "in6", 4 0, v0x1d6c990_0;
v0x1d59470_0 .alias "instruction_in", 31 0, v0x1d6ca60_0;
v0x1d59510_0 .var "instruction_out", 31 0;
v0x1d595e0_0 .var "out2", 0 0;
v0x1d59680_0 .var "out3", 0 0;
v0x1d59700_0 .var "out4", 31 0;
v0x1d597d0_0 .var "out5", 31 0;
v0x1d598a0_0 .var "out6", 4 0;
v0x1d59920_0 .var "out7", 0 0;
v0x1d59a20_0 .alias "syscall_in", 0 0, v0x1d6cb30_0;
v0x1d59aa0_0 .var "syscall_out", 0 0;
E_0x1d590e0 .event posedge, v0x1d576c0_0;
S_0x1d57980 .scope module, "wb_module" "writeback" 2 196, 24 18, S_0x1cc0930;
 .timescale 0 0;
L_0x1d6ed80 .functor BUFZ 5, v0x1d598a0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1d58530_0 .alias "ALUOutW", 31 0, v0x1d6c150_0;
v0x1d585d0_0 .alias "MemToRegW", 0 0, v0x1d6c580_0;
v0x1d58680_0 .alias "ReadDataW", 31 0, v0x1d6c2e0_0;
v0x1d58730_0 .alias "ResultW", 31 0, v0x1d68d10_0;
v0x1d58810_0 .var "ResultW_forwarded", 31 0;
v0x1d58890_0 .var "ResultW_forwardedMM", 31 0;
v0x1d58950_0 .alias "WriteRegW", 4 0, v0x1d6c360_0;
v0x1d589d0_0 .alias "WriteRegW_out", 4 0, v0x1d6b620_0;
v0x1d58a50_0 .var "WriteRegW_out_toRegisters", 4 0;
v0x1d58ad0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1d58b50_0 .alias "a0", 31 0, v0x1d6c430_0;
v0x1d58bd0_0 .alias "instruction_in", 31 0, v0x1d6c8c0_0;
v0x1d58c80_0 .alias "print_string", 0 0, v0x1d6aa10_0;
v0x1d58d00_0 .var "string_index", 31 0;
v0x1d58e00_0 .alias "syscall_in", 0 0, v0x1d6c600_0;
v0x1d58eb0_0 .alias "v0", 31 0, v0x1d6c680_0;
E_0x1d56020 .event edge, v0x1d58950_0, v0x1d57e00_0, v0x1d58060_0;
L_0x1d6ec50 .cmp/eq 32, v0x1d62750_0, C4<00000000000000000000000000000100>;
S_0x1d57eb0 .scope module, "my_sys_call" "system_call" 24 37, 25 15, S_0x1d57980;
 .timescale 0 0;
v0x1d58060_0 .alias "a0", 31 0, v0x1d6c430_0;
v0x1d58120_0 .var/i "clk_counter", 31 0;
v0x1d581c0_0 .alias "instruction", 31 0, v0x1d6c8c0_0;
v0x1d58260_0 .var/i "num_instructions", 31 0;
v0x1d58310_0 .alias "syscall_control", 0 0, v0x1d6c600_0;
v0x1d583b0_0 .var/real "time_var", 0 0;
v0x1d58490_0 .alias "v0", 31 0, v0x1d6c680_0;
E_0x1d57fa0 .event edge, v0x1d581c0_0;
E_0x1d58010 .event posedge, v0x1d58310_0;
S_0x1d57a70 .scope module, "my_mux" "mux" 24 38, 5 12, S_0x1d57980;
 .timescale 0 0;
P_0x1d56178 .param/l "SIZE" 5 19, +C4<011111>;
v0x1d57c00_0 .alias "ctrl", 0 0, v0x1d6c580_0;
v0x1d57cc0_0 .alias "input_one", 31 0, v0x1d6c2e0_0;
v0x1d57d60_0 .alias "input_zero", 31 0, v0x1d6c150_0;
v0x1d57e00_0 .var "out", 31 0;
E_0x1d57570 .event edge, v0x1d57c00_0, v0x1d57d60_0, v0x1d57cc0_0;
S_0x1c95340 .scope module, "hazard_module" "hazard" 2 203, 26 32, S_0x1cc0930;
 .timescale 0 0;
L_0x1d6ede0 .functor AND 1, v0x1d62bb0_0, v0x1d5f8e0_0, C4<1>, C4<1>;
L_0x1d6f130 .functor OR 1, L_0x1d6ee40, L_0x1d6ef70, C4<0>, C4<0>;
L_0x1d6f190 .functor AND 1, L_0x1d6ede0, L_0x1d6f130, C4<1>, C4<1>;
L_0x1d6f1f0 .functor AND 1, v0x1d62bb0_0, v0x1d5bcc0_0, C4<1>, C4<1>;
L_0x1d6f420 .functor OR 1, L_0x1d6f250, L_0x1d6f380, C4<0>, C4<0>;
L_0x1d6f4d0 .functor AND 1, L_0x1d6f1f0, L_0x1d6f420, C4<1>, C4<1>;
L_0x1d6f5d0 .functor OR 1, L_0x1d6f190, L_0x1d6f4d0, C4<0>, C4<0>;
L_0x1d6f8e0 .functor OR 1, L_0x1d6f6d0, L_0x1d6f770, C4<0>, C4<0>;
L_0x1d6f9e0 .functor AND 1, L_0x1d6f8e0, v0x1d5f670_0, C4<1>, C4<1>;
v0x1d44790_0 .var "FlushE", 0 0;
v0x1d55e60_0 .var "ForwardAD", 0 0;
v0x1d55f00_0 .var "ForwardAE", 1 0;
v0x1d55fa0_0 .var "ForwardBD", 0 0;
v0x1d56050_0 .var "ForwardBE", 1 0;
v0x1d560f0_0 .var "ForwardMM", 0 0;
v0x1d561d0_0 .alias "MemToRegE", 0 0, v0x1d6adb0_0;
v0x1d56270_0 .alias "MemToRegM", 0 0, v0x1d6ac10_0;
v0x1d56360_0 .alias "MemWriteM", 0 0, v0x1d6ab10_0;
v0x1d56400_0 .alias "RegWriteE", 0 0, v0x1d6ac90_0;
v0x1d56500_0 .alias "RegWriteM", 0 0, v0x1d6ad10_0;
v0x1d565a0_0 .alias "RegWriteW", 0 0, v0x1d6aff0_0;
v0x1d566b0_0 .alias "RsD", 4 0, v0x1d6ae30_0;
v0x1d56750_0 .alias "RsE", 4 0, v0x1d6af00_0;
v0x1d56870_0 .alias "RtD", 4 0, v0x1d6b250_0;
v0x1d56910_0 .alias "RtE", 4 0, v0x1d6b2d0_0;
v0x1d567d0_0 .alias "RtM", 4 0, v0x1d6b070_0;
v0x1d56a60_0 .var "StallD", 0 0;
v0x1d56b80_0 .var "StallF", 0 0;
v0x1d56c00_0 .alias "WriteRegE", 4 0, v0x1d6b140_0;
v0x1d56ae0_0 .alias "WriteRegM", 4 0, v0x1d6b550_0;
v0x1d56d30_0 .alias "WriteRegW", 4 0, v0x1d6b620_0;
v0x1d56c80_0 .net *"_s0", 0 0, L_0x1d6ede0; 1 drivers
v0x1d56e70_0 .net *"_s10", 0 0, L_0x1d6f1f0; 1 drivers
v0x1d56dd0_0 .net *"_s12", 0 0, L_0x1d6f250; 1 drivers
v0x1d56fc0_0 .net *"_s14", 0 0, L_0x1d6f380; 1 drivers
v0x1d56f10_0 .net *"_s16", 0 0, L_0x1d6f420; 1 drivers
v0x1d57120_0 .net *"_s18", 0 0, L_0x1d6f4d0; 1 drivers
v0x1d57060_0 .net *"_s2", 0 0, L_0x1d6ee40; 1 drivers
v0x1d57290_0 .net *"_s22", 0 0, L_0x1d6f6d0; 1 drivers
v0x1d571a0_0 .net *"_s24", 0 0, L_0x1d6f770; 1 drivers
v0x1d57410_0 .net *"_s26", 0 0, L_0x1d6f8e0; 1 drivers
v0x1d57310_0 .net *"_s4", 0 0, L_0x1d6ef70; 1 drivers
v0x1d575a0_0 .net *"_s6", 0 0, L_0x1d6f130; 1 drivers
v0x1d57490_0 .net *"_s8", 0 0, L_0x1d6f190; 1 drivers
v0x1d57740_0 .alias "branchD", 0 0, v0x1d6b3a0_0;
v0x1d57620_0 .net "branchStall", 0 0, L_0x1d6f5d0; 1 drivers
v0x1d576c0_0 .alias "clk", 0 0, v0x1d67bb0_0;
v0x1d57900_0 .net "lwStall", 0 0, L_0x1d6f9e0; 1 drivers
E_0x1d135e0/0 .event edge, v0x1d56750_0, v0x1d56ae0_0, v0x1d56500_0, v0x1d56d30_0;
E_0x1d135e0/1 .event edge, v0x1d565a0_0, v0x1d56910_0, v0x1d566b0_0, v0x1d56870_0;
E_0x1d135e0/2 .event edge, v0x1d57620_0, v0x1d57900_0, v0x1d567d0_0, v0x1d56360_0;
E_0x1d135e0 .event/or E_0x1d135e0/0, E_0x1d135e0/1, E_0x1d135e0/2;
L_0x1d6ee40 .cmp/eq 5, v0x1d5e050_0, L_0x1d6dd20;
L_0x1d6ef70 .cmp/eq 5, v0x1d5e050_0, L_0x1d6df70;
L_0x1d6f250 .cmp/eq 5, L_0x1d6e7c0, L_0x1d6dd20;
L_0x1d6f380 .cmp/eq 5, L_0x1d6e7c0, L_0x1d6df70;
L_0x1d6f6d0 .cmp/eq 5, L_0x1d6dd20, v0x1d5e3d0_0;
L_0x1d6f770 .cmp/eq 5, L_0x1d6df70, v0x1d5e3d0_0;
    .scope S_0x1d677c0;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d678b0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x1d677c0;
T_1 ;
    %wait E_0x1d60e20;
    %load/v 8, v0x1d67960_0, 32;
    %load/v 40, v0x1d67a30_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d678b0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1d67300;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d676e0_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x1d67300;
T_3 ;
    %wait E_0x1d67470;
    %load/v 8, v0x1d674c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x1d67630_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x1d675b0_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d676e0_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1d66e60;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d67250_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x1d66e60;
T_5 ;
    %wait E_0x1d66fd0;
    %load/v 8, v0x1d67020_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x1d671b0_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x1d67110_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d67250_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1d66a50;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d66de0_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x1d66a50;
T_7 ;
    %wait E_0x1d66b80;
    %load/v 8, v0x1d66bd0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x1d66d40_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x1d66c70_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d66de0_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d666b0;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0x1d66970_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0x1d666b0;
T_9 ;
    %wait E_0x1d590e0;
    %load/v 8, v0x1d66840_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1d668f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d66970_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1d659d0;
T_10 ;
    %set/v v0x1d65f40_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x1d659d0;
T_11 ;
    %set/v v0x1d664b0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x1d659d0;
T_12 ;
    %wait E_0x1d5e800;
    %load/v 8, v0x1d66060_0, 32;
    %cmp/u 0, 8, 32;
    %jmp/0xz  T_12.0, 5;
    %vpi_call 7 47 "$display", "HERE";
    %set/v v0x1d664b0_0, 0, 32;
    %set/v v0x1d65f40_0, 0, 2;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v0x1d66580_0, 8;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 8;
T_12.3 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1d65fc0_0, 8, 8;
    %vpi_call 7 51 "$display", "\012\012\012\012\012\012";
T_12.4 ;
    %load/v 8, v0x1d65fc0_0, 8;
    %cmpi/u 8, 0, 8;
    %inv 4, 1;
    %jmp/0xz T_12.5, 4;
    %load/v 8, v0x1d65f40_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.6 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.11, 4;
    %load/x1p 8, v0x1d66580_0, 8;
    %jmp T_12.12;
T_12.11 ;
    %mov 8, 2, 8;
T_12.12 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1d65fc0_0, 8, 8;
    %jmp T_12.10;
T_12.7 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.13, 4;
    %load/x1p 8, v0x1d66580_0, 8;
    %jmp T_12.14;
T_12.13 ;
    %mov 8, 2, 8;
T_12.14 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1d65fc0_0, 8, 8;
    %jmp T_12.10;
T_12.8 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.15, 4;
    %load/x1p 8, v0x1d66580_0, 8;
    %jmp T_12.16;
T_12.15 ;
    %mov 8, 2, 8;
T_12.16 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1d65fc0_0, 8, 8;
    %jmp T_12.10;
T_12.9 ;
    %load/v 8, v0x1d66580_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1d65fc0_0, 8, 8;
    %jmp T_12.10;
T_12.10 ;
    %load/v 8, v0x1d65fc0_0, 8;
    %cmpi/u 8, 0, 8;
    %inv 4, 1;
    %jmp/0xz  T_12.17, 4;
    %vpi_call 7 59 "$write", "%c", v0x1d65fc0_0;
T_12.17 ;
    %load/v 8, v0x1d65f40_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_12.19, 4;
    %load/v 8, v0x1d664b0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x1d664b0_0, 8, 32;
T_12.19 ;
    %load/v 8, v0x1d65f40_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x1d65f40_0, 8, 2;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 7 64 "$display", "\012\012\012\012\012\012";
    %vpi_call 7 65 "$display";
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1d659d0;
T_13 ;
    %wait E_0x1d60e20;
    %load/v 8, v0x1d65ec0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d661a0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1d65ec0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d66220_0, 0, 8;
    %load/v 40, v0x1d66220_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x1d662a0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d661a0_0, 0, 8;
T_13.1 ;
    %load/v 8, v0x1d66430_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d661a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d66430_0, 0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1d659d0;
T_14 ;
    %movi 8, 1048576, 32;
    %set/v v0x1d66100_0, 8, 32;
T_14.0 ;
    %load/v 8, v0x1d66100_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_14.1, 5;
    %load/v 8, v0x1d66100_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d662a0, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d66100_0, 32;
    %set/v v0x1d66100_0, 8, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call 7 98 "$readmemh", "hello.v", v0x1d662a0;
    %set/v v0x1d66430_0, 1, 1;
    %end;
    .thread T_14;
    .scope S_0x1d658e0;
T_15 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d684d0_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x1d658e0;
T_16 ;
    %wait E_0x1d569f0;
    %load/v 8, v0x1d68550_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d684d0_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1d65470;
T_17 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d657e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d65860_0, 0, 0;
    %end;
    .thread T_17;
    .scope S_0x1d65470;
T_18 ;
    %wait E_0x1d590e0;
    %load/v 8, v0x1d655e0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d657e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d65860_0, 0, 0;
T_18.0 ;
    %load/v 8, v0x1d65660_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1d656e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d657e0_0, 0, 8;
    %load/v 8, v0x1d65760_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d65860_0, 0, 8;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1d629a0;
T_19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62db0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62d00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62e30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62bb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62eb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62f80_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63000_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62b30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d631e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63290_0, 0, 0;
    %end;
    .thread T_19;
    .scope S_0x1d629a0;
T_20 ;
    %wait E_0x1d58fc0;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63130_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x1d62c80_0, 6;
    %cmpi/u 10, 3, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x1d62c80_0, 6;
    %cmpi/u 10, 8, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0  T_20.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.2, 8;
T_20.0 ; End of true expr.
    %jmp/0  T_20.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.2;
T_20.1 ;
    %mov 9, 0, 1; Return false value
T_20.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62db0_0, 0, 9;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 3, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_20.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.5, 8;
T_20.3 ; End of true expr.
    %jmp/0  T_20.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.5;
T_20.4 ;
    %mov 9, 0, 1; Return false value
T_20.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62d00_0, 0, 9;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62e30_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_20.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.8, 8;
T_20.6 ; End of true expr.
    %jmp/0  T_20.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.8;
T_20.7 ;
    %mov 9, 0, 1; Return false value
T_20.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62bb0_0, 0, 9;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62eb0_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62f80_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63000_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d62b30_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d631e0_0, 0, 8;
    %load/v 8, v0x1d630b0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_20.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.11, 8;
T_20.9 ; End of true expr.
    %jmp/0  T_20.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.11;
T_20.10 ;
    %mov 9, 0, 1; Return false value
T_20.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d63290_0, 0, 9;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_20.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 8;
    %jmp T_20.15;
T_20.14 ;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_20.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 8;
    %jmp T_20.17;
T_20.16 ;
    %load/v 8, v0x1d630b0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d62c80_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1d630b0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_20.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 8;
    %jmp T_20.19;
T_20.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d62a90_0, 0, 1;
T_20.19 ;
T_20.17 ;
T_20.15 ;
T_20.13 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1d61830;
T_21 ;
    %set/v v0x1d61df0_0, 0, 32;
    %set/v v0x1d61f00_0, 0, 32;
    %set/v v0x1d61a90_0, 0, 32;
    %set/v v0x1d62750_0, 0, 32;
    %set/v v0x1d61c20_0, 0, 32;
T_21.0 ;
    %load/v 8, v0x1d61c20_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 3, v0x1d61c20_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1d62140, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d61c20_0, 32;
    %set/v v0x1d61c20_0, 8, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x1d61830;
T_22 ;
    %wait E_0x1d61920;
    %delay 5, 0;
    %load/v 8, v0x1d61cc0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_22.0, 4;
    %load/v 8, v0x1d61d40_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d62140, 0, 8;
t_2 ;
T_22.0 ;
    %load/v 8, v0x1d626d0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_22.2, 4;
    %load/v 8, v0x1d627d0_0, 32;
    %ix/getv 3, v0x1d628a0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d62140, 0, 8;
t_3 ;
T_22.2 ;
    %ix/getv 3, v0x1d61fd0_0;
    %load/av 8, v0x1d62140, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61df0_0, 0, 8;
    %ix/getv 3, v0x1d620a0_0;
    %load/av 8, v0x1d62140, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61f00_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d62140, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d62750_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1d62140, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61a90_0, 0, 8;
    %vpi_call 11 92 "$display", "$ra value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0x1d62140, 31>, &A<v0x1d62140, 4>, &A<v0x1d62140, 2>;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1d61580;
T_23 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61780_0, 0, 0;
    %end;
    .thread T_23;
    .scope S_0x1d61580;
T_24 ;
    %wait E_0x1d61670;
    %load/v 8, v0x1d616c0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.0, 4;
    %load/x1p 56, v0x1d616c0_0, 1;
    %jmp T_24.1;
T_24.0 ;
    %mov 56, 2, 1;
T_24.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61780_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1d61210;
T_25 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61370_0, 0, 0;
    %end;
    .thread T_25;
    .scope S_0x1d61210;
T_26 ;
    %wait E_0x1d61300;
    %load/v 8, v0x1d61430_0, 32;
    %load/v 40, v0x1d614d0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61370_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1d60f30;
T_27 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61050_0, 0, 0;
    %end;
    .thread T_27;
    .scope S_0x1d60f30;
T_28 ;
    %wait E_0x1d61020;
    %load/v 8, v0x1d610d0_0, 32;
    %load/v 40, v0x1d61170_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d61050_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1d60a40;
T_29 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d60e50_0, 0, 0;
    %end;
    .thread T_29;
    .scope S_0x1d60a40;
T_30 ;
    %wait E_0x1d60bb0;
    %load/v 8, v0x1d60be0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_30.0, 8;
    %load/v 9, v0x1d60da0_0, 32;
    %jmp/1  T_30.2, 8;
T_30.0 ; End of true expr.
    %load/v 41, v0x1d60c90_0, 32;
    %jmp/0  T_30.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_30.2;
T_30.1 ;
    %mov 9, 41, 32; Return false value
T_30.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d60e50_0, 0, 9;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1d60610;
T_31 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d60960_0, 0, 0;
    %end;
    .thread T_31;
    .scope S_0x1d60610;
T_32 ;
    %wait E_0x1d5daa0;
    %load/v 8, v0x1d60780_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_32.0, 8;
    %load/v 9, v0x1d608b0_0, 32;
    %jmp/1  T_32.2, 8;
T_32.0 ; End of true expr.
    %load/v 41, v0x1d60830_0, 32;
    %jmp/0  T_32.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_32.2;
T_32.1 ;
    %mov 9, 41, 32; Return false value
T_32.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d60960_0, 0, 9;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1d60320;
T_33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d60490_0, 0, 0;
    %end;
    .thread T_33;
    .scope S_0x1d60320;
T_34 ;
    %wait E_0x1d5cdb0;
    %load/v 8, v0x1d60510_0, 32;
    %load/v 40, v0x1d60590_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d60490_0, 0, 8;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1d5ea20;
T_35 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fa30_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d5f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fd50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fc60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5ff20_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f4d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f440_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f5f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f720_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f7a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f8e0_0, 0, 0;
    %end;
    .thread T_35;
    .scope S_0x1d5ea20;
T_36 ;
    %wait E_0x1d590e0;
    %load/v 8, v0x1d5eb90_0, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fa30_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d5f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fd50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fc60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5ff20_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f4d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f440_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f5f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f720_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f7a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f8e0_0, 0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v0x1d5ec40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f2c0_0, 0, 8;
    %load/v 8, v0x1d5efc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f820_0, 0, 8;
    %load/v 8, v0x1d5f040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fa30_0, 0, 8;
    %load/v 8, v0x1d5f0c0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d5f960_0, 0, 8;
    %load/v 8, v0x1d5f140_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb90_0, 0, 8;
    %load/v 8, v0x1d5f1c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5fb00_0, 0, 8;
    %load/v 8, v0x1d5f240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fd50_0, 0, 8;
    %load/v 8, v0x1d5f340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5fc60_0, 0, 8;
    %load/v 8, v0x1d5f3c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5ff20_0, 0, 8;
    %load/v 8, v0x1d5ecc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f4d0_0, 0, 8;
    %load/v 8, v0x1d5ed70_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5f440_0, 0, 8;
    %load/v 8, v0x1d5edf0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f5f0_0, 0, 8;
    %load/v 8, v0x1d5ee70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f720_0, 0, 8;
    %load/v 8, v0x1d5eef0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5f7a0_0, 0, 8;
    %load/v 8, v0x1d5f040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f670_0, 0, 8;
    %load/v 8, v0x1d5efc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5f8e0_0, 0, 8;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1d5d5c0;
T_37 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5d970_0, 0, 0;
    %end;
    .thread T_37;
    .scope S_0x1d5d5c0;
T_38 ;
    %wait E_0x1d5d730;
    %load/v 8, v0x1d5d760_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_38.0, 8;
    %load/v 9, v0x1d5d8c0_0, 5;
    %jmp/1  T_38.2, 8;
T_38.0 ; End of true expr.
    %load/v 14, v0x1d5d820_0, 5;
    %jmp/0  T_38.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_38.2;
T_38.1 ;
    %mov 9, 14, 5; Return false value
T_38.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5d970_0, 0, 9;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1d5d0a0;
T_39 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5d540_0, 0, 0;
    %end;
    .thread T_39;
    .scope S_0x1d5d0a0;
T_40 ;
    %wait E_0x1d5d210;
    %load/v 8, v0x1d5d270_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_40.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_40.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_40.2, 6;
    %jmp T_40.3;
T_40.0 ;
    %load/v 8, v0x1d5d320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5d540_0, 0, 8;
    %jmp T_40.3;
T_40.1 ;
    %load/v 8, v0x1d5d3a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5d540_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v0x1d5d470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5d540_0, 0, 8;
    %jmp T_40.3;
T_40.3 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1d5cb40;
T_41 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5cff0_0, 0, 0;
    %end;
    .thread T_41;
    .scope S_0x1d5cb40;
T_42 ;
    %wait E_0x1d5ccb0;
    %load/v 8, v0x1d5cd10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_42.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_42.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_42.2, 6;
    %jmp T_42.3;
T_42.0 ;
    %load/v 8, v0x1d5cde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5cff0_0, 0, 8;
    %jmp T_42.3;
T_42.1 ;
    %load/v 8, v0x1d5ce60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5cff0_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %load/v 8, v0x1d5cf10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5cff0_0, 0, 8;
    %jmp T_42.3;
T_42.3 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1d5c700;
T_43 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5ca60_0, 0, 0;
    %end;
    .thread T_43;
    .scope S_0x1d5c700;
T_44 ;
    %wait E_0x1d5c830;
    %load/v 8, v0x1d5c860_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_44.0, 8;
    %load/v 9, v0x1d5c9c0_0, 32;
    %jmp/1  T_44.2, 8;
T_44.0 ; End of true expr.
    %load/v 41, v0x1d5c920_0, 32;
    %jmp/0  T_44.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_44.2;
T_44.1 ;
    %mov 9, 41, 32; Return false value
T_44.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5ca60_0, 0, 9;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1d5c430;
T_45 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 0;
    %end;
    .thread T_45;
    .scope S_0x1d5c430;
T_46 ;
    %wait E_0x1d5c100;
    %load/v 8, v0x1d5c130_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_46.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_46.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_46.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_46.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_46.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 0;
    %jmp T_46.6;
T_46.0 ;
    %load/v 8, v0x1d5c520_0, 32;
    %load/v 40, v0x1d5c5a0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 8;
    %jmp T_46.6;
T_46.1 ;
    %load/v 8, v0x1d5c520_0, 32;
    %load/v 40, v0x1d5c5a0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 8;
    %jmp T_46.6;
T_46.2 ;
    %load/v 8, v0x1d5c520_0, 32;
    %load/v 40, v0x1d5c5a0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 8;
    %jmp T_46.6;
T_46.3 ;
    %load/v 8, v0x1d5c520_0, 32;
    %load/v 40, v0x1d5c5a0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 8;
    %jmp T_46.6;
T_46.4 ;
    %load/v 8, v0x1d5c520_0, 32;
    %load/v 40, v0x1d5c5a0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_46.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_46.9, 8;
T_46.7 ; End of true expr.
    %jmp/0  T_46.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_46.9;
T_46.8 ;
    %mov 9, 0, 32; Return false value
T_46.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c620_0, 0, 9;
    %jmp T_46.6;
T_46.6 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1d5c340;
T_47 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e3d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e250_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e780_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e050_0, 0, 0;
    %end;
    .thread T_47;
    .scope S_0x1d5c340;
T_48 ;
    %wait E_0x1d5a630;
    %load/v 8, v0x1d5deb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5e700_0, 0, 8;
    %load/v 8, v0x1d5e660_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e780_0, 0, 8;
    %load/v 8, v0x1d5e660_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e050_0, 0, 8;
    %load/v 8, v0x1d5e1d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e250_0, 0, 8;
    %load/v 8, v0x1d5e2d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5e3d0_0, 0, 8;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1d5b3d0;
T_49 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bb10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bc10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5c000_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c080_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5bf60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5c200_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5bb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bcc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bd70_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5b4c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5b610_0, 0, 0;
    %end;
    .thread T_49;
    .scope S_0x1d5b3d0;
T_50 ;
    %wait E_0x1d590e0;
    %load/v 8, v0x1d5b6c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bb10_0, 0, 8;
    %load/v 8, v0x1d5b7c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bc10_0, 0, 8;
    %load/v 8, v0x1d5b840_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bee0_0, 0, 8;
    %load/v 8, v0x1d5b910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5c000_0, 0, 8;
    %load/v 8, v0x1d5b990_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5c080_0, 0, 8;
    %load/v 8, v0x1d5ba10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5bf60_0, 0, 8;
    %load/v 8, v0x1d5ba90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5c200_0, 0, 8;
    %load/v 8, v0x1d5b740_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5bb90_0, 0, 8;
    %load/v 8, v0x1d5b840_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bcc0_0, 0, 8;
    %load/v 8, v0x1d5b7c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5bd70_0, 0, 8;
    %load/v 8, v0x1d5b180_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d5b4c0_0, 0, 8;
    %load/v 8, v0x1d5b910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d5b610_0, 0, 8;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1d5a070;
T_51 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5a440_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0x1d5a2f0_0, 8, 32;
T_51.0 ;
    %load/v 8, v0x1d5a2f0_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_51.1, 5;
    %load/v 8, v0x1d5a2f0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d5a270, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d5a2f0_0, 32;
    %set/v v0x1d5a2f0_0, 8, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x1d5a070;
T_52 ;
    %wait E_0x1d5a160;
    %load/v 8, v0x1d5a390_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_52.0, 4;
    %load/v 8, v0x1d5a4f0_0, 32;
    %load/v 40, v0x1d5a1b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d5a270, 0, 8;
t_5 ;
T_52.0 ;
    %load/v 8, v0x1d5a390_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_52.2, 4;
    %load/v 8, v0x1d5a1b0_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_52.4, 5;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5a440_0, 0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/v 40, v0x1d5a1b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x1d5a270, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5a440_0, 0, 8;
T_52.5 ;
T_52.2 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1d59d10;
T_53 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59fc0_0, 0, 0;
    %end;
    .thread T_53;
    .scope S_0x1d59d10;
T_54 ;
    %wait E_0x1d58650;
    %load/v 8, v0x1d599a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_54.0, 8;
    %load/v 9, v0x1d59f40_0, 32;
    %jmp/1  T_54.2, 8;
T_54.0 ; End of true expr.
    %load/v 41, v0x1d59ec0_0, 32;
    %jmp/0  T_54.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_54.2;
T_54.1 ;
    %mov 9, 41, 32; Return false value
T_54.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59fc0_0, 0, 9;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1d59c00;
T_55 ;
    %wait E_0x1d58e80;
    %load/v 8, v0x1d5a5b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5a710_0, 0, 8;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1d59c00;
T_56 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d5a710_0, 0, 0;
    %end;
    .thread T_56;
    .scope S_0x1d58ff0;
T_57 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d595e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59680_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59700_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d597d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d598a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59920_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59aa0_0, 0, 0;
    %end;
    .thread T_57;
    .scope S_0x1d58ff0;
T_58 ;
    %wait E_0x1d590e0;
    %load/v 8, v0x1d59160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d595e0_0, 0, 8;
    %load/v 8, v0x1d591e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59680_0, 0, 8;
    %load/v 8, v0x1d59280_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59700_0, 0, 8;
    %load/v 8, v0x1d59330_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d597d0_0, 0, 8;
    %load/v 8, v0x1d593d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d598a0_0, 0, 8;
    %load/v 8, v0x1d59160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59920_0, 0, 8;
    %load/v 8, v0x1d59470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d59510_0, 0, 8;
    %load/v 8, v0x1d59a20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d59aa0_0, 0, 8;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1d57eb0;
T_59 ;
    %set/v v0x1d58120_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x1d57eb0;
T_60 ;
    %set/v v0x1d58260_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x1d57eb0;
T_61 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0x1d583b0_0, 4;
    %end;
    .thread T_61;
    .scope S_0x1d57eb0;
T_62 ;
    %vpi_call 25 26 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 27 "$realtime", 4;
    %assign/wr v0x1d583b0_0, 0, 4;
    %end;
    .thread T_62;
    .scope S_0x1d57eb0;
T_63 ;
    %wait E_0x1d58010;
    %load/v 8, v0x1d58120_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1d58120_0, 8, 32;
    %load/v 8, v0x1d581c0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1d58310_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_63.0, 8;
    %vpi_call 25 35 "$display", "SYSCALL CALLED";
    %load/v 8, v0x1d58490_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_63.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_63.3, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_63.4, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_63.6;
T_63.2 ;
    %vpi_call 25 38 "$display", "a0 is: %d", v0x1d58060_0;
    %jmp T_63.6;
T_63.3 ;
    %vpi_call 25 40 "$finish";
    %jmp T_63.6;
T_63.4 ;
    %vpi_call 25 42 "$display", "CHOO CHOO MOTHERFUCKER!!!";
    %jmp T_63.6;
T_63.6 ;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1d57eb0;
T_64 ;
    %wait E_0x1d57fa0;
    %load/v 8, v0x1d58260_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1d58260_0, 8, 32;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1d57a70;
T_65 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d57e00_0, 0, 0;
    %end;
    .thread T_65;
    .scope S_0x1d57a70;
T_66 ;
    %wait E_0x1d57570;
    %load/v 8, v0x1d57c00_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_66.0, 8;
    %load/v 9, v0x1d57d60_0, 32;
    %jmp/1  T_66.2, 8;
T_66.0 ; End of true expr.
    %load/v 41, v0x1d57cc0_0, 32;
    %jmp/0  T_66.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_66.2;
T_66.1 ;
    %mov 9, 41, 32; Return false value
T_66.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d57e00_0, 0, 9;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1d57980;
T_67 ;
    %wait E_0x1d56020;
    %load/v 8, v0x1d58950_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d58a50_0, 0, 8;
    %load/v 8, v0x1d58730_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d58810_0, 0, 8;
    %load/v 8, v0x1d58730_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d58890_0, 0, 8;
    %load/v 8, v0x1d58b50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d58d00_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1d57980;
T_68 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d58810_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d58a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d58d00_0, 0, 0;
    %end;
    .thread T_68;
    .scope S_0x1c95340;
T_69 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d56b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d56a60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d55e60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d55fa0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d56050_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d55f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d44790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d560f0_0, 0, 0;
    %end;
    .thread T_69;
    .scope S_0x1c95340;
T_70 ;
    %wait E_0x1d135e0;
    %load/v 8, v0x1d56750_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d56750_0, 5;
    %load/v 14, v0x1d56ae0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d56500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_70.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d55f00_0, 0, 8;
    %jmp T_70.1;
T_70.0 ;
    %load/v 8, v0x1d56750_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d56750_0, 5;
    %load/v 14, v0x1d56d30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d565a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_70.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d55f00_0, 0, 8;
    %jmp T_70.3;
T_70.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d55f00_0, 0, 0;
T_70.3 ;
T_70.1 ;
    %load/v 8, v0x1d56910_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d56910_0, 5;
    %load/v 14, v0x1d56ae0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d56500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_70.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d56050_0, 0, 8;
    %jmp T_70.5;
T_70.4 ;
    %load/v 8, v0x1d56910_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d56910_0, 5;
    %load/v 14, v0x1d56d30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d565a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_70.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d56050_0, 0, 8;
    %jmp T_70.7;
T_70.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d56050_0, 0, 0;
T_70.7 ;
T_70.5 ;
    %load/v 8, v0x1d566b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d566b0_0, 5;
    %load/v 14, v0x1d56ae0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d56500_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d55e60_0, 0, 8;
    %load/v 8, v0x1d56870_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d56870_0, 5;
    %load/v 14, v0x1d56ae0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d56500_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d55fa0_0, 0, 8;
    %load/v 8, v0x1d57620_0, 1;
    %load/v 9, v0x1d57900_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d56b80_0, 0, 8;
    %load/v 8, v0x1d57620_0, 1;
    %load/v 9, v0x1d57900_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d56a60_0, 0, 8;
    %load/v 8, v0x1d57620_0, 1;
    %load/v 9, v0x1d57900_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d44790_0, 0, 8;
    %load/v 8, v0x1d567d0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d567d0_0, 5;
    %load/v 14, v0x1d56d30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d565a0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1d56360_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d560f0_0, 0, 8;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x1cc0930;
T_71 ;
    %set/v v0x1d68820_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x1cc0930;
T_72 ;
    %delay 10, 0;
    %load/v 8, v0x1d68820_0, 1;
    %inv 8, 1;
    %set/v v0x1d68820_0, 8, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1cc0930;
T_73 ;
    %vpi_call 2 227 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 228 "$dumpvars", 1'sb0, S_0x1cc0930;
    %end;
    .thread T_73;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
