
---------- Begin Simulation Statistics ----------
final_tick                               2182450247000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58730                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702420                       # Number of bytes of host memory used
host_op_rate                                    58920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40100.17                       # Real time elapsed on the host
host_tick_rate                               54424960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355089535                       # Number of instructions simulated
sim_ops                                    2362698481                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.182450                       # Number of seconds simulated
sim_ticks                                2182450247000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.017022                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293578061                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           345316800                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19470173                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468944890                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          47023613                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47458133                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          434520                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602129447                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3964312                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13725531                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555077778                       # Number of branches committed
system.cpu0.commit.bw_lim_events             76658375                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      199557392                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225001374                       # Number of instructions committed
system.cpu0.commit.committedOps            2228808566                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3908112891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570303                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.397980                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2875563973     73.58%     73.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    615650142     15.75%     89.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    140959645      3.61%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    133551470      3.42%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40395206      1.03%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7223578      0.18%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7154504      0.18%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10955998      0.28%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     76658375      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3908112891                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44168678                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151097217                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691580655                       # Number of loads committed
system.cpu0.commit.membars                    7608935                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608944      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238913541     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695382512     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264785240     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228808566                       # Class of committed instruction
system.cpu0.commit.refs                     960167787                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225001374                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228808566                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.959018                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.959018                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            719333999                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5762791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291566832                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2459575908                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1472073363                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1722252191                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13751863                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18167610                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13842168                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602129447                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435893644                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2455565720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9120288                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2488781376                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          184                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38993052                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138141                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1466190955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340601674                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570976                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3941253584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632436                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872123                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2143565734     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1344219747     34.11%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277924866      7.05%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               136091019      3.45%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21272714      0.54%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13740240      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  623707      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809487      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6070      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3941253584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      417564379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13931434                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579831993                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554333                       # Inst execution rate
system.cpu0.iew.exec_refs                  1075282054                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296989459                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              592567787                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773597574                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811784                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6901069                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           299413472                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2428331420                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            778292595                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7490776                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2416237438                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3600831                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13230190                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13751863                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21074828                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       221062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        46409386                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69345                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26207                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15300293                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82016919                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30826340                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26207                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1978467                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11952967                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016879256                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2393859348                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855489                       # average fanout of values written-back
system.cpu0.iew.wb_producers                869928904                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549199                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2394153100                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2946062847                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1534283007                       # number of integer regfile writes
system.cpu0.ipc                              0.510460                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510460                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611890      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1316710997     54.33%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332153      0.76%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802525      0.16%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783585566     32.33%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          293685013     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2423728215                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     74                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                145                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               131                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4825651                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001991                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 855101     17.72%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3401500     70.49%     88.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               569047     11.79%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2420941902                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8793805221                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2393859281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2627878807                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2416910276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2423728215                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421144                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      199522850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           269702                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1541                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34819970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3941253584                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614964                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2180290499     55.32%     55.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1228065958     31.16%     86.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435182087     11.04%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77135904      1.96%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12366861      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5912259      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1518913      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             500670      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             280433      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3941253584                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556052                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34089231                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6002134                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773597574                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          299413472                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2926                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4358817963                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6083997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              641258744                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421461394                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25374642                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1487036824                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27212638                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60955                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2985567542                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2444620103                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1573738956                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1719173976                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25919382                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13751863                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79435065                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               152277557                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2985567486                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        597112                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8937                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52156149                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8936                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6259783138                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4889930902                       # The number of ROB writes
system.cpu0.timesIdled                       45503662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2882                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.518187                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17988746                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19235559                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1772843                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32560053                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            921157                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930951                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9794                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35736358                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46691                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1366787                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521301                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3434141                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14841617                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130088161                       # Number of instructions committed
system.cpu1.commit.committedOps             133889915                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    682950172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.883770                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    628907206     92.09%     92.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26579937      3.89%     95.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8159279      1.19%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8753238      1.28%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2483307      0.36%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       755870      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3594358      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       282836      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3434141      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    682950172                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457675                       # Number of function calls committed.
system.cpu1.commit.int_insts                125293789                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893291                       # Number of loads committed
system.cpu1.commit.membars                    7603266                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603266      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77466039     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694864     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125602      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133889915                       # Class of committed instruction
system.cpu1.commit.refs                      48820478                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130088161                       # Number of Instructions Simulated
system.cpu1.committedOps                    133889915                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.284129                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.284129                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            606450590                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421902                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17262331                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154606270                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18996274                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50180425                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1368408                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1073510                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8732359                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35736358                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19249148                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    663134039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209324                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155707201                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3548928                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051988                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20819552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18909903                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.226515                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         685728056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232613                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               589552996     85.97%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56256099      8.20%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24137954      3.52%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10468801      1.53%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3843972      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  614839      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853080      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           685728056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1674589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1497332                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31527961                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209738                       # Inst execution rate
system.cpu1.iew.exec_refs                    52049599                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12321114                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              520950632                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40189005                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802257                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1258918                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12649797                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148717984                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39728485                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1415841                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144174194                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3157498                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4177085                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1368408                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11754343                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        70369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1124789                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31281                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1990                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4042                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3295714                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       722610                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1990                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       512917                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        984415                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84957687                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143077368                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847290                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71983801                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208142                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143124022                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179258568                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96249305                       # number of integer regfile writes
system.cpu1.ipc                              0.189246                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189246                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603390      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85511155     58.73%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43909414     30.16%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8565928      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145590035                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4341865                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029823                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 834438     19.22%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3091461     71.20%     90.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               415963      9.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142328495                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         981554277                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143077356                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163547616                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137312319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145590035                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405665                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14828068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           304313                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           248                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6326228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    685728056                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212315                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.688719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          599135430     87.37%     87.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53983958      7.87%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18610546      2.71%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6167601      0.90%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5392291      0.79%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             972028      0.14%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             988356      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             300026      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177820      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      685728056                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211797                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23716300                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2160215                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40189005                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12649797                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    124                       # number of misc regfile reads
system.cpu1.numCycles                       687402645                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3677488749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              559617586                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89339364                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24929692                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22244452                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4550404                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                55559                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190495500                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152600597                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102522884                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53059931                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18702140                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1368408                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49407276                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13183520                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190495488                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30403                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               634                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52189549                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   828247134                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300249711                       # The number of ROB writes
system.cpu1.timesIdled                          29916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8780116                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2420504                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12680436                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13125                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3222588                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13341343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26556922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304566                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       119637                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134256605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9913236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268501714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10032873                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8393805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5687821                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7527674                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              393                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            290                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4945995                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4945982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8393805                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           941                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39896706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39896706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1217766912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1217766912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              597                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13341424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13341424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13341424                       # Request fanout histogram
system.membus.respLayer1.occupancy        70301393312                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52768597903                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    276545818.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   529998198.929830                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1552660500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2179408243000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3042004000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    376588988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       376588988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    376588988                       # number of overall hits
system.cpu0.icache.overall_hits::total      376588988                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59304656                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59304656                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59304656                       # number of overall misses
system.cpu0.icache.overall_misses::total     59304656                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 832772609996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 832772609996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 832772609996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 832772609996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435893644                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435893644                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435893644                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435893644                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136053                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136053                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136053                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136053                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14042.280424                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14042.280424                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14042.280424                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14042.280424                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2534                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.925926                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55491912                       # number of writebacks
system.cpu0.icache.writebacks::total         55491912                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3812710                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3812710                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3812710                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3812710                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55491946                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55491946                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55491946                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55491946                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 741480783499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 741480783499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 741480783499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 741480783499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127306                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127306                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127306                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127306                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13361.953165                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13361.953165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13361.953165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13361.953165                       # average overall mshr miss latency
system.cpu0.icache.replacements              55491912                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    376588988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      376588988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59304656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59304656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 832772609996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 832772609996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435893644                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435893644                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136053                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136053                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14042.280424                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14042.280424                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3812710                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3812710                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55491946                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55491946                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 741480783499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 741480783499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13361.953165                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13361.953165                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          432080703                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55491912                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.786373                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        927279232                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       927279232                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    873538585                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       873538585                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    873538585                       # number of overall hits
system.cpu0.dcache.overall_hits::total      873538585                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    106978453                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     106978453                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    106978453                       # number of overall misses
system.cpu0.dcache.overall_misses::total    106978453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2680646387382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2680646387382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2680646387382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2680646387382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980517038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980517038                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980517038                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980517038                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109104                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25057.815964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25057.815964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25057.815964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25057.815964                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13692043                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1348468                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           260845                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15069                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.491108                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.486230                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     75007630                       # number of writebacks
system.cpu0.dcache.writebacks::total         75007630                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33430035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33430035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33430035                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33430035                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73548418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73548418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73548418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73548418                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1329498278207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1329498278207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1329498278207                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1329498278207                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075010                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18076.504082                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18076.504082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18076.504082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18076.504082                       # average overall mshr miss latency
system.cpu0.dcache.replacements              75007630                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    631778375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      631778375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83959308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83959308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1812128786500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1812128786500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715737683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715737683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21583.417368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21583.417368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20178001                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20178001                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63781307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63781307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1013015937000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1013015937000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15882.646259                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15882.646259                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241760210                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241760210                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23019145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23019145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 868517600882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 868517600882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264779355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264779355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086937                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086937                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37730.228507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37730.228507                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13252034                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13252034                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9767111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9767111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 316482341207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 316482341207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036888                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036888                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32402.861113                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32402.861113                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    205457500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    205457500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470431                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73168.625356                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73168.625356                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       852500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       852500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        38750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       660500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       660500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025567                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025567                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4374.172185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4374.172185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025567                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025567                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3374.172185                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3374.172185                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133467262500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133467262500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385534                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385534                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91057.254950                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91057.254950                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132001511500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132001511500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385534                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385534                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90057.254950                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90057.254950                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996088                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          950897259                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         75013860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.676288                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996088                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2043675456                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2043675456                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54793528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70142793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              767201                       # number of demand (read+write) hits
system.l2.demand_hits::total                125726642                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54793528                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70142793                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23120                       # number of overall hits
system.l2.overall_hits::.cpu1.data             767201                       # number of overall hits
system.l2.overall_hits::total               125726642                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            698417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4862644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2941124                       # number of demand (read+write) misses
system.l2.demand_misses::total                8513639                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           698417                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4862644                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11454                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2941124                       # number of overall misses
system.l2.overall_misses::total               8513639                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  57436075997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 477416531370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1087048994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 309220212363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     845159868724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  57436075997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 477416531370                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1087048994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 309220212363                       # number of overall miss cycles
system.l2.overall_miss_latency::total    845159868724                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55491945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        75005437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3708325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134240281                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55491945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       75005437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3708325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134240281                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.331289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.793114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.331289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.793114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82237.511396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98180.440799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94905.621966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105136.747843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99271.283258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82237.511396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98180.440799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94905.621966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105136.747843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99271.283258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             340170                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6929                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.093664                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3837856                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5687821                       # number of writebacks
system.l2.writebacks::total                   5687821                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          87389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         87389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19046                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106530                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       698356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4775255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2922078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8407109                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       698356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4775255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2922078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5012132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13419241                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  50450813998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 423123128969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    970561494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 278392458400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 752936962861                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  50450813998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 423123128969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    970561494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 278392458400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 461591215594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1214528178455                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.330306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.787978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.330306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.787978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72242.257528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88607.441690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84987.871629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95272.083223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89559.557615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72242.257528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88607.441690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84987.871629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95272.083223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92094.784334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90506.473388                       # average overall mshr miss latency
system.l2.replacements                       23065676                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18160527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18160527                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18160527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18160527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115783939                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115783939                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115783939                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115783939                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5012132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5012132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 461591215594                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 461591215594                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92094.784334                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92094.784334                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1297000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1297000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15258.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15258.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1708000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1708000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.758929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20094.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20094.117647                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2192.307692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2035.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       263000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       282500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20230.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20178.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8334267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           392354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8726621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2890304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2111085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5001389                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 283286209237                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 218263153304                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  501549362541                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11224571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2503439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13728010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.257498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.843274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98012.599795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103389.088220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100282.014165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44411                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11852                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            56263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2845893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2099233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4945126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 251169723777                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 196183941816                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 447353665593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.838540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88256.910494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93455.058022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90463.552515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54793528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54816648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       698417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           709871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  57436075997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1087048994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  58523124991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55491945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55526519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.331289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82237.511396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94905.621966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82441.915490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       698356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       709776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  50450813998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    970561494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  51421375492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.330306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72242.257528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84987.871629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72447.329146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     61808526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       374847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62183373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1972340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       830039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2802379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 194130322133                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90957059059                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 285087381192                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63780866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1204886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64985752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.688894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98426.398153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109581.669125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101730.487272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        42978                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        50172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1929362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       822845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2752207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 171953405192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82208516584                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 254161921776                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.682924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89124.490475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99907.657680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92348.403218                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          958                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               994                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1188                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1245                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26168999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       237999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26406998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.553588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.612903                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.556052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22027.776936                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4175.421053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21210.440161                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          302                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          305                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          886                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          940                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17309492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1086496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18395988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.412861                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.580645                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.419830                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19536.672686                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20120.296296                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19570.200000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   273011742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23066974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.835611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.982991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.014964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.358370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.507354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.124915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.208725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.283202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2168564038                       # Number of tag accesses
system.l2.tags.data_accesses               2168564038                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      44694848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     305677568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        730880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     187025088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    315617984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          853746368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     44694848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       730880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45425728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    364020544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       364020544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         698357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4776212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2922267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4931531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13339787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5687821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5687821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20479206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        140061643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           334890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85695006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    144616348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             391187093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20479206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       334890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20814096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166794430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166794430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166794430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20479206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       140061643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          334890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85695006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    144616348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            557981523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5498564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    698357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4544348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2861562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4923402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015505387750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26680471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5177451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13339787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5687821                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13339787                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5687821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 300698                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                189257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            585769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            589101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            723336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2204819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1246827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1119259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            716544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            700135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            782547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            653870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           648390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           596742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           636328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           596673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           649504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           589245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            354361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            403659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            414243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            389185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            402477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            394765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 466208570114                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                65195445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            710691488864                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35754.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54504.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8120024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2919038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13339787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5687821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5431575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2606086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  953812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  688227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  574926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  473469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  386329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  327587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  278748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  242211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 237037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 311876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 117078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  92851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  51032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 260892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 322397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 336937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 339826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 341153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 349838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 352628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 362858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 353149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 349001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 346159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 340106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 338725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 343911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7498553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.218071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.733683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.219864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4880165     65.08%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1471717     19.63%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       367605      4.90%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       201912      2.69%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       129815      1.73%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        94222      1.26%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70134      0.94%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48988      0.65%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       233995      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7498553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.862172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.051297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    446.455547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335515    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.388096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.002405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           280952     83.74%     83.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7944      2.37%     86.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29063      8.66%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11472      3.42%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3543      1.06%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1310      0.39%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              599      0.18%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              285      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              154      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               67      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               47      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               25      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              834501696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19244672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351906176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               853746368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            364020544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    391.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2182450230500                       # Total gap between requests
system.mem_ctrls.avgGap                     114699.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     44694848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    290838272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       730880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    183139968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    315097728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351906176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20479205.911538016051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133262269.048188760877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 334889.650293136830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83914842.160431623459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 144377966.202498286963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161243618.947891652584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       698357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4776212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2922267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4931531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5687821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  21636603043                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 226677777460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    490338951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 157272169500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 304614599910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52127914295972                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30982.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47459.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42936.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53818.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61768.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9164830.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24658354140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13106218455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36794554860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13630855500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172280518800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     465950006640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     445681942080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1172102450475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.058039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1152874162805                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72876700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 956699384195                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28881371400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15350790180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56304540600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15071491980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172280518800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     727141998120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     225730791360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1240761502440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.517658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 578463641329                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72876700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1531109905671                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20201744192.307693                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99260175686.809998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     94.51%     94.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.10%     95.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.10%     96.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.10%     97.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.10%     98.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 790538528500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   344091525500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1838358721500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19208696                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19208696                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19208696                       # number of overall hits
system.cpu1.icache.overall_hits::total       19208696                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40452                       # number of overall misses
system.cpu1.icache.overall_misses::total        40452                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1579549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1579549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1579549000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1579549000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19249148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19249148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19249148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19249148                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002101                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002101                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002101                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002101                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39047.488381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39047.488381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39047.488381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39047.488381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34542                       # number of writebacks
system.cpu1.icache.writebacks::total            34542                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5878                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5878                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34574                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34574                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34574                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34574                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1397847000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1397847000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1397847000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1397847000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001796                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001796                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40430.583676                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40430.583676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40430.583676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40430.583676                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34542                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19208696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19208696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1579549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1579549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19249148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19249148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39047.488381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39047.488381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34574                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34574                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1397847000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1397847000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40430.583676                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40430.583676                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.199251                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18182793                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34542                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           526.396648                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390263000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.199251                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38532870                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38532870                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36845467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36845467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36845467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36845467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9612964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9612964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9612964                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9612964                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 838150866515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 838150866515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 838150866515                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 838150866515                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46458431                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46458431                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46458431                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46458431                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206915                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206915                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206915                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87189.639586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87189.639586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87189.639586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87189.639586                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5767697                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       944836                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11784                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    87.283550                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.179566                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3708540                       # number of writebacks
system.cpu1.dcache.writebacks::total          3708540                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7249345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7249345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7249345                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7249345                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2363619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2363619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2363619                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2363619                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 206923369191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 206923369191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 206923369191                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 206923369191                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87545.145470                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87545.145470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87545.145470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87545.145470                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3708540                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32637936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32637936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5695335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5695335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 468200699500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 468200699500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38333271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38333271                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82207.754153                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82207.754153                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4489842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4489842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1205493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1205493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97959884500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97959884500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81261.263649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81261.263649                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4207531                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4207531                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3917629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3917629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 369950167015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 369950167015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.482160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.482160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94432.159609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94432.159609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2759503                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2759503                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 108963484691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 108963484691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142536                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142536                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94086.036140                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94086.036140                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5350500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5350500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.353306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.353306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31289.473684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31289.473684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          169                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1009000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1009000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.325221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.325221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6863.945578                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6863.945578                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.325221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.325221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5870.748299                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5870.748299                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351471                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351471                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119893567000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119893567000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88713.384897                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88713.384897                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351471                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351471                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118542096000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118542096000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87713.384897                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87713.384897                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.965290                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43009678                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3714945                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.577474                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390274500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.965290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936415                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936415                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104236853                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104236853                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2182450247000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120513287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23848348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116082090                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17377855                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8916034                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             420                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           297                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            717                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13739856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13739856                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55526519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64986769                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2239                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166475801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    225029661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       103690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11132221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402741373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7102966784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9600836160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4423424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474679232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17182905600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31995161                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364844032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        166239320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245873                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              155889451     93.77%     93.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10230147      6.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119710      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          166239320                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268494938067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112525969370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83287027577                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5573940118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          51926368                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8886904400500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704404                       # Number of bytes of host memory used
host_op_rate                                    50299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                168829.90                       # Real time elapsed on the host
host_tick_rate                               39711296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483290819                       # Number of instructions simulated
sim_ops                                    8491898455                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.704454                       # Number of seconds simulated
sim_ticks                                6704454153500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.336460                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              528469653                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           548566613                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         37115550                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        605266529                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            626120                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         637284                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11164                       # Number of indirect misses.
system.cpu0.branchPred.lookups              607188361                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8231                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        501826                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         37098445                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404867982                       # Number of branches committed
system.cpu0.commit.bw_lim_events            104415497                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1512499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      570108988                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3068692238                       # Number of instructions committed
system.cpu0.commit.committedOps            3069194028                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13284443750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.231037                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.152296                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12524262077     94.28%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    280403981      2.11%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65697215      0.49%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21567190      0.16%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23143077      0.17%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     21773253      0.16%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    146338722      1.10%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     96842738      0.73%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    104415497      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13284443750                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1020483475                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1584403                       # Number of function calls committed.
system.cpu0.commit.int_insts               2542735262                       # Number of committed integer instructions.
system.cpu0.commit.loads                    835651251                       # Number of loads committed
system.cpu0.commit.membars                    1000109                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1001120      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1577534846     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12543      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     399103772     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94708143      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31625372      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.02%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31625759      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468842937     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1317109      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    367310140     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64654526      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3069194028                       # Class of committed instruction
system.cpu0.commit.refs                     902124712                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3068692238                       # Number of Instructions Simulated
system.cpu0.committedOps                   3069194028                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.365119                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.365119                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12093076568                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17142                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           446645018                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3964755973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               225287162                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                781722827                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39223259                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27732                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            239976950                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  607188361                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114498705                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13218562168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               771884                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          359                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4624150013                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               78480738                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.045329                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121483785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         529095773                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.345209                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13379286766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.345665                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10494667116     78.44%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2182456718     16.31%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97959723      0.73%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               447742261      3.35%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29294213      0.22%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1400878      0.01%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101407183      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24345362      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13312      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13379286766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1097126219                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               975710794                       # number of floating regfile writes
system.cpu0.idleCycles                       15918529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38766889                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445746447                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.380231                       # Inst execution rate
system.cpu0.iew.exec_refs                  2778285432                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67390889                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5440928331                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            990221061                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            586175                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         34135278                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76324810                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3629306731                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2710894543                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33757351                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5093278472                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              48927215                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3680244360                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39223259                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3775745925                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    196250859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          995497                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2424203                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    154569810                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9851349                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2424203                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9969568                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28797321                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2838099076                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3248156900                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.813075                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307588297                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.242487                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3253418992                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5348637136                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1765297607                       # number of integer regfile writes
system.cpu0.ipc                              0.229089                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.229089                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1004050      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1733031855     33.80%     33.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13234      0.00%     33.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     33.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          403338648      7.87%     41.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1000      0.00%     41.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103284010      2.01%     43.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32485916      0.63%     44.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.61%     44.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32402817      0.63%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1645103144     32.09%     77.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1330381      0.03%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1077951289     21.02%     98.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65632711      1.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5127035822                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2018084353                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3766617560                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1040840274                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1403264195                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  625422773                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121985                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               25418167      4.06%      4.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3174      0.00%      4.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                87394      0.01%      4.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               68279      0.01%      4.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            149830846     23.96%     28.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               63536      0.01%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             328461099     52.52%     80.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10314      0.00%     80.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        121479958     19.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3733370192                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20510689378                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2207316626                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2788578262                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3627574374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5127035822                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1732357                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      560112706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18525754                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        219858                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    525296345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13379286766                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.383207                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.144483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11472396353     85.75%     85.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          697887550      5.22%     90.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          339551433      2.54%     93.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          217674563      1.63%     95.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          358509338      2.68%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          185811310      1.39%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           50745279      0.38%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24231379      0.18%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           32479561      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13379286766                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.382752                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39664889                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25369765                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           990221061                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76324810                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1100298181                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             588518809                       # number of misc regfile writes
system.cpu0.numCycles                     13395205295                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13703117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9714838260                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2598401880                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             566524764                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               341933241                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2080609717                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             17433761                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5376425795                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3778943573                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3211457652                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                848292978                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5538300                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39223259                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2434550374                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               613055777                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1375926709                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4000499086                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        448654                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12025                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1511978785                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12026                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 16819209238                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7373540826                       # The number of ROB writes
system.cpu0.timesIdled                         162883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2924                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.662981                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              526347807                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           561959275                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36684835                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        601912306                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            587414                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         592099                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4685                       # Number of indirect misses.
system.cpu1.branchPred.lookups              603718739                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2932                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        494345                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36675902                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 403611917                       # Number of branches committed
system.cpu1.commit.bw_lim_events            103052691                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1493433                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      562181431                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3059509046                       # Number of instructions committed
system.cpu1.commit.committedOps            3060005946                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13295921161                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.230146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.150238                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12538819167     94.31%     94.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    278901416      2.10%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     65111912      0.49%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21327325      0.16%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     23172662      0.17%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     21623866      0.16%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    145717629      1.10%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     98194493      0.74%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    103052691      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13295921161                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1016911828                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1507057                       # Number of function calls committed.
system.cpu1.commit.int_insts               2535867901                       # Number of committed integer instructions.
system.cpu1.commit.loads                    833428172                       # Number of loads committed
system.cpu1.commit.membars                     989525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       989525      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1573847024     51.43%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            968      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     397833524     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94022856      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31283748      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31283748      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467200793     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1055136      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    366721724     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64311828      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3060005946                       # Class of committed instruction
system.cpu1.commit.refs                     899289481                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3059509046                       # Number of Instructions Simulated
system.cpu1.committedOps                   3060005946                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.377244                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.377244                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12120519532                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8952                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           445131534                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3944156261                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220144148                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                770389399                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38759370                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18549                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            239647352                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  603718739                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112679193                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13233879564                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               737358                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4597624479                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77536606                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045080                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         116811934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         526935221                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.343306                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13389459801                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.343421                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.875907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10517717480     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2173346489     16.23%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97687115      0.73%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               446445627      3.33%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                28968346      0.22%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1372827      0.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100034508      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                23883906      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3503      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13389459801                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1092242193                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               972087522                       # number of floating regfile writes
system.cpu1.idleCycles                        2758860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38317045                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               443845517                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.378899                       # Inst execution rate
system.cpu1.iew.exec_refs                  2768064043                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66752076                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5474650783                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            985891540                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            573863                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33727213                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75507286                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3612247480                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2701311967                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33312838                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5074293337                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              48988927                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3666162666                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38759370                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3762069382                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    195167866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          977273                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2377675                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    152463368                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9645977                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2377675                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9811049                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28505996                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2829410994                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3235938682                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813697                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2302284370                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.241628                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3241120868                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5329708340                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1759114718                       # number of integer regfile writes
system.cpu1.ipc                              0.228454                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.228454                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           991805      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1726939339     33.81%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 970      0.00%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          401974829      7.87%     41.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102431035      2.01%     43.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32126491      0.63%     44.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     44.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32043231      0.63%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1638593809     32.08%     77.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1059589      0.02%     77.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1074720012     21.04%     98.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65269993      1.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5107606175                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2008335313                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3750325374                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1036859558                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1393981020                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  621397998                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121661                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               25548479      4.11%      4.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3078      0.00%      4.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                70704      0.01%      4.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               68371      0.01%      4.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            146699113     23.61%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               61588      0.01%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             327533332     52.71%     80.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  865      0.00%     80.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        121412465     19.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3719677055                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20494104457                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2199079124                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2772884451                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3610547425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5107606175                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1700055                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      552241534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18359682                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        206622                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    518525409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13389459801                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.381465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.143251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11492486315     85.83%     85.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          693117262      5.18%     91.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          338740427      2.53%     93.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          214686019      1.60%     95.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          356807858      2.66%     97.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          185844748      1.39%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           50754465      0.38%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24213616      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           32809091      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13389459801                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.381386                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39137387                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25035811                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           985891540                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75507286                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1095669950                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             585878276                       # number of misc regfile writes
system.cpu1.numCycles                     13392218661                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16564033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9736574250                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2591043839                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             569397149                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335761201                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2085291272                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17370769                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5349650421                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3760179129                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3195936778                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                837721053                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4691885                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38759370                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2440162740                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               604892939                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1366935266                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3982715155                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        481187                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11552                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1512737762                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11561                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 16814949871                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7338003521                       # The number of ROB writes
system.cpu1.timesIdled                          33772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        195466886                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             53226752                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           296486171                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              25408                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              71071198                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    554007793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1095219103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25598777                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10568918                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496480745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    378458496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992554592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      389027414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          547722674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11881592                       # Transaction distribution
system.membus.trans_dist::CleanEvict        529330711                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           493116                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4967                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5786039                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5775921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     547722675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1648717695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1648717695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  36184331968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             36184331968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           425911                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         554006797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               554006797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           554006797                       # Request fanout histogram
system.membus.respLayer1.occupancy       2901603017739                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1309143496077                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1696                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          848                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8080168.042453                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9583130.110124                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          848    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     24402500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            848                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6697602171000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6851982500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114335133                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114335133                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114335133                       # number of overall hits
system.cpu0.icache.overall_hits::total      114335133                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163572                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163572                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163572                       # number of overall misses
system.cpu0.icache.overall_misses::total       163572                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11825001493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11825001493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11825001493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11825001493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114498705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114498705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114498705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114498705                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001429                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001429                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001429                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001429                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72292.332997                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72292.332997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72292.332997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72292.332997                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5113                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.978495                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149774                       # number of writebacks
system.cpu0.icache.writebacks::total           149774                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13798                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13798                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13798                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13798                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149774                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149774                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149774                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10844216499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10844216499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10844216499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10844216499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001308                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001308                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72403.865150                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72403.865150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72403.865150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72403.865150                       # average overall mshr miss latency
system.cpu0.icache.replacements                149774                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114335133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114335133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163572                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163572                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11825001493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11825001493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114498705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114498705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72292.332997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72292.332997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13798                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13798                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149774                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149774                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10844216499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10844216499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72403.865150                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72403.865150                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114485136                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149806                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           764.222635                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229147184                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229147184                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    456863731                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       456863731                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    456863731                       # number of overall hits
system.cpu0.dcache.overall_hits::total      456863731                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    506422654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     506422654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    506422654                       # number of overall misses
system.cpu0.dcache.overall_misses::total    506422654                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 40332235072319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 40332235072319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 40332235072319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 40332235072319                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963286385                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963286385                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963286385                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963286385                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.525724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.525724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.525724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.525724                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79641.451175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79641.451175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79641.451175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79641.451175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9599043286                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1964037                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        199173457                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          34453                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.194390                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.006269                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    248070017                       # number of writebacks
system.cpu0.dcache.writebacks::total        248070017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    258103978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    258103978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    258103978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    258103978                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248318676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248318676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248318676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248318676                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23269947683697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23269947683697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23269947683697                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23269947683697                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93710.018346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93710.018346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93710.018346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93710.018346                       # average overall mshr miss latency
system.cpu0.dcache.replacements             248069814                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    417228499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      417228499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    480092880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    480092880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 38271495730000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 38271495730000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897321379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897321379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.535029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.535029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79716.857559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79716.857559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    235944194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    235944194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    244148686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    244148686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 22967699784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 22967699784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.272086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.272086                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94072.592242                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94072.592242                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     39635232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39635232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26329774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26329774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2060739342319                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2060739342319                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65965006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65965006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.399148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.399148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78266.503249                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78266.503249                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22159784                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22159784                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4169990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4169990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 302247899197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 302247899197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72481.684416                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72481.684416                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1729                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1729                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65117000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65117000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.237435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37661.654135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37661.654135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1521                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1521                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          208                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          208                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.028564                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028564                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5987.980769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5987.980769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4421                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4421                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2190                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2190                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10159500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10159500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.331266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.331266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4639.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4639.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7973500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7973500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.330812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.330812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3645.861911                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3645.861911                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5388                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5388                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       496438                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       496438                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  20888441000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  20888441000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       501826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       501826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989263                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989263                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 42076.635955                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 42076.635955                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       496438                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       496438                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  20392003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  20392003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989263                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989263                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 41076.635955                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 41076.635955                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980298                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          705830805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248565289                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.839619                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980298                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2176169465                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2176169465                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33428866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            32973275                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66437145                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22855                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33428866                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12149                       # number of overall hits
system.l2.overall_hits::.cpu1.data           32973275                       # number of overall hits
system.l2.overall_hits::total                66437145                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            126920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         214634047                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             24006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         213823859                       # number of demand (read+write) misses
system.l2.demand_misses::total              428608832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           126920                       # number of overall misses
system.l2.overall_misses::.cpu0.data        214634047                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            24006                       # number of overall misses
system.l2.overall_misses::.cpu1.data        213823859                       # number of overall misses
system.l2.overall_misses::total             428608832                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10349309496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22396756113749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2022759495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22340224046733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     44749352229473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10349309496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22396756113749                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2022759495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22340224046733                       # number of overall miss cycles
system.l2.overall_miss_latency::total    44749352229473                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       248062913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246797134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            495045977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      248062913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246797134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           495045977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.847404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.865240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.663975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.866395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.847404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.865240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.663975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.866395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81541.990986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104348.571099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84260.580480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104479.566271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104406.043199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81541.990986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104348.571099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84260.580480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104479.566271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104406.043199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           46321369                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1827014                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.353593                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 114620290                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11881592                       # number of writebacks
system.l2.writebacks::total                  11881592                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2670555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2591749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5263576                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2670555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2591749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5263576                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       126127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    211963492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    211232110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         423345256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       126127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    211963492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    211232110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    134845877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        558191133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9032655496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20127880763944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1767700001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20083368410139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40222049529580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9032655496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20127880763944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1767700001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20083368410139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 12394386152754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 52616435682334                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.854475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.650726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.854475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.650726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.127554                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71615.558096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94959.186481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75134.951375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95077.251324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95010.039582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71615.558096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94959.186481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75134.951375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95077.251324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91915.202960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94262.399690                       # average overall mshr miss latency
system.l2.replacements                      925515322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17194816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17194816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17194816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17194816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    453045909                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453045909                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    453045909                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453045909                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    134845877                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      134845877                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 12394386152754                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 12394386152754                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91915.202960                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91915.202960                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           59857                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           58396                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               118253                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         39251                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         39012                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              78263                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    379090984                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    371392984                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    750483968                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        99108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        97408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           196516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.396043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.400501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.398253                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9658.122952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9519.967805                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9589.256328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          578                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          593                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1171                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        38673                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        38419                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         77092                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    801291221                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    799400222                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1600691443                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.390211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.394413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.392294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20719.655082                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20807.418777                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20763.392349                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           209                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                328                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          288                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            412                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.040323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.274306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.203883                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1604000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1705000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.040323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.274306                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.203883                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20303.797468                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20297.619048                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1293842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1297057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2590899                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2922417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2879366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5801783                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 291745888963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 294865904262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  586611793225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4216259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4176423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8392682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.693130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.689434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.691291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99830.342132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102406.538197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101108.882084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9199                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12867                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22066                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2913218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2866499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5779717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 262061447967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 265493918773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 527555366740                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.690949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.686353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.688662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89956.003281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92619.574880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91277.023899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       126920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        24006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           150926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10349309496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2022759495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12372068991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.847404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.663975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81541.990986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84260.580480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81974.404616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          479                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       126127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       149654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9032655496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1767700001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10800355497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.650726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71615.558096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75134.951375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72168.839436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     32135024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     31676218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63811242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    211711630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    210944493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       422656123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22105010224786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22045358142471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 44150368367257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243846654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242620711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486467365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.868216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104410.939658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104507.862846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104459.313292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2661356                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2578882                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5240238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    209050274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    208365611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    417415885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 19865819315977                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 19817874491366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 39683693807343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.857302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95028.908290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95111.061735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95069.917637                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                  1090322678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 925515387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.178071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.591169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.037149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.638270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       14.561036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.166550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.228723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.227516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.143227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8649426675                       # Number of tag accesses
system.l2.tags.data_accesses               8649426675                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8072128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13566263680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1505728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13519355008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   8328713536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        35423910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8072128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1505728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9577856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    760421888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       760421888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         126127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      211972870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      211239922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    130136149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           553498595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11881592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11881592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1203995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2023470274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           224586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2016473631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1242265715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5283638201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1203995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       224586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1428581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113420402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113420402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113420402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1203995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2023470274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          224586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2016473631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1242265715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5397058603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8540851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    126128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 210290343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 209541743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 127879914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002543776750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       532109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       532109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           833087364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8050997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   553498596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11881592                       # Number of write requests accepted
system.mem_ctrls.readBursts                 553498596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11881592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5636941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3340741                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27166935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          27329122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          64991443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          49455944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          52455484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          46050600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          36339337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          31811104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          33289871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          23886549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         24796602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         24088027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         28075766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         31564788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         25006514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         21553569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            504364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            501503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            461552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            608469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            538694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            547629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            504345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            504773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            676365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            505636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           662894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           507552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           504273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           504406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           504190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 20639892648235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2739308275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            30912298679485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37673.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56423.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                346956023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7687276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             553498596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11881592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                27079511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                54901183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                82283275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                94030513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                76518309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                55191191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                36412455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                24654260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                18470948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                15539172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               14421026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               17364109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               10435755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7111505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                5459534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3954689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2554725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1211971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 218503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  49021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 320054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 445517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 505824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 529247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 537945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 542984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 548262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 551790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 553876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 557940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 551655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 552159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 551896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 549108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 546600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 549545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    201759200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.496334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.858627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.561627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    113081753     56.05%     56.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     50739115     25.15%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     13656440      6.77%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6602117      3.27%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4197415      2.08%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2950881      1.46%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2228027      1.10%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1633342      0.81%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      6670110      3.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    201759200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       532109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1029.604124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    279.243560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2235.245969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       460624     86.57%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        46902      8.81%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        11871      2.23%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4116      0.77%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1862      0.35%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1362      0.26%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1310      0.25%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1340      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          921      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          669      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          441      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          214      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          116      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          111      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           99      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           74      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           62      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        532109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       532109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.050939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.592577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           524385     98.55%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1938      0.36%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2833      0.53%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              833      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              414      0.08%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              228      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              207      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              183      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              160      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              132      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               95      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               92      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               58      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               82      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               46      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               39      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               25      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               23      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        532109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            35063145920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               360764224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               546614336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             35423910144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            760421888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5229.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5283.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6704454146500                       # Total gap between requests
system.mem_ctrls.avgGap                      11858.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8072192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13458581952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1505728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13410671552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   8184314496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    546614336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1204004.355192135088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2007409051.335531473160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 224586.217688422563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2000262996.055999279022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1220727938.265854358673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81530028.170100152493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       126128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    211972870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    211239922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    130136149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11881592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3820323497                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11325100463329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    790442180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11311136923946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8271450526533                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166951683003000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30289.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53427.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33597.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53546.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63559.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14051289.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         636654422040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         338389838985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1515548438040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22808894400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     529243762320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3006611007780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42627441120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6091883804685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        908.632331                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83076309852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 223876380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6397501463648                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         803906294520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         427286325015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2396183771520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21774337380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     529243762320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3023226109350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28635776640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7230256376745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1078.425806                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42680221470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 223876380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6437897552030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2460                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6779397.238018                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9224973.955380                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1231    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67357000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6696108715500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8345438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112640550                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112640550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112640550                       # number of overall hits
system.cpu1.icache.overall_hits::total      112640550                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38643                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38643                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38643                       # number of overall misses
system.cpu1.icache.overall_misses::total        38643                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2393105500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2393105500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2393105500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2393105500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112679193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112679193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112679193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112679193                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000343                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000343                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61928.564035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61928.564035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61928.564035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61928.564035                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36155                       # number of writebacks
system.cpu1.icache.writebacks::total            36155                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2488                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2488                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2488                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2488                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36155                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36155                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36155                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36155                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2216364000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2216364000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2216364000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2216364000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61301.728668                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61301.728668                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61301.728668                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61301.728668                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36155                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112640550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112640550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2393105500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2393105500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112679193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112679193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61928.564035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61928.564035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2488                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2488                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36155                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36155                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2216364000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2216364000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61301.728668                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61301.728668                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113737182                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36187                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3143.039821                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        225394541                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       225394541                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    449376547                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       449376547                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    449376547                       # number of overall hits
system.cpu1.dcache.overall_hits::total      449376547                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    510031890                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     510031890                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    510031890                       # number of overall misses
system.cpu1.dcache.overall_misses::total    510031890                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 40462356989795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 40462356989795                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 40462356989795                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 40462356989795                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    959408437                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    959408437                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    959408437                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    959408437                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.531611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.531611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.531611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.531611                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79332.994236                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79332.994236                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79332.994236                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79332.994236                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9540723300                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1926867                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        198052257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          33655                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.172757                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.253514                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246787138                       # number of writebacks
system.cpu1.dcache.writebacks::total        246787138                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    262982417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    262982417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    262982417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    262982417                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247049473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247049473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247049473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247049473                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23205360413430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23205360413430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23205360413430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23205360413430                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257502                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257502                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93930.013821                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93930.013821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93930.013821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93930.013821                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246786905                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    410464953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      410464953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    483583803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    483583803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 38456569324000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 38456569324000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    894048756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    894048756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.540892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.540892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79524.105409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79524.105409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    240660636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    240660636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242923167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242923167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 22900505455500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 22900505455500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271711                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271711                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94270.570149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94270.570149                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     38911594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      38911594                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26448087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26448087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2005787665795                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2005787665795                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65359681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65359681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404654                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404654                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75838.667114                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75838.667114                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     22321781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     22321781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4126306                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4126306                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 304854957930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 304854957930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73880.841103                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73880.841103                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1445                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1445                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     57487000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     57487000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39783.391003                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39783.391003                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          246                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          246                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3876.016260                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3876.016260                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4071                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4071                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7181                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7181                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.433087                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.433087                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5443.729904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5443.729904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432948                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432948                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4445.480862                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4445.480862                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       490692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       490692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  21091060499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  21091060499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       494345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       494345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42982.279106                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42982.279106                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       490682                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       490682                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  20600368499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  20600368499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992590                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992590                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41983.134696                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41983.134696                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972984                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          697065329                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247294348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.818768                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972984                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2167130624                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2167130624                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6704454153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487240416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29076408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477847266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       913633730                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        232314186                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1217                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          607426                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         612721                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8805524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8805524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185930                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    487054487                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       449323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    745105714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741281366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486944868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19171072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31752516032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4627840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31589398656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63365713600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1159246483                       # Total snoops (count)
system.tol2bus.snoopTraffic                 824497536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1654776391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.257459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.451606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1239308780     74.89%     74.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1              404898693     24.47%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2               10568918      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1654776391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991755080984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373613199788                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225122076                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371711917480                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54513936                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1826558                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
