Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr 16 22:38:32 2023
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.684ns  (logic 4.015ns (70.642%)  route 1.669ns (29.358%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.669     9.449    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.006 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.006    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.684ns  (logic 4.015ns (70.642%)  route 1.669ns (29.358%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDCE (Prop_fdce_C_Q)         0.459     7.780 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.669     9.449    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.006 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.006    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.215ns  (logic 1.640ns (74.010%)  route 0.576ns (25.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.997     3.244    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDCE (Prop_fdce_C_Q)         0.182     3.426 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.576     4.002    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.459 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.459    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.215ns  (logic 1.640ns (74.010%)  route 0.576ns (25.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.997     3.244    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDCE (Prop_fdce_C_Q)         0.182     3.426 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.576     4.002    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.459 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.459    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.233%)  route 0.737ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        -8.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.321ns = ( 107.321 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061   107.321    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419   107.740 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.737   108.478    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X111Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)       -0.270   117.667    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.667    
                         arrival time                        -108.478    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.233%)  route 0.737ns (63.767%))
  Logic Levels:           0  
  Clock Path Skew:        -8.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.321ns = ( 107.321 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061   107.321    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419   107.740 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.737   108.478    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X111Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)       -0.270   117.667    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.667    
                         arrival time                        -108.478    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.237ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.166ns  (logic 0.478ns (40.993%)  route 0.688ns (59.007%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.478   107.719 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.688   108.408    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.215   117.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.645    
                         arrival time                        -108.408    
  -------------------------------------------------------------------
                         slack                                  9.237    

Slack (MET) :             9.237ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.166ns  (logic 0.478ns (40.993%)  route 0.688ns (59.007%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.478   107.719 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.688   108.408    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X103Y99        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.215   117.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.645    
                         arrival time                        -108.408    
  -------------------------------------------------------------------
                         slack                                  9.237    

Slack (MET) :             9.266ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.312ns  (logic 0.478ns (36.444%)  route 0.834ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.478   107.605 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.834   108.439    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.229   117.705    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.705    
                         arrival time                        -108.439    
  -------------------------------------------------------------------
                         slack                                  9.266    

Slack (MET) :             9.266ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.312ns  (logic 0.478ns (36.444%)  route 0.834ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.478   107.605 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.834   108.439    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X108Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.229   117.705    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.705    
                         arrival time                        -108.439    
  -------------------------------------------------------------------
                         slack                                  9.266    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.691%)  route 0.897ns (66.309%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.456   107.775 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.897   108.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.093   118.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        118.015    
                         arrival time                        -108.673    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.691%)  route 0.897ns (66.309%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.456   107.775 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.897   108.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.093   118.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        118.015    
                         arrival time                        -108.673    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.101%)  route 0.626ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.419   107.660 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.626   108.286    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.222   117.638    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.638    
                         arrival time                        -108.286    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.101%)  route 0.626ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.419   107.660 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.626   108.286    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X103Y99        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.222   117.638    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.638    
                         arrival time                        -108.286    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.549%)  route 0.669ns (59.451%))
  Logic Levels:           0  
  Clock Path Skew:        -8.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.321ns = ( 107.321 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061   107.321    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.456   107.777 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.669   108.446    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X113Y98        FDCE (Setup_fdce_C_D)       -0.081   117.856    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.856    
                         arrival time                        -108.446    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.549%)  route 0.669ns (59.451%))
  Logic Levels:           0  
  Clock Path Skew:        -8.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.321ns = ( 107.321 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061   107.321    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.456   107.777 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.669   108.446    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X113Y98        FDCE (Setup_fdce_C_D)       -0.081   117.856    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.856    
                         arrival time                        -108.446    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.831%)  route 0.588ns (53.169%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.518   107.759 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.588   108.348    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.095   117.765    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.765    
                         arrival time                        -108.348    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.831%)  route 0.588ns (53.169%))
  Logic Levels:           0  
  Clock Path Skew:        -8.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.518   107.759 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.588   108.348    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X103Y99        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y99        FDCE (Setup_fdce_C_D)       -0.095   117.765    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.765    
                         arrival time                        -108.348    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.477%)  route 0.794ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.794   108.440    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.061   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -108.440    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.477%)  route 0.794ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.794   108.440    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X108Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.061   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -108.440    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.289ns  (logic 0.518ns (40.173%)  route 0.771ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.771   108.417    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X112Y98        FDCE (Setup_fdce_C_D)       -0.058   117.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.879    
                         arrival time                        -108.417    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.289ns  (logic 0.518ns (40.173%)  route 0.771ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.771   108.417    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X112Y98        FDCE (Setup_fdce_C_D)       -0.058   117.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.879    
                         arrival time                        -108.417    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.681%)  route 0.664ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.664   108.403    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.235   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -108.403    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.681%)  route 0.664ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.664   108.403    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X106Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.235   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -108.403    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.639%)  route 0.665ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.665   108.404    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.233   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.404    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.639%)  route 0.665ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.665   108.404    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X106Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.233   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.404    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.365%)  route 0.624ns (56.635%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 118.639 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.478   107.719 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.624   108.344    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.784   118.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.639    
                         clock uncertainty           -0.605   118.034    
    SLICE_X102Y100       FDCE (Setup_fdce_C_D)       -0.193   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.344    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.365%)  route 0.624ns (56.635%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 118.639 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.478   107.719 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.624   108.344    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X102Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.784   118.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.639    
                         clock uncertainty           -0.605   118.034    
    SLICE_X102Y100       FDCE (Setup_fdce_C_D)       -0.193   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.344    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.651%)  route 0.617ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.478   107.605 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.617   108.223    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.207   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -108.223    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.651%)  route 0.617ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.478   107.605 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.617   108.223    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y98        FDCE (Setup_fdce_C_D)       -0.207   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -108.223    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.090%)  route 0.626ns (59.910%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.626   108.365    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.219   117.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.889    
                         arrival time                        -108.365    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.090%)  route 0.626ns (59.910%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 118.713 - 120.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 107.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059   107.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.419   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.626   108.365    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.858   118.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.713    
                         clock uncertainty           -0.605   118.108    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)       -0.219   117.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.889    
                         arrival time                        -108.365    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.164%)  route 0.651ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 118.639 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.419   107.660 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.651   108.311    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.784   118.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.639    
                         clock uncertainty           -0.605   118.034    
    SLICE_X102Y100       FDCE (Setup_fdce_C_D)       -0.188   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.311    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.164%)  route 0.651ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 118.639 - 120.000 ) 
    Source Clock Delay      (SCD):    7.241ns = ( 107.241 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.981   107.241    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDCE (Prop_fdce_C_Q)         0.419   107.660 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.651   108.311    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X102Y100       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.784   118.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.639    
                         clock uncertainty           -0.605   118.034    
    SLICE_X102Y100       FDCE (Setup_fdce_C_D)       -0.188   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.311    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.541ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.891%)  route 0.631ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.419   107.548 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.631   108.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X110Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)       -0.216   117.721    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.721    
                         arrival time                        -108.180    
  -------------------------------------------------------------------
                         slack                                  9.541    

Slack (MET) :             9.541ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.891%)  route 0.631ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 118.542 - 120.000 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.419   107.548 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.631   108.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X110Y98        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.687   118.542    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y98        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.542    
                         clock uncertainty           -0.605   117.937    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)       -0.216   117.721    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.721    
                         arrival time                        -108.180    
  -------------------------------------------------------------------
                         slack                                  9.541    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 r  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.023ns  (logic 4.387ns (14.612%)  route 25.636ns (85.388%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 38.424 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.718    -0.974    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X76Y27         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.518 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=90, routed)          1.714     1.196    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X68Y10         LUT6 (Prop_lut6_I3_O)        0.124     1.320 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.000     1.320    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X68Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.537 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_6/O
                         net (fo=22, routed)          1.504     3.040    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X71Y29         LUT6 (Prop_lut6_I1_O)        0.299     3.339 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          0.966     4.305    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.116     4.421 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.542     5.963    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.328     6.291 f  i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q[valid]_i_3/O
                         net (fo=3, routed)           1.322     7.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X70Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.737 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_5/O
                         net (fo=139, routed)         1.311     9.048    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.116     9.164 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.468     9.631    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.328     9.959 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_8/O
                         net (fo=1, routed)           1.321    11.281    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X72Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.405 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=35, routed)          1.678    13.083    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2_n_0
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.207 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.204    14.411    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X22Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.535 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.742    16.277    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.124    16.401 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.033    17.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X71Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    17.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X71Y9          MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.609    18.411    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X71Y10         LUT6 (Prop_lut6_I4_O)        0.298    18.709 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.343    19.053    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.177 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.800    19.977    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X83Y12         LUT3 (Prop_lut3_I2_O)        0.124    20.101 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.407    20.508    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X83Y12         LUT5 (Prop_lut5_I0_O)        0.124    20.632 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.514    21.146    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X86Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.270 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.928    22.198    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.322 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.544    22.866    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X69Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.990 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.742    23.731    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124    23.855 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          1.346    25.201    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    25.325 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.605    26.931    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124    27.055 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.994    29.049    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X31Y40         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24649, routed)       1.569    38.424    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X31Y40         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]/C
                         clock pessimism              0.467    38.891    
                         clock uncertainty           -0.089    38.802    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    38.597    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                         -29.049    
  -------------------------------------------------------------------
                         slack                                  9.549    




