Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  8 13:19:02 2023
| Host         : DESKTOP-ODEVEEH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             429 |          156 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |   Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                  |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                  | vs0/fish1_clock1                |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    |                  | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_divider0/CLK | vs0/h_count_next | vs0/v_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_divider0/CLK | vs0/pixel_tick   | vs0/h_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG    | vs0/pixel_tick   | vs0/SR[0]                       |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG    |                  | fish5_clock[31]_i_1_n_0         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG    |                  | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                  | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                  | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                  | fish2_clock[31]_i_1_n_0         |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG    |                  | fish8_clock[31]_i_1_n_0         |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG    |                  | fish1_clock0                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                  | fish4_clock0                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                  | fish7_clock0                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                  | fish9_vclock0                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                  |                                 |               29 |            104 |         3.59 |
|  clk_IBUF_BUFG    |                  | vs0/fish1_clock1                |               79 |            161 |         2.04 |
+-------------------+------------------+---------------------------------+------------------+----------------+--------------+


