v 20080110 1
B 200 300 3200 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 1800 300 1500 1 0 0
{
T 350 1600 5 8 1 1 0 0 1
pinnumber=2
T 350 1600 5 8 0 1 0 2 1
pinseq=2
T 350 1300 5 8 0 1 0 2 1
pintype=pas
T 350 1450 9 8 1 1 0 2 1
pinlabel=G1
}
P 1300 1800 1300 1500 1 0 0
{
T 1350 1600 5 8 1 1 0 0 1
pinnumber=1
T 1350 1600 5 8 0 1 0 2 1
pinseq=1
T 1350 1300 5 8 0 1 0 2 1
pintype=pas
T 1350 1450 9 8 1 1 0 2 1
pinlabel=S1
}
P 2000 1800 2000 1500 1 0 0
{
T 2050 1600 5 8 1 1 0 0 1
pinnumber=4
T 2050 1600 5 8 0 1 0 2 1
pinseq=4
T 2050 1450 9 8 1 1 0 2 1
pinlabel=G2
T 2050 1300 5 8 0 1 0 2 1
pintype=pas
}
P 3000 1800 3000 1500 1 0 0
{
T 3050 1600 5 8 1 1 0 0 1
pinnumber=3
T 3050 1600 5 8 0 1 0 2 1
pinseq=3
T 3050 1450 9 8 1 1 0 2 1
pinlabel=S2
T 3050 1300 5 8 0 1 0 2 1
pintype=pas
}
P 800 0 800 300 1 0 0
{
T 850 100 5 8 1 1 0 0 1
pinnumber=8
T 850 100 5 8 0 1 0 2 1
pinseq=8
T 750 350 9 8 1 1 0 6 1
pinlabel=D1
T 750 500 5 8 0 1 0 6 1
pintype=pas
}
P 1300 0 1300 300 1 0 0
{
T 1350 100 5 8 1 1 0 0 1
pinnumber=7
T 1350 100 5 8 0 1 0 2 1
pinseq=7
T 1350 350 9 8 1 1 0 0 1
pinlabel=D1
T 1350 500 5 8 0 1 0 0 1
pintype=pas
}
P 2500 0 2500 300 1 0 0
{
T 2550 100 5 8 1 1 0 0 1
pinnumber=6
T 2550 100 5 8 0 1 0 2 1
pinseq=6
T 2450 350 9 8 1 1 0 6 1
pinlabel=D2
T 2450 500 5 8 0 1 0 6 1
pintype=pas
}
P 3000 0 3000 300 1 0 0
{
T 3050 100 5 8 1 1 0 0 1
pinnumber=5
T 3050 100 5 8 0 1 0 2 1
pinseq=5
T 3050 350 9 8 1 1 0 0 1
pinlabel=D2
T 3050 500 5 8 0 1 0 0 1
pintype=pas
}
L 600 850 700 900 3 0 0 0 -1 -1
L 600 950 700 900 3 0 0 0 -1 -1
L 550 1175 550 1025 3 0 0 0 -1 -1
L 550 975 550 825 3 0 0 0 -1 -1
L 550 775 550 625 3 0 0 0 -1 -1
L 500 1100 500 700 3 0 0 0 -1 -1
L 550 900 700 900 3 0 0 0 -1 -1
L 700 900 700 1100 3 0 0 0 -1 -1
L 550 1100 800 1100 3 0 0 0 -1 -1
L 550 700 800 700 3 0 0 0 -1 -1
L 2300 850 2400 900 3 0 0 0 -1 -1
L 2300 950 2400 900 3 0 0 0 -1 -1
L 2250 1175 2250 1025 3 0 0 0 -1 -1
L 2250 975 2250 825 3 0 0 0 -1 -1
L 2250 775 2250 625 3 0 0 0 -1 -1
L 2200 1100 2200 700 3 0 0 0 -1 -1
L 2250 900 2400 900 3 0 0 0 -1 -1
L 2400 900 2400 1100 3 0 0 0 -1 -1
L 2250 1100 2500 1100 3 0 0 0 -1 -1
L 2250 700 2500 700 3 0 0 0 -1 -1
L 1100 700 1500 700 3 0 0 0 -1 -1
L 1100 700 1300 1000 3 0 0 0 -1 -1
L 1300 1000 1500 700 3 0 0 0 -1 -1
L 1100 1000 1500 1000 3 0 0 0 -1 -1
L 1300 1100 1300 1000 3 0 0 0 -1 -1
L 1300 700 1300 600 3 0 0 0 -1 -1
L 2800 700 3200 700 3 0 0 0 -1 -1
L 2800 700 3000 1000 3 0 0 0 -1 -1
L 3000 1000 3200 700 3 0 0 0 -1 -1
L 2800 1000 3200 1000 3 0 0 0 -1 -1
L 3000 1100 3000 1000 3 0 0 0 -1 -1
L 3000 700 3000 600 3 0 0 0 -1 -1
L 1300 1100 1300 1500 3 0 0 0 -1 -1
L 500 1100 300 1100 3 0 0 0 -1 -1
L 300 1100 300 1500 3 0 0 0 -1 -1
L 2200 1100 2000 1100 3 0 0 0 -1 -1
L 2000 1100 2000 1500 3 0 0 0 -1 -1
L 1300 1100 800 1100 3 0 0 0 -1 -1
L 800 700 800 300 3 0 0 0 -1 -1
L 800 400 1300 400 3 0 0 0 -1 -1
L 1300 600 1300 300 3 0 0 0 -1 -1
L 2500 700 2500 300 3 0 0 0 -1 -1
L 2500 400 3000 400 3 0 0 0 -1 -1
L 3000 600 3000 300 3 0 0 0 -1 -1
L 3000 1100 3000 1500 3 0 0 0 -1 -1
L 2500 1100 3000 1100 3 0 0 0 -1 -1
T 200 2000 5 10 0 0 0 0 1
device=Si9948AEY
T 200 2200 5 10 0 0 0 0 1
footprint=SO8
T 200 3400 5 10 0 0 0 0 1
documentation=http://www.vishay.com/docs/70759/70759.pdf
T 200 3600 5 10 0 0 0 0 1
description=P-Channel Enhancement-Mode MOSFET Dual
T 100 400 8 10 1 1 90 0 1
refdes=U?
T 200 2400 5 10 0 0 0 0 1
numslots=0
T 200 2795 5 10 0 0 0 0 1
dist-license=GPL
T 200 2995 5 10 0 0 0 0 1
use-license=public domain
T 200 3195 5 10 0 0 0 0 1
author=Wojciech M. Zabolotny <wzab@ise.pw.edu.pl>
T 200 2600 5 10 0 0 0 0 1
symversion=0.1
T 3600 350 9 10 1 0 90 0 1
Si9948AEY
