[2025-09-17 09:02:36] START suite=qualcomm_srv trace=srv452_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv452_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2810802 heartbeat IPC: 3.558 cumulative IPC: 3.558 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5380941 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5380941 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5380942 heartbeat IPC: 3.891 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14843482 heartbeat IPC: 1.057 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24421042 heartbeat IPC: 1.044 cumulative IPC: 1.05 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33958831 heartbeat IPC: 1.048 cumulative IPC: 1.05 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43399656 heartbeat IPC: 1.059 cumulative IPC: 1.052 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 52712018 heartbeat IPC: 1.074 cumulative IPC: 1.056 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 62080938 heartbeat IPC: 1.067 cumulative IPC: 1.058 (Simulation time: 00 hr 08 min 41 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv452_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 71328673 heartbeat IPC: 1.081 cumulative IPC: 1.061 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 80515709 heartbeat IPC: 1.088 cumulative IPC: 1.065 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 89738575 heartbeat IPC: 1.084 cumulative IPC: 1.067 (Simulation time: 00 hr 12 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93704090 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 24 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93704090 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv452_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.067 instructions: 100000002 cycles: 93704090
CPU 0 Branch Prediction Accuracy: 92.25% MPKI: 13.88 Average ROB Occupancy at Mispredict: 29.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05478
BRANCH_INDIRECT: 0.347
BRANCH_CONDITIONAL: 12.24
BRANCH_DIRECT_CALL: 0.375
BRANCH_INDIRECT_CALL: 0.5002
BRANCH_RETURN: 0.3626


====Backend Stall Breakdown====
ROB_STALL: 271147
LQ_STALL: 0
SQ_STALL: 860367


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 121.4478
REPLAY_LOAD: 69.13248
NON_REPLAY_LOAD: 24.33846

== Total ==
ADDR_TRANS: 44207
REPLAY_LOAD: 32354
NON_REPLAY_LOAD: 194586

== Counts ==
ADDR_TRANS: 364
REPLAY_LOAD: 468
NON_REPLAY_LOAD: 7995

cpu0->cpu0_STLB TOTAL        ACCESS:    2140585 HIT:    2111367 MISS:      29218 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2140585 HIT:    2111367 MISS:      29218 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 161.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9367922 HIT:    8302994 MISS:    1064928 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7579371 HIT:    6684304 MISS:     895067 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592708 HIT:     494853 MISS:      97855 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1128412 HIT:    1107163 MISS:      21249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67431 HIT:      16674 MISS:      50757 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.47 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15270000 HIT:    7649297 MISS:    7620703 MSHR_MERGE:    1865131
cpu0->cpu0_L1I LOAD         ACCESS:   15270000 HIT:    7649297 MISS:    7620703 MSHR_MERGE:    1865131
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30108950 HIT:   25912462 MISS:    4196488 MSHR_MERGE:    1712545
cpu0->cpu0_L1D LOAD         ACCESS:   16594596 HIT:   14257931 MISS:    2336665 MSHR_MERGE:     512864
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13441585 HIT:   11649344 MISS:    1792241 MSHR_MERGE:    1199530
cpu0->cpu0_L1D TRANSLATION  ACCESS:      72769 HIT:       5187 MISS:      67582 MSHR_MERGE:        151
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12550911 HIT:   10427593 MISS:    2123318 MSHR_MERGE:    1064725
cpu0->cpu0_ITLB LOAD         ACCESS:   12550911 HIT:   10427593 MISS:    2123318 MSHR_MERGE:    1064725
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.352 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28575421 HIT:   27120907 MISS:    1454514 MSHR_MERGE:     372522
cpu0->cpu0_DTLB LOAD         ACCESS:   28575421 HIT:   27120907 MISS:    1454514 MSHR_MERGE:     372522
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.969 cycles
cpu0->LLC TOTAL        ACCESS:    1213065 HIT:    1117177 MISS:      95888 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     895067 HIT:     827206 MISS:      67861 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      97852 HIT:      88882 MISS:       8970 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     169389 HIT:     168529 MISS:        860 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50757 HIT:      32560 MISS:      18197 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1325
  ROW_BUFFER_MISS:      93676
  AVG DBUS CONGESTED CYCLE: 4.302
Channel 0 WQ ROW_BUFFER_HIT:        950
  ROW_BUFFER_MISS:       6716
  FULL:          0
Channel 0 REFRESHES ISSUED:       7809

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547437       560053        77236        10360
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10         2013         3389         2085
  STLB miss resolved @ L2C                0          715         4994         7499         6183
  STLB miss resolved @ LLC                0          196         6134        15978        12125
  STLB miss resolved @ MEM                0            1         2671         9067        14293

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197884        56193      1398594       151744          809
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2          992          591           84
  STLB miss resolved @ L2C                1          255         2954         1604           42
  STLB miss resolved @ LLC                1           29         2614         2637          104
  STLB miss resolved @ MEM                1            0          498          557          323
[2025-09-17 09:16:00] END   suite=qualcomm_srv trace=srv452_ap (rc=0)
