WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2549042 heartbeat IPC: 3.92305 cumulative IPC: 3.92305 (Simulation time: 0 hr 4 min 11 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2549043 cumulative IPC: 3.92305 (Simulation time: 0 hr 4 min 11 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2549043 (Simulation time: 0 hr 4 min 11 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6871156 heartbeat IPC: 2.31369 cumulative IPC: 2.31369 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11144294 heartbeat IPC: 2.3402 cumulative IPC: 2.32687 (Simulation time: 0 hr 16 min 47 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15399216 heartbeat IPC: 2.35022 cumulative IPC: 2.3346 (Simulation time: 0 hr 22 min 43 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19667145 heartbeat IPC: 2.34306 cumulative IPC: 2.33671 (Simulation time: 0 hr 26 min 16 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26714279 heartbeat IPC: 1.41902 cumulative IPC: 2.06909 (Simulation time: 0 hr 29 min 1 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 24165237 cumulative IPC: 2.06909 (Simulation time: 0 hr 29 min 1 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 24165237 (Simulation time: 0 hr 29 min 1 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.06909 instructions: 50000002 cycles: 24165237
CPU 0 Branch Prediction Accuracy: 91.9718% MPKI: 0.66074 Average ROB Occupancy at Mispredict: 200.335
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.32992
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     323760  HIT:     145665  MISS:     178095
LLC LOAD         ACCESS:     260020  HIT:     109103  MISS:     150917
LLC RFO          ACCESS:      25264  HIT:        586  MISS:      24678
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      34815  HIT:      34799  MISS:         16
LLC TRANSLATION  ACCESS:       3661  HIT:       1177  MISS:       2484
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 722.301 cycles
cpu0_DTLB TOTAL       ACCESS:   16861844  HIT:   13125046  MISS:    3736798
cpu0_DTLB LOAD         ACCESS:   16861844  HIT:   13125046  MISS:    3736798
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.58766 cycles
cpu0_ITLB TOTAL       ACCESS:    5966000  HIT:    5965893  MISS:        107
cpu0_ITLB LOAD         ACCESS:    5966000  HIT:    5965893  MISS:        107
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 228.44 cycles
cpu0_L1D TOTAL       ACCESS:   25822558  HIT:   15220074  MISS:   10602484
cpu0_L1D LOAD         ACCESS:   20654847  HIT:   11293034  MISS:    9361813
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5124961  HIT:    3926921  MISS:    1198040
cpu0_L1D TRANSLATION  ACCESS:      42750  HIT:        119  MISS:      42631
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7527 cycles
cpu0_L1I TOTAL       ACCESS:    8297181  HIT:    6498271  MISS:    1798910
cpu0_L1I LOAD         ACCESS:    8297181  HIT:    6498271  MISS:    1798910
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.64309 cycles
cpu0_L2C TOTAL       ACCESS:    5372015  HIT:    5083052  MISS:     288963
cpu0_L2C LOAD         ACCESS:    4756303  HIT:    4496265  MISS:     260038
cpu0_L2C RFO          ACCESS:     305404  HIT:     280140  MISS:      25264
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     305794  HIT:     305794  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4514  HIT:        853  MISS:       3661
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 465.794 cycles
cpu0_STLB TOTAL       ACCESS:    2216543  HIT:    2213485  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2216543  HIT:    2213485  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 897.118 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      81526
  ROW_BUFFER_MISS:      96553
 AVG DBUS CONGESTED CYCLE:    3.97086
 WQ ROW_BUFFER_HIT:       5217
  ROW_BUFFER_MISS:      29040  FULL:          0

