The demo to check continuity of data stored in SDRAM and later piped out
The Opal Kelly example code was used as backbone code
Run SDRAM_FSM_SDRAM_continuity.py 
For verilog code synthesis, the main module is ramtest.v
