# 2048 generator

This is the simulation of funcionality of square wave signal generator in VHDL. It passed sinthesis and P&R simulation. 
Measured error is writing to txt file.

# Files:

-gen_2048.vhd     
(generator simulation)

-gen_2048_tb.vhd  
(testbench)

-force.do           
(macro file)

-plik_wyjsciowy.txt
(output text file) 





