Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 15:33:48 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the update of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0 (Rev. 10)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 11:27:04 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 11:03:11 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 10:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 09:54:13 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the update of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 19 09:47:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 19:56:26 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 19:27:20 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 17:28:36 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 17:15:55 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_Mult_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_Mult_0_0 (user.org:user:FP_Mult:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 14:06:24 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_multiplier_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_multiplier_1_0 from user.org:user:FP_multiplier:1.0 (Rev. 2) to user.org:user:user:FP_multiplier:1.0 (Rev. 1)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 14:06:24 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FP_multiplier_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FP_multiplier_0_0 from user.org:user:FP_multiplier:1.0 (Rev. 2) to user.org:user:user:FP_multiplier:1.0 (Rev. 1)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the update of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 17)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_1'

1. Summary
----------

SUCCESS in the update of design_1_mig_7series_0_1 (xilinx.com:ip:mig_7series:4.2 (Rev. 2)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 16)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '24.576' has been ignored for IP 'design_1_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name design_1_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {196.585} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {120.953} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {24.576} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {design_1_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.INSERT_VIP {0} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_clk_wiz_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the update of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 39)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_2'

1. Summary
----------

SUCCESS in the update of design_1_axi_gpio_0_2 (xilinx.com:ip:axi_gpio:2.0 (Rev. 37)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:09 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_1'

1. Summary
----------

SUCCESS in the update of design_1_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0 (Rev. 37)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:08 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 37)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_gpio_0_0'. These changes may impact your design.


-Upgrade has removed port 'gpio2_io_i'

-Upgrade has removed port 'gpio2_io_t'

-Upgrade has removed port 'gpio_io_i'

-Upgrade has removed port 'gpio_io_t'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 10:59:08 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_GPIO_IN_0'

1. Summary
----------

SUCCESS in the update of design_1_GPIO_IN_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 37)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:16 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_1_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 4) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:16 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 4) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:16 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 13) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:16 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_mig_7series_0_1 (xilinx.com:ip:mig_7series:4.2) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_xlconcat_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_xlconcat_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 4) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 28) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 17) to (Rev. 21)

2. Upgrade messages
-------------------

Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_0 (xilinx.com:ip:microblaze:11.0) from (Rev. 10) to (Rev. 15)

2. Upgrade messages
-------------------

Set parameter C_DCACHE_BASEADDR to value 0x0000000080000000 (source 'default')
Set parameter C_DCACHE_HIGHADDR to value 0x0000000087FFFFFF (source 'default')
Set parameter C_ICACHE_BASEADDR to value 0x0000000080000000 (source 'default')
Set parameter C_ICACHE_HIGHADDR to value 0x0000000087FFFFFF (source 'default')
Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')
Set parameter C_M_AXI_DP_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_DC_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_IP_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_IC_ADDR_WIDTH to value 32 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 23) to (Rev. 28)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 5) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 12) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 21) to (Rev. 26)

2. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_ilmb_bram_if_cntlr_0'. These changes may impact your design.


-Upgrade has added address block 'SLMB4/Mem'

-Upgrade has added address block 'SLMB5/Mem'

-Upgrade has added address block 'SLMB6/Mem'

-Upgrade has added address block 'SLMB7/Mem'


3. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_generator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_generator_0_0 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 7) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:15 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 12) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 21) to (Rev. 26)

2. Addressing Information
-------------------------

Detected addressing differences while upgrading 'design_1_dlmb_bram_if_cntlr_0'. These changes may impact your design.


-Upgrade has added address block 'SLMB4/Mem'

-Upgrade has added address block 'SLMB5/Mem'

-Upgrade has added address block 'SLMB6/Mem'

-Upgrade has added address block 'SLMB7/Mem'


3. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 11) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 31) to (Rev. 39)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 28) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 28) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_GPIO_OUT_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_GPIO_OUT_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 29) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 10 14:38:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_GPIO_IN_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_GPIO_IN_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 29) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_1_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mig_7series_0_1 from xilinx.com:ip:mig_7series:4.1 to xilinx.com:ip:mig_7series:4.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mig_7series_0_1'. These changes may impact your design.


-Upgraded port 's_axi_araddr' width 27 differs from original width 32

-Upgraded port 's_axi_awaddr' width 27 differs from original width 32







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_xlconcat_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_xlconcat_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:39 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 11) to (Rev. 17)

2. Upgrade messages
-------------------

Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_0 from xilinx.com:ip:microblaze:10.0 (Rev. 7) to xilinx.com:ip:microblaze:11.0 (Rev. 10)

2. Upgrade messages
-------------------

Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 14) to (Rev. 23)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 9) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 21)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_generator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_generator_0_0 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 2) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 9) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 21)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 1) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 21) to (Rev. 31)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:38 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_GPIO_OUT_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_GPIO_OUT_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 19) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Sep 10 10:53:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_GPIO_IN_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_GPIO_IN_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 19) to (Rev. 29)

