// Seed: 1613160243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  input id_15;
  output id_14;
  input id_13;
  input id_12;
  input id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  type_25(
      1, id_8, 1
  );
  logic id_16 = 1;
  logic id_17 = id_6;
  uwire id_18;
  logic id_19, id_20;
  logic id_21;
  logic id_22 = 1;
  logic id_23;
  assign id_18[1'd0] = id_22;
  logic id_24;
  assign id_5 = 1;
endmodule
