# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do hw1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/half_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/five_bit_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module five_bit_adder
# 
# Top level modules:
# 	five_bit_adder
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/mux_2_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/mux_4_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_4_1
# 
# Top level modules:
# 	mux_4_1
# vlog -vlog01compat -work work +incdir+D:/altera/13.1/workspace/hw1 {D:/altera/13.1/workspace/hw1/likeALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module likeALU
# 
# Top level modules:
# 	likeALU
# 
vlog -reportprogress 300 -work work D:/altera/13.1/workspace/hw1/like_alu_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module like_alu_testbench
# 
# Top level modules:
# 	like_alu_testbench
vsim work.like_alu_testbench
# vsim work.like_alu_testbench 
# Loading work.like_alu_testbench
# Loading work.likeALU
# Loading work.five_bit_adder
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux_4_1
# Loading work.mux_2_1
add wave -position insertpoint  \
sim:/like_alu_testbench/a \
sim:/like_alu_testbench/b \
sim:/like_alu_testbench/select \
sim:/like_alu_testbench/result
step -current
# time =  0, a =00000, b=00001, select=00, result=00000
# time = 20, a =00000, b=10001, select=01, result=10001
# time = 40, a =00001, b=00001, select=00, result=00001
# time = 60, a =00000, b=00001, select=01, result=00001
# time = 80, a =00010, b=00001, select=11, result=00011
# time = 100, a =00100, b=11011, select=10, result=11111
# time = 120, a =00111, b=01011, select=10, result=01111
# time = 140, a =01100, b=00100, select=01, result=10000
