{
    "prompt_0": [
        {
            "role": "user",
            "content": "W Transmit register RXR 0x03 8 R Receive register CR 0x04 8 W Command register SR 0x04 8 R Status register 3.2 Register description 3.2.1 Prescale Register This register is used to prescale the SCL clock line. Due to the structure of the I2C interface, the core uses a 5*SCL clock internally. The prescale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the prescale register only when the \u2018EN\u2019 bit is cleared. Example: wb_clk_i = 32MHz, desired SCL = 100KHz ) (3) (631100532hexF decKHzMHzprescale = =\u2212\u2217= Reset value: 0xFFFF 3.2.2 Control register Bit # Access Description 7 RW EN, I2C core enable bit. When set to \u20181\u2019, the core is enabled. When set to \u20180\u2019, the core is disabled. 6 RW IEN, I2C core interrupt enable bit. When set to \u20181\u2019, interrupt is enabled. When set to \u20180\u2019, interrupt is disabled. 5:0 RW Reserved Reset Value: 0x00 OpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 5 of 15 The core responds to new commands only when the \u2018EN\u2019 bit is set. Pending commands are finished. Clear the \u2018EN\u2019 bit only when no transfer is in progress, i.e. after a STOP command, or when the command register has the STO bit set. When halted during a transfer, the core can hang the I 2C bus. 3.2.3 Transmit register Bit # Access Description 7:1 W Next byte to transmit via I2C 0 W In case of a data transfer this bit represent the data\u2019s LSB. In case of a slave address transfer this bit represents the RW bit. \u20181\u2019 = reading from slave \u20180\u2019 = writing to slave Reset value: 0x00 3.2.4 Receive register Bit # Access Description 7:0 R Last byte received via I2C Reset value: 0x00 3.2.5 Command register Bit # Access Description 7 W STA, generate (repeated) start condition 6 W STO, generate stop condition 5 W RD, read from slave 4 W WR, write to slave 3 W ACK, when a receiver, sent ACK (ACK = \u20180\u2019) or NACK (ACK = \u20181\u2019) 2:1 W Reserved 0 W IACK, Interrupt acknowledge. When set, clears a pending interrupt. Reset Value: 0x00 The STA, STO, RD, WR, and IACK bits are cleared automatically. These bits are always read as zeros. OpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 6 of 15 3.2.6 Status register Bit # Access Description 7 R RxACK, Received acknowledge from slave. This flag represents acknowledge from the addressed slave. \u20181\u2019 = No acknowledge received \u20180\u2019 = Acknowledge received 6 R Busy, I2C bus busy \u20181\u2019 after START signal detected \u20180\u2019 after STOP signal detected 5 R AL, Arbitration lost This bit is set when the core lost arbitration. Arbitration is lost when: \u2022 a STOP signal is detected, but non requested \u2022 The master drives SDA high, but SDA is low. See bus-arbitration section for more information. 4:2 R Reserved 1 R TIP, Transfer in progress. \u20181\u2019 when transferring data \u20180\u2019 when transfer complete 0 R IF, Interrupt Flag. This bit\nCommand Controller, the Bit Command Controller and the DataIO Shift Register. All other blocks are used for interfacing or for storing temporary values. 5.1 Clock Generator The Clock Generator generates an internal 4*Fscl clock enable signal that triggers all synchronous elements in the Bit Command Controller. It also handles clock stretching needed by some slaves. 5.2 Byte Command Controller The Byte Command Controller handles I2C traffic at the byte level. It takes data from the Command Register and translates it into sequences based on the transmission of a single byte. By setting the START, STOP, and READ bit in the Command Register, for example, the Byte Command Controller generates a sequence that results in the SCL SDA Prescale Register clock generator Command Register Status Register Byte Command Controller Bit Command Controller WISHBONE Interface Transmit Register Receive Register DataIO Shift Register Fig. 5.1 Internal structure I2C Master Core OpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 11 of 15 generation of a START signal, the reading of a byte from the slave device, and the generation of a STOP signal. It does this by dividing each byte operation into separate bit-operations, which are then sent to the Bit Command Controller. NoIdle state Read / Write bit set ? Yes START bit set ? Yes START signal state No START generated ? No Yes Read bit set ? Yes READ state Byte Read ? No Yes ACK state WRITE state Byte Written ? No YesNo ACK bit Read Written No YesOpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 12 of 15 5.3 Bit Command Controller The Bit Command Controller handles the actual transmission of data and the generation of the specific levels for START, Repeated START, and STOP signals by controlling the SCL and SDA lines. The Byte Command Controller tells the Bit Command Controller which operation has to be performed. For a single byte read, the Bit Command Controller receives 8 separate read commands. Each bit-operation is divided into 5 pieces (idle and A, B, C, and D), except for a STOP operation which is divided into 4 pieces (idle and A, B, and C). Start SCL SDA Rep Start SCL SDA Stop SCL SDA Write SCL SDA Read SCL SDA 5.4 DataIO Shift Register The DataIO Shift Register contains the data associated with the current transfer. During a read action, data is shifted in from the SDA line. After a byte has been read the contents are copied into the Receive Register. During a write action, the Transmit Register\u2019s contents are copied into the DataIO Shift Register and are then transmitted onto the SDA line. A B C DOpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 13 of 15 6 Programming examples Example 1 Write 1 byte of data to a slave. Slave address = 0x51 (b\u201d1010001\u201d) Data to write = 0xAC I2C Sequence: 1) generate start command 2) write slave address + write bit 3) receive acknowledge from slave 4) write data 5) receive acknowledge from slave 6) generate\na STOP or Repeated START signal. To write data to a slave, store the data to be transmitted in the Transmit Register and set the WR bit. To read data from a slave, set the RD bit. During a transfer the core set the TIP flag, indicating that a Transfer is In Progress. When the transfer is done the TIP flag is reset, the IF flag set and, when enabled, an interrupt generated. The Receive Register contains valid data after the IF flag has been set. The user may issue a new write or read command when the TIP flag is reset. 4.2.4 STOP signal The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a low-to-high transition of SDA while SCL is at logical \u20181\u2019. OpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 9 of 15 4.3 Arbitration Procedure 4.3.1 Clock Synchronization The I2C bus is a true multimaster bus that allows more than one master to be connected on it. If two or more masters simultaneously try to control the bus, a clock synchronization procedure determines the bus clock. Because of the wired-AND connection of the I 2C signals a high to low transition affects all devices connected to the bus. Therefore a high to low transition on the SCL line causes all concerned devices to count off their low period. Once a device clock has gone low it will hold the SCL line in that state until the clock high state is reached. Due to the wired-AND connection the SCL line will therefore be held low by the device with the longest low period, and held high by the device with the shortest high period. Start counting low period wait stateStart counting high period SCL1 SCL2 SCLMaster1 SCL Master2 SCL wired-AND SCL 4.3.2 Clock Stretching Slave devices can use the clock synchronization mechanism to slow down the transfer bit rate. After the master has driven SCL low, the slave can drive SCL low for the required period and then release it. If the slave\u2019s SCL low period is greater than the master\u2019s SCL low period, the resulting SCL bus signal low period is stretched, thus inserting wait-states. OpenCores I2C-Master core 7/3/2003 www.opencores.org Rev 0.8 Preliminary 10 of 15 5 Architecture The I2C core is built around four primary blocks; the Clock Generator, the Byte Command Controller, the Bit Command Controller and the DataIO Shift Register. All other blocks are used for interfacing or for storing temporary values. 5.1 Clock Generator The Clock Generator generates an internal 4*Fscl clock enable signal that triggers all synchronous elements in the Bit Command Controller. It also handles clock stretching needed by some slaves. 5.2 Byte Command Controller The Byte Command Controller handles I2C traffic at the byte level. It takes data from the Command Register and translates it into sequences based on the transmission of a single byte. By setting the START, STOP, and READ bit in the\n Write a SystemVerilog module to implement an I2C master controller. The controller should generate proper start and stop conditions, handle data transfers with acknowledgments, and support both write and read operations. The design must include a clock divider to produce the appropriate I2C SCL frequency. The I2C module should have the following interface:\nmodule I2C_driver( input  logic       clk,         // System clock input  logic       rst,         // Asynchronous reset input  logic       I2C_Start,   // Initiate a transaction when high input  logic       RW,          // Read/Write control: 0 for write, 1 for read input  logic [6:0] slave_addr,  // 7-bit I2C slave address input  logic [7:0] data_in,     // Data to be written (for write transactions) inout  logic       I2C_SDA,     // I2C data line (bidirectional) output logic       I2C_SCL,     // I2C clock line output logic [7:0] data_out,    // Data received from slave (for read transactions) output logic       I2C_En,      // Module enable signal (active during transaction) output logic       busy         // Indicates the module is busy with a transaction ); The I2C master controller should operate as follows: Start Condition: When I2C_Start is asserted, generate a start condition on the I2C bus. Addressing: Transmit the 7-bit slave address along with a R/W bit. Data Transfer: For write transactions (RW = 0), send the provided data (data_in) and handle the ACK from the slave. For read transactions (RW = 1), read the data from the slave and output it on data_out while sending the necessary ACK/NACK. Stop Condition: After the data transfer, generate a stop condition on the bus. Clock Generation: Use a clock divider to derive the I2C SCL frequency from the system clock. Control Signals: The module should assert busy during active transactions and deassert it once the transaction is complete. Design your code with clear state machine implementation, proper handling of bidirectional signals (I2C_SDA), and ensure that all I2C protocol timing requirements are met.\n"
        },
        {
            "role": "assistant",
            "content": "```systemverilog\nmodule I2C_driver(\n    input  logic        clk,         // System clock\n    input  logic        rst,         // Asynchronous reset\n    input  logic        I2C_Start,   // Initiate a transaction when high\n    input  logic        RW,          // Read/Write control: 0 for write, 1 for read\n    input  logic [6:0]  slave_addr,  // 7-bit I2C slave address\n    input  logic [7:0]  data_in,     // Data to be written (for write transactions)\n    inout  logic        I2C_SDA,     // I2C data line (bidirectional)\n    output logic        I2C_SCL,     // I2C clock line\n    output logic [7:0]  data_out,    // Data received from slave (for read transactions)\n    output logic        I2C_En,      // Module enable signal (active during transaction)\n    output logic        busy         // Indicates the module is busy with a transaction\n);\n\n    // === Parameters ===\n    parameter SYS_CLK_FREQ = 32_000_000; // System clock frequency in Hz\n    parameter I2C_FREQ     = 100_000;    // Desired I2C SCL frequency in Hz\n\n    // SCL clock divider\n    localparam integer DIVIDER = SYS_CLK_FREQ/(I2C_FREQ*4); // 4 phases per SCL\n    localparam integer DIV_W   = $clog2(DIVIDER);\n\n    // === Internal signals ===\n    logic [DIV_W-1:0] clk_cnt;\n    logic scl_en;           // SCL enable (tick for state machine)\n    logic scl_int;          // Internal SCL (for open-drain)\n    logic sda_out;          // Output value for SDA\n    logic sda_oe;           // Output enable for SDA (0: Z, 1: drive)\n    logic [7:0] shift_reg;  // Data shift register\n    logic [3:0] bit_cnt;    // Bit counter (0-7)\n    logic [7:0] rx_reg;     // Receive register\n    logic ack_bit;          // ACK/NACK bit from slave\n    logic [3:0] state, next_state;\n\n    // === State encoding ===\n    typedef enum logic [3:0] {\n        IDLE        = 4'd0,\n        START       = 4'd1,\n        ADDR        = 4'd2,\n        ADDR_ACK    = 4'd3,\n        WRITE       = 4'd4,\n        WRITE_ACK   = 4'd5,\n        READ        = 4'd6,\n        READ_ACK    = 4'd7,\n        STOP        = 4'd8,\n        DONE        = 4'd9\n    } state_t;\n\n    // === Clock Divider for SCL ===\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            clk_cnt <= 0;\n            scl_en  <= 0;\n        end else begin\n            if (clk_cnt == DIVIDER-1) begin\n                clk_cnt <= 0;\n                scl_en  <= 1;\n            end else begin\n                clk_cnt <= clk_cnt + 1;\n                scl_en  <= 0;\n            end\n        end\n    end\n\n    // === SCL Generation (Open-drain, 4-phase per bit) ===\n    logic [1:0] scl_phase; // 0: SCL low, 1: SCL rising, 2: SCL high, 3: SCL falling\n\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            scl_phase <= 2'd0;\n            scl_int   <= 1'b1;\n        end else if (scl_en && (state != IDLE) && (state != DONE)) begin\n            scl_phase <= scl_phase + 1'b1;\n            if (scl_phase == 2'd0) scl_int <= 1'b0; // SCL low\n            if (scl_phase == 2'd1) scl_int <= 1'b0; // SCL low (setup)\n            if (scl_phase == 2'd2) scl_int <= 1'b1; // SCL high\n            if (scl_phase == 2'd3) scl_int <= 1'b1; // SCL high (hold)\n        end else if (state == IDLE || state == DONE) begin\n            scl_phase <= 2'd0;\n            scl_int   <= 1'b1;\n        end\n    end\n\n    assign I2C_SCL = scl_int;\n\n    // === SDA Tristate Control ===\n    assign I2C_SDA = sda_oe ? sda_out : 1'bz;\n    logic sda_in;\n    assign sda_in = I2C_SDA;\n\n    // === State Machine ===\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            state      <= IDLE;\n            bit_cnt    <= 0;\n            shift_reg  <= 0;\n            rx_reg     <= 0;\n            ack_bit    <= 0;\n            data_out   <= 0;\n        end else if (scl_en) begin\n            state <= next_state;\n            // Bit counter and shift register updates\n            case (state)\n                ADDR, WRITE: if (scl_phase == 2'd3 && bit_cnt != 0) bit_cnt <= bit_cnt - 1;\n                READ:        if (scl_phase == 2'd3 && bit_cnt != 0) bit_cnt <= bit_cnt - 1;\n                default:     bit_cnt <= 3'd7;\n            endcase\n            // Shift register for transmit\n            if (state == ADDR && scl_phase == 2'd3 && bit_cnt != 0)\n                shift_reg <= {shift_reg[6:0], 1'b0};\n            if (state == WRITE && scl_phase == 2'd3 && bit_cnt != 0)\n                shift_reg <= {shift_reg[6:0], 1'b0};\n            // Shift register for receive\n            if (state == READ && scl_phase == 2'd2)\n                rx_reg <= {rx_reg[6:0], sda_in};\n            // Latch received data\n            if (state == READ_ACK && scl_phase == 2'd0)\n                data_out <= rx_reg;\n            // Latch ACK bit\n            if ((state == ADDR_ACK || state == WRITE_ACK) && scl_phase == 2'd2)\n                ack_bit <= sda_in;\n        end\n    end\n\n    // === Next State Logic ===\n    always_comb begin\n        next_state = state;\n        case (state)\n            IDLE:      next_state = (I2C_Start) ? START : IDLE;\n            START:     next_state = (scl_phase == 2'd3) ? ADDR : START;\n            ADDR:      next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? ADDR_ACK : ADDR;\n            ADDR_ACK:  next_state = (scl_phase == 2'd3) ? (RW ? READ : WRITE) : ADDR_ACK;\n            WRITE:     next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? WRITE_ACK : WRITE;\n            WRITE_ACK: next_state = (scl_phase == 2'd3) ? STOP : WRITE_ACK;\n            READ:      next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? READ_ACK : READ;\n            READ_ACK:  next_state = (scl_phase == 2'd3) ? STOP : READ_ACK;\n            STOP:      next_state = (scl_phase == 2'd3) ? DONE : STOP;\n            DONE:      next_state = IDLE;\n            default:   next_state = IDLE;\n        endcase\n    end\n\n    // === SDA Output Control ===\n    always_comb begin\n        sda_oe  = 1'b1; // Default: drive\n        sda_out = 1'b1; // Default: high (open-drain)\n        case (state)\n            IDLE: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n            START: begin\n                // Generate start: SDA goes low while SCL is high\n                if (scl_phase == 2'd0) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end else if (scl_phase == 2'd1) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end else begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end\n            end\n            ADDR: begin\n                // Send address + RW\n                sda_oe  = 1'b1;\n                sda_out = shift_reg[7];\n            end\n            ADDR_ACK: begin\n                // Release SDA for ACK from slave\n                sda_oe  = 1'b0;\n            end\n            WRITE: begin\n                // Send data\n                sda_oe  = 1'b1;\n                sda_out = shift_reg[7];\n            end\n            WRITE_ACK: begin\n                // Release SDA for ACK from slave\n                sda_oe  = 1'b0;\n            end\n            READ: begin\n                // Release SDA for slave to drive data\n                sda_oe  = 1'b0;\n            end\n            READ_ACK: begin\n                // Send NACK after last byte (single byte read: NACK)\n                sda_oe  = 1'b1;\n                sda_out = 1'b1; // NACK\n            end\n            STOP: begin\n                // Generate stop: SDA goes high while SCL is high\n                if (scl_phase == 2'd0) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end else if (scl_phase == 2'd2) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end else begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end\n            end\n            DONE: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n            default: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n        endcase\n    end\n\n    // === Shift Register Load ===\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            shift_reg <= 8'd0;\n        end else if (state == START && scl_phase == 2'd0) begin\n            // Load address + RW\n            shift_reg <= {slave_addr, RW};\n        end else if (state == ADDR_ACK && scl_phase == 2'd0 && !RW) begin\n            // Load data for write\n            shift_reg <= data_in;\n        end\n    end\n\n    // === Output signals ===\n    assign I2C_En = (state != IDLE && state != DONE);\n    assign busy   = (state != IDLE && state != DONE);\n\nendmodule\n```\n\n**Notes:**\n- The SCL is generated as an open-drain signal, with 4 phases per bit for proper I2C timing (low, setup, high, hold).\n- The SDA line is bidirectional and controlled via `sda_oe` (output enable) and `sda_out` (output value).\n- The state machine covers all protocol steps: start, address, data, ACK/NACK, stop.\n- For simplicity, only single-byte read/write is implemented. For multi-byte, extend the state machine.\n- The module asserts `busy` and `I2C_En` during active transactions.\n- The clock divider is parameterized for easy adjustment to different system/I2C frequencies.\n- All timing is synchronous to the system clock; actual I2C timing depends on the divider and system clock.\n- This code assumes external pull-ups on SDA/SCL as per I2C standard."
        },
        {
            "role": "user",
            "content": "Refine the following code to fix these errors:\n\n[18]     N.A        W415                                   Error           ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  110     10    Signal 'I2C_driver.shift_reg[7:0]' has multiple simultaneous drivers\n[7]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  219     10    Write-Write Race for signal shift_reg (assignments on line 219 and line 110)\n[8]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  219     10    Write-Write Race for signal shift_reg (assignments on line 219 and line 112)\n[9]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  222     10    Write-Write Race for signal shift_reg (assignments on line 222 and line 96)\n[A]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  222     10    Write-Write Race for signal shift_reg (assignments on line 222 and line 110)\n[B]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  222     10    Write-Write Race for signal shift_reg (assignments on line 222 and line 112)\n[C]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  225     10    Write-Write Race for signal shift_reg (assignments on line 225 and line 96)\n[D]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  225     10    Write-Write Race for signal shift_reg (assignments on line 225 and line 110)\n[E]      N.A        sim_race02         WriteWriteRace      Warning         ../../code/i2c/gpt-4.1/I2C_driver_code_0_RAGTrue.sv                                  225     10    Write-Write Race for signal shift_reg (assignments on line 225 and line 112). Correct the entire code. Give full code as the output."
        }
    ],
    "answer_0": "The root cause of your errors is that `shift_reg` is being assigned in **multiple always blocks** (or in multiple places within the same always block, but under different conditions that can overlap), which is illegal in synthesizable SystemVerilog and causes simulation races.\n\n**How to fix:**\n- All assignments to a given register (like `shift_reg`) must be in a **single always_ff block**.\n- Use a single always_ff block for all sequential logic, and use a case statement to control when and how `shift_reg` is updated.\n\nBelow is the **corrected code**.  \n**Key changes:**\n- All assignments to `shift_reg` are now in one always_ff block.\n- The bit counter is also handled in the same block for clarity.\n- The state machine and all sequential logic are unified.\n- The code is cleaned up for clarity and correctness.\n\n---\n\n```systemverilog\nmodule I2C_driver(\n    input  logic        clk,         // System clock\n    input  logic        rst,         // Asynchronous reset\n    input  logic        I2C_Start,   // Initiate a transaction when high\n    input  logic        RW,          // Read/Write control: 0 for write, 1 for read\n    input  logic [6:0]  slave_addr,  // 7-bit I2C slave address\n    input  logic [7:0]  data_in,     // Data to be written (for write transactions)\n    inout  logic        I2C_SDA,     // I2C data line (bidirectional)\n    output logic        I2C_SCL,     // I2C clock line\n    output logic [7:0]  data_out,    // Data received from slave (for read transactions)\n    output logic        I2C_En,      // Module enable signal (active during transaction)\n    output logic        busy         // Indicates the module is busy with a transaction\n);\n\n    // === Parameters ===\n    parameter SYS_CLK_FREQ = 32_000_000; // System clock frequency in Hz\n    parameter I2C_FREQ     = 100_000;    // Desired I2C SCL frequency in Hz\n\n    // SCL clock divider\n    localparam integer DIVIDER = SYS_CLK_FREQ/(I2C_FREQ*4); // 4 phases per SCL\n    localparam integer DIV_W   = $clog2(DIVIDER);\n\n    // === Internal signals ===\n    logic [DIV_W-1:0] clk_cnt;\n    logic scl_en;           // SCL enable (tick for state machine)\n    logic scl_int;          // Internal SCL (for open-drain)\n    logic sda_out;          // Output value for SDA\n    logic sda_oe;           // Output enable for SDA (0: Z, 1: drive)\n    logic [7:0] shift_reg;  // Data shift register\n    logic [2:0] bit_cnt;    // Bit counter (0-7)\n    logic [7:0] rx_reg;     // Receive register\n    logic ack_bit;          // ACK/NACK bit from slave\n    logic [3:0] state, next_state;\n\n    // === State encoding ===\n    typedef enum logic [3:0] {\n        IDLE        = 4'd0,\n        START       = 4'd1,\n        ADDR        = 4'd2,\n        ADDR_ACK    = 4'd3,\n        WRITE       = 4'd4,\n        WRITE_ACK   = 4'd5,\n        READ        = 4'd6,\n        READ_ACK    = 4'd7,\n        STOP        = 4'd8,\n        DONE        = 4'd9\n    } state_t;\n\n    // === Clock Divider for SCL ===\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            clk_cnt <= 0;\n            scl_en  <= 0;\n        end else begin\n            if (clk_cnt == DIVIDER-1) begin\n                clk_cnt <= 0;\n                scl_en  <= 1;\n            end else begin\n                clk_cnt <= clk_cnt + 1;\n                scl_en  <= 0;\n            end\n        end\n    end\n\n    // === SCL Generation (Open-drain, 4-phase per bit) ===\n    logic [1:0] scl_phase; // 0: SCL low, 1: SCL rising, 2: SCL high, 3: SCL falling\n\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            scl_phase <= 2'd0;\n            scl_int   <= 1'b1;\n        end else if (scl_en && (state != IDLE) && (state != DONE)) begin\n            scl_phase <= scl_phase + 1'b1;\n            if (scl_phase == 2'd0) scl_int <= 1'b0; // SCL low\n            if (scl_phase == 2'd1) scl_int <= 1'b0; // SCL low (setup)\n            if (scl_phase == 2'd2) scl_int <= 1'b1; // SCL high\n            if (scl_phase == 2'd3) scl_int <= 1'b1; // SCL high (hold)\n        end else if (state == IDLE || state == DONE) begin\n            scl_phase <= 2'd0;\n            scl_int   <= 1'b1;\n        end\n    end\n\n    assign I2C_SCL = scl_int;\n\n    // === SDA Tristate Control ===\n    assign I2C_SDA = sda_oe ? sda_out : 1'bz;\n    logic sda_in;\n    assign sda_in = I2C_SDA;\n\n    // === State Machine and Sequential Logic ===\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            state      <= IDLE;\n            bit_cnt    <= 3'd7;\n            shift_reg  <= 8'd0;\n            rx_reg     <= 8'd0;\n            ack_bit    <= 1'b0;\n            data_out   <= 8'd0;\n        end else if (scl_en) begin\n            state <= next_state;\n\n            // Default: keep shift_reg and bit_cnt unchanged\n            // Update only in relevant states/phases\n\n            // State transitions and register updates\n            case (state)\n                IDLE: begin\n                    bit_cnt   <= 3'd7;\n                    shift_reg <= 8'd0;\n                end\n                START: begin\n                    if (scl_phase == 2'd0) begin\n                        shift_reg <= {slave_addr, RW};\n                        bit_cnt   <= 3'd7;\n                    end\n                end\n                ADDR: begin\n                    if (scl_phase == 2'd3 && bit_cnt != 0) begin\n                        shift_reg <= {shift_reg[6:0], 1'b0};\n                        bit_cnt   <= bit_cnt - 1'b1;\n                    end\n                end\n                ADDR_ACK: begin\n                    if (scl_phase == 2'd3) begin\n                        if (!RW) begin\n                            shift_reg <= data_in;\n                            bit_cnt   <= 3'd7;\n                        end\n                    end\n                end\n                WRITE: begin\n                    if (scl_phase == 2'd3 && bit_cnt != 0) begin\n                        shift_reg <= {shift_reg[6:0], 1'b0};\n                        bit_cnt   <= bit_cnt - 1'b1;\n                    end\n                end\n                WRITE_ACK: begin\n                    // No update to shift_reg\n                end\n                READ: begin\n                    if (scl_phase == 2'd3 && bit_cnt != 0) begin\n                        bit_cnt <= bit_cnt - 1'b1;\n                    end\n                    if (scl_phase == 2'd2) begin\n                        rx_reg <= {rx_reg[6:0], sda_in};\n                    end\n                end\n                READ_ACK: begin\n                    if (scl_phase == 2'd0) begin\n                        data_out <= rx_reg;\n                    end\n                end\n                STOP: begin\n                    // No update to shift_reg\n                end\n                DONE: begin\n                    // No update to shift_reg\n                end\n                default: begin\n                    // No update to shift_reg\n                end\n            endcase\n\n            // Latch ACK bit\n            if ((state == ADDR_ACK || state == WRITE_ACK) && scl_phase == 2'd2)\n                ack_bit <= sda_in;\n        end\n    end\n\n    // === Next State Logic ===\n    always_comb begin\n        next_state = state;\n        case (state)\n            IDLE:      next_state = (I2C_Start) ? START : IDLE;\n            START:     next_state = (scl_phase == 2'd3) ? ADDR : START;\n            ADDR:      next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? ADDR_ACK : ADDR;\n            ADDR_ACK:  next_state = (scl_phase == 2'd3) ? (RW ? READ : WRITE) : ADDR_ACK;\n            WRITE:     next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? WRITE_ACK : WRITE;\n            WRITE_ACK: next_state = (scl_phase == 2'd3) ? STOP : WRITE_ACK;\n            READ:      next_state = (scl_phase == 2'd3 && bit_cnt == 0) ? READ_ACK : READ;\n            READ_ACK:  next_state = (scl_phase == 2'd3) ? STOP : READ_ACK;\n            STOP:      next_state = (scl_phase == 2'd3) ? DONE : STOP;\n            DONE:      next_state = IDLE;\n            default:   next_state = IDLE;\n        endcase\n    end\n\n    // === SDA Output Control ===\n    always_comb begin\n        sda_oe  = 1'b1; // Default: drive\n        sda_out = 1'b1; // Default: high (open-drain)\n        case (state)\n            IDLE: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n            START: begin\n                // Generate start: SDA goes low while SCL is high\n                if (scl_phase == 2'd0) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end else if (scl_phase == 2'd1) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end else begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end\n            end\n            ADDR: begin\n                // Send address + RW\n                sda_oe  = 1'b1;\n                sda_out = shift_reg[7];\n            end\n            ADDR_ACK: begin\n                // Release SDA for ACK from slave\n                sda_oe  = 1'b0;\n            end\n            WRITE: begin\n                // Send data\n                sda_oe  = 1'b1;\n                sda_out = shift_reg[7];\n            end\n            WRITE_ACK: begin\n                // Release SDA for ACK from slave\n                sda_oe  = 1'b0;\n            end\n            READ: begin\n                // Release SDA for slave to drive data\n                sda_oe  = 1'b0;\n            end\n            READ_ACK: begin\n                // Send NACK after last byte (single byte read: NACK)\n                sda_oe  = 1'b1;\n                sda_out = 1'b1; // NACK\n            end\n            STOP: begin\n                // Generate stop: SDA goes high while SCL is high\n                if (scl_phase == 2'd0) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b0;\n                end else if (scl_phase == 2'd2) begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end else begin\n                    sda_oe  = 1'b1;\n                    sda_out = 1'b1;\n                end\n            end\n            DONE: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n            default: begin\n                sda_oe  = 1'b1;\n                sda_out = 1'b1;\n            end\n        endcase\n    end\n\n    // === Output signals ===\n    assign I2C_En = (state != IDLE && state != DONE);\n    assign busy   = (state != IDLE && state != DONE);\n\nendmodule\n```\n\n---\n\n**Summary of the fix:**  \nAll assignments to `shift_reg` are now in a single always_ff block, and only one assignment per clock edge is possible. This eliminates all multiple driver and race warnings/errors.  \n**This is the correct, synthesizable, and race-free version.**"
}
