/***********************license start***************
 * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights
 * reserved.
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.

 *   * Neither the name of Cavium Inc. nor the names of
 *     its contributors may be used to endorse or promote products
 *     derived from this software without specific prior written
 *     permission.

 * This Software, including technical data, may be subject to U.S. export  control
 * laws, including the U.S. Export Administration Act and its  associated
 * regulations, and may be subject to export or import  regulations in other
 * countries.

 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
 * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
 * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
 * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
 * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
 * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
 ***********************license end**************************************/


/**
 * cvmx-zip-defs.h
 *
 * Configuration and status register (CSR) type definitions for
 * Octeon zip.
 *
 * This file is auto generated. Do not edit.
 *
 * <hr>$Revision$<hr>
 *
 */
#ifndef __CVMX_ZIP_DEFS_H__
#define __CVMX_ZIP_DEFS_H__

#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CMD_BIST_RESULT CVMX_ZIP_CMD_BIST_RESULT_FUNC()
static inline uint64_t CVMX_ZIP_CMD_BIST_RESULT_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_CMD_BIST_RESULT not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000080ull);
}
#else
#define CVMX_ZIP_CMD_BIST_RESULT (CVMX_ADD_IO_SEG(0x0001180038000080ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CMD_BUF CVMX_ZIP_CMD_BUF_FUNC()
static inline uint64_t CVMX_ZIP_CMD_BUF_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_CMD_BUF not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000008ull);
}
#else
#define CVMX_ZIP_CMD_BUF (CVMX_ADD_IO_SEG(0x0001180038000008ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CMD_CTL CVMX_ZIP_CMD_CTL_FUNC()
static inline uint64_t CVMX_ZIP_CMD_CTL_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_CMD_CTL not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000000ull);
}
#else
#define CVMX_ZIP_CMD_CTL (CVMX_ADD_IO_SEG(0x0001180038000000ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CONSTANTS CVMX_ZIP_CONSTANTS_FUNC()
static inline uint64_t CVMX_ZIP_CONSTANTS_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_CONSTANTS not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x00011800380000A0ull);
}
#else
#define CVMX_ZIP_CONSTANTS (CVMX_ADD_IO_SEG(0x00011800380000A0ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_COREX_BIST_STATUS(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((offset <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset == 0))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 2))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 2)))))
		cvmx_warn("CVMX_ZIP_COREX_BIST_STATUS(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038000520ull) + ((offset) & 3) * 8;
}
#else
#define CVMX_ZIP_COREX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180038000520ull) + ((offset) & 3) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CTL_BIST_STATUS CVMX_ZIP_CTL_BIST_STATUS_FUNC()
static inline uint64_t CVMX_ZIP_CTL_BIST_STATUS_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_CTL_BIST_STATUS not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000510ull);
}
#else
#define CVMX_ZIP_CTL_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001180038000510ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_CTL_CFG CVMX_ZIP_CTL_CFG_FUNC()
static inline uint64_t CVMX_ZIP_CTL_CFG_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_CTL_CFG not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000560ull);
}
#else
#define CVMX_ZIP_CTL_CFG (CVMX_ADD_IO_SEG(0x0001180038000560ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_DBG_COREX_INST(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((offset <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset == 0))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 2))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 2)))))
		cvmx_warn("CVMX_ZIP_DBG_COREX_INST(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038000640ull) + ((offset) & 3) * 8;
}
#else
#define CVMX_ZIP_DBG_COREX_INST(offset) (CVMX_ADD_IO_SEG(0x0001180038000640ull) + ((offset) & 3) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_DBG_COREX_STA(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((offset <= 1))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset == 0))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 2))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 2)))))
		cvmx_warn("CVMX_ZIP_DBG_COREX_STA(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038000680ull) + ((offset) & 3) * 8;
}
#else
#define CVMX_ZIP_DBG_COREX_STA(offset) (CVMX_ADD_IO_SEG(0x0001180038000680ull) + ((offset) & 3) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_DBG_QUEX_STA(unsigned long offset)
{
	switch(cvmx_get_octeon_family()) {
		case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
			if (OCTEON_IS_MODEL(OCTEON_CN78XX))
				if ((offset <= 7))
					return CVMX_ADD_IO_SEG(0x0001180038001800ull) + ((offset) & 7) * 8;
			if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
				if ((offset <= 7))
					return CVMX_ADD_IO_SEG(0x0001180038001800ull) + ((offset) & 7) * 8;
		case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
			if ((offset <= 7))
				return CVMX_ADD_IO_SEG(0x0001180038001800ull) + ((offset) & 7) * 8;
			break;
		case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
			if ((offset <= 1))
				return CVMX_ADD_IO_SEG(0x0001180038000600ull) + ((offset) & 1) * 8;
			break;
	}
	cvmx_warn("CVMX_ZIP_DBG_QUEX_STA (offset = %lu) not supported on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001800ull) + ((offset) & 7) * 8;
}
#else
static inline uint64_t CVMX_ZIP_DBG_QUEX_STA(unsigned long offset)
{
	switch(cvmx_get_octeon_family()) {
		case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
			if (OCTEON_IS_MODEL(OCTEON_CN78XX))
				return CVMX_ADD_IO_SEG(0x0001180038001800ull) + (offset) * 8;
			if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
				return CVMX_ADD_IO_SEG(0x0001180038001800ull) + (offset) * 8;
		case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
			return CVMX_ADD_IO_SEG(0x0001180038001800ull) + (offset) * 8;
		case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
			return CVMX_ADD_IO_SEG(0x0001180038000600ull) + (offset) * 8;
	}
	return CVMX_ADD_IO_SEG(0x0001180038001800ull) + (offset) * 8;
}
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_DEBUG0 CVMX_ZIP_DEBUG0_FUNC()
static inline uint64_t CVMX_ZIP_DEBUG0_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_DEBUG0 not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000098ull);
}
#else
#define CVMX_ZIP_DEBUG0 (CVMX_ADD_IO_SEG(0x0001180038000098ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_ECCE_INT CVMX_ZIP_ECCE_INT_FUNC()
static inline uint64_t CVMX_ZIP_ECCE_INT_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_ECCE_INT not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000578ull);
}
#else
#define CVMX_ZIP_ECCE_INT (CVMX_ADD_IO_SEG(0x0001180038000578ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_ECC_CTL CVMX_ZIP_ECC_CTL_FUNC()
static inline uint64_t CVMX_ZIP_ECC_CTL_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_ECC_CTL not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000568ull);
}
#else
#define CVMX_ZIP_ECC_CTL (CVMX_ADD_IO_SEG(0x0001180038000568ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_ECO CVMX_ZIP_ECO_FUNC()
static inline uint64_t CVMX_ZIP_ECO_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX)))
		cvmx_warn("CVMX_ZIP_ECO not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x00011800380005F0ull);
}
#else
#define CVMX_ZIP_ECO (CVMX_ADD_IO_SEG(0x00011800380005F0ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_ERROR CVMX_ZIP_ERROR_FUNC()
static inline uint64_t CVMX_ZIP_ERROR_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_ERROR not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000088ull);
}
#else
#define CVMX_ZIP_ERROR (CVMX_ADD_IO_SEG(0x0001180038000088ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_FIFE_INT CVMX_ZIP_FIFE_INT_FUNC()
static inline uint64_t CVMX_ZIP_FIFE_INT_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_FIFE_INT not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000078ull);
}
#else
#define CVMX_ZIP_FIFE_INT (CVMX_ADD_IO_SEG(0x0001180038000078ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_INT_ENA CVMX_ZIP_INT_ENA_FUNC()
static inline uint64_t CVMX_ZIP_INT_ENA_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_INT_ENA not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000580ull);
}
#else
#define CVMX_ZIP_INT_ENA (CVMX_ADD_IO_SEG(0x0001180038000580ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_INT_MASK CVMX_ZIP_INT_MASK_FUNC()
static inline uint64_t CVMX_ZIP_INT_MASK_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN31XX) || OCTEON_IS_MODEL(OCTEON_CN38XX) || OCTEON_IS_MODEL(OCTEON_CN56XX) || OCTEON_IS_MODEL(OCTEON_CN58XX) || OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_INT_MASK not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000090ull);
}
#else
#define CVMX_ZIP_INT_MASK (CVMX_ADD_IO_SEG(0x0001180038000090ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_INT_REG CVMX_ZIP_INT_REG_FUNC()
static inline uint64_t CVMX_ZIP_INT_REG_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX)))
		cvmx_warn("CVMX_ZIP_INT_REG not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000570ull);
}
#else
#define CVMX_ZIP_INT_REG (CVMX_ADD_IO_SEG(0x0001180038000570ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_AURA(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 7)))))
		cvmx_warn("CVMX_ZIP_QUEX_AURA(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001200ull) + ((offset) & 7) * 8;
}
#else
#define CVMX_ZIP_QUEX_AURA(offset) (CVMX_ADD_IO_SEG(0x0001180038001200ull) + ((offset) & 7) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_BUF(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((offset <= 1)))))
		cvmx_warn("CVMX_ZIP_QUEX_BUF(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038000100ull) + ((offset) & 1) * 8;
}
#else
#define CVMX_ZIP_QUEX_BUF(offset) (CVMX_ADD_IO_SEG(0x0001180038000100ull) + ((offset) & 1) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_ECC_ERR_STA(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN68XX) && ((offset <= 1)))))
		cvmx_warn("CVMX_ZIP_QUEX_ECC_ERR_STA(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038000590ull) + ((offset) & 1) * 8;
}
#else
#define CVMX_ZIP_QUEX_ECC_ERR_STA(offset) (CVMX_ADD_IO_SEG(0x0001180038000590ull) + ((offset) & 1) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_ERR_INT(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 7)))))
		cvmx_warn("CVMX_ZIP_QUEX_ERR_INT(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001600ull) + ((offset) & 7) * 8;
}
#else
#define CVMX_ZIP_QUEX_ERR_INT(offset) (CVMX_ADD_IO_SEG(0x0001180038001600ull) + ((offset) & 7) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_GCFG(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 7)))))
		cvmx_warn("CVMX_ZIP_QUEX_GCFG(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001A00ull) + ((offset) & 7) * 8;
}
#else
#define CVMX_ZIP_QUEX_GCFG(offset) (CVMX_ADD_IO_SEG(0x0001180038001A00ull) + ((offset) & 7) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_MAP(unsigned long offset)
{
	switch(cvmx_get_octeon_family()) {
		case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
			if (OCTEON_IS_MODEL(OCTEON_CN78XX))
				if ((offset <= 7))
					return CVMX_ADD_IO_SEG(0x0001180038001400ull) + ((offset) & 7) * 8;
			if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
				if ((offset <= 7))
					return CVMX_ADD_IO_SEG(0x0001180038001400ull) + ((offset) & 7) * 8;
		case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
			if ((offset <= 7))
				return CVMX_ADD_IO_SEG(0x0001180038001400ull) + ((offset) & 7) * 8;
			break;
		case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
			if ((offset <= 1))
				return CVMX_ADD_IO_SEG(0x0001180038000300ull) + ((offset) & 1) * 8;
			break;
	}
	cvmx_warn("CVMX_ZIP_QUEX_MAP (offset = %lu) not supported on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001400ull) + ((offset) & 7) * 8;
}
#else
static inline uint64_t CVMX_ZIP_QUEX_MAP(unsigned long offset)
{
	switch(cvmx_get_octeon_family()) {
		case OCTEON_CN78XX & OCTEON_FAMILY_MASK:
			if (OCTEON_IS_MODEL(OCTEON_CN78XX))
				return CVMX_ADD_IO_SEG(0x0001180038001400ull) + (offset) * 8;
			if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X))
				return CVMX_ADD_IO_SEG(0x0001180038001400ull) + (offset) * 8;
		case OCTEON_CN73XX & OCTEON_FAMILY_MASK:
			return CVMX_ADD_IO_SEG(0x0001180038001400ull) + (offset) * 8;
		case OCTEON_CN68XX & OCTEON_FAMILY_MASK:
			return CVMX_ADD_IO_SEG(0x0001180038000300ull) + (offset) * 8;
	}
	return CVMX_ADD_IO_SEG(0x0001180038001400ull) + (offset) * 8;
}
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
static inline uint64_t CVMX_ZIP_QUEX_SBUF(unsigned long offset)
{
	if (!(
	      (OCTEON_IS_MODEL(OCTEON_CN73XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX) && ((offset <= 7))) ||
	      (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && ((offset <= 7)))))
		cvmx_warn("CVMX_ZIP_QUEX_SBUF(%lu) is invalid on this chip\n", offset);
	return CVMX_ADD_IO_SEG(0x0001180038001000ull) + ((offset) & 7) * 8;
}
#else
#define CVMX_ZIP_QUEX_SBUF(offset) (CVMX_ADD_IO_SEG(0x0001180038001000ull) + ((offset) & 7) * 8)
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_QUE_ENA CVMX_ZIP_QUE_ENA_FUNC()
static inline uint64_t CVMX_ZIP_QUE_ENA_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_QUE_ENA not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000500ull);
}
#else
#define CVMX_ZIP_QUE_ENA (CVMX_ADD_IO_SEG(0x0001180038000500ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_QUE_PRI CVMX_ZIP_QUE_PRI_FUNC()
static inline uint64_t CVMX_ZIP_QUE_PRI_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_QUE_PRI not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000508ull);
}
#else
#define CVMX_ZIP_QUE_PRI (CVMX_ADD_IO_SEG(0x0001180038000508ull))
#endif
#if CVMX_ENABLE_CSR_ADDRESS_CHECKING
#define CVMX_ZIP_THROTTLE CVMX_ZIP_THROTTLE_FUNC()
static inline uint64_t CVMX_ZIP_THROTTLE_FUNC(void)
{
	if (!(OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CN63XX) || OCTEON_IS_MODEL(OCTEON_CN66XX) || OCTEON_IS_MODEL(OCTEON_CN68XX) || OCTEON_IS_MODEL(OCTEON_CN73XX) || OCTEON_IS_MODEL(OCTEON_CN78XX) || OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)))
		cvmx_warn("CVMX_ZIP_THROTTLE not supported on this chip\n");
	return CVMX_ADD_IO_SEG(0x0001180038000010ull);
}
#else
#define CVMX_ZIP_THROTTLE (CVMX_ADD_IO_SEG(0x0001180038000010ull))
#endif

/**
 * cvmx_zip_cmd_bist_result
 *
 * ZIP_CMD_BIST_RESULT =  ZIP Command BIST Result Register
 *
 * Description:
 * This register is a reformatted register with same fields as O63 2.x.
 * The purpose of this register is for software backward compatibility.
 * Some bits are the bist result of combined status of memories (per bit, 0=pass and 1=fail).
 */
union cvmx_zip_cmd_bist_result {
	uint64_t u64;
	struct cvmx_zip_cmd_bist_result_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_57_63               : 7;
	uint64_t zip_core                     : 53; /**< BiST result of the ZIP_CORE memories */
	uint64_t zip_ctl                      : 4;  /**< BiST result of the ZIP_CTL  memories */
#else
	uint64_t zip_ctl                      : 4;
	uint64_t zip_core                     : 53;
	uint64_t reserved_57_63               : 7;
#endif
	} s;
	struct cvmx_zip_cmd_bist_result_cn31xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_31_63               : 33;
	uint64_t zip_core                     : 27; /**< BiST result of the ZIP_CORE memories */
	uint64_t zip_ctl                      : 4;  /**< BiST result of the ZIP_CTL  memories */
#else
	uint64_t zip_ctl                      : 4;
	uint64_t zip_core                     : 27;
	uint64_t reserved_31_63               : 33;
#endif
	} cn31xx;
	struct cvmx_zip_cmd_bist_result_cn31xx cn38xx;
	struct cvmx_zip_cmd_bist_result_cn31xx cn38xxp2;
	struct cvmx_zip_cmd_bist_result_cn31xx cn56xx;
	struct cvmx_zip_cmd_bist_result_cn31xx cn56xxp1;
	struct cvmx_zip_cmd_bist_result_cn31xx cn58xx;
	struct cvmx_zip_cmd_bist_result_cn31xx cn58xxp1;
	struct cvmx_zip_cmd_bist_result_s     cn61xx;
	struct cvmx_zip_cmd_bist_result_s     cn63xx;
	struct cvmx_zip_cmd_bist_result_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_43_63               : 21;
	uint64_t zip_core                     : 39; /**< BiST result of the ZIP_CORE memories */
	uint64_t zip_ctl                      : 4;  /**< BiST result of the ZIP_CTL  memories */
#else
	uint64_t zip_ctl                      : 4;
	uint64_t zip_core                     : 39;
	uint64_t reserved_43_63               : 21;
#endif
	} cn63xxp1;
	struct cvmx_zip_cmd_bist_result_s     cn66xx;
	struct cvmx_zip_cmd_bist_result_s     cn68xx;
	struct cvmx_zip_cmd_bist_result_s     cn68xxp1;
};
typedef union cvmx_zip_cmd_bist_result cvmx_zip_cmd_bist_result_t;

/**
 * cvmx_zip_cmd_buf
 *
 * ZIP_CMD_BUF =  ZIP Command Buffer Parameter Register
 *
 * Description:
 * This is an alias to ZIP_QUE0_BUF. The purpose of this register is for software backward compatibility.
 * This register set the buffer parameters for the instruction queue 0.
 */
union cvmx_zip_cmd_buf {
	uint64_t u64;
	struct cvmx_zip_cmd_buf_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_58_63               : 6;
	uint64_t dwb                          : 9;  /**< Number of DontWriteBacks */
	uint64_t pool                         : 3;  /**< Free list used to free command buffer segments */
	uint64_t size                         : 13; /**< Number of uint64s per command buffer segment */
	uint64_t ptr                          : 33; /**< Initial command buffer pointer[39:7] (128B-aligned) */
#else
	uint64_t ptr                          : 33;
	uint64_t size                         : 13;
	uint64_t pool                         : 3;
	uint64_t dwb                          : 9;
	uint64_t reserved_58_63               : 6;
#endif
	} s;
	struct cvmx_zip_cmd_buf_s             cn31xx;
	struct cvmx_zip_cmd_buf_s             cn38xx;
	struct cvmx_zip_cmd_buf_s             cn38xxp2;
	struct cvmx_zip_cmd_buf_s             cn56xx;
	struct cvmx_zip_cmd_buf_s             cn56xxp1;
	struct cvmx_zip_cmd_buf_s             cn58xx;
	struct cvmx_zip_cmd_buf_s             cn58xxp1;
	struct cvmx_zip_cmd_buf_s             cn61xx;
	struct cvmx_zip_cmd_buf_s             cn63xx;
	struct cvmx_zip_cmd_buf_s             cn63xxp1;
	struct cvmx_zip_cmd_buf_s             cn66xx;
	struct cvmx_zip_cmd_buf_s             cn68xx;
	struct cvmx_zip_cmd_buf_s             cn68xxp1;
};
typedef union cvmx_zip_cmd_buf cvmx_zip_cmd_buf_t;

/**
 * cvmx_zip_cmd_ctl
 *
 * This register controls clock and reset.
 *
 */
union cvmx_zip_cmd_ctl {
	uint64_t u64;
	struct cvmx_zip_cmd_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_2_63                : 62;
	uint64_t forceclk                     : 1;  /**< When this bit is set to 1, it forces ZIP clocks on. */
	uint64_t reset                        : 1;  /**< Reset one-shot pulse to reset ZIP subsystem. */
#else
	uint64_t reset                        : 1;
	uint64_t forceclk                     : 1;
	uint64_t reserved_2_63                : 62;
#endif
	} s;
	struct cvmx_zip_cmd_ctl_s             cn31xx;
	struct cvmx_zip_cmd_ctl_s             cn38xx;
	struct cvmx_zip_cmd_ctl_s             cn38xxp2;
	struct cvmx_zip_cmd_ctl_s             cn56xx;
	struct cvmx_zip_cmd_ctl_s             cn56xxp1;
	struct cvmx_zip_cmd_ctl_s             cn58xx;
	struct cvmx_zip_cmd_ctl_s             cn58xxp1;
	struct cvmx_zip_cmd_ctl_s             cn61xx;
	struct cvmx_zip_cmd_ctl_s             cn63xx;
	struct cvmx_zip_cmd_ctl_s             cn63xxp1;
	struct cvmx_zip_cmd_ctl_s             cn66xx;
	struct cvmx_zip_cmd_ctl_s             cn68xx;
	struct cvmx_zip_cmd_ctl_s             cn68xxp1;
	struct cvmx_zip_cmd_ctl_s             cn73xx;
	struct cvmx_zip_cmd_ctl_s             cn78xx;
	struct cvmx_zip_cmd_ctl_s             cn78xxp1;
};
typedef union cvmx_zip_cmd_ctl cvmx_zip_cmd_ctl_t;

/**
 * cvmx_zip_constants
 *
 * This register contains all of the current implementation-related parameters of the zip core in
 * this chip.
 */
union cvmx_zip_constants {
	uint64_t u64;
	struct cvmx_zip_constants_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t nexec                        : 8;  /**< Number of available ZIP executive units. If zip is disabled, this field is 0. */
	uint64_t reserved_49_55               : 7;
	uint64_t syncflush_capable            : 1;  /**< Sync flush supported: 1 = supported, 0 = not supported. */
	uint64_t depth                        : 16; /**< Maximum search depth for compression. */
	uint64_t onfsize                      : 12; /**< Output near full threshold, in bytes. */
	uint64_t ctxsize                      : 12; /**< Decompression context size in bytes. */
	uint64_t reserved_1_7                 : 7;
	uint64_t disabled                     : 1;  /**< Disable. 1 = ZIP is disabled, 0 = ZIP is enabled. */
#else
	uint64_t disabled                     : 1;
	uint64_t reserved_1_7                 : 7;
	uint64_t ctxsize                      : 12;
	uint64_t onfsize                      : 12;
	uint64_t depth                        : 16;
	uint64_t syncflush_capable            : 1;
	uint64_t reserved_49_55               : 7;
	uint64_t nexec                        : 8;
#endif
	} s;
	struct cvmx_zip_constants_cn31xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_48_63               : 16;
	uint64_t depth                        : 16; /**< Maximum search depth for compression */
	uint64_t onfsize                      : 12; /**< Output near full threshhold in bytes */
	uint64_t ctxsize                      : 12; /**< Context size in bytes */
	uint64_t reserved_1_7                 : 7;
	uint64_t disabled                     : 1;  /**< 1=zip unit isdisabled, 0=zip unit not disabled */
#else
	uint64_t disabled                     : 1;
	uint64_t reserved_1_7                 : 7;
	uint64_t ctxsize                      : 12;
	uint64_t onfsize                      : 12;
	uint64_t depth                        : 16;
	uint64_t reserved_48_63               : 16;
#endif
	} cn31xx;
	struct cvmx_zip_constants_cn31xx      cn38xx;
	struct cvmx_zip_constants_cn31xx      cn38xxp2;
	struct cvmx_zip_constants_cn31xx      cn56xx;
	struct cvmx_zip_constants_cn31xx      cn56xxp1;
	struct cvmx_zip_constants_cn31xx      cn58xx;
	struct cvmx_zip_constants_cn31xx      cn58xxp1;
	struct cvmx_zip_constants_s           cn61xx;
	struct cvmx_zip_constants_cn31xx      cn63xx;
	struct cvmx_zip_constants_cn31xx      cn63xxp1;
	struct cvmx_zip_constants_s           cn66xx;
	struct cvmx_zip_constants_s           cn68xx;
	struct cvmx_zip_constants_cn31xx      cn68xxp1;
	struct cvmx_zip_constants_s           cn73xx;
	struct cvmx_zip_constants_s           cn78xx;
	struct cvmx_zip_constants_s           cn78xxp1;
};
typedef union cvmx_zip_constants cvmx_zip_constants_t;

/**
 * cvmx_zip_core#_bist_status
 *
 * These register have the BIST status of memories in zip cores. Each bit is the BIST result of
 * an individual memory (per bit, 0 = pass and 1 = fail).
 */
union cvmx_zip_corex_bist_status {
	uint64_t u64;
	struct cvmx_zip_corex_bist_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_53_63               : 11;
	uint64_t bstatus                      : 53; /**< BIST result of the ZIP_CORE memories. */
#else
	uint64_t bstatus                      : 53;
	uint64_t reserved_53_63               : 11;
#endif
	} s;
	struct cvmx_zip_corex_bist_status_s   cn68xx;
	struct cvmx_zip_corex_bist_status_s   cn68xxp1;
	struct cvmx_zip_corex_bist_status_s   cn73xx;
	struct cvmx_zip_corex_bist_status_s   cn78xx;
	struct cvmx_zip_corex_bist_status_s   cn78xxp1;
};
typedef union cvmx_zip_corex_bist_status cvmx_zip_corex_bist_status_t;

/**
 * cvmx_zip_ctl_bist_status
 *
 * This register has the BIST status of memories in ZIP CTL (instruction buffer, G/S pointer
 * FIFO, input data buffer, output data buffers). Each bit is the BIST result of an individual
 * memory (per bit, 0 = pass and 1 = fail).
 */
union cvmx_zip_ctl_bist_status {
	uint64_t u64;
	struct cvmx_zip_ctl_bist_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_9_63                : 55;
	uint64_t bstatus                      : 9;  /**< BIST result of the memories. */
#else
	uint64_t bstatus                      : 9;
	uint64_t reserved_9_63                : 55;
#endif
	} s;
	struct cvmx_zip_ctl_bist_status_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_7_63                : 57;
	uint64_t bstatus                      : 7;  /**< BIST result of the memories */
#else
	uint64_t bstatus                      : 7;
	uint64_t reserved_7_63                : 57;
#endif
	} cn68xx;
	struct cvmx_zip_ctl_bist_status_cn68xx cn68xxp1;
	struct cvmx_zip_ctl_bist_status_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_5_63                : 59;
	uint64_t bstatus                      : 5;  /**< BIST result of the memories. */
#else
	uint64_t bstatus                      : 5;
	uint64_t reserved_5_63                : 59;
#endif
	} cn73xx;
	struct cvmx_zip_ctl_bist_status_s     cn78xx;
	struct cvmx_zip_ctl_bist_status_s     cn78xxp1;
};
typedef union cvmx_zip_ctl_bist_status cvmx_zip_ctl_bist_status_t;

/**
 * cvmx_zip_ctl_cfg
 *
 * This register controls the behavior of the ZIP DMA engines. It is recommended to keep default
 * values for normal operation. Changing the values of the fields may be useful for diagnostics.
 */
union cvmx_zip_ctl_cfg {
	uint64_t u64;
	struct cvmx_zip_ctl_cfg_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_36_63               : 28;
	uint64_t idtf                         : 4;  /**< Input Data Tag FIFOs (per core) credits <= 8. */
	uint64_t reserved_2_31                : 30;
	uint64_t busy                         : 1;  /**< 1: ZIP system is busy; 0: ZIP system is idle. */
	uint64_t lmod                         : 1;  /**< Legacy mode. */
#else
	uint64_t lmod                         : 1;
	uint64_t busy                         : 1;
	uint64_t reserved_2_31                : 30;
	uint64_t idtf                         : 4;
	uint64_t reserved_36_63               : 28;
#endif
	} s;
	struct cvmx_zip_ctl_cfg_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_27_63               : 37;
	uint64_t ildf                         : 3;  /**< Instruction Load Command FIFO Credits <= 4 */
	uint64_t reserved_22_23               : 2;
	uint64_t iprf                         : 2;  /**< Instruction Page Return Cmd FIFO Credits <= 2 */
	uint64_t reserved_19_19               : 1;
	uint64_t gstf                         : 3;  /**< G/S Tag FIFO Credits <= 4 */
	uint64_t reserved_15_15               : 1;
	uint64_t stcf                         : 3;  /**< Store Command FIFO Credits <= 4 */
	uint64_t reserved_11_11               : 1;
	uint64_t ldf                          : 3;  /**< Load Cmd FIFO Credits <= 4 */
	uint64_t reserved_6_7                 : 2;
	uint64_t wkqf                         : 2;  /**< WorkQueue FIFO Credits <= 2 */
	uint64_t reserved_2_3                 : 2;
	uint64_t busy                         : 1;  /**< 1: ZIP system is busy; 0: ZIP system is idle. */
	uint64_t lmod                         : 1;  /**< Legacy Mode. */
#else
	uint64_t lmod                         : 1;
	uint64_t busy                         : 1;
	uint64_t reserved_2_3                 : 2;
	uint64_t wkqf                         : 2;
	uint64_t reserved_6_7                 : 2;
	uint64_t ldf                          : 3;
	uint64_t reserved_11_11               : 1;
	uint64_t stcf                         : 3;
	uint64_t reserved_15_15               : 1;
	uint64_t gstf                         : 3;
	uint64_t reserved_19_19               : 1;
	uint64_t iprf                         : 2;
	uint64_t reserved_22_23               : 2;
	uint64_t ildf                         : 3;
	uint64_t reserved_27_63               : 37;
#endif
	} cn68xx;
	struct cvmx_zip_ctl_cfg_cn68xx        cn68xxp1;
	struct cvmx_zip_ctl_cfg_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_52_63               : 12;
	uint64_t ildf                         : 4;  /**< Instruction load command FIFO credits <= 8. */
	uint64_t reserved_43_47               : 5;
	uint64_t iprf                         : 3;  /**< Instruction Page Return Command FIFO credits <= 4. */
	uint64_t reserved_36_39               : 4;
	uint64_t idtf                         : 4;  /**< Input Data Tag FIFOs (per core) credits <= 8. */
	uint64_t reserved_27_31               : 5;
	uint64_t stcf                         : 3;  /**< Store command FIFO credits <= 4. */
	uint64_t reserved_19_23               : 5;
	uint64_t ldf                          : 3;  /**< Load command FIFO credits <= 4. */
	uint64_t reserved_11_15               : 5;
	uint64_t wkqf                         : 3;  /**< WorkQueue FIFO credits <= 4. */
	uint64_t reserved_2_7                 : 6;
	uint64_t busy                         : 1;  /**< 1: ZIP system is busy; 0: ZIP system is idle. */
	uint64_t lmod                         : 1;  /**< Legacy mode. */
#else
	uint64_t lmod                         : 1;
	uint64_t busy                         : 1;
	uint64_t reserved_2_7                 : 6;
	uint64_t wkqf                         : 3;
	uint64_t reserved_11_15               : 5;
	uint64_t ldf                          : 3;
	uint64_t reserved_19_23               : 5;
	uint64_t stcf                         : 3;
	uint64_t reserved_27_31               : 5;
	uint64_t idtf                         : 4;
	uint64_t reserved_36_39               : 4;
	uint64_t iprf                         : 3;
	uint64_t reserved_43_47               : 5;
	uint64_t ildf                         : 4;
	uint64_t reserved_52_63               : 12;
#endif
	} cn73xx;
	struct cvmx_zip_ctl_cfg_cn73xx        cn78xx;
	struct cvmx_zip_ctl_cfg_cn73xx        cn78xxp1;
};
typedef union cvmx_zip_ctl_cfg cvmx_zip_ctl_cfg_t;

/**
 * cvmx_zip_dbg_core#_inst
 *
 * These registers reflect the status of the current instruction that the ZIP core is executing
 * or has executed. These registers are only for debug use.
 */
union cvmx_zip_dbg_corex_inst {
	uint64_t u64;
	struct cvmx_zip_dbg_corex_inst_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t busy                         : 1;  /**< Core state. 0 = core is idle; 1 = core is busy. */
	uint64_t reserved_35_62               : 28;
	uint64_t qid                          : 3;  /**< Queue index of instruction executed (BUSY = 0) or being executed (BUSY = 1) on this core. */
	uint64_t iid                          : 32; /**< Instruction index executed (BUSY = 0) or being executed (BUSY = 1) on this core. */
#else
	uint64_t iid                          : 32;
	uint64_t qid                          : 3;
	uint64_t reserved_35_62               : 28;
	uint64_t busy                         : 1;
#endif
	} s;
	struct cvmx_zip_dbg_corex_inst_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t busy                         : 1;  /**< Core State: 1 - Core is busy; 0 - Core is idle */
	uint64_t reserved_33_62               : 30;
	uint64_t qid                          : 1;  /**< Queue Index of instruction executed (BUSY=0) or
                                                         being executed (BUSY=1) on this core */
	uint64_t iid                          : 32; /**< Instruction Index executed (BUSY=0) or being
                                                         executed (BUSY=1) on this core */
#else
	uint64_t iid                          : 32;
	uint64_t qid                          : 1;
	uint64_t reserved_33_62               : 30;
	uint64_t busy                         : 1;
#endif
	} cn68xx;
	struct cvmx_zip_dbg_corex_inst_cn68xx cn68xxp1;
	struct cvmx_zip_dbg_corex_inst_s      cn73xx;
	struct cvmx_zip_dbg_corex_inst_s      cn78xx;
	struct cvmx_zip_dbg_corex_inst_s      cn78xxp1;
};
typedef union cvmx_zip_dbg_corex_inst cvmx_zip_dbg_corex_inst_t;

/**
 * cvmx_zip_dbg_core#_sta
 *
 * These registers reflect the status of the zip cores and are for debug use only.
 *
 */
union cvmx_zip_dbg_corex_sta {
	uint64_t u64;
	struct cvmx_zip_dbg_corex_sta_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t busy                         : 1;  /**< Core state. 0 = core is idle; 1 = core is busy. */
	uint64_t reserved_37_62               : 26;
	uint64_t ist                          : 5;  /**< State of current instruction that is executing. */
	uint64_t nie                          : 32; /**< Number of instructions executed on this core. */
#else
	uint64_t nie                          : 32;
	uint64_t ist                          : 5;
	uint64_t reserved_37_62               : 26;
	uint64_t busy                         : 1;
#endif
	} s;
	struct cvmx_zip_dbg_corex_sta_s       cn68xx;
	struct cvmx_zip_dbg_corex_sta_s       cn68xxp1;
	struct cvmx_zip_dbg_corex_sta_s       cn73xx;
	struct cvmx_zip_dbg_corex_sta_s       cn78xx;
	struct cvmx_zip_dbg_corex_sta_s       cn78xxp1;
};
typedef union cvmx_zip_dbg_corex_sta cvmx_zip_dbg_corex_sta_t;

/**
 * cvmx_zip_dbg_que#_sta
 *
 * These registers reflect status of the zip instruction queues and are for debug use only.
 *
 */
union cvmx_zip_dbg_quex_sta {
	uint64_t u64;
	struct cvmx_zip_dbg_quex_sta_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t busy                         : 1;  /**< Queue state. 0 = queue is idle; 1 = queue is busy. */
	uint64_t reserved_52_62               : 11;
	uint64_t cdbc                         : 20; /**< Current doorbell counter */
	uint64_t nii                          : 32; /**< Number of instructions issued from this queue. Reset to 0 when ZIP_QUE(0..7)_SBUF is written. */
#else
	uint64_t nii                          : 32;
	uint64_t cdbc                         : 20;
	uint64_t reserved_52_62               : 11;
	uint64_t busy                         : 1;
#endif
	} s;
	struct cvmx_zip_dbg_quex_sta_s        cn68xx;
	struct cvmx_zip_dbg_quex_sta_s        cn68xxp1;
	struct cvmx_zip_dbg_quex_sta_s        cn73xx;
	struct cvmx_zip_dbg_quex_sta_s        cn78xx;
	struct cvmx_zip_dbg_quex_sta_s        cn78xxp1;
};
typedef union cvmx_zip_dbg_quex_sta cvmx_zip_dbg_quex_sta_t;

/**
 * cvmx_zip_debug0
 *
 * ZIP_DEBUG0 =  ZIP DEBUG Register
 *
 * Description:
 */
union cvmx_zip_debug0 {
	uint64_t u64;
	struct cvmx_zip_debug0_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_30_63               : 34;
	uint64_t asserts                      : 30; /**< FIFO assertion checks */
#else
	uint64_t asserts                      : 30;
	uint64_t reserved_30_63               : 34;
#endif
	} s;
	struct cvmx_zip_debug0_cn31xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_14_63               : 50;
	uint64_t asserts                      : 14; /**< FIFO assertion checks */
#else
	uint64_t asserts                      : 14;
	uint64_t reserved_14_63               : 50;
#endif
	} cn31xx;
	struct cvmx_zip_debug0_cn31xx         cn38xx;
	struct cvmx_zip_debug0_cn31xx         cn38xxp2;
	struct cvmx_zip_debug0_cn31xx         cn56xx;
	struct cvmx_zip_debug0_cn31xx         cn56xxp1;
	struct cvmx_zip_debug0_cn31xx         cn58xx;
	struct cvmx_zip_debug0_cn31xx         cn58xxp1;
	struct cvmx_zip_debug0_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_17_63               : 47;
	uint64_t asserts                      : 17; /**< FIFO assertion checks */
#else
	uint64_t asserts                      : 17;
	uint64_t reserved_17_63               : 47;
#endif
	} cn61xx;
	struct cvmx_zip_debug0_cn61xx         cn63xx;
	struct cvmx_zip_debug0_cn61xx         cn63xxp1;
	struct cvmx_zip_debug0_cn61xx         cn66xx;
	struct cvmx_zip_debug0_s              cn68xx;
	struct cvmx_zip_debug0_s              cn68xxp1;
};
typedef union cvmx_zip_debug0 cvmx_zip_debug0_t;

/**
 * cvmx_zip_ecc_ctl
 *
 * This register enables ECC for each individual internal memory that requires ECC. For debug
 * purpose, it can also flip one or two bits in the ECC data.
 */
union cvmx_zip_ecc_ctl {
	uint64_t u64;
	struct cvmx_zip_ecc_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_34_63               : 30;
	uint64_t ibge                         : 2;  /**< controls instruction buffer flip syndrome
                                                         2'b00       : No Error Generation
                                                         2'b10, 2'b01: Flip 1 bit
                                                         2'b11       : Flip 2 bits */
	uint64_t reserved_11_31               : 21;
	uint64_t gpf_cdis                     : 1;  /**< G/S pointer FIFO ECC correction disable. */
	uint64_t gpf_fs                       : 2;  /**< Controls G/S pointer FIFO flip syndrome. */
	uint64_t reserved_7_7                 : 1;
	uint64_t idf_cdis                     : 1;  /**< Input Data FIFO ECC correction disable. */
	uint64_t idf_fs                       : 2;  /**< Controls Input Data FIFO flip syndrome. */
	uint64_t reserved_3_3                 : 1;
	uint64_t iqf_cdis                     : 1;  /**< Instruction queue FIFO ECC correction disable. */
	uint64_t reserved_0_1                 : 2;
#else
	uint64_t reserved_0_1                 : 2;
	uint64_t iqf_cdis                     : 1;
	uint64_t reserved_3_3                 : 1;
	uint64_t idf_fs                       : 2;
	uint64_t idf_cdis                     : 1;
	uint64_t reserved_7_7                 : 1;
	uint64_t gpf_fs                       : 2;
	uint64_t gpf_cdis                     : 1;
	uint64_t reserved_11_31               : 21;
	uint64_t ibge                         : 2;
	uint64_t reserved_34_63               : 30;
#endif
	} s;
	struct cvmx_zip_ecc_ctl_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_34_63               : 30;
	uint64_t ibge                         : 2;  /**< controls instruction buffer flip syndrome
                                                         2'b00       : No Error Generation
                                                         2'b10, 2'b01: Flip 1 bit
                                                         2'b11       : Flip 2 bits */
	uint64_t reserved_1_31                : 31;
	uint64_t iben                         : 1;  /**< 1: ECC Enabled for instruction buffer
                                                         - 0: ECC Disabled for instruction buffer */
#else
	uint64_t iben                         : 1;
	uint64_t reserved_1_31                : 31;
	uint64_t ibge                         : 2;
	uint64_t reserved_34_63               : 30;
#endif
	} cn68xx;
	struct cvmx_zip_ecc_ctl_cn68xx        cn68xxp1;
	struct cvmx_zip_ecc_ctl_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_11_63               : 53;
	uint64_t gpf_cdis                     : 1;  /**< G/S pointer FIFO ECC correction disable. */
	uint64_t gpf_fs                       : 2;  /**< Controls G/S pointer FIFO flip syndrome. */
	uint64_t reserved_7_7                 : 1;
	uint64_t idf_cdis                     : 1;  /**< Input Data FIFO ECC correction disable. */
	uint64_t idf_fs                       : 2;  /**< Controls Input Data FIFO flip syndrome. */
	uint64_t reserved_3_3                 : 1;
	uint64_t iqf_cdis                     : 1;  /**< Instruction queue FIFO ECC correction disable. */
	uint64_t iqf_fs                       : 2;  /**< Controls instruction queue FIFO flip syndrome.
                                                         0x0 = no error generation.
                                                         0x1 = flip one bit.
                                                         0x2 = flip one bit.
                                                         0x3 = flip two bits. */
#else
	uint64_t iqf_fs                       : 2;
	uint64_t iqf_cdis                     : 1;
	uint64_t reserved_3_3                 : 1;
	uint64_t idf_fs                       : 2;
	uint64_t idf_cdis                     : 1;
	uint64_t reserved_7_7                 : 1;
	uint64_t gpf_fs                       : 2;
	uint64_t gpf_cdis                     : 1;
	uint64_t reserved_11_63               : 53;
#endif
	} cn73xx;
	struct cvmx_zip_ecc_ctl_cn73xx        cn78xx;
	struct cvmx_zip_ecc_ctl_cn73xx        cn78xxp1;
};
typedef union cvmx_zip_ecc_ctl cvmx_zip_ecc_ctl_t;

/**
 * cvmx_zip_ecce_int
 *
 * This register contains the status of the ECC interrupt sources.
 *
 */
union cvmx_zip_ecce_int {
	uint64_t u64;
	struct cvmx_zip_ecce_int_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_6_63                : 58;
	uint64_t gpf_dbe                      : 1;  /**< GPF double-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_GPF_DBE. */
	uint64_t gpf_sbe                      : 1;  /**< GPF single-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_GPF_SBE. */
	uint64_t idf_dbe                      : 1;  /**< IDF double-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_IDF_DBE. */
	uint64_t idf_sbe                      : 1;  /**< IDF single-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_IDF_SBE. */
	uint64_t iqf_dbe                      : 1;  /**< IQF double-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_IQF_DBE. */
	uint64_t iqf_sbe                      : 1;  /**< IQF single-bit error. Throws ZIP_INTSN_E::ZIP_ECCE_IQF_SBE. */
#else
	uint64_t iqf_sbe                      : 1;
	uint64_t iqf_dbe                      : 1;
	uint64_t idf_sbe                      : 1;
	uint64_t idf_dbe                      : 1;
	uint64_t gpf_sbe                      : 1;
	uint64_t gpf_dbe                      : 1;
	uint64_t reserved_6_63                : 58;
#endif
	} s;
	struct cvmx_zip_ecce_int_s            cn73xx;
	struct cvmx_zip_ecce_int_s            cn78xx;
	struct cvmx_zip_ecce_int_s            cn78xxp1;
};
typedef union cvmx_zip_ecce_int cvmx_zip_ecce_int_t;

/**
 * cvmx_zip_eco
 */
union cvmx_zip_eco {
	uint64_t u64;
	struct cvmx_zip_eco_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_32_63               : 32;
	uint64_t eco_rw                       : 32; /**< N/A */
#else
	uint64_t eco_rw                       : 32;
	uint64_t reserved_32_63               : 32;
#endif
	} s;
	struct cvmx_zip_eco_s                 cn73xx;
	struct cvmx_zip_eco_s                 cn78xx;
};
typedef union cvmx_zip_eco cvmx_zip_eco_t;

/**
 * cvmx_zip_error
 *
 * ZIP_ERROR =  ZIP ERROR Register
 *
 * Description:
 * This register is an alias to ZIP_INT_REG[DOORBELL0].
 * The purpose of this register is for software backward compatibility.
 */
union cvmx_zip_error {
	uint64_t u64;
	struct cvmx_zip_error_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_1_63                : 63;
	uint64_t doorbell                     : 1;  /**< A doorbell count has overflowed */
#else
	uint64_t doorbell                     : 1;
	uint64_t reserved_1_63                : 63;
#endif
	} s;
	struct cvmx_zip_error_s               cn31xx;
	struct cvmx_zip_error_s               cn38xx;
	struct cvmx_zip_error_s               cn38xxp2;
	struct cvmx_zip_error_s               cn56xx;
	struct cvmx_zip_error_s               cn56xxp1;
	struct cvmx_zip_error_s               cn58xx;
	struct cvmx_zip_error_s               cn58xxp1;
	struct cvmx_zip_error_s               cn61xx;
	struct cvmx_zip_error_s               cn63xx;
	struct cvmx_zip_error_s               cn63xxp1;
	struct cvmx_zip_error_s               cn66xx;
	struct cvmx_zip_error_s               cn68xx;
	struct cvmx_zip_error_s               cn68xxp1;
};
typedef union cvmx_zip_error cvmx_zip_error_t;

/**
 * cvmx_zip_fife_int
 */
union cvmx_zip_fife_int {
	uint64_t u64;
	struct cvmx_zip_fife_int_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_54_63               : 10;
	uint64_t asserts                      : 54; /**< FIFO assertion checks. Throws ZIP_INTSN_E::ZIP_FIFE_ASSERT<n>. */
#else
	uint64_t asserts                      : 54;
	uint64_t reserved_54_63               : 10;
#endif
	} s;
	struct cvmx_zip_fife_int_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_30_63               : 34;
	uint64_t asserts                      : 30; /**< FIFO assertion checks. Throws ZIP_INTSN_E::ZIP_FIFE_ASSERT<n>. */
#else
	uint64_t asserts                      : 30;
	uint64_t reserved_30_63               : 34;
#endif
	} cn73xx;
	struct cvmx_zip_fife_int_s            cn78xx;
	struct cvmx_zip_fife_int_s            cn78xxp1;
};
typedef union cvmx_zip_fife_int cvmx_zip_fife_int_t;

/**
 * cvmx_zip_int_ena
 *
 * ZIP_INT_ENA =  ZIP Interrupt Enable Register
 *
 * Description:
 *   Only when an interrupt source is enabled, an interrupt can be fired.
 *   When a bit is set to 1, the corresponding interrupt is enabled.
 */
union cvmx_zip_int_ena {
	uint64_t u64;
	struct cvmx_zip_int_ena_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_10_63               : 54;
	uint64_t doorbell1                    : 1;  /**< Enable for Doorbell 1 count overflow */
	uint64_t doorbell0                    : 1;  /**< Enable for Doorbell 0 count overflow */
	uint64_t reserved_3_7                 : 5;
	uint64_t ibdbe                        : 1;  /**< Enable for IBUF Double Bit Error */
	uint64_t ibsbe                        : 1;  /**< Enable for IBUF Single Bit Error */
	uint64_t fife                         : 1;  /**< Enable for FIFO errors */
#else
	uint64_t fife                         : 1;
	uint64_t ibsbe                        : 1;
	uint64_t ibdbe                        : 1;
	uint64_t reserved_3_7                 : 5;
	uint64_t doorbell0                    : 1;
	uint64_t doorbell1                    : 1;
	uint64_t reserved_10_63               : 54;
#endif
	} s;
	struct cvmx_zip_int_ena_s             cn68xx;
	struct cvmx_zip_int_ena_s             cn68xxp1;
};
typedef union cvmx_zip_int_ena cvmx_zip_int_ena_t;

/**
 * cvmx_zip_int_mask
 *
 * ZIP_INT_MASK =  ZIP Interrupt Mask Register
 *
 * Description:
 * This register is an alias to ZIP_INT_ENA[DOORBELL0].
 * The purpose of this register is for software backward compatibility.
 */
union cvmx_zip_int_mask {
	uint64_t u64;
	struct cvmx_zip_int_mask_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_1_63                : 63;
	uint64_t doorbell                     : 1;  /**< Bit mask corresponding to ZIP_ERROR[0] above */
#else
	uint64_t doorbell                     : 1;
	uint64_t reserved_1_63                : 63;
#endif
	} s;
	struct cvmx_zip_int_mask_s            cn31xx;
	struct cvmx_zip_int_mask_s            cn38xx;
	struct cvmx_zip_int_mask_s            cn38xxp2;
	struct cvmx_zip_int_mask_s            cn56xx;
	struct cvmx_zip_int_mask_s            cn56xxp1;
	struct cvmx_zip_int_mask_s            cn58xx;
	struct cvmx_zip_int_mask_s            cn58xxp1;
	struct cvmx_zip_int_mask_s            cn61xx;
	struct cvmx_zip_int_mask_s            cn63xx;
	struct cvmx_zip_int_mask_s            cn63xxp1;
	struct cvmx_zip_int_mask_s            cn66xx;
	struct cvmx_zip_int_mask_s            cn68xx;
	struct cvmx_zip_int_mask_s            cn68xxp1;
};
typedef union cvmx_zip_int_mask cvmx_zip_int_mask_t;

/**
 * cvmx_zip_int_reg
 *
 * ZIP_INT_REG =  ZIP Interrupt Status Register
 *
 * Description:
 *   This registers contains the status of all the interrupt source. An interrupt will be generated only when
 *   the corresponding interrupt source is enabled in ZIP_INT_ENA.
 */
union cvmx_zip_int_reg {
	uint64_t u64;
	struct cvmx_zip_int_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_10_63               : 54;
	uint64_t doorbell1                    : 1;  /**< Doorbell 1 count has overflowed */
	uint64_t doorbell0                    : 1;  /**< Doorbell 0 count has overflowed */
	uint64_t reserved_3_7                 : 5;
	uint64_t ibdbe                        : 1;  /**< IBUF Double Bit Error */
	uint64_t ibsbe                        : 1;  /**< IBUF Single Bit Error */
	uint64_t fife                         : 1;  /**< FIFO errors and the detailed status is in
                                                         ZIP_DEBUG0 */
#else
	uint64_t fife                         : 1;
	uint64_t ibsbe                        : 1;
	uint64_t ibdbe                        : 1;
	uint64_t reserved_3_7                 : 5;
	uint64_t doorbell0                    : 1;
	uint64_t doorbell1                    : 1;
	uint64_t reserved_10_63               : 54;
#endif
	} s;
	struct cvmx_zip_int_reg_s             cn68xx;
	struct cvmx_zip_int_reg_s             cn68xxp1;
};
typedef union cvmx_zip_int_reg cvmx_zip_int_reg_t;

/**
 * cvmx_zip_que#_aura
 */
union cvmx_zip_quex_aura {
	uint64_t u64;
	struct cvmx_zip_quex_aura_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_12_63               : 52;
	uint64_t aura                         : 12; /**< Aura for returning command buffers for this queue. For best performance, the aura used
                                                         should be on the local node. */
#else
	uint64_t aura                         : 12;
	uint64_t reserved_12_63               : 52;
#endif
	} s;
	struct cvmx_zip_quex_aura_s           cn73xx;
	struct cvmx_zip_quex_aura_s           cn78xx;
	struct cvmx_zip_quex_aura_s           cn78xxp1;
};
typedef union cvmx_zip_quex_aura cvmx_zip_quex_aura_t;

/**
 * cvmx_zip_que#_buf
 *
 * NOTE: Fields NEXEC and SYNCFLUSH_CAPABLE are only valid for chips after O68 2.0 (including O68 2.0).
 *
 *
 *                  ZIP_QUEX_BUF =  ZIP Queue Buffer Parameter Registers
 *
 * Description:
 * These registers set the buffer parameters for the instruction queues . The size of the instruction buffer
 * segments is measured in uint64s.  The pool specifies (1 of 8 free lists to be used when freeing command
 * buffer segments).  The PTR field is overwritten with the next pointer each time that the command
 * buffer segment is exhausted. When quiescent (i.e. outstanding doorbell count is 0), it is safe
 * to rewrite this register to effectively reset the command buffer state machine.  New commands
 * will then be read from the newly specified command buffer pointer.
 */
union cvmx_zip_quex_buf {
	uint64_t u64;
	struct cvmx_zip_quex_buf_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_58_63               : 6;
	uint64_t dwb                          : 9;  /**< Number of DontWriteBacks */
	uint64_t pool                         : 3;  /**< Free list used to free command buffer segments */
	uint64_t size                         : 13; /**< Number of uint64s per command buffer segment */
	uint64_t ptr                          : 33; /**< Initial command buffer pointer[39:7] (128B-aligned) */
#else
	uint64_t ptr                          : 33;
	uint64_t size                         : 13;
	uint64_t pool                         : 3;
	uint64_t dwb                          : 9;
	uint64_t reserved_58_63               : 6;
#endif
	} s;
	struct cvmx_zip_quex_buf_s            cn68xx;
	struct cvmx_zip_quex_buf_s            cn68xxp1;
};
typedef union cvmx_zip_quex_buf cvmx_zip_quex_buf_t;

/**
 * cvmx_zip_que#_ecc_err_sta
 *
 * ZIP_QUEX_ECC_ERR_STA =  ZIP Queue ECC ERROR STATUS Register
 *
 * Description:
 *   This register contains the first ECC SBE/DBE status for the instruction buffer of a given zip instruction queue.
 */
union cvmx_zip_quex_ecc_err_sta {
	uint64_t u64;
	struct cvmx_zip_quex_ecc_err_sta_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_35_63               : 29;
	uint64_t wnum                         : 3;  /**< Index of the first IWORD that DBE happened
                                                         (Valid when ZIP_INT_REG[IBDBE] or [IBSBE] is set). */
	uint64_t inum                         : 32; /**< Index of the first instruction that DBE happened
                                                         (Valid when ZIP_INT_REG[IBDBE] or [IBSBE] is set). */
#else
	uint64_t inum                         : 32;
	uint64_t wnum                         : 3;
	uint64_t reserved_35_63               : 29;
#endif
	} s;
	struct cvmx_zip_quex_ecc_err_sta_s    cn68xx;
	struct cvmx_zip_quex_ecc_err_sta_s    cn68xxp1;
};
typedef union cvmx_zip_quex_ecc_err_sta cvmx_zip_quex_ecc_err_sta_t;

/**
 * cvmx_zip_que#_err_int
 *
 * These registers contain the per-queue error interrupts.
 *
 */
union cvmx_zip_quex_err_int {
	uint64_t u64;
	struct cvmx_zip_quex_err_int_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_2_63                : 62;
	uint64_t ecc_dbe                      : 1;  /**< ECC double-bit error. Throws ZIP_INTSN_E::ZIP_QUE(0..7)_ECC_DBE. */
	uint64_t dbl_ovf                      : 1;  /**< Doorbell overflow. Throws ZIP_INTSN_E::ZIP_QUE(0..7)_DBL_OVF. */
#else
	uint64_t dbl_ovf                      : 1;
	uint64_t ecc_dbe                      : 1;
	uint64_t reserved_2_63                : 62;
#endif
	} s;
	struct cvmx_zip_quex_err_int_s        cn73xx;
	struct cvmx_zip_quex_err_int_s        cn78xx;
	struct cvmx_zip_quex_err_int_s        cn78xxp1;
};
typedef union cvmx_zip_quex_err_int cvmx_zip_quex_err_int_t;

/**
 * cvmx_zip_que#_gcfg
 *
 * These registers reflect status of the zip instruction queues and are for debug use only.
 *
 */
union cvmx_zip_quex_gcfg {
	uint64_t u64;
	struct cvmx_zip_quex_gcfg_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_4_63                : 60;
	uint64_t iqb_ldwb                     : 1;  /**< When set, reading a ZIP instruction full cache line will use IOI LDWB read-and-invalidate
                                                         to improve performance. If clear, use IOI LDI for debugability. Partial cache line reads
                                                         always use LDI. */
	uint64_t cbw_sty                      : 1;  /**< When set, a context cache block write will use STY. When clear, a context write will use STF. */
	uint64_t l2ld_cmd                     : 2;  /**< Which IOI load command to use for reading gather pointers, context, history and input
                                                         data.
                                                         0x0 = LDD.
                                                         0x1 = LDI.
                                                         0x2 = LDE.
                                                         0x3 = LDY. */
#else
	uint64_t l2ld_cmd                     : 2;
	uint64_t cbw_sty                      : 1;
	uint64_t iqb_ldwb                     : 1;
	uint64_t reserved_4_63                : 60;
#endif
	} s;
	struct cvmx_zip_quex_gcfg_s           cn73xx;
	struct cvmx_zip_quex_gcfg_s           cn78xx;
	struct cvmx_zip_quex_gcfg_s           cn78xxp1;
};
typedef union cvmx_zip_quex_gcfg cvmx_zip_quex_gcfg_t;

/**
 * cvmx_zip_que#_map
 *
 * These registers control how each instruction queue maps to zip cores.
 *
 */
union cvmx_zip_quex_map {
	uint64_t u64;
	struct cvmx_zip_quex_map_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_3_63                : 61;
	uint64_t zce                          : 3;  /**< Zip core enable. Controls the logical instruction queue can be serviced by which zip core.
                                                         Setting ZCE to 0 effectively disables the queue from being served (however the instruction
                                                         can still be fetched).
                                                         ZCE<2> = 1: Zip core 2 can serve the queue.
                                                         ZCE<1> = 1: Zip core 1 can serve the queue.
                                                         ZCE<0> = 1: Zip core 0 can serve the queue. */
#else
	uint64_t zce                          : 3;
	uint64_t reserved_3_63                : 61;
#endif
	} s;
	struct cvmx_zip_quex_map_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_2_63                : 62;
	uint64_t zce                          : 2;  /**< Zip Core Enable
                                                         Controls the logical instruction queue can be
                                                         serviced by which zip core. Setting ZCE==0
                                                         effectively disables the queue from being served
                                                         (however the instruction can still be fetched).
                                                         ZCE[1]=1, zip core 1 can serve the queue.
                                                         ZCE[0]=1, zip core 0 can serve the queue. */
#else
	uint64_t zce                          : 2;
	uint64_t reserved_2_63                : 62;
#endif
	} cn68xx;
	struct cvmx_zip_quex_map_cn68xx       cn68xxp1;
	struct cvmx_zip_quex_map_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_1_63                : 63;
	uint64_t zce                          : 1;  /**< Zip core enable. Controls the logical instruction queue can be serviced by which zip core.
                                                         Setting ZCE to 0 effectively disables the queue from being served (however the instruction
                                                         can still be fetched).
                                                         ZCE = 1: Zip core can serve the queue. */
#else
	uint64_t zce                          : 1;
	uint64_t reserved_1_63                : 63;
#endif
	} cn73xx;
	struct cvmx_zip_quex_map_s            cn78xx;
	struct cvmx_zip_quex_map_s            cn78xxp1;
};
typedef union cvmx_zip_quex_map cvmx_zip_quex_map_t;

/**
 * cvmx_zip_que#_sbuf
 *
 * These registers set the buffer parameters for the instruction queues. When quiescent (i.e.
 * outstanding doorbell count is 0), it is safe to rewrite this register to effectively reset the
 * command buffer state machine.
 */
union cvmx_zip_quex_sbuf {
	uint64_t u64;
	struct cvmx_zip_quex_sbuf_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_61_63               : 3;
	uint64_t size                         : 13; /**< Command-buffer size, in number of uint64 words per command buffer segment. */
	uint64_t reserved_42_47               : 6;
	uint64_t ptr                          : 35; /**< Instruction buffer pointer bits <41:7> (128-byte aligned). When written, it is the initial
                                                         buffer starting address; when read, it is the next read pointer to be requested from L2C.
                                                         The PTR field is overwritten with the next pointer each time that the command buffer
                                                         segment is exhausted. New commands will then be read from the newly specified command
                                                         buffer pointer. */
	uint64_t reserved_0_6                 : 7;
#else
	uint64_t reserved_0_6                 : 7;
	uint64_t ptr                          : 35;
	uint64_t reserved_42_47               : 6;
	uint64_t size                         : 13;
	uint64_t reserved_61_63               : 3;
#endif
	} s;
	struct cvmx_zip_quex_sbuf_s           cn73xx;
	struct cvmx_zip_quex_sbuf_s           cn78xx;
	struct cvmx_zip_quex_sbuf_s           cn78xxp1;
};
typedef union cvmx_zip_quex_sbuf cvmx_zip_quex_sbuf_t;

/**
 * cvmx_zip_que_ena
 *
 * If a queue is disabled, ZIP_CTL stops fetching instructions from the queue.
 *
 */
union cvmx_zip_que_ena {
	uint64_t u64;
	struct cvmx_zip_que_ena_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_8_63                : 56;
	uint64_t ena                          : 8;  /**< Enables the logical instruction queues. Each bit corresponds to a queue:
                                                         1 = queue is enabled.
                                                         0 = queue is disabled. */
#else
	uint64_t ena                          : 8;
	uint64_t reserved_8_63                : 56;
#endif
	} s;
	struct cvmx_zip_que_ena_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_2_63                : 62;
	uint64_t ena                          : 2;  /**< Enables the logical instruction queues.
                                                         - 1: Queue is enabled. 0: Queue is disabled
                                                          ENA[1]=1 enables queue 1
                                                          ENA[0]=1 enables queue 0 */
#else
	uint64_t ena                          : 2;
	uint64_t reserved_2_63                : 62;
#endif
	} cn68xx;
	struct cvmx_zip_que_ena_cn68xx        cn68xxp1;
	struct cvmx_zip_que_ena_s             cn73xx;
	struct cvmx_zip_que_ena_s             cn78xx;
	struct cvmx_zip_que_ena_s             cn78xxp1;
};
typedef union cvmx_zip_que_ena cvmx_zip_que_ena_t;

/**
 * cvmx_zip_que_pri
 *
 * This registers defines the priority between instruction queues.
 *
 */
union cvmx_zip_que_pri {
	uint64_t u64;
	struct cvmx_zip_que_pri_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_8_63                : 56;
	uint64_t pri                          : 8;  /**< Queue priority. Each bit corresponds to a queue:
                                                         PRI[[a]]=1: Queue [a] has higher priority. Round-robin between higher priority queues.
                                                         PRI[[a]]=0: Queue [a] has lower priority. Round-robin between lower priority queues. */
#else
	uint64_t pri                          : 8;
	uint64_t reserved_8_63                : 56;
#endif
	} s;
	struct cvmx_zip_que_pri_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_2_63                : 62;
	uint64_t pri                          : 2;  /**< Priority
                                                         2'b10: Queue 1 has higher priority.
                                                         2'b01: Queue 0 has higher priority.
                                                         2'b11,2'b00: round robin */
#else
	uint64_t pri                          : 2;
	uint64_t reserved_2_63                : 62;
#endif
	} cn68xx;
	struct cvmx_zip_que_pri_cn68xx        cn68xxp1;
	struct cvmx_zip_que_pri_s             cn73xx;
	struct cvmx_zip_que_pri_s             cn78xx;
	struct cvmx_zip_que_pri_s             cn78xxp1;
};
typedef union cvmx_zip_que_pri cvmx_zip_que_pri_t;

/**
 * cvmx_zip_throttle
 *
 * This register controls the maximum number of in-flight X2I data fetch transactions. Writing 0
 * to this register causes the ZIP module to temporarily suspend IOI accesses; it is not
 * recommended for normal operation, but may be useful for diagnostics.
 */
union cvmx_zip_throttle {
	uint64_t u64;
	struct cvmx_zip_throttle_s {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_0_63                : 64;
#else
	uint64_t reserved_0_63                : 64;
#endif
	} s;
	struct cvmx_zip_throttle_cn61xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_4_63                : 60;
	uint64_t max_infl                     : 4;  /**< Maximum number of inflight data fetch transactions
                                                         on NCB. */
#else
	uint64_t max_infl                     : 4;
	uint64_t reserved_4_63                : 60;
#endif
	} cn61xx;
	struct cvmx_zip_throttle_cn61xx       cn63xx;
	struct cvmx_zip_throttle_cn61xx       cn63xxp1;
	struct cvmx_zip_throttle_cn61xx       cn66xx;
	struct cvmx_zip_throttle_cn68xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_5_63                : 59;
	uint64_t max_infl                     : 5;  /**< Maximum number of in-flight data fetch transactions on
                                                         NCB. */
#else
	uint64_t max_infl                     : 5;
	uint64_t reserved_5_63                : 59;
#endif
	} cn68xx;
	struct cvmx_zip_throttle_cn68xx       cn68xxp1;
	struct cvmx_zip_throttle_cn73xx {
#ifdef __BIG_ENDIAN_BITFIELD
	uint64_t reserved_6_63                : 58;
	uint64_t ld_infl                      : 6;  /**< Maximum number of in-flight data fetch transactions on the IOI. Larger values may improve
                                                         ZIP performance but may starve other devices on the same IOI. Values > 32 are illegal. */
#else
	uint64_t ld_infl                      : 6;
	uint64_t reserved_6_63                : 58;
#endif
	} cn73xx;
	struct cvmx_zip_throttle_cn73xx       cn78xx;
	struct cvmx_zip_throttle_cn73xx       cn78xxp1;
};
typedef union cvmx_zip_throttle cvmx_zip_throttle_t;

#endif
