Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 23 11:28:22 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 5.427ns (49.361%)  route 5.567ns (50.639%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 f  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.138     4.437    sdata[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.561 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.837     7.398    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.994 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.994    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 5.361ns (51.058%)  route 5.139ns (48.942%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.143     4.442    sdata[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.566 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.404     6.970    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    10.500 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.500    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.066ns  (logic 5.364ns (53.292%)  route 4.702ns (46.708%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          2.095     3.678    seg_an_OBUF[0]
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.802 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.351     4.153    sdata[2]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.277 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.256     6.532    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    10.066 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.066    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.980ns  (logic 5.392ns (54.027%)  route 4.588ns (45.973%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.993     4.292    sdata[1]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.416 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.003     6.419    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     9.980 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.980    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.959ns  (logic 5.346ns (53.682%)  route 4.613ns (46.318%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     4.264    sdata[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     6.444    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.959 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.959    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 5.344ns (56.011%)  route 4.197ns (43.989%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.929     4.228    sdata[1]
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.352 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676     6.028    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     9.541 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.541    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 5.448ns (57.288%)  route 4.062ns (42.712%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     3.325 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.470     5.795    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.715     9.510 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.510    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.352ns (56.960%)  route 4.044ns (43.040%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.592     3.175    seg_an_OBUF[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     3.299 r  seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.927     4.226    sdata[1]
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.350 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     5.875    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521     9.396 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.396    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 5.126ns (57.090%)  route 3.853ns (42.910%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          3.853     5.435    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     8.978 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.978    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.571ns (65.478%)  route 0.828ns (34.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.474     0.733    sw_IBUF[6]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.074     0.852    sdata[2]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.177    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.399 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.399    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.563ns (64.081%)  route 0.876ns (35.919%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.474     0.733    sw_IBUF[6]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.075     0.853    sdata[2]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.898 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.225    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.439 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.439    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.565ns (57.944%)  route 1.136ns (42.056%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.474     0.733    sw_IBUF[6]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     0.944    sdata[2]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.485    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.701 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.701    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.610ns (58.976%)  route 1.120ns (41.024%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.474     0.733    sw_IBUF[6]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.171     0.949    sdata[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.994 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.469    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.730 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.730    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.518ns (55.077%)  route 1.238ns (44.923%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.598     0.840    sw_IBUF[3]
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.885 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.640     1.525    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.756 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.756    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.583ns (56.302%)  route 1.229ns (43.698%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.474     0.733    sw_IBUF[6]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.165     0.943    sdata[2]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.988 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.578    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.812 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.812    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.593ns (55.497%)  route 1.278ns (44.503%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          1.278     1.627    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     2.871 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.871    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.668ns (56.049%)  route 1.308ns (43.951%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=11, routed)          0.628     0.978    seg_an_OBUF[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.042     1.020 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.680     1.700    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.276     2.976 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.976    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.583ns (52.305%)  route 1.444ns (47.695%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.598     0.840    sw_IBUF[3]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.885 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.845     1.731    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.027 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.027    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





