{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77844,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79633,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.021564,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.020492,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00388052,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.020492,
	"finish__design__instance__count__class:fill_cell": 43973,
	"finish__design__instance__area__class:fill_cell": 273886,
	"finish__design__instance__count__class:tap_cell": 7020,
	"finish__design__instance__area__class:tap_cell": 8783.42,
	"finish__design__instance__count__class:antenna_cell": 169,
	"finish__design__instance__area__class:antenna_cell": 422.906,
	"finish__design__instance__count__class:clock_buffer": 404,
	"finish__design__instance__area__class:clock_buffer": 8904.79,
	"finish__design__instance__count__class:timing_repair_buffer": 1162,
	"finish__design__instance__area__class:timing_repair_buffer": 8946.08,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2751.39,
	"finish__design__instance__count__class:clock_inverter": 213,
	"finish__design__instance__area__class:clock_inverter": 2388.54,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78955.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11644,
	"finish__design__instance__area__class:multi_input_combinational_cell": 148122,
	"finish__design__instance__count": 68007,
	"finish__design__instance__area": 533161,
	"finish__timing__setup__tns": -2.07212,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.439686,
	"finish__timing__hold__ws": 0.335807,
	"finish__clock__skew__setup": 0.144605,
	"finish__clock__skew__hold": 0.144605,
	"finish__timing__drv__max_slew_limit": -2.5554,
	"finish__timing__drv__max_slew": 433,
	"finish__timing__drv__max_cap_limit": -1.59719,
	"finish__timing__drv__max_cap": 9,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 11,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.216623,
	"finish__power__switching__total": 0.264514,
	"finish__power__leakage__total": 8.76075e-08,
	"finish__power__total": 0.481137,
	"finish__design__io": 771,
	"finish__design__die__area": 538653,
	"finish__design__core__area": 533161,
	"finish__design__instance__count": 24034,
	"finish__design__instance__area": 259275,
	"finish__design__instance__count__stdcell": 24034,
	"finish__design__instance__area__stdcell": 259275,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.486297,
	"finish__design__instance__utilization__stdcell": 0.486297,
	"finish__design__rows": 268,
	"finish__design__rows:unithd": 268,
	"finish__design__sites": 426120,
	"finish__design__sites:unithd": 426120,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}