
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112452                       # Number of seconds simulated
sim_ticks                                112451937555                       # Number of ticks simulated
final_tick                               642089654865                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140935                       # Simulator instruction rate (inst/s)
host_op_rate                                   185072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7521212                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903872                       # Number of bytes of host memory used
host_seconds                                 14951.30                       # Real time elapsed on the host
sim_insts                                  2107158870                       # Number of instructions simulated
sim_ops                                    2767074283                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12247424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5980672                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18231296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1426048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1426048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95683                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46724                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                142432                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11141                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11141                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    108912521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53184250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162125228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12681400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12681400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12681400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    108912521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53184250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              174806628                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269668916                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21372926                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17407830                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1907608                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8409470                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8100493                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231266                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86452                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192990290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120254808                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21372926                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10331759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25415935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674416                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19134182                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11802991                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1905163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241279029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.602918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215863094     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722226      1.13%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132308      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294279      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956335      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1091014      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747671      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1941457      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12530645      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241279029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079256                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445935                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190721352                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21440282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25273365                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111928                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3732098                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643910                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6524                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145205376                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51671                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3732098                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190981296                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17933038                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2381212                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25129060                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144986652                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3176                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        428196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9550                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202862992                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675710670                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675710670                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34412286                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32651                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16571                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3607020                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13956174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       290467                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1742834                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144473411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137169361                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75771                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20017900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41280002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241279029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568509                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276994                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183410774     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24402237     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12302612      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984728      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6581310      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586876      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3178662      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778516      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53314      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241279029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962847     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145992     11.42%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169668     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113734095     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007036      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609045      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803105      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137169361                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508658                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278507                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009321                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516972029                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164524692                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133362935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138447868                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       144410                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1804574                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          732                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132610                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3732098                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17146903                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322315                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144506060                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13956174                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842176                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16569                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          732                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200968                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134584479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584882                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282116                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211499                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802465                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499073                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133364722                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133362935                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79201930                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213471320                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494543                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371019                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22051115                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928714                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237546931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187821300     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23292760      9.81%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10801042      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818276      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3647873      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541753      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536734      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101514      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2985679      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237546931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2985679                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379078730                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292767115                       # The number of ROB writes
system.switch_cpus0.timesIdled                2851930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28389887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.696689                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.696689                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370825                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370825                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608426737                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183756639                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137861387                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269668916                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19591991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17398731                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1684518                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10261523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10021242                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1244018                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48698                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210997521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110891396                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19591991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11265260                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22420939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5177612                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3316873                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12902275                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1677609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240219572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.769153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       217798633     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1018034      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1889408      0.79%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1638611      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3322467      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4005499      1.67%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          959651      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          525719      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9061550      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240219572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.072652                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.411213                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       209047649                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5282078                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22387695                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22430                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3479719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1918003                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4509                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124893065                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3479719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209318574                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3149808                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1229908                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22133515                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       908040                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124747802                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83197                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       616055                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    164738922                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    564094675                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    564094675                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    136058463                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28680435                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17213                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8632                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2619612                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21698643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3848944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69557                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       864223                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124281224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        118037398                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75193                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18895890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39348830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240219572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.491373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.174179                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189651408     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21248456      8.85%     87.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10882390      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6225057      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6947642      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3477253      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1401598      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       323574      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        62194      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240219572                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         217744     47.58%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170483     37.25%     84.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        69439     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     92683218     78.52%     78.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       935372      0.79%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8581      0.01%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20581711     17.44%     96.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3828516      3.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     118037398                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437712                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             457666                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003877                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476827225                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143194623                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    115318656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     118495064                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       209641                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3650564                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       104323                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3479719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2371981                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72730                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124298440                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5903                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21698643                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3848944                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8632                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          784                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       758705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1016702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1775407                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    116996805                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20325040                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1040591                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24153519                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18079478                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3828479                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.433854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             115348375                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            115318656                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65939037                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        152290522                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.427631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432982                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92647849                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    104419949                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19883081                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1688648                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    236739853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441075                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.290698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197611907     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14843048      6.27%     89.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11570335      4.89%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2287949      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2895483      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       984090      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4190436      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       925454      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1431151      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    236739853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92647849                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     104419949                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21792700                       # Number of memory references committed
system.switch_cpus1.commit.loads             18048079                       # Number of loads committed
system.switch_cpus1.commit.membars               8582                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16467637                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         90841992                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1321693                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1431151                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           359611732                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          252085846                       # The number of ROB writes
system.switch_cpus1.timesIdled                5608423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29449344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92647849                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            104419949                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92647849                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.910687                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.910687                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.343561                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.343561                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541746823                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      150456463                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132057842                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17164                       # number of misc regfile writes
system.l20.replacements                        103508                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             705                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103636                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.006803                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.038174                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.016657                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   117.861643                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.083527                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.078423                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000130                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.920794                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000653                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          578                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    578                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7941                       # number of Writeback hits
system.l20.Writeback_hits::total                 7941                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          578                       # number of demand (read+write) hits
system.l20.demand_hits::total                     578                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          578                       # number of overall hits
system.l20.overall_hits::total                    578                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95683                       # number of ReadReq misses
system.l20.ReadReq_misses::total                95694                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95683                       # number of demand (read+write) misses
system.l20.demand_misses::total                 95694                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95683                       # number of overall misses
system.l20.overall_misses::total                95694                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1960831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20274313966                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20276274797                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1960831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20274313966                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20276274797                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1960831                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20274313966                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20276274797                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96261                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96272                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7941                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7941                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96261                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96272                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96261                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96272                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.993995                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.993996                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.993995                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.993996                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.993995                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.993996                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 178257.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211890.450404                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211886.584290                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 178257.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211890.450404                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211886.584290                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 178257.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211890.450404                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211886.584290                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7388                       # number of writebacks
system.l20.writebacks::total                     7388                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95683                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           95694                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95683                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            95694                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95683                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           95694                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1301528                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14538745614                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14540047142                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1301528                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14538745614                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14540047142                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1301528                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14538745614                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14540047142                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.993995                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.993996                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.993995                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.993996                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.993995                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.993996                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118320.727273                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151947.008497                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151943.143165                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118320.727273                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151947.008497                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151943.143165                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118320.727273                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151947.008497                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151943.143165                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         50708                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             754                       # Total number of references to valid blocks.
system.l21.sampled_refs                         50836                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.014832                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.546279                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.029599                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   117.307986                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.116137                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.082393                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000231                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.916469                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000907                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          504                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    504                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            4217                       # number of Writeback hits
system.l21.Writeback_hits::total                 4217                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          504                       # number of demand (read+write) hits
system.l21.demand_hits::total                     504                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          504                       # number of overall hits
system.l21.overall_hits::total                    504                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46724                       # number of ReadReq misses
system.l21.ReadReq_misses::total                46738                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46724                       # number of demand (read+write) misses
system.l21.demand_misses::total                 46738                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46724                       # number of overall misses
system.l21.overall_misses::total                46738                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2513324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9597264979                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9599778303                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2513324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9597264979                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9599778303                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2513324                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9597264979                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9599778303                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47228                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47242                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         4217                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             4217                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47228                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47242                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47228                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47242                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.989328                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.989332                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.989328                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.989332                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.989328                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.989332                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205403.325464                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205395.573259                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205403.325464                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205395.573259                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205403.325464                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205395.573259                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3753                       # number of writebacks
system.l21.writebacks::total                     3753                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46724                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           46738                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46724                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            46738                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46724                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           46738                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6785407357                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6787077474                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6785407357                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6787077474                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6785407357                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6787077474                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.989328                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.989332                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.989328                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.989332                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.989328                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.989332                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145223.169185                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145215.402328                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145223.169185                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145215.402328                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145223.169185                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145215.402328                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.957285                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011810630                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846369.762774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.957285                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017560                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878137                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11802980                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11802980                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11802980                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11802980                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11802980                       # number of overall hits
system.cpu0.icache.overall_hits::total       11802980                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2167631                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2167631                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2167631                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2167631                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2167631                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2167631                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11802991                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11802991                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11802991                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11802991                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11802991                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11802991                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197057.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197057.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197057.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197057.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197057.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197057.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2052131                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2052131                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2052131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2052131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2052131                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2052131                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 186557.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 186557.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 186557.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 186557.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 186557.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 186557.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96261                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965210                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96517                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1978.565538                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.616685                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.383315                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916471                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083529                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10380993                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10380993                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16427                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16427                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058210                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058210                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058210                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058210                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402675                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402770                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402770                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87820625936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87820625936                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10553089                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10553089                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87831179025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87831179025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87831179025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87831179025                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037341                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037341                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021817                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021817                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021817                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021817                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218093.067451                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218093.067451                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111085.147368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111085.147368                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218067.827855                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218067.827855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218067.827855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218067.827855                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7941                       # number of writebacks
system.cpu0.dcache.writebacks::total             7941                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306414                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96261                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96261                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96261                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21111392100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21111392100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21111392100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21111392100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21111392100                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21111392100                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008927                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008927                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005214                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005214                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005214                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005214                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219314.074236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219314.074236                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219314.074236                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219314.074236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219314.074236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219314.074236                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.994503                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927445392                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714316.805915                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.994503                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022427                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866978                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12902258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12902258                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12902258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12902258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12902258                       # number of overall hits
system.cpu1.icache.overall_hits::total       12902258                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3195388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3195388                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3195388                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3195388                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3195388                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3195388                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12902275                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12902275                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12902275                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12902275                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12902275                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12902275                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       187964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       187964                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       187964                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       187964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       187964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       187964                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2629524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2629524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2629524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187823.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47228                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228604345                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47484                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4814.344727                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.320418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.679582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.813752                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.186248                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18530953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18530953                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3727409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3727409                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8633                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8633                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8582                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22258362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22258362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22258362                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22258362                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194300                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194300                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194300                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38137853831                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38137853831                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38137853831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38137853831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38137853831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38137853831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18725253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18725253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3727409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3727409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22452662                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22452662                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22452662                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22452662                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010376                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010376                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 196283.344472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 196283.344472                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 196283.344472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 196283.344472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 196283.344472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 196283.344472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4217                       # number of writebacks
system.cpu1.dcache.writebacks::total             4217                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       147072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       147072                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       147072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       147072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       147072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       147072                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47228                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47228                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10018815733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10018815733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10018815733                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10018815733                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10018815733                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10018815733                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212137.201088                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 212137.201088                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 212137.201088                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 212137.201088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 212137.201088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 212137.201088                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
