#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 31 19:01:09 2019
# Process ID: 8579
# Current directory: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc
# Command line: vivado
# Log file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.log
# Journal file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.jou
#-----------------------------------------------------------
start_gui
create_project dummy_project /home/jkchoi/Desktop/dummy_project -part xc7vx690tffg1761-3
file mkdir /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new
close [ open /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module.v w ]
add_files /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module.v
close [ open /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module_define.v w ]
add_files /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module_define.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
write_verilog
write_verilog test.v
