<?xml version="1.0"?>
<!-- created by Custom Designer build#  ,on -->
<file-format version="1.0" name="synopsysPrefs">
        <preferences>
                <pref value="true" name="leCheckViasDialogMode"/>
                <pref value="true" name="seCreateInstDialogMode"/>
                <pref value="true" name="seCreateLabelDialogMode"/>
                <pref value="true" name="seCreateNoteDialogMode"/>
                <pref value="true" name="seImportSymbolDialogMode"/>
                <pref value="IC Validator" name="xtDRCTool"/>
                <pref value="IC Validator" name="xtLVSTool"/>
                <pref value="background_netlisting" name="xtNetlistingPrefixes"/>
                <pref value="SAED 90nm" name="xtPDKProcess"/>
                <pref value="1P9M" name="xtPDKVariant"/>
                <pref value="HSIM HSPICE Nanosim Spectre VHDL Verilog XA" name="xtSimulationPrefixes"/>
        </preferences>
</file-format>
