Analysis & Synthesis report for SLC-3
Mon Jul 26 21:30:20 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |slc3_sramtop|Instantiateram:instaRam|state
 11. State Machine - |slc3_sramtop|slc3:slc|ISDU:state_controller|State
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX
 20. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR1_MUX
 21. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR2_MUX
 22. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:ADDR1_MUX
 23. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX
 24. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:PC_MUX
 25. Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:MDR_MUX
 26. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "Instantiateram:instaRam"
 30. Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:PC_MUX"
 31. Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX"
 32. Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX"
 33. Port Connectivity Checks: "slc3:slc|datapath:DataPath"
 34. Port Connectivity Checks: "slc3:slc"
 35. Signal Tap Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 38. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 26 21:30:20 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SLC-3                                       ;
; Top-level Entity Name              ; slc3_sramtop                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,533                                       ;
;     Total combinational functions  ; 2,324                                       ;
;     Dedicated logic registers      ; 3,301                                       ;
; Total registers                    ; 3301                                        ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 61,696                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; slc3_sramtop       ; SLC-3              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; BEN_Unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/BEN_Unit.sv                                                        ;             ;
; X-bit_4-to-1_Multiplexer.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/X-bit_4-to-1_Multiplexer.sv                                        ;             ;
; X-bit_2-to-1_Multiplexer.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/X-bit_2-to-1_Multiplexer.sv                                        ;             ;
; synchronizers.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/synchronizers.sv                                                   ;             ;
; slc3_sramtop.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv                                                    ;             ;
; SLC3_2.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/SLC3_2.sv                                                          ;             ;
; slc3.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv                                                            ;             ;
; Mem2IO.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Mem2IO.sv                                                          ;             ;
; ISDU.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ISDU.sv                                                            ;             ;
; Instantiateram.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Instantiateram.sv                                                  ;             ;
; HexDriver.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/HexDriver.sv                                                       ;             ;
; DataPath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv                                                        ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ALU.sv                                                             ;             ;
; 16-bit_Register.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/16-bit_Register.sv                                                 ;             ;
; 16-bit_4-to-1_DataBus_Multiplexer.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/16-bit_4-to-1_DataBus_Multiplexer.sv                               ;             ;
; Reg_File.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Reg_File.sv                                                        ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ram.v                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; db/altsyncram_hag1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/altsyncram_hag1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                  ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                         ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                           ;             ;
; db/altsyncram_gj14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/altsyncram_gj14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                   ;             ;
; db/mux_o7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/mux_o7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                        ;             ;
; db/cntr_1th.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_1th.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_bhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_bhi.tdf                                                    ;             ;
; db/cntr_crh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_crh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sld99144aaa/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,533     ;
;                                             ;           ;
; Total combinational functions               ; 2324      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1256      ;
;     -- 3 input functions                    ; 849       ;
;     -- <=2 input functions                  ; 219       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2190      ;
;     -- arithmetic mode                      ; 134       ;
;                                             ;           ;
; Total registers                             ; 3301      ;
;     -- Dedicated logic registers            ; 3301      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 65        ;
; Total memory bits                           ; 61696     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 2337      ;
; Total fan-out                               ; 21107     ;
; Average fan-out                             ; 3.54      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |slc3_sramtop                                                                                                                           ; 2324 (64)           ; 3301 (0)                  ; 61696       ; 0          ; 0            ; 0       ; 0         ; 65   ; 0            ; 0          ; |slc3_sramtop                                                                                                                                                                                                                                                                                                                                            ; slc3_sramtop                      ; work         ;
;    |Instantiateram:instaRam|                                                                                                            ; 264 (264)           ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|Instantiateram:instaRam                                                                                                                                                                                                                                                                                                                    ; Instantiateram                    ; work         ;
;    |ram:ram0|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_hag1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_hag1                   ; work         ;
;    |slc3:slc|                                                                                                                           ; 548 (0)             ; 249 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc                                                                                                                                                                                                                                                                                                                                   ; slc3                              ; work         ;
;       |HexDriver:hex_drivers[0]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[0]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[1]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[1]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[2]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[2]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[3]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[3]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[4]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[4]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[5]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|HexDriver:hex_drivers[5]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |ISDU:state_controller|                                                                                                           ; 47 (47)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|ISDU:state_controller                                                                                                                                                                                                                                                                                                             ; ISDU                              ; work         ;
;       |Mem2IO:memory_subsystem|                                                                                                         ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|Mem2IO:memory_subsystem                                                                                                                                                                                                                                                                                                           ; Mem2IO                            ; work         ;
;       |datapath:DataPath|                                                                                                               ; 437 (27)            ; 206 (10)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath                                                                                                                                                                                                                                                                                                                 ; datapath                          ; work         ;
;          |alu:ALU_Unit|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|alu:ALU_Unit                                                                                                                                                                                                                                                                                                    ; alu                               ; work         ;
;          |ben_unit:BEN_Unit|                                                                                                            ; 10 (10)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|ben_unit:BEN_Unit                                                                                                                                                                                                                                                                                               ; ben_unit                          ; work         ;
;          |databus_mux_4_to_1_16_bit:databus_mux|                                                                                        ; 89 (89)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|databus_mux_4_to_1_16_bit:databus_mux                                                                                                                                                                                                                                                                           ; databus_mux_4_to_1_16_bit         ; work         ;
;          |mux_2_to_1_X_bit:ADDR1_MUX|                                                                                                   ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:ADDR1_MUX                                                                                                                                                                                                                                                                                      ; mux_2_to_1_X_bit                  ; work         ;
;          |mux_2_to_1_X_bit:DR_MUX|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX                                                                                                                                                                                                                                                                                         ; mux_2_to_1_X_bit                  ; work         ;
;          |mux_2_to_1_X_bit:SR1_MUX|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR1_MUX                                                                                                                                                                                                                                                                                        ; mux_2_to_1_X_bit                  ; work         ;
;          |mux_2_to_1_X_bit:SR2_MUX|                                                                                                     ; 93 (93)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR2_MUX                                                                                                                                                                                                                                                                                        ; mux_2_to_1_X_bit                  ; work         ;
;          |mux_4_to_1_X_bit:ADDR2_MUX|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX                                                                                                                                                                                                                                                                                      ; mux_4_to_1_X_bit                  ; work         ;
;          |reg_file:Reg_File|                                                                                                            ; 112 (112)           ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File                                                                                                                                                                                                                                                                                               ; reg_file                          ; work         ;
;          |register_16_bit:IR_Register_16_bit|                                                                                           ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:IR_Register_16_bit                                                                                                                                                                                                                                                                              ; register_16_bit                   ; work         ;
;          |register_16_bit:MAR_Register_16_bit|                                                                                          ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:MAR_Register_16_bit                                                                                                                                                                                                                                                                             ; register_16_bit                   ; work         ;
;          |register_16_bit:MDR_Register_16_bit|                                                                                          ; 31 (31)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit                                                                                                                                                                                                                                                                             ; register_16_bit                   ; work         ;
;          |register_16_bit:PC_Register_16_bit|                                                                                           ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit                                                                                                                                                                                                                                                                              ; register_16_bit                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1319 (2)            ; 2942 (352)                ; 45312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1317 (0)            ; 2590 (0)                  ; 45312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1317 (86)           ; 2590 (780)                ; 45312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 19 (0)              ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_o7c:auto_generated|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_o7c:auto_generated                                                                                                                              ; mux_o7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 45312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gj14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 45312       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gj14:auto_generated                                                                                                                                                 ; altsyncram_gj14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 73 (73)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 825 (2)             ; 1428 (4)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 176 (176)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 352 (0)             ; 880 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 528 (528)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 352 (0)             ; 352 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 60 (60)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 411 (59)            ; 352 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:100:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:100:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:101:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:101:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:102:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:102:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:103:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:103:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:104:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:104:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:105:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:105:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:106:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:106:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:107:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:107:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:108:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:108:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:109:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:109:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:110:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:110:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:111:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:111:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:112:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:112:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:113:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:113:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:114:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:114:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:115:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:115:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:116:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:116:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:117:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:117:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:118:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:118:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:119:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:119:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:120:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:120:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:121:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:121:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:122:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:122:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:123:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:123:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:124:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:124:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:125:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:125:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:126:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:126:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:127:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:127:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:128:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:128:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:129:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:129:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:130:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:130:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:131:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:131:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:132:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:132:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:133:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:133:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:134:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:134:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:135:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:135:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:136:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:136:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:137:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:137:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:138:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:138:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:139:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:139:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:140:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:140:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:141:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:141:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:142:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:142:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:143:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:143:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:144:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:144:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:145:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:145:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:146:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:146:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:147:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:147:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:148:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:148:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:149:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:149:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:150:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:150:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:151:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:151:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:152:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:152:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:153:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:153:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:154:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:154:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:155:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:155:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:156:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:156:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:157:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:157:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:158:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:158:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:159:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:159:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:160:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:160:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:161:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:161:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:162:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:162:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:163:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:163:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:164:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:164:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:165:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:165:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:166:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:166:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:167:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:167:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:168:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:168:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:169:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:169:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:170:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:170:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:171:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:171:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:172:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:172:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:173:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:173:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:174:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:174:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:175:td|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:175:td                                                                                                   ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:99:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:99:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 251 (12)            ; 233 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1th:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1th:auto_generated                                                             ; cntr_1th                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bhi:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bhi:auto_generated                                                                                      ; cntr_bhi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_crh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_crh:auto_generated                                                                            ; cntr_crh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 177 (177)           ; 177 (177)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync:button_sync[0]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sync:button_sync[0]                                                                                                                                                                                                                                                                                                                        ; sync                              ; work         ;
;    |sync:button_sync[1]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_sramtop|sync:button_sync[1]                                                                                                                                                                                                                                                                                                                        ; sync                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM                                                                                                                    ; M9K  ; Single Port      ; 1024         ; 16           ; --           ; --           ; 16384 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gj14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 177          ; 256          ; 177          ; 45312 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |slc3_sramtop|ram:ram0                                                                                                                                                                                                                                                            ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |slc3_sramtop|Instantiateram:instaRam|state ;
+-----------------+------------+------------+-----------------+
; Name            ; state.idle ; state.done ; state.mem_write ;
+-----------------+------------+------------+-----------------+
; state.mem_write ; 0          ; 0          ; 0               ;
; state.idle      ; 1          ; 0          ; 1               ;
; state.done      ; 0          ; 1          ; 1               ;
+-----------------+------------+------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |slc3_sramtop|slc3:slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                                                                        ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_22 ; State.S_00 ; State.S_12 ; State.S_21 ; State.S_04 ; State.S_16_3 ; State.S_16_2 ; State.S_16_1 ; State.S_23 ; State.S_07 ; State.S_27 ; State.S_25_3 ; State.S_25_2 ; State.S_25_1 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_3 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_00     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+--------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instantiateram:instaRam|state.idle                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                          ;
; Instantiateram:instaRam|state.done                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                          ;
; slc3:slc|ISDU:state_controller|State~2                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; slc3:slc|ISDU:state_controller|State~3                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; slc3:slc|ISDU:state_controller|State~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; slc3:slc|ISDU:state_controller|State~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; slc3:slc|ISDU:state_controller|State~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 7                                                                                                                                                                    ;                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 22                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3301  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 1037  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1222  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:IR_Register_16_bit|Data_Out[12]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:MAR_Register_16_bit|Data_Out[7]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|LED[8]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |slc3_sramtop|slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX|F[15]                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:DataPath|reg_file:Reg_File|Mux7                                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |slc3_sramtop|slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR2_MUX|F[4]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |slc3_sramtop|slc3:slc|datapath:DataPath|databus_mux_4_to_1_16_bit:databus_mux|DataBus[2]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |slc3_sramtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |slc3_sramtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR1_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR2_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:ADDR1_MUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:PC_MUX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:MDR_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_hag1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 727                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 177                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ram:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instantiateram:instaRam"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:PC_MUX" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:DataPath"                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; IR[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 176                 ; 176              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 241                         ;
; cycloneiii_ff         ; 268                         ;
;     CLR               ; 2                           ;
;     ENA               ; 205                         ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 3                           ;
;     plain             ; 27                          ;
; cycloneiii_lcell_comb ; 882                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 823                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 160                         ;
;         4 data inputs ; 622                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 12.80                       ;
; Average LUT depth     ; 8.02                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 964                                                    ;
; cycloneiii_ff         ; 2942                                                   ;
;     CLR               ; 215                                                    ;
;     ENA               ; 110                                                    ;
;     ENA CLR           ; 767                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 9                                                      ;
;     SLD               ; 13                                                     ;
;     plain             ; 1792                                                   ;
; cycloneiii_lcell_comb ; 1319                                                   ;
;     arith             ; 67                                                     ;
;         2 data inputs ; 67                                                     ;
;     normal            ; 1252                                                   ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 13                                                     ;
;         2 data inputs ; 36                                                     ;
;         3 data inputs ; 616                                                    ;
;         4 data inputs ; 582                                                    ;
; cycloneiii_ram_block  ; 177                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.50                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 129                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 121                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 42                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+
; Name                                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                           ; Details ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+
; Clk                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clk                                                                         ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[0]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[10]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[11]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[12]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[13]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[14]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[15]                               ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[1]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[2]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[3]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[5]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[6]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[7]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[8]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; N/A     ;
; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|Mem2IO:memory_subsystem|hex_data[9]                                ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[0][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[1][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[2][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[3][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[4][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[5][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[6][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][0]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][10]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][11]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][12]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][13]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][14]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][15]       ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][1]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][2]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][3]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][4]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][5]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][6]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][7]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][8]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|reg_file:Reg_File|Register_Data_Out[7][9]        ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[0]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[10] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[11] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[12] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[13] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[14] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[15] ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[1]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[2]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[3]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[4]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[5]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[6]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[7]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[8]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:MDR_Register_16_bit|Data_Out[9]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[0]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[10]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[11]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[12]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[13]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[14]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[15]  ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[1]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[2]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[3]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[4]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[5]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[6]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[7]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[8]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; N/A     ;
; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit|Data_Out[9]   ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                         ; N/A     ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 26 21:29:36 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SLC-3 -c SLC-3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file slc-3_testbench.sv
    Info (12023): Found entity 1: slc3_testbench File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/SLC-3_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ben_unit.sv
    Info (12023): Found entity 1: ben_unit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/BEN_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file x-bit_4-to-1_multiplexer.sv
    Info (12023): Found entity 1: mux_4_to_1_X_bit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/X-bit_4-to-1_Multiplexer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file x-bit_2-to-1_multiplexer.sv
    Info (12023): Found entity 1: mux_2_to_1_X_bit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/X-bit_2-to-1_Multiplexer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/test_memory.sv Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/synchronizers.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file slc3_testtop.sv
    Info (12023): Found entity 1: slc3_testtop File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_testtop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slc3_sramtop.sv
    Info (12023): Found entity 1: slc3_sramtop File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/memory_contents.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file instantiateram.sv
    Info (12023): Found entity 1: Instantiateram File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Instantiateram.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 16-bit_register.sv
    Info (12023): Found entity 1: register_16_bit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/16-bit_Register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 16-bit_4-to-1_databus_multiplexer.sv
    Info (12023): Found entity 1: databus_mux_4_to_1_16_bit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/16-bit_4-to-1_DataBus_Multiplexer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Reg_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ram.v Line: 40
Info (12127): Elaborating entity "slc3_sramtop" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv Line: 16
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:slc" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv Line: 61
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:slc|HexDriver:hex_drivers[0]" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv Line: 53
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:slc|datapath:DataPath" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv Line: 67
Info (12128): Elaborating entity "mux_2_to_1_X_bit" for hierarchy "slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:DR_MUX" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 31
Info (12128): Elaborating entity "reg_file" for hierarchy "slc3:slc|datapath:DataPath|reg_file:Reg_File" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 37
Info (12128): Elaborating entity "mux_2_to_1_X_bit" for hierarchy "slc3:slc|datapath:DataPath|mux_2_to_1_X_bit:SR2_MUX" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 40
Info (12128): Elaborating entity "alu" for hierarchy "slc3:slc|datapath:DataPath|alu:ALU_Unit" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 43
Info (12128): Elaborating entity "mux_4_to_1_X_bit" for hierarchy "slc3:slc|datapath:DataPath|mux_4_to_1_X_bit:ADDR2_MUX" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 49
Info (12128): Elaborating entity "register_16_bit" for hierarchy "slc3:slc|datapath:DataPath|register_16_bit:PC_Register_16_bit" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 58
Info (12128): Elaborating entity "databus_mux_4_to_1_16_bit" for hierarchy "slc3:slc|datapath:DataPath|databus_mux_4_to_1_16_bit:databus_mux" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 70
Info (12128): Elaborating entity "ben_unit" for hierarchy "slc3:slc|datapath:DataPath|ben_unit:BEN_Unit" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/DataPath.sv Line: 73
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:slc|Mem2IO:memory_subsystem" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv Line: 76
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:slc|ISDU:state_controller" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3.sv Line: 83
Info (12128): Elaborating entity "Instantiateram" for hierarchy "Instantiateram:instaRam" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv Line: 63
Warning (10230): Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16) File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/Instantiateram.sv Line: 51
Warning (10230): Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5) File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/SLC3_2.sv Line: 119
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/slc3_sramtop.sv Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ram.v Line: 89
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf
    Info (12023): Found entity 1: altsyncram_hag1 File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/altsyncram_hag1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hag1" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj14.tdf
    Info (12023): Found entity 1: altsyncram_gj14 File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/altsyncram_gj14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o7c.tdf
    Info (12023): Found entity 1: mux_o7c File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/mux_o7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1th.tdf
    Info (12023): Found entity 1: cntr_1th File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_1th.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_krb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bhi.tdf
    Info (12023): Found entity 1: cntr_bhi File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_bhi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf
    Info (12023): Found entity 1: cntr_crh File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_crh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.26.21:30:02 Progress: Loading sld99144aaa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99144aaa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/db/ip/sld99144aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "slc3:slc|datapath:DataPath|ben_unit:BEN_Unit|p" feeding internal logic into a wire File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/BEN_Unit.sv Line: 9
    Warning (13049): Converted tri-state buffer "slc3:slc|datapath:DataPath|ben_unit:BEN_Unit|z" feeding internal logic into a wire File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/BEN_Unit.sv Line: 9
    Warning (13049): Converted tri-state buffer "slc3:slc|datapath:DataPath|ben_unit:BEN_Unit|n" feeding internal logic into a wire File: C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/BEN_Unit.sv Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/output_files/SLC-3.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 561 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4828 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4565 logic cells
    Info (21064): Implemented 193 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Mon Jul 26 21:30:20 2021
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MarcoReus/Documents/QuartusProjects/SLC-3/output_files/SLC-3.map.smsg.


