{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 16:53:35 2019 " "Info: Processing started: Fri Oct 18 16:53:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-a_top " "Info: Found design unit 1: TOP-a_top" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Info: Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STRUCT.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file STRUCT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STRUCT " "Info: Found design unit 1: STRUCT" {  } { { "STRUCT.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STRUCT.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 STRUCT-body " "Info: Found design unit 2: STRUCT-body" {  } { { "STRUCT.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STRUCT.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SMG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SMG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMG-smg0 " "Info: Found design unit 1: SMG-smg0" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SMG " "Info: Found entity 1: SMG" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BEEP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BEEP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEP-behavioral " "Info: Found design unit 1: BEEP-behavioral" {  } { { "BEEP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/BEEP.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEEP " "Info: Found entity 1: BEEP" {  } { { "BEEP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/BEEP.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-a " "Info: Found design unit 1: LCD-a" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKD-a " "Info: Found design unit 1: CLKD-a" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKD " "Info: Found entity 1: CLKD" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DZ-one " "Info: Found design unit 1: DZ-one" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DZ " "Info: Found entity 1: DZ" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file KEY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY-a " "Info: Found design unit 1: KEY-a" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Info: Found entity 1: KEY" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STATE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file STATE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE-behavioral " "Info: Found design unit 1: STATE-behavioral" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 STATE " "Info: Found entity 1: STATE" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Info: Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG SMG:u1 " "Info: Elaborating entity \"SMG\" for hierarchy \"SMG:u1\"" {  } { { "TOP.vhd" "u1" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ DZ:u2 " "Info: Elaborating entity \"DZ\" for hierarchy \"DZ:u2\"" {  } { { "TOP.vhd" "u2" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dzclear DZ.vhd(20) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(20): signal \"dzclear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(31) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(45) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(45): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(58) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(58): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r DZ.vhd(18) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(18): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row DZ.vhd(18) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(18): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g DZ.vhd(18) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(18): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[0\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[1\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[2\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[3\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[4\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[5\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[6\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_g\[7\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[0\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[1\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[2\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[3\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[4\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[5\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[6\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] DZ.vhd(18) " "Info (10041): Inferred latch for \"row\[7\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[0\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[1\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[2\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[3\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[4\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[5\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[6\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] DZ.vhd(18) " "Info (10041): Inferred latch for \"col_r\[7\]\" at DZ.vhd(18)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEEP BEEP:u3 " "Info: Elaborating entity \"BEEP\" for hierarchy \"BEEP:u3\"" {  } { { "TOP.vhd" "u3" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:u4 " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:u4\"" {  } { { "TOP.vhd" "u4" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY KEY:u5 " "Info: Elaborating entity \"KEY\" for hierarchy \"KEY:u5\"" {  } { { "TOP.vhd" "u5" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coltmp KEY.vhd(37) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(37): signal \"coltmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inclk KEY.vhd(41) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(41): signal \"inclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKD CLKD:u6 " "Info: Elaborating entity \"CLKD\" for hierarchy \"CLKD:u6\"" {  } { { "TOP.vhd" "u6" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE STATE:u7 " "Info: Elaborating entity \"STATE\" for hierarchy \"STATE:u7\"" {  } { { "TOP.vhd" "u7" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(58) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(58): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(83) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(83): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(99) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(99): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_recording STATE.vhd(108) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(108): signal \"num_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "now_recording STATE.vhd(108) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(108): signal \"now_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher_lenth STATE.vhd(193) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(193): signal \"four_cipher_lenth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(196) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(196): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(199) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(199): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(202) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(202): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(204) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(204): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(205) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(205): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(207) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(207): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(208) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(208): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(210) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(210): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(211) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(211): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "issmg STATE.vhd(97) " "Warning (10631): VHDL Process Statement warning at STATE.vhd(97): inferring latch(es) for signal or variable \"issmg\", which holds its previous value in one or more paths through the process" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(230) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(230): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk STATE.vhd(236) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(236): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "four_cipher " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"four_cipher\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div0\"" {  } { { "LCD.vhd" "Div0" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div1\"" {  } { { "LCD.vhd" "Div1" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 54 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div2\"" {  } { { "LCD.vhd" "Div2" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 59 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div3\"" {  } { { "LCD.vhd" "Div3" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"LCD:u4\|lpm_divide:Div0\"" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"LCD:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[1\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[1\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[2\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[2\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[3\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[3\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[5\] DZ:u2\|row\[4\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[5\]\" merged with LATCH primitive \"DZ:u2\|row\[4\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[0\] " "Warning: Latch DZ:u2\|row\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[4\] " "Warning: Latch DZ:u2\|row\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[6\] " "Warning: Latch DZ:u2\|row\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[0\] " "Warning: Latch DZ:u2\|col_r\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[1\] " "Warning: Latch DZ:u2\|col_r\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[2\] " "Warning: Latch DZ:u2\|col_r\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[3\] " "Warning: Latch DZ:u2\|col_r\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[4\] " "Warning: Latch DZ:u2\|col_r\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[5\] " "Warning: Latch DZ:u2\|col_r\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[6\] " "Warning: Latch DZ:u2\|col_r\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[7\] " "Warning: Latch DZ:u2\|col_r\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[0\] " "Warning: Latch DZ:u2\|col_g\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[1\] " "Warning: Latch DZ:u2\|col_g\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[2\] " "Warning: Latch DZ:u2\|col_g\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[3\] " "Warning: Latch DZ:u2\|col_g\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[4\] " "Warning: Latch DZ:u2\|col_g\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[5\] " "Warning: Latch DZ:u2\|col_g\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[6\] " "Warning: Latch DZ:u2\|col_g\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[7\] " "Warning: Latch DZ:u2\|col_g\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Latch STATE:u7\|issmg\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Latch STATE:u7\|issmg\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Latch STATE:u7\|issmg\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Latch STATE:u7\|issmg\[5\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Latch STATE:u7\|issmg\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Latch STATE:u7\|issmg\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Latch STATE:u7\|issmg\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Latch STATE:u7\|issmg\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Latch STATE:u7\|issmg\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Latch STATE:u7\|issmg\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Latch STATE:u7\|issmg\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Latch STATE:u7\|issmg\[7\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Latch STATE:u7\|issmg\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Latch STATE:u7\|issmg\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Latch STATE:u7\|issmg\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Latch STATE:u7\|issmg\[4\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Latch STATE:u7\|issmg\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Latch STATE:u7\|issmg\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Latch STATE:u7\|issmg\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Latch STATE:u7\|issmg\[6\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Latch STATE:u7\|issmg\[8\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Latch STATE:u7\|issmg\[8\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Latch STATE:u7\|issmg\[8\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Latch STATE:u7\|issmg\[8\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RW_out GND " "Warning (13410): Pin \"RW_out\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } {  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.one " "Info: Register \"STATE:u7\|\\pstate:key_value.one\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.two " "Info: Register \"STATE:u7\|\\pstate:key_value.two\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.three " "Info: Register \"STATE:u7\|\\pstate:key_value.three\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.four " "Info: Register \"STATE:u7\|\\pstate:key_value.four\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.five " "Info: Register \"STATE:u7\|\\pstate:key_value.five\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.six " "Info: Register \"STATE:u7\|\\pstate:key_value.six\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.seven " "Info: Register \"STATE:u7\|\\pstate:key_value.seven\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.eight " "Info: Register \"STATE:u7\|\\pstate:key_value.eight\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nine " "Info: Register \"STATE:u7\|\\pstate:key_value.nine\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.zero " "Info: Register \"STATE:u7\|\\pstate:key_value.zero\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.enter " "Info: Register \"STATE:u7\|\\pstate:key_value.enter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.del " "Info: Register \"STATE:u7\|\\pstate:key_value.del\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.choose " "Info: Register \"STATE:u7\|\\pstate:key_value.choose\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.add " "Info: Register \"STATE:u7\|\\pstate:key_value.add\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.modify " "Info: Register \"STATE:u7\|\\pstate:key_value.modify\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.recording " "Info: Register \"STATE:u7\|\\pstate:key_value.recording\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nothing " "Info: Register \"STATE:u7\|\\pstate:key_value.nothing\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1463 " "Info: Implemented 1463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info: Implemented 63 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1393 " "Info: Implemented 1393 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 16:53:41 2019 " "Info: Processing ended: Fri Oct 18 16:53:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
