\doxysection{stm32f4xx\+\_\+ll\+\_\+dma.\+h}
\hypertarget{stm32f4xx__ll__dma_8h_source}{}\label{stm32f4xx__ll__dma_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h}}
\mbox{\hyperlink{stm32f4xx__ll__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (DMA1)\ ||\ defined\ (DMA2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00045}00045\ \textcolor{comment}{/*\ Array\ used\ to\ get\ the\ DMA\ stream\ register\ offset\ versus\ stream\ index\ LL\_DMA\_STREAM\_x\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00046}00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ STREAM\_OFFSET\_TAB[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00047}00047\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00048}00048\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\_Stream0\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00049}00049\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\_Stream1\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00050}00050\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\_Stream2\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00051}00051\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\_Stream3\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00052}00052\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\_Stream4\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00053}00053\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\_Stream5\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00054}00054\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\_Stream6\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00055}00055\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\_Stream7\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00056}00056\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00061}00061\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00062}00062\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00071}00071\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00072}00072\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00073}00073\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00077}00077\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00078}00078\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00079}00079\ \ \ uint32\_t\ PeriphOrM2MSrcAddress;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00084}00084\ \ \ uint32\_t\ MemoryOrM2MDstAddress;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00089}00089\ \ \ uint32\_t\ Direction;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00095}00095\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00102}00102\ \ \ uint32\_t\ PeriphOrM2MSrcIncMode;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00108}00108\ \ \ uint32\_t\ MemoryOrM2MDstIncMode;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00114}00114\ \ \ uint32\_t\ PeriphOrM2MSrcDataSize;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00120}00120\ \ \ uint32\_t\ MemoryOrM2MDstDataSize;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00126}00126\ \ \ uint32\_t\ NbData;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00133}00133\ \ \ uint32\_t\ Channel;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00138}00138\ \ \ uint32\_t\ Priority;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00142}00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00143}00143\ \ \ uint32\_t\ FIFOMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00150}00150\ \ \ uint32\_t\ FIFOThreshold;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00155}00155\ \ \ uint32\_t\ MemBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00163}00163\ \ \ uint32\_t\ PeriphBurst;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00171}00171\ \}\ LL\_DMA\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00175}00175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00176}00176\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00186}00186\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00187}00187\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00189}00189\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFFFF0000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH\ DMA\_SxCR\_DIR\_0\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY\ DMA\_SxCR\_DIR\_1\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_CIRCULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_DISABLE\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_ENABLE\ \ \ DMA\_SxCR\_DBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00238}00238\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00253}00253\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00267}00267\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_PSIZE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_FIXEDTO4\ \ \ \ \ \ \ \ DMA\_SxCR\_PINCOS\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00272}00272\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_MEDIUM\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00278}00278\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00279}00279\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_VERYHIGH\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00287}00287\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel0\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00288}00288\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel1\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00289}00289\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel2\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00290}00290\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_0\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel3\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00291}00291\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel4\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00292}00292\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel5\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00293}00293\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel6\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00294}00294\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel7\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00295}00295\ \textcolor{preprocessor}{\#if\ defined\ (DMA\_SxCR\_CHSEL\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00296}00296\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel8\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00297}00297\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel9\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel10\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00299}00299\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel11\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00300}00300\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel12\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00301}00301\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel13\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00302}00302\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel14\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00303}00303\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ }\textcolor{comment}{/*\ Select\ Channel15\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00304}00304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA\_SxCR\_CHSEL\_3\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00312}00312\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00313}00313\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_MBURST\_0\ |\ DMA\_SxCR\_MBURST\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_PBURST\_0\ |\ DMA\_SxCR\_PBURST\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00330}00330\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00334}00334\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00335}00335\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00343}00343\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_0\_25\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00344}00344\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_25\_50\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00345}00345\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_50\_75\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00346}00346\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_75\_100\ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_1\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00347}00347\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_EMPTY\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00348}00348\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_FULL\ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_2\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00352}00352\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_4\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_2\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_3\_4\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_FULL\ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00363}00363\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM1\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00377}00377\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ LL\_DMA\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_INSTANCE(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00414}00414\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ >\ ((uint32\_t)DMA1\_Stream7))\ ?\ \ DMA2\ :\ DMA1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00421}00421\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00422}00422\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00423}00423\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00424}00424\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00425}00425\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00426}00426\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00427}00427\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00428}00428\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00429}00429\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00430}00430\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00431}00431\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00432}00432\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00433}00433\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00434}00434\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00435}00435\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00436}00436\ \textcolor{preprocessor}{\ LL\_DMA\_STREAM\_7)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00444}00444\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_STREAM\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00445}00445\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA1\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00446}00446\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA2\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00447}00447\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA1\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00448}00448\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA2\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00449}00449\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA1\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00450}00450\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA2\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00451}00451\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA1\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00452}00452\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA2\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00453}00453\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA1\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00454}00454\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA2\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00455}00455\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA1\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00456}00456\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA2\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00457}00457\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA1\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00458}00458\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA2\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00459}00459\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_7)))\ ?\ DMA1\_Stream7\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00460}00460\ \textcolor{preprocessor}{\ DMA2\_Stream7)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00465}00465\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00470}00470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00471}00471\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00475}00475\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00494}00494\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00495}00495\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00496}00496\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00497}00497\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00514}00514\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00515}00515\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00516}00516\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00517}00517\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00534}00534\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00535}00535\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00536}00536\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00537}00537\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00569}00569\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigTransfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00570}00570\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00571}00571\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00572}00572\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00573}00573\ \ \ \ \ \ \ \ \ \ \ \ \ \ Configuration);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00574}00574\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00595}00595\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Direction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00596}00596\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00597}00597\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}},\ Direction);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00598}00598\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00618}00618\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00619}00619\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00620}00620\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00621}00621\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00622}00622\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00643}00643\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00644}00644\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00645}00645\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}},\ Mode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00646}00646\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00667}00667\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00668}00668\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00669}00669\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00670}00670\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00671}00671\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00690}00690\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00691}00691\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00692}00692\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}},\ IncrementMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00693}00693\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00694}00694\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00712}00712\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00713}00713\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00714}00714\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00715}00715\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00735}00735\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00736}00736\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00737}00737\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}},\ IncrementMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00738}00738\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00739}00739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00757}00757\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00758}00758\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00759}00759\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00760}00760\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00761}00761\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00781}00781\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00782}00782\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00783}00783\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}},\ Size);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00784}00784\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00804}00804\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00805}00805\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00806}00806\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00807}00807\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00808}00808\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00828}00828\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00829}00829\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00830}00830\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}},\ Size);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00831}00831\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00832}00832\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00851}00851\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00852}00852\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00853}00853\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00854}00854\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00855}00855\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00874}00874\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ OffsetSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00875}00875\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00876}00876\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\_SxCR\_PINCOS}},\ OffsetSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00877}00877\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00896}00896\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00897}00897\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00898}00898\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\_SxCR\_PINCOS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00899}00899\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00921}00921\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Priority)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00922}00922\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00923}00923\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}},\ Priority);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00924}00924\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00945}00945\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00946}00946\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00947}00947\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00948}00948\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00949}00949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00968}00968\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ NbData)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00969}00969\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00970}00970\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\_SxNDT}},\ NbData);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00971}00971\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00972}00972\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00990}00990\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00991}00991\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00992}00992\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\_SxNDT}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00993}00993\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01019}01019\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01020}01020\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01021}01021\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\_SxCR\_CHSEL}},\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01022}01022\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01023}01023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01047}01047\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01048}01048\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01049}01049\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\_SxCR\_CHSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01050}01050\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01051}01051\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01072}01072\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mburst)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01073}01073\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01074}01074\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}},\ Mburst);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01075}01075\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01076}01076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01096}01096\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01097}01097\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01098}01098\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01099}01099\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01100}01100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01121}01121\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Pburst)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01122}01122\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01123}01123\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}},\ Pburst);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01124}01124\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01125}01125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01145}01145\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01146}01146\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01147}01147\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01148}01148\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01149}01149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01168}01168\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ CurrentMemory)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01169}01169\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01170}01170\ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}},\ CurrentMemory);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01171}01171\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01172}01172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01190}01190\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01191}01191\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01192}01192\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01193}01193\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01194}01194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01210}01210\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01211}01211\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01212}01212\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01213}01213\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01214}01214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01230}01230\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01231}01231\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01232}01232\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01233}01233\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01234}01234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01256}01256\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetFIFOStatus(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01257}01257\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01258}01258\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\_SxFCR\_FS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01259}01259\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01260}01260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01276}01276\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01277}01277\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01278}01278\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01279}01279\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01280}01280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01296}01296\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01297}01297\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01298}01298\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01299}01299\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01300}01300\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01321}01321\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Threshold)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01322}01322\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01323}01323\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}},\ Threshold);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01324}01324\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01325}01325\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01345}01345\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01346}01346\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01347}01347\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01348}01348\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01349}01349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01374}01374\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigFifo(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ FifoMode,\ uint32\_t\ FifoThreshold)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01375}01375\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01376}01376\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}}|\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}},\ FifoMode|FifoThreshold);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01377}01377\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01402}01402\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigAddresses(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ Direction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01403}01403\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01404}01404\ \ \ \textcolor{comment}{/*\ Direction\ Memory\ to\ Periph\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01405}01405\ \ \ \textcolor{keywordflow}{if}\ (Direction\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01406}01406\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01407}01407\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ SrcAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01408}01408\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ DstAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01409}01409\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01410}01410\ \ \ \textcolor{comment}{/*\ Direction\ Periph\ to\ Memory\ and\ Memory\ to\ Memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01411}01411\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01412}01412\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01413}01413\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ SrcAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01414}01414\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ DstAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01415}01415\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01416}01416\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01417}01417\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01436}01436\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01437}01437\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01438}01438\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01439}01439\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01440}01440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01459}01459\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ PeriphAddress)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01460}01460\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01461}01461\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ PeriphAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01462}01462\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01463}01463\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01480}01480\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01481}01481\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01482}01482\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01483}01483\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01484}01484\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01501}01501\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01502}01502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01503}01503\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01504}01504\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01505}01505\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01524}01524\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01525}01525\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01526}01526\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ MemoryAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01527}01527\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01528}01528\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01547}01547\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01548}01548\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01549}01549\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01550}01550\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01551}01551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01568}01568\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01569}01569\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01570}01570\ \ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01571}01571\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01572}01572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01589}01589\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01590}01590\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01591}01591\ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01592}01592\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01593}01593\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01610}01610\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Address)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01611}01611\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01612}01612\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR,\ Address);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01613}01613\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01614}01614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01630}01630\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01631}01631\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01632}01632\ \ \ \textcolor{keywordflow}{return}\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01633}01633\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01634}01634\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01638}01638\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01642}01642\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01649}01649\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01650}01650\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01651}01651\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\_LISR\_HTIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\_LISR\_HTIF0}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01652}01652\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01653}01653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01660}01660\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01661}01661\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01662}01662\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\_LISR\_HTIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\_LISR\_HTIF1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01663}01663\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01664}01664\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01671}01671\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01672}01672\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01673}01673\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\_LISR\_HTIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\_LISR\_HTIF2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01674}01674\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01675}01675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01682}01682\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01683}01683\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01684}01684\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\_LISR\_HTIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\_LISR\_HTIF3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01685}01685\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01686}01686\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01693}01693\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01694}01694\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01695}01695\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\_HISR\_HTIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\_HISR\_HTIF4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01696}01696\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01697}01697\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01704}01704\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01705}01705\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01706}01706\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\_HISR\_HTIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\_HISR\_HTIF5}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01707}01707\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01708}01708\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01715}01715\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01716}01716\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01717}01717\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\_HISR\_HTIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\_HISR\_HTIF6}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01718}01718\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01719}01719\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01726}01726\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01727}01727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01728}01728\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\_HISR\_HTIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\_HISR\_HTIF7}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01729}01729\ \}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01730}01730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01737}01737\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01738}01738\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01739}01739\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\_LISR\_TCIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\_LISR\_TCIF0}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01740}01740\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01741}01741\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01748}01748\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01749}01749\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01750}01750\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\_LISR\_TCIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\_LISR\_TCIF1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01751}01751\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01752}01752\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01759}01759\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01760}01760\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01761}01761\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\_LISR\_TCIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\_LISR\_TCIF2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01762}01762\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01763}01763\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01770}01770\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01771}01771\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01772}01772\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\_LISR\_TCIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\_LISR\_TCIF3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01773}01773\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01774}01774\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01781}01781\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01782}01782\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01783}01783\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\_HISR\_TCIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\_HISR\_TCIF4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01784}01784\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01785}01785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01792}01792\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01793}01793\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01794}01794\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\_HISR\_TCIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\_HISR\_TCIF5}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01795}01795\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01796}01796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01803}01803\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01804}01804\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01805}01805\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\_HISR\_TCIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\_HISR\_TCIF6}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01806}01806\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01807}01807\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01814}01814\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01815}01815\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01816}01816\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\_HISR\_TCIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\_HISR\_TCIF7}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01817}01817\ \}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01818}01818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01825}01825\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01826}01826\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01827}01827\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\_LISR\_TEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\_LISR\_TEIF0}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01828}01828\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01829}01829\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01836}01836\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01837}01837\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01838}01838\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\_LISR\_TEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\_LISR\_TEIF1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01839}01839\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01840}01840\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01847}01847\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01848}01848\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01849}01849\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\_LISR\_TEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\_LISR\_TEIF2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01850}01850\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01851}01851\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01858}01858\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01859}01859\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01860}01860\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\_LISR\_TEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\_LISR\_TEIF3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01861}01861\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01862}01862\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01869}01869\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01870}01870\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01871}01871\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\_HISR\_TEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\_HISR\_TEIF4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01872}01872\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01873}01873\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01880}01880\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01881}01881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01882}01882\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\_HISR\_TEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\_HISR\_TEIF5}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01883}01883\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01884}01884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01891}01891\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01892}01892\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01893}01893\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\_HISR\_TEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\_HISR\_TEIF6}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01894}01894\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01902}01902\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01903}01903\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01904}01904\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\_HISR\_TEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\_HISR\_TEIF7}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01905}01905\ \}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01906}01906\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01913}01913\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01914}01914\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01915}01915\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\_LISR\_DMEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\_LISR\_DMEIF0}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01916}01916\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01917}01917\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01924}01924\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01925}01925\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01926}01926\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\_LISR\_DMEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\_LISR\_DMEIF1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01927}01927\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01928}01928\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01935}01935\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01936}01936\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01937}01937\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\_LISR\_DMEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\_LISR\_DMEIF2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01938}01938\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01939}01939\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01946}01946\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01947}01947\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01948}01948\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\_LISR\_DMEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\_LISR\_DMEIF3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01949}01949\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01950}01950\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01957}01957\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01958}01958\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01959}01959\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\_HISR\_DMEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\_HISR\_DMEIF4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01960}01960\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01961}01961\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01968}01968\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01969}01969\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01970}01970\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\_HISR\_DMEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\_HISR\_DMEIF5}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01971}01971\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01972}01972\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01979}01979\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01980}01980\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01981}01981\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\_HISR\_DMEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\_HISR\_DMEIF6}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01982}01982\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01983}01983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01990}01990\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01991}01991\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01992}01992\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\_HISR\_DMEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\_HISR\_DMEIF7}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01993}01993\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l01994}01994\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02001}02001\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02002}02002\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02003}02003\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\_LISR\_FEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\_LISR\_FEIF0}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02004}02004\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02005}02005\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02012}02012\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02013}02013\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02014}02014\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\_LISR\_FEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\_LISR\_FEIF1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02015}02015\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02016}02016\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02023}02023\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02024}02024\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02025}02025\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\_LISR\_FEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\_LISR\_FEIF2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02026}02026\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02027}02027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02034}02034\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02035}02035\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02036}02036\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\_LISR\_FEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\_LISR\_FEIF3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02037}02037\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02038}02038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02045}02045\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02046}02046\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02047}02047\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\_HISR\_FEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\_HISR\_FEIF4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02048}02048\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02049}02049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02056}02056\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02057}02057\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02058}02058\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\_HISR\_FEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\_HISR\_FEIF5}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02059}02059\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02060}02060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02067}02067\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02068}02068\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02069}02069\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\_HISR\_FEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\_HISR\_FEIF6}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02070}02070\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02071}02071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02078}02078\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02079}02079\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02080}02080\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\_HISR\_FEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\_HISR\_FEIF7}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02081}02081\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02082}02082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02089}02089\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02090}02090\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02091}02091\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{DMA\_LIFCR\_CHTIF0}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02092}02092\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02093}02093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02100}02100\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02101}02101\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02102}02102\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{DMA\_LIFCR\_CHTIF1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02103}02103\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02104}02104\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02111}02111\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02112}02112\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02113}02113\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{DMA\_LIFCR\_CHTIF2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02114}02114\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02115}02115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02122}02122\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02123}02123\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02124}02124\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{DMA\_LIFCR\_CHTIF3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02125}02125\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02126}02126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02133}02133\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02134}02134\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02135}02135\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{DMA\_HIFCR\_CHTIF4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02136}02136\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02137}02137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02144}02144\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02145}02145\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02146}02146\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{DMA\_HIFCR\_CHTIF5}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02147}02147\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02148}02148\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02155}02155\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02156}02156\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02157}02157\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{DMA\_HIFCR\_CHTIF6}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02158}02158\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02159}02159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02166}02166\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02167}02167\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02168}02168\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{DMA\_HIFCR\_CHTIF7}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02169}02169\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02170}02170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02177}02177\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02178}02178\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02179}02179\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{DMA\_LIFCR\_CTCIF0}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02180}02180\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02181}02181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02188}02188\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02189}02189\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02190}02190\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{DMA\_LIFCR\_CTCIF1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02191}02191\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02192}02192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02199}02199\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02200}02200\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02201}02201\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{DMA\_LIFCR\_CTCIF2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02202}02202\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02203}02203\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02210}02210\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02211}02211\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02212}02212\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{DMA\_LIFCR\_CTCIF3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02213}02213\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02214}02214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02221}02221\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02222}02222\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02223}02223\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{DMA\_HIFCR\_CTCIF4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02224}02224\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02225}02225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02232}02232\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02233}02233\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02234}02234\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{DMA\_HIFCR\_CTCIF5}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02235}02235\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02236}02236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02243}02243\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02244}02244\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02245}02245\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{DMA\_HIFCR\_CTCIF6}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02246}02246\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02247}02247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02254}02254\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02255}02255\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02256}02256\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{DMA\_HIFCR\_CTCIF7}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02257}02257\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02258}02258\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02265}02265\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02266}02266\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02267}02267\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{DMA\_LIFCR\_CTEIF0}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02268}02268\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02269}02269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02276}02276\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02277}02277\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02278}02278\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{DMA\_LIFCR\_CTEIF1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02279}02279\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02280}02280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02287}02287\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02288}02288\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02289}02289\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{DMA\_LIFCR\_CTEIF2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02290}02290\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02291}02291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02298}02298\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02299}02299\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02300}02300\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{DMA\_LIFCR\_CTEIF3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02301}02301\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02302}02302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02309}02309\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02310}02310\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02311}02311\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{DMA\_HIFCR\_CTEIF4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02312}02312\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02313}02313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02320}02320\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02321}02321\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02322}02322\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{DMA\_HIFCR\_CTEIF5}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02323}02323\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02324}02324\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02331}02331\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02332}02332\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02333}02333\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{DMA\_HIFCR\_CTEIF6}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02334}02334\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02335}02335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02342}02342\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02343}02343\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02344}02344\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{DMA\_HIFCR\_CTEIF7}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02345}02345\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02346}02346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02353}02353\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02354}02354\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02355}02355\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{DMA\_LIFCR\_CDMEIF0}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02356}02356\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02357}02357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02364}02364\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02365}02365\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02366}02366\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{DMA\_LIFCR\_CDMEIF1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02367}02367\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02368}02368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02375}02375\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02376}02376\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02377}02377\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{DMA\_LIFCR\_CDMEIF2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02378}02378\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02379}02379\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02386}02386\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02387}02387\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02388}02388\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{DMA\_LIFCR\_CDMEIF3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02389}02389\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02390}02390\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02397}02397\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02398}02398\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02399}02399\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{DMA\_HIFCR\_CDMEIF4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02400}02400\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02401}02401\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02408}02408\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02409}02409\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02410}02410\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{DMA\_HIFCR\_CDMEIF5}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02411}02411\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02412}02412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02419}02419\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02420}02420\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02421}02421\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{DMA\_HIFCR\_CDMEIF6}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02422}02422\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02423}02423\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02430}02430\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02431}02431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02432}02432\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{DMA\_HIFCR\_CDMEIF7}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02433}02433\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02434}02434\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02441}02441\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02442}02442\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02443}02443\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{DMA\_LIFCR\_CFEIF0}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02444}02444\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02445}02445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02452}02452\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02453}02453\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02454}02454\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{DMA\_LIFCR\_CFEIF1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02455}02455\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02456}02456\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02463}02463\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02464}02464\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02465}02465\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{DMA\_LIFCR\_CFEIF2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02466}02466\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02467}02467\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02474}02474\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02475}02475\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02476}02476\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{DMA\_LIFCR\_CFEIF3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02477}02477\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02478}02478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02485}02485\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02486}02486\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02487}02487\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{DMA\_HIFCR\_CFEIF4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02488}02488\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02489}02489\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02496}02496\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02497}02497\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02498}02498\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{DMA\_HIFCR\_CFEIF5}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02499}02499\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02500}02500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02507}02507\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02508}02508\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02509}02509\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{DMA\_HIFCR\_CFEIF6}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02510}02510\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02511}02511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02518}02518\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02519}02519\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02520}02520\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{DMA\_HIFCR\_CFEIF7}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02521}02521\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02522}02522\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02526}02526\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02530}02530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02546}02546\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02547}02547\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02548}02548\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02549}02549\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02550}02550\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02566}02566\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02567}02567\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02568}02568\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02569}02569\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02570}02570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02586}02586\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02587}02587\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02588}02588\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02589}02589\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02590}02590\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02606}02606\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02607}02607\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02608}02608\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02609}02609\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02610}02610\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02626}02626\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02627}02627\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02628}02628\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02629}02629\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02630}02630\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02646}02646\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02647}02647\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02648}02648\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02649}02649\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02650}02650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02666}02666\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02667}02667\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02668}02668\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02669}02669\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02670}02670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02686}02686\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02687}02687\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02688}02688\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02689}02689\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02690}02690\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02706}02706\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02707}02707\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02708}02708\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02709}02709\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02710}02710\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02726}02726\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02727}02727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02728}02728\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02729}02729\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02730}02730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02746}02746\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02747}02747\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02748}02748\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02749}02749\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02750}02750\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02766}02766\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02767}02767\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02768}02768\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02769}02769\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02770}02770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02786}02786\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02787}02787\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02788}02788\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02789}02789\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02790}02790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02806}02806\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02807}02807\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02808}02808\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02809}02809\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02810}02810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02826}02826\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02827}02827\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02828}02828\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02829}02829\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02830}02830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02834}02834\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02835}02835\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02839}02839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02840}02840\ uint32\_t\ LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02841}02841\ uint32\_t\ LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02842}02842\ \textcolor{keywordtype}{void}\ LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02843}02843\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02847}02847\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02848}02848\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02852}02852\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02856}02856\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02857}02857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA1\ ||\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02858}02858\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02862}02862\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02863}02863\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02864}02864\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02865}02865\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02866}02866\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02867}02867\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_DMA\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__dma_8h_source_l02868}02868\ }

\end{DoxyCode}
