TimeQuest Timing Analyzer report for top
Sat Nov 19 00:37:22 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 135.98 MHz ; 135.98 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -6.354 ; -314.524           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.435 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -118.986                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.354 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.274      ;
; -6.354 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.274      ;
; -6.354 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.274      ;
; -6.354 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.274      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.258 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.174      ;
; -6.258 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.174      ;
; -6.258 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.174      ;
; -6.258 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.174      ;
; -6.256 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.167      ;
; -6.256 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.167      ;
; -6.256 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.167      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.232 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 7.147      ;
; -6.228 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.148      ;
; -6.228 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.148      ;
; -6.228 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.148      ;
; -6.228 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.148      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.202 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.121      ;
; -6.164 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.083      ;
; -6.164 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.083      ;
; -6.164 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.083      ;
; -6.146 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.057      ;
; -6.146 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.057      ;
; -6.146 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 7.057      ;
; -6.127 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.047      ;
; -6.127 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.047      ;
; -6.127 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.047      ;
; -6.127 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.047      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.094 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.013      ;
; -6.085 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.001      ;
; -6.085 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.001      ;
; -6.085 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.001      ;
; -6.085 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 7.001      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.059 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.974      ;
; -6.045 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.581     ; 6.465      ;
; -6.045 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.581     ; 6.465      ;
; -6.045 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.581     ; 6.465      ;
; -6.045 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.581     ; 6.465      ;
; -6.043 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.959      ;
; -6.043 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.959      ;
; -6.043 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.959      ;
; -6.043 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.959      ;
; -6.040 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.956      ;
; -6.040 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.956      ;
; -6.040 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.956      ;
; -6.040 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.085     ; 6.956      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.034 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.945      ;
; -6.029 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.940      ;
; -6.029 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.940      ;
; -6.029 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 6.940      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
; -6.017 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.086     ; 6.932      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_mem_ctrl_reset                                                 ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.s_idle                                                         ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.s_reset_done                                                   ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.492 ; state.s_idle                                                         ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.786      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; state.s_reset_done                                                   ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.508 ; state.s_idle                                                         ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.620 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.411      ;
; 0.629 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.420      ;
; 0.636 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.427      ;
; 0.638 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.429      ;
; 0.736 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.034      ;
; 0.742 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.055      ;
; 0.744 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.059      ;
; 0.751 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.542      ;
; 0.755 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.049      ;
; 0.755 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.550      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.551      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.558      ;
; 0.768 ; state.s_reset                                                        ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.062      ;
; 0.772 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.065      ;
; 0.776 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.567      ;
; 0.777 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.568      ;
; 0.783 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.077      ;
; 0.783 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.077      ;
; 0.785 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.081      ;
; 0.787 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.080      ;
; 0.804 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.097      ;
; 0.814 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.108      ;
; 0.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.110      ;
; 0.890 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.681      ;
; 0.891 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.682      ;
; 0.898 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.689      ;
; 0.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.690      ;
; 0.907 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.698      ;
; 0.908 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.699      ;
; 0.912 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.205      ;
; 0.916 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.707      ;
; 0.917 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.579      ; 1.708      ;
; 0.947 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall              ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en_fall                 ; CLK          ; CLK         ; -0.500       ; 0.123      ; 0.802      ;
; 0.950 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.243      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 144.3 MHz ; 144.3 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -5.930 ; -291.909          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -118.986                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.930 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.859      ;
; -5.930 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.859      ;
; -5.930 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.859      ;
; -5.930 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.859      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.899 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.827      ;
; -5.840 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.760      ;
; -5.840 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.760      ;
; -5.840 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.760      ;
; -5.721 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.650      ;
; -5.721 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.650      ;
; -5.721 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.650      ;
; -5.721 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.650      ;
; -5.713 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.642      ;
; -5.713 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.642      ;
; -5.713 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.642      ;
; -5.713 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.642      ;
; -5.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.638      ;
; -5.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.638      ;
; -5.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.638      ;
; -5.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.638      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.690 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.618      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.610      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.679 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.606      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.639 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.559      ;
; -5.631 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.551      ;
; -5.631 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.551      ;
; -5.631 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.551      ;
; -5.623 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.543      ;
; -5.623 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.543      ;
; -5.623 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 6.543      ;
; -5.610 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.539      ;
; -5.610 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.539      ;
; -5.610 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.539      ;
; -5.590 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.540     ; 6.052      ;
; -5.590 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.540     ; 6.052      ;
; -5.590 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.540     ; 6.052      ;
; -5.590 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.540     ; 6.052      ;
; -5.580 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.508      ;
; -5.580 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.508      ;
; -5.580 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.508      ;
; -5.580 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.508      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.559 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.541     ; 6.020      ;
; -5.553 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.481      ;
; -5.553 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.481      ;
; -5.553 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.481      ;
; -5.553 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.481      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 6.476      ;
; -5.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.476      ;
; -5.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 6.476      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_mem_ctrl_reset                                                 ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state.s_idle                                                         ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state.s_reset_done                                                   ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.455 ; state.s_idle                                                         ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.723      ;
; 0.469 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; state.s_reset_done                                                   ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; state.s_idle                                                         ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.744      ;
; 0.562 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.297      ;
; 0.565 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.300      ;
; 0.574 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.309      ;
; 0.578 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.313      ;
; 0.661 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.396      ;
; 0.674 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.943      ;
; 0.674 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.943      ;
; 0.681 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.416      ;
; 0.682 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.417      ;
; 0.685 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.954      ;
; 0.686 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.955      ;
; 0.686 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.422      ;
; 0.689 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.976      ;
; 0.692 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.979      ;
; 0.693 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 0.980      ;
; 0.695 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.431      ;
; 0.700 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.435      ;
; 0.703 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.717 ; state.s_reset                                                        ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.990      ;
; 0.725 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.994      ;
; 0.727 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.996      ;
; 0.730 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.999      ;
; 0.731 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.000      ;
; 0.731 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.000      ;
; 0.739 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.007      ;
; 0.756 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.024      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.028      ;
; 0.766 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.034      ;
; 0.776 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.511      ;
; 0.783 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.518      ;
; 0.803 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.538      ;
; 0.804 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.539      ;
; 0.804 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.539      ;
; 0.805 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.540      ;
; 0.821 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.556      ;
; 0.822 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.540      ; 1.557      ;
; 0.836 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.104      ;
; 0.868 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.135      ;
; 0.885 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.152      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.162 ; -94.444           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.175 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -86.315                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.162 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.113      ;
; -2.162 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.113      ;
; -2.162 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.113      ;
; -2.162 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.113      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.153 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.104      ;
; -2.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 3.063      ;
; -2.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 3.063      ;
; -2.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 3.063      ;
; -2.076 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.027      ;
; -2.076 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.027      ;
; -2.076 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.027      ;
; -2.076 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.027      ;
; -2.071 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.022      ;
; -2.071 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.022      ;
; -2.071 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.022      ;
; -2.071 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.022      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.067 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.018      ;
; -2.064 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.011      ;
; -2.064 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.011      ;
; -2.064 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.011      ;
; -2.064 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.011      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.062 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 3.013      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.055 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 3.002      ;
; -2.031 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.977      ;
; -2.031 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.977      ;
; -2.031 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.977      ;
; -2.026 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.972      ;
; -2.026 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.972      ;
; -2.026 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.972      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.016 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.963      ;
; -2.011 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.961      ;
; -2.011 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.961      ;
; -2.011 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.961      ;
; -2.010 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.957      ;
; -2.010 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.957      ;
; -2.010 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.957      ;
; -2.010 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.957      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -2.001 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.948      ;
; -1.997 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.944      ;
; -1.997 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.944      ;
; -1.997 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.944      ;
; -1.997 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.944      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.988 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.935      ;
; -1.986 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.240     ; 2.733      ;
; -1.986 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.240     ; 2.733      ;
; -1.986 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.240     ; 2.733      ;
; -1.986 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK          ; CLK         ; 1.000        ; -0.240     ; 2.733      ;
; -1.981 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.928      ;
; -1.981 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.928      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[0]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_mem_ctrl_reset                                                 ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.s_idle                                                         ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.s_reset_done                                                   ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_read_byte           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_wait          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; state.s_reset_done                                                   ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; state.s_idle                                                         ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.202 ; state.s_idle                                                         ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.322      ;
; 0.254 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.575      ;
; 0.265 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.586      ;
; 0.266 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.587      ;
; 0.268 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.589      ;
; 0.286 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.407      ;
; 0.288 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.409      ;
; 0.289 ; flash_mem_ctrl_reset                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.410      ;
; 0.293 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[3]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[2]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall              ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en_fall                 ; CLK          ; CLK         ; -0.500       ; 0.436      ; 0.333      ;
; 0.294 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_debug_leds[1]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.428      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset               ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; state.s_reset                                                        ; flash_mem_ctrl_reset                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_testbench           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable_sector ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.638      ;
; 0.318 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.640      ;
; 0.320 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.641      ;
; 0.329 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.650      ;
; 0.331 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done          ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null    ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_sector_erase_wait   ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_write_enable        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.653      ;
; 0.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.654      ;
; 0.367 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; state.s_idle                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.487      ;
; 0.377 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                  ; state.s_reset_done                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.497      ;
; 0.382 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.703      ;
; 0.383 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.704      ;
; 0.385 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.706      ;
; 0.385 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.706      ;
; 0.395 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.716      ;
; 0.396 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.717      ;
; 0.399 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]           ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.720      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.354   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -6.354   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -314.524 ; 0.0   ; 0.0      ; 0.0     ; -118.986            ;
;  CLK             ; -314.524 ; 0.000 ; N/A      ; N/A     ; -118.986            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FLASH_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_DI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FLASH_DO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 13620    ; 0        ; 35       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 13620    ; 0        ; 35       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Nov 19 00:37:18 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.354            -314.524 CLK 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.435               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -118.986 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.930            -291.909 CLK 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -118.986 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.162             -94.444 CLK 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.315 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 789 megabytes
    Info: Processing ended: Sat Nov 19 00:37:22 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


