

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x116f75c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5a9193c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5a9193c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd5a9193bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd5a9193b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402fc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmbPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmbPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x78e0 (sad.1.sm_70.ptx:4760) @%p3 bra BB15_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (sad.1.sm_70.ptx:4938) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7920 (sad.1.sm_70.ptx:4769) @%p4 bra BB15_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (sad.1.sm_70.ptx:4938) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e18 (sad.1.sm_70.ptx:4935) @%p5 bra BB15_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (sad.1.sm_70.ptx:4938) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmbPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmbPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmbPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmbPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmbPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 152521
gpu_sim_insn = 237413088
gpu_ipc =    1556.5928
gpu_tot_sim_cycle = 152521
gpu_tot_sim_insn = 237413088
gpu_tot_ipc =    1556.5928
gpu_tot_issued_cta = 1584
gpu_occupancy = 57.7949% 
gpu_tot_occupancy = 57.7949% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1178
partiton_level_parallism =      13.5765
partiton_level_parallism_total  =      13.5765
partiton_level_parallism_util =      14.7798
partiton_level_parallism_util_total  =      14.7798
L2_BW  =     502.8600 GB/Sec
L2_BW_total  =     502.8600 GB/Sec
gpu_total_sim_rate=155578
############## bottleneck_stats #############
cycles: core 152521, icnt 152521, l2 152521, dram 114525
gpu_ipc	1556.593
gpu_tot_issued_cta = 1584, average cycles = 96
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.161	80
L1D data util	0.700	80	0.713	14
L1D tag util	0.216	80	0.218	0
L2 data util	0.040	64	0.049	0
L2 tag util	0.217	64	0.226	0
n_l2_access	 2117290
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l1_hit:	6407800, num_l1_reqs:	320390
L1 hit latency:	20
latency_l2_hit:	112990932, num_l2_reqs:	392314
L2 hit latency:	288
latency_dram:	375166491, num_dram_reqs:	1724976
DRAM latency:	217

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.324	80	0.328	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.160	80	0.162	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.257	16	0.273	11
L1D tag util	0.216	80	0.218	0
L1D fill util	0.027	80	0.029	14
n_l1d_mshr	4096
L1D mshr util	0.001	80
n_l1d_missq	16
L1D missq util	0.011	80
L1D hit rate	0.121
L1D miss rate	0.879
L1D rsfail rate	0.000
L2 tag util	0.217	64	0.226	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.185
L2 miss rate	0.815
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.217

run 0.025, fetch 0.000, sync 0.050, control 0.000, data 0.921, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 29481, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 29027, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 29432, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 29126, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 29195, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 28982, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 29185, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 29396, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 29012, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 29370, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 29417, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 29339, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 29302, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 29431, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 29564, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 29321, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 29257, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 29442, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 29349, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 29092, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 29325, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 29417, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 29017, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 29109, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 29110, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 29393, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 29213, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 29315, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 29134, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 29653, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 29382, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 28932, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 29292, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 29344, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 29491, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 29034, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 29377, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 29191, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 29279, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 29310, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 29249, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 29351, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 29216, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 29188, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 29260, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 29367, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 29565, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 29359, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 29403, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 29258, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 29423, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 29311, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 29469, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 29298, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 29296, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 28979, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 29237, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 29282, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 29348, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 29212, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 29308, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 29428, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 29360, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 29347, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 27540, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 31635, Miss = 27727, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 31635, Miss = 27514, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 31635, Miss = 27719, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 27675, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 27561, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 27812, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 27823, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 28119, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 31635, Miss = 27634, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 27517, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 27698, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 27525, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 27596, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 27493, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31635, Miss = 27465, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 2316970
	L1D_total_cache_miss_rate = 0.8785
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 330210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 261784
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 
gpgpu_n_tot_thrd_icount = 251412480
gpgpu_n_tot_w_icount = 7856640
gpgpu_n_stall_shd_mem = 8997958
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 330202
gpgpu_n_mem_write_global = 1724976
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1724976
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1667952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23241073	W0_Idle:280809	W0_Scoreboard:14584286	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1924560	W29:2003760	W30:0	W31:0	W32:3928320
single_issue_nums: WS0:1984000	WS1:1984000	WS2:1944320	WS3:1944320	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2641616 {8:330202,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68999040 {40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13208080 {40:330202,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13799808 {8:1724976,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1678 
max_icnt2mem_latency = 940 
maxmrqlatency = 0 
max_icnt2sh_latency = 1061 
averagemflatency = 230 
avg_icnt2mem_latency = 48 
avg_icnt2sh_latency = 15 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1915611 	101904 	85808 	13967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4123 	975 	250 	1427290 	427933 	90603 	48041 	46446 	25045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1979936 	67222 	8210 	3100 	2387 	3583 	7758 	17932 	26968 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	280 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1259      1048       958      1024       926      1061       985       956       870       980       957       943      1083      1002       862       983
dram[1]:       1356      1407       966       997       920      1061       974       952       863       975       942       936      1070       990       968       852
dram[2]:       1019      1231       960       959       940      1060       977       944       848       972       948       884      1054      1069      1013       830
dram[3]:        943      1416       938      1004       919      1053       960       834       853       918      1040       870      1104      1065      1015      1009
dram[4]:       1040      1287       909       995       884      1037       952       829       977       918      1038       940      1100      1055      1008      1003
dram[5]:       1047      1423       962       984       875       884       874       848       986       913      1035       930      1094      1042      1007      1003
dram[6]:       1678      1208       956      1094       872       883       874       917       983       908      1037       916      1086       966       996       991
dram[7]:       1049      1115       958      1091       835       883       955       910       981       991      1044       899      1084       957       995       975
dram[8]:       1237      1238       943      1077       806       883       953       905       980       972      1041      1048      1031       940      1030       968
dram[9]:       1210      1247      1034      1060       805      1070       949       903       970       970      1040      1048      1013       940       995       963
dram[10]:       1273      1407      1039      1042       834      1069       947       989       990       970      1033      1032       997       941       995       956
dram[11]:       1246      1252      1020      1043       804      1058       963       976       967       970      1029      1017       991       930       970       974
dram[12]:       1189      1420      1005      1043       804      1049       988       955       962       942       994       996       941       914       943       984
dram[13]:       1237      1439      1002      1042       804      1026      1006       942       963       896       986      1058       928       878       941       983
dram[14]:       1229       983      1020      1042      1009      1088       983       988       873       873       977      1058       929       977       978       982
dram[15]:       1164      1615      1013      1042      1009      1087       998       998       872       871       991      1058       929       976       982       977
dram[16]:       1219      1414      1010      1041      1009      1087       976       987       872       847       983      1055      1012       974       962       969
dram[17]:       1113      1563      1010      1035      1008      1084       990      1010       874       839       970      1066      1010       982       965       977
dram[18]:       1151      1591       998      1024      1008      1075       992       986       911       839       954       953      1007       969       960       966
dram[19]:       1130      1049       983      1013      1008       866       980       980       907       837       946       956      1007       967       963       960
dram[20]:       1035      1608       972       997      1004       858       978       980       895       815       893       950      1003       967       946       955
dram[21]:       1035      1354       964       957       998       848       994       977       882      1010       885       949      1015       956       941       888
dram[22]:       1035      1460       992       952       992       839       999       965       873      1009       876       932      1015       931       936       870
dram[23]:       1053      1610       985       931       984       838       997       953       871      1014       877       921       995       882       960       870
dram[24]:       1054      1409       972       948       977       804       998       930       775      1004       935       904       988       927       960       867
dram[25]:       1039      1531       960       947       965       802       994       926       774      1029       922       927      1005       922       961       896
dram[26]:       1149      1445       956       940       954       844       872       925       830      1016       916       918      1007       923       961       885
dram[27]:       1089      1545       932       931       939       837       870       925       830      1011       916       914      1007       923       960       886
dram[28]:       1053      1505       931       940      1064       828       870      1047       826      1011       944       912      1008       953       998       880
dram[29]:       1113      1091       915       944      1061       826       870      1043       816      1011       971       904      1039       948       999       884
dram[30]:       1342      1562       899       944      1061       824       955      1034       984       896       960       950      1038      1083       992       882
dram[31]:       1048      1316      1026       944      1061       827       955      1008       982       882       946       939      1023      1083       988       880
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=114525 n_nop=114525 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114525i bk1: 0a 114525i bk2: 0a 114525i bk3: 0a 114525i bk4: 0a 114525i bk5: 0a 114525i bk6: 0a 114525i bk7: 0a 114525i bk8: 0a 114525i bk9: 0a 114525i bk10: 0a 114525i bk11: 0a 114525i bk12: 0a 114525i bk13: 0a 114525i bk14: 0a 114525i bk15: 0a 114525i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114525 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114525 
n_nop = 114525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34454, Miss = 26961, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 33134, Miss = 26975, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 34281, Miss = 26961, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33306, Miss = 26961, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 34367, Miss = 26968, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 33276, Miss = 26961, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34162, Miss = 26961, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 33151, Miss = 26961, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34168, Miss = 26961, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33083, Miss = 26968, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 34349, Miss = 26961, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33071, Miss = 26961, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 33093, Miss = 26961, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 33044, Miss = 26961, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33059, Miss = 26968, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 33207, Miss = 26954, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 33100, Miss = 26961, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 33078, Miss = 26968, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32823, Miss = 26961, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32812, Miss = 26968, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32834, Miss = 26961, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32447, Miss = 26961, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 33137, Miss = 26975, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32546, Miss = 26961, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 33265, Miss = 26954, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32688, Miss = 26961, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33187, Miss = 26961, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32665, Miss = 26968, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 33038, Miss = 26961, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32673, Miss = 26961, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32969, Miss = 26864, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32621, Miss = 26961, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32932, Miss = 26833, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32537, Miss = 26954, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 33234, Miss = 26833, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32670, Miss = 26975, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 33104, Miss = 26833, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32642, Miss = 26961, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 33048, Miss = 26840, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32640, Miss = 26961, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 33061, Miss = 26944, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32592, Miss = 26961, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 33046, Miss = 26954, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32572, Miss = 26968, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 33337, Miss = 26961, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32608, Miss = 26961, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 33263, Miss = 26968, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32775, Miss = 26961, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33214, Miss = 26968, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32834, Miss = 26961, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 33177, Miss = 26961, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32720, Miss = 26961, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 33110, Miss = 26961, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32711, Miss = 26968, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 33240, Miss = 26961, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32763, Miss = 26961, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 33426, Miss = 26968, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32714, Miss = 26961, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 33246, Miss = 26961, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32941, Miss = 26961, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 33234, Miss = 26954, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32761, Miss = 26968, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 33194, Miss = 26961, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32856, Miss = 26961, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2117290
L2_total_cache_misses = 1724976
L2_total_cache_miss_rate = 0.8147
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 330202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1697849
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 330202
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2117290
icnt_total_pkts_simt_to_mem=2070706
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2070706
Req_Network_cycles = 152521
Req_Network_injected_packets_per_cycle =      13.5765 
Req_Network_conflicts_per_cycle =       4.3147
Req_Network_conflicts_per_cycle_util =       4.6971
Req_Bank_Level_Parallism =      14.7798
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.5357
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2121

Reply_Network_injected_packets_num = 2117290
Reply_Network_cycles = 152521
Reply_Network_injected_packets_per_cycle =       13.8820
Reply_Network_conflicts_per_cycle =        1.1702
Reply_Network_conflicts_per_cycle_util =       1.2681
Reply_Bank_Level_Parallism =      15.0439
Reply_Network_in_buffer_full_per_cycle =       0.0077
Reply_Network_in_buffer_avg_util =       2.8414
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1735
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 26 sec (1526 sec)
gpgpu_simulation_rate = 155578 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 11434343x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd5a9193d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd5a9193d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd5a9193d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403e9a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: Finding dominators for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22larger_sad_calc_8_nvmbPtii'...
GPGPU-Sim PTX: reconvergence points for _Z22larger_sad_calc_8_nvmbPtii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa828 (sad.2.sm_70.ptx:1700) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa890 (sad.2.sm_70.ptx:1716) mov.u32 %r12, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa8a0 (sad.2.sm_70.ptx:1718) @%p2 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (sad.2.sm_70.ptx:2108) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa8d8 (sad.2.sm_70.ptx:1726) @%p3 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac08 (sad.2.sm_70.ptx:1897) setp.lt.u32%p6, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa908 (sad.2.sm_70.ptx:1733) @%p4 bra BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab10 (sad.2.sm_70.ptx:1844) mul.wide.s32 %rd57, %r12, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa918 (sad.2.sm_70.ptx:1736) @%p5 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa18 (sad.2.sm_70.ptx:1791) mul.wide.s32 %rd48, %r12, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xac10 (sad.2.sm_70.ptx:1898) @%p6 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (sad.2.sm_70.ptx:2108) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xaff0 (sad.2.sm_70.ptx:2105) @%p7 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (sad.2.sm_70.ptx:2108) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22larger_sad_calc_8_nvmbPtii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22larger_sad_calc_8_nvmbPtii'.
GPGPU-Sim PTX: pushing kernel '_Z22larger_sad_calc_8_nvmbPtii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z22larger_sad_calc_8_nvmbPtii'
Destroy streams for kernel 2: size 0
kernel_name = _Z22larger_sad_calc_8_nvmbPtii 
kernel_launch_uid = 2 
gpu_sim_cycle = 37723
gpu_sim_insn = 6526080
gpu_ipc =     173.0000
gpu_tot_sim_cycle = 190244
gpu_tot_sim_insn = 243939168
gpu_tot_ipc =    1282.2437
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.6485% 
gpu_tot_occupancy = 48.5890% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1178
partiton_level_parallism =       8.1251
partiton_level_parallism_total  =      12.4956
partiton_level_parallism_util =       9.9279
partiton_level_parallism_util_total  =      13.9037
L2_BW  =     294.3244 GB/Sec
L2_BW_total  =     461.5100 GB/Sec
gpu_total_sim_rate=146334
############## bottleneck_stats #############
cycles: core 37723, icnt 37723, l2 37723, dram 28325
gpu_ipc	173.000
gpu_tot_issued_cta = 1683, average cycles = 22
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 109296 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 21089 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.018	80
L1D data util	0.406	80	0.657	0
L1D tag util	0.102	80	0.164	0
L2 data util	0.215	64	0.215	0
L2 tag util	0.127	64	0.127	2
n_l2_access	 306504
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.210	32	0.212	14

latency_l2_hit:	5228722, num_l2_reqs:	26928
L2 hit latency:	194
latency_dram:	103373831, num_dram_reqs:	279576
DRAM latency:	369

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.037	80	0.059	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.033	80	0.054	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.018	16	0.020	0
L1D tag util	0.102	80	0.164	0
L1D fill util	0.045	80	0.073	0
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.006	80
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.127	64	0.127	2
L2 fill util	0.045	64	0.045	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.108	64	0.112	0
L2 missq util	0.002	64	0.002	47
L2 hit rate	0.088
L2 miss rate	0.912
L2 rsfail rate	0.000

dram activity	0.480	32	0.498	12

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.142

run 0.017, fetch 0.000, sync 0.549, control 0.000, data 0.433, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 35673, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39492, Miss = 35219, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39492, Miss = 35624, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36396, Miss = 32222, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 32291, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36396, Miss = 32078, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36396, Miss = 32281, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36396, Miss = 32492, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36396, Miss = 32108, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 32466, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 36396, Miss = 32513, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 36396, Miss = 32435, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 36396, Miss = 32398, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 36396, Miss = 32527, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36396, Miss = 32660, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 36396, Miss = 32417, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 36396, Miss = 32353, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 32538, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 36396, Miss = 32445, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 32188, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 36396, Miss = 32421, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36396, Miss = 32513, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 32113, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 36396, Miss = 32205, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 36396, Miss = 32206, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 36396, Miss = 32489, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 32309, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36396, Miss = 32411, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 36396, Miss = 32230, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 36396, Miss = 32749, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 36396, Miss = 32478, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 36396, Miss = 32028, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 36396, Miss = 32388, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 36396, Miss = 32440, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 36396, Miss = 32587, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 36396, Miss = 32130, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 36396, Miss = 32473, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 32287, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 36396, Miss = 32375, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 36396, Miss = 32406, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 32345, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 36396, Miss = 32447, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 36396, Miss = 32312, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 36396, Miss = 32284, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 36396, Miss = 32356, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 36396, Miss = 32463, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 32661, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 36396, Miss = 32455, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 36396, Miss = 32499, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 36396, Miss = 32354, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 36396, Miss = 32519, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 36396, Miss = 32407, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 36396, Miss = 32565, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 36396, Miss = 32394, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 36396, Miss = 32392, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 36396, Miss = 32075, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 36396, Miss = 32333, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 36396, Miss = 32378, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 36396, Miss = 32444, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 36396, Miss = 32308, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 36396, Miss = 32404, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 36396, Miss = 32524, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 36396, Miss = 32456, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 36396, Miss = 32443, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 37827, Miss = 33732, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 37827, Miss = 33919, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 37827, Miss = 33706, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 37827, Miss = 33911, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 37827, Miss = 33867, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 37827, Miss = 33753, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 37827, Miss = 34004, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 34015, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 37827, Miss = 34311, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 37827, Miss = 33826, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 37827, Miss = 33709, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 37827, Miss = 33890, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 37827, Miss = 33717, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 37827, Miss = 33788, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 37827, Miss = 33685, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 37827, Miss = 33657, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2623474
	L1D_total_cache_miss_rate = 0.8912
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 466433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 261785
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
3032, 3032, 3032, 3032, 3032, 3032, 3032, 3032, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 2480, 
gpgpu_n_tot_thrd_icount = 258407424
gpgpu_n_tot_w_icount = 8075232
gpgpu_n_stall_shd_mem = 9240310
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 466426
gpgpu_n_mem_write_global = 1895256
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 2804076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23242574	W0_Idle:5683363	W0_Scoreboard:19297047	W1:13068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1924560	W29:2003760	W30:0	W31:0	W32:4133844
single_issue_nums: WS0:2038648	WS1:2038648	WS2:1998968	WS3:1998968	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3731408 {8:466426,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75810240 {40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18657040 {40:466426,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15162048 {8:1895256,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1678 
max_icnt2mem_latency = 940 
maxmrqlatency = 494 
max_icnt2sh_latency = 1061 
averagemflatency = 245 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 13 
mrq_lat_table:31400 	19255 	7344 	6462 	11410 	34986 	13987 	5044 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2112584 	152160 	143960 	15090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4123 	975 	250 	1711419 	446807 	94023 	48122 	46446 	25045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2269713 	81376 	10333 	3527 	2410 	3583 	7758 	17932 	26968 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	40 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        12        17        16        11        13        10         9         9        14        18        18        15        18        22        20 
dram[1]:        20        12        17        18        10        10        10         9         9         9        18        18        18        18        18        20 
dram[2]:        26        22        18        18         9        10        11        12         9         9        14        18        20        18        18        24 
dram[3]:        26        22        18        18        11        10        10        12        13         9        14        13        14        18        18        24 
dram[4]:        26        22        18        18        12         9         9        11        17         9        14        13        14        18        15        18 
dram[5]:        23        22        18        20        14        11        13        13        17        13        18        18        18        15        13        18 
dram[6]:        18        22        19        22        14        10        10        13        17        13        18        16        18        15        13        20 
dram[7]:        16        20        18        22        14        10        10         9        13        16        18        16        18        16        13        11 
dram[8]:        16        17        15        22        13        10        10        10        14        13        23        18        18        16        14        14 
dram[9]:        16        16        13        22        14        10        12        12        14        13        13        18        18        16        14        24 
dram[10]:        25        16        13        23        14        10        11        10        14        10        14        21        20        16        17        24 
dram[11]:        25        10        16        16        14        12        11        10        14        11        14        14        23        16        14        24 
dram[12]:        25        14        14        12        14         9        11        10        14        10        21        14        12        16        14        16 
dram[13]:        24        14        14        15        11         9        11         9        14        10        22        18        16        22        14        16 
dram[14]:        25        14        14        16        11         9        11        12        14        13        20        18        14        14        10        13 
dram[15]:        13        14        14        16        14         9        10        12        15        13        22        18        18        14        11        13 
dram[16]:        10        18        16        16        14        12        11        13        14        13        16        18        18        16        16        10 
dram[17]:        16        15        12        16        14        12        11        10        18        13        16        18        18        18        14        16 
dram[18]:        16        14        11        20        12         9        11        13        18        10        14        20        18        18        14        25 
dram[19]:        22        14        18        14        12        10        11        12        18         9        14        24        18        18        14        25 
dram[20]:        22        16        18        14        12        11         9        12        18         9        18        19        17        18        15        25 
dram[21]:        22        14 GPGPU-Sim: synchronize waiting for inactive GPU simulation
       16 GPGPU-Sim API: Stream Manager State
       16        12        13         9        12        15         9        22        19        16        20        15        16 
dram[22]:        24        14        16        19        11         9         9        12        18         9        22        19        14        15        15        16 
dram[23]:        18        17        17        16        11        13         9        11        15         9        22        18        14        15        15        15 
dram[24]:        13        14        18        16        10        11         9         9        15        10        22        18        14        16        14        15 
dram[25]:        15        14        14        17        10        11         9         9        13         9        11        18        14        16        14        13 
dram[26]:        20        14        14        15        10        11         9        10        13        10        10        17        19        16        10        16 
dram[27]:        19        13        15        16         9         9        12        10        10         9        10        18        15        16        10        21 
dram[28]:        22        14        14        15        10        10        12        10        10         9        10        18        14        13        13        21 
dram[29]:        22        14        14        14         9         9        12         9        16         9        18        18        14        15        16        24 
dram[30]:        19        14        14        14        10        11        12        10        16         9        18        18        16        15        18        15 
dram[31]:        19        17        10        13         9        11        10        10        16        13        18        22        18        15        18        15 
maximum service time to same row:
dram[0]:      5683      5682      5688      5679      5680      5700      5707      5675      5678      5695      5711      5676      5694      5687      5691      5730 
dram[1]:      5679      5742      5732      5676      5682      5720      5714      5683      5695      5699      5690      5686      5716      5691      5675      5680 
dram[2]:      5680      5679      5675      5676      5711      5698      5686      5700      5715      5684      5683      5695      5678      5682      5730      5687 
dram[3]:      5706      5703      5683      5738      5714      5687      5678      5707      5680      5676      5691      5695      5675      5702      5715      5679 
dram[4]:      5742      5684      5680      5682      5683      5687      5726      5690      5678      5695      5715      5676      5675      5698      5686      5728 
dram[5]:      5678      5679      5732      5682      5691      5702      5675      5676      5683      5711      5707      5703      5688      5687      5686      5714 
dram[6]:      5687      5734      5679      5678      5690      5688      5692      5702      5726      5683      5682      5719      5698      5680      5676      5675 
dram[7]:      5684      5688      5698      5696      5722      5683      5687      5710      5690      5680      5676      5675      5679      5686      5682      5678 
dram[8]:      5731      5695      5680      5735      5694      5687      5683      5679      5678      5722      5691      5676      5675      5700      5699      5684 
dram[9]:      5688      5687      5678      5679      5680      5727      5702      5690      5675      5676      5683      5684      5707      5698      5686      5723 
dram[10]:      5679      5732      5711      5688      5676      5678      5682      5675      5706      5702      5684      5726      5698      5680      5687      5683 
dram[11]:      5678      5679      5688      5687      5728      5700      5683      5719      5710      5682      5686      5692      5675      5676      5731      5684 
dram[12]:      5728      5704      5682      5732      5692      5683      5679      5688      5684      5676      5726      5680      5687      5702      5675      5686 
dram[13]:      5688      5684      5694      5692      5678      5682      5720      5676      5686      5695      5675      5679      5683      5690      5699      5732 
dram[14]:      5679      5678      5730      5686      5692      5703      5675      5680      5682      5676      5695      5699      5716      5683      5687      5688 
dram[15]:      5692      5720      5675      5676      5695      5691      5687      5716      5724      5679      5684      5707      5682      5683      5711      5678 
dram[16]:      5739      5675      5690      5734      5723      5680      5682      5714      5679      5686      5684      5678      5687      5716      5676      5688 
dram[17]:      5702      5687      5698      5695      5691      5700      5683      5676      5678      5714      5688      5684      5680      5682      5675      5726 
dram[18]:      5698      5707      5735      5675      5679      5715      5711      5686      5676      5678      5687      5688      5722      5696      5682      5694 
dram[19]:      5676      5683      5687      5688      5714      5675      5682      5678      5706      5696      5692      5710      5690      5691      5718      5680 
dram[20]:      5704      5676      5675      5734      5724      5688      5679      5726      5710      5678      5690      5698      5682      5683      5720      5680 
dram[21]:      5732      5683      5704      5694      5690      5686      5711      5688      5675      5680      5724      5676      5695      5702      5682      5728 
dram[22]:      5686      5679      5718      5692      5678      5711      5680      5682      5691      5703      5683      5676      5675      5687      5699      5724 
dram[23]:      5682      5736      5684      5678      5695      5694      5675      5712      5724      5676      5690      5720      5706      5686      5679      5688 
dram[24]:      5686      5695      5675      5706      5723      5679      5678      5724      5691      5684      5680      5711      5688      5682      5683      5676 
dram[25]:      5740      5675      5684      5726      5698      5703      5690      5683      5687      5704      5708      5680      5676      5718      5682      5691 
dram[26]:      5703      5699      5684      5691      5692      5718      5706      5676      5675      5686      5687      5688      5711      5680      5682      5723 
dram[27]:      5682      5742      5690      5676      5675      5683      5694      5696      5700      5680      5679      5728      5722      5686      5684      5688 
dram[28]:      5679      5675      5695      5694      5702      5678      5676      5707      5716      5683      5698      5696      5687      5680      5724      5686 
dram[29]:      5735      5676      5675      5734      5714      5686      5698      5694      5700      5680      5711      5696      5679      5710      5682      5683 
dram[30]:      5715      5690      5702      5698      5683      5694      5710      5684      5678      5703      5680      5679      5686      5687      5675      5739 
dram[31]:      5686      5679      5730      5690      5678      5698      5680      5682      5691      5692      5683      5706      5707      5676      5675      5695 
average row accesses per activate:
dram[0]:  3.362319  3.281690  3.178082  3.012658  3.213483  2.940594  2.913461  3.090909  3.063830  3.067416  3.136986  3.578125  3.562500  3.078947  3.146667  3.546875 
dram[1]:  3.682540  3.816667  3.175676  3.650794  3.188889  2.989899  3.112245  3.168421  2.850000  3.136364  3.462687  3.118421  3.000000  3.120000  3.250000  3.402985 
dram[2]:  3.693548  3.432836  3.584615  3.948276  3.063830  3.138298  2.980392  3.009901  2.815534  2.958333  3.173333  3.347826  3.500000  3.175676  3.136986  3.362319 
dram[3]:  4.000000  3.737705  3.291667  3.441176  3.085106  3.156250  3.070707  2.844037  3.177778  2.917526  2.924051  3.439394  3.250000  3.242857  3.913793  3.092105 
dram[4]:  3.677419  3.291667  3.295775  3.232877  3.213483  3.071429  2.853211  3.258065  3.298851  2.762376  3.092105  3.253521  3.411765  3.507692  3.461539  3.094594 
dram[5]:  3.411765  3.898305  3.426471  3.189189  3.372093  2.950495  3.112245  3.390805  3.537500  3.183908  3.289855  3.250000  3.484848  3.391304  2.913580  3.175676 
dram[6]:  3.864407  3.619048  3.515152  3.411765  3.250000  3.159575  3.178947  3.268817  3.085106  3.032609  3.180556  3.357143  3.342857  3.485294  2.913580  3.239437 
dram[7]:  3.507692  3.318841  3.405797  3.538461  3.295455  3.370786  2.961539  3.210526  3.215909  3.134831  3.714286  3.342857  3.538461  3.347826  3.066667  3.693548 
dram[8]:  3.402985  3.682540  3.640625  3.342857  3.269663  3.402299  3.080808  3.081633  3.287356  3.100000  3.492537  3.492308  3.484848  3.432836  2.949367  3.362319 
dram[9]:  3.121622  3.342857  3.295775  3.243243  3.612500  3.352273  3.113402  3.304348  2.979592  3.197675  3.065789  3.634921  3.625000  2.974026  2.864197  3.439394 
dram[10]:  3.277778  3.758065  3.530303  3.816667  3.175824  3.184783  3.134021  3.030000  2.979382  2.818182  3.066667  3.522388  3.295775  2.961539  3.328571  3.584615 
dram[11]:  3.469697  3.257143  3.661290  3.208333  3.475610  3.184783  3.156250  3.030000  3.042105  2.698113  3.260274  3.881356  3.721312  3.362319  3.439394  3.426471 
dram[12]:  3.754098  3.225352  3.432836  3.219178  3.337209  2.970297  3.059406  3.122449  3.075269  3.088889  3.314286  3.447761  3.186667  3.477612  3.507692  3.786885 
dram[13]:  3.391304  3.285714  3.236111  3.385714  3.188889  2.858490  2.941748  3.070707  2.919192  3.147727  3.108108  4.236363  3.271429  3.578125  3.194444  3.391304 
dram[14]:  3.600000  3.462687  2.974684  3.281690  3.213483  3.051020  3.135417  3.247312  3.000000  2.989247  3.052632  3.640625  3.121622  2.833333  2.788235  3.136986 
dram[15]:  3.562500  3.150685  3.180556  3.239437  3.518518  3.115789  3.050000  3.103093  3.134831  3.065934  3.295775  3.305556  3.342857  3.120000  2.974026  3.257143 
dram[16]:  3.833333  3.373134  3.571429  3.093333  3.200000  3.030612  2.877358  3.255319  3.419753  2.936842  3.202703  3.803279  3.484848  3.136986  3.338235  3.426471 
dram[17]:  3.304348  3.553846  3.148649  3.076923  3.543210  2.989899  2.923810  3.304348  3.131868  2.946809  3.285714  3.850000  3.484848  3.026316  3.080000  3.439394 
dram[18]:  3.833333  3.376812  3.205479  3.441176  3.457831  3.040816  2.774775  3.454545  3.282353  3.137931  4.090909  3.405797  3.222222  3.634921  3.148649  3.222222 
dram[19]:  3.545455  3.593750  3.308824  4.259259  3.295455  3.470588  3.010000  3.200000  3.146067  2.917526  3.376812  3.741935  3.656250  3.507463  3.411765  3.553846 
dram[20]:  4.017857  3.507692  3.180556  3.770492  3.138298  3.666667  2.990099  2.923810  3.349398  2.601852  3.492537  3.584615  3.537313  3.314286  3.178082  4.017241 
dram[21]:  3.754098  3.432836  3.333333  3.730159  3.266667  3.103093  2.888889  3.000000  3.321429  2.540540  3.253521  3.803279  3.682540  3.484848  3.454545  3.864407 
dram[22]:  3.741935  3.318841  3.309859  3.761905  3.285714  3.010000  2.913461  3.123711  3.197675  2.745098  3.095891  3.819672  3.515625  3.931035  3.281690  3.492537 
dram[23]:  3.786885  3.222222  3.291667  3.441176  3.241758  3.010204  3.030303  2.885714  3.183908  2.935484  3.347826  3.500000  3.347826  3.219178  3.417910  3.462687 
dram[24]:  3.948276  3.267606  3.191781  3.800000  3.182796  2.960000  3.091837  3.040404  3.500000  2.752475  3.328571  3.615385  3.342857  3.426471  3.039474  3.342857 
dram[25]:  4.560000  3.500000  3.454545  3.786885  3.193548  3.184783  2.770642  3.090909  3.357143  2.810000  3.250000  3.515152  3.411765  3.178082  3.000000  3.477612 
dram[26]:  3.737705  3.208333  3.236111  3.734375  3.040404  2.940594  2.729730  3.070000  3.122222  2.835052  3.081081  3.426471  3.347826  3.108108  2.887500  3.688524 
dram[27]:  3.371428  3.239437  3.078947  3.682540  3.125000  3.148936  2.904762  3.000000  3.258824  2.967742  3.109589  3.371428  3.263889  3.194444  3.164384  3.447761 
dram[28]:  3.786885  3.239437  3.065789  3.593750  3.147368  3.300000  2.941176  2.831776  3.325301  2.737864  3.281690  3.225352  3.367647  3.065789  2.888889  3.730159 
dram[29]:  3.634921  3.150685  2.862500  3.625000  3.292135  2.873786  3.030000  2.877358  3.395062  2.818182  2.890244  2.876543  3.051282  3.025974  3.109589  3.462687 
dram[30]:  3.538461  3.523077  2.925000  3.411765  3.363636  3.072165  2.980582  2.970874  3.204545  2.865979  3.135135  3.236111  3.178082  3.515152  3.587301  3.391304 
dram[31]:  3.328571  3.304348  2.902439  3.173333  3.193548  3.340909  3.030000  3.039604  3.102273  3.065934  3.411765  3.191781  3.257143  3.477612  3.357143  3.447761 
average row locality = 130381/40230 = 3.240890
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       194       194       194       193       241       249       258       258       241       233       194       194       193       193       194       193 
dram[1]:       193       193       193       194       241       250       258       257       242       234       194       192       193       195       195       193 
dram[2]:       194       193       193       193       242       249       257       258       242       234       194       194       194       193       192       194 
dram[3]:       194       193       193       193       242       250       258       259       241       234       193       194       194       192       193       194 
dram[4]:       192       194       195       194       241       250       258       257       242       233       193       193       193       194       194       193 
dram[5]:       194       195       193       193       242       250       258       257       241       234       193       193       193       194       194       193 
dram[6]:       194       192       192       194       242       250       257       258       242       233       194       194       194       194       193       194 
dram[7]:       193       193       194       194       242       249       258       259       242       234       193       193       193       193       193       194 
dram[8]:       193       194       194       192       242       251       259       257       241       234       193       194       193       193       194       193 
dram[9]:       194       194       194       194       242       250       257       258       242       233       194       193       193       193       193       193 
dram[10]:       193       193       193       194       242       249       258       258       242       233       193       193       194       194       194       194 
dram[11]:       194       193       193       193       241       250       258       258       242       234       194       194       193       193       193       193 
dram[12]:       193       194       193       193       243       250       258       258       242       235       193       193       194       193       193       193 
dram[13]:       193       193       194       194       242       250       258       258       242       233       193       193       193       194       193       193 
dram[14]:       194       194       193       193       241       250       258       258       241       234       194       193       193       193       194       194 
dram[15]:       193       193       193       194       241       250       258       257       235       234       194       194       194       194       193       193 
dram[16]:       193       193       194       193       242       249       257       259       235       234       192       194       194       193       193       194 
dram[17]:       193       193       193       193       242       250       259       258       233       233       194       194       193       193       194       193 
dram[18]:       194       194       194       194       241       250       258       257       234       234       194       192       192       194       194       193 
dram[19]:       194       193       193       193       242       249       257       258       233       234       193       193       195       194       193       194 
dram[20]:       194       193       193       193       248       250       257       258       234       233       194       195       194       192       193       194 
dram[21]:       192       194       194       193       250       249       259       258       234       234       193       193       193       194       194       193 
dram[22]:       193       194       194       194       250       251       258       257       233       234       193       193       193       194       194       192 
dram[23]:       195       193       192       194       250       250       257       258       234       233       194       193       193       193       193       195 
dram[24]:       193       193       194       194       250       249       258       258       233       233       193       194       194       194       193       194 
dram[25]:       193       194       194       192       249       250       258       258       234       235       193       194       193       193       194       193 
dram[26]:       193       194       193       193       251       251       258       258       234       233       194       193       193       193       193       193 
dram[27]:       194       193       194       195       250       249       258       258       234       233       193       193       193       194       193       193 
dram[28]:       194       193       193       193       249       250       258       258       233       234       193       193       194       193       194       194 
dram[29]:       193       194       193       193       250       250       258       257       234       234       194       194       194       193       193       193 
dram[30]:       193       193       194       193       250       249       258       259       235       234       193       193       193       194       193       193 
dram[31]:       193       193       193       194       250       251       258       258       233       234       194       193       193       193       194       193 
total dram reads = 109296
bank skew: 259/192 = 1.35
chip skew: 3418/3408 = 1.00
number of total write accesses:
dram[0]:       141       145       145       171       175       185       175       187       185       158       140       138       136       158       159       130 
dram[1]:       149       138       160       140       181       181       187       174       168       165       143       171       168       147       148       131 
dram[2]:       137       144       157       141       180       181       182       175       181       191       168       142       142       159       141       148 
dram[3]:       134       136       170       158       184       203       173       195       174       189       147       127       155       135       134       161 
dram[4]:       135       163       147       155       174       195       205       183       176       179       165       149       154       136       121       140 
dram[5]:       146       132       148       165       188       188       186       149       165       171       133       160       139       151       159       160 
dram[6]:       131       137       154       149       173       187       177       180       186       178       131       153       151       164       165       138 
dram[7]:       137       142       164       139       182       198       191       176       157       169       155       158       143       147       143       135 
dram[8]:       136       149       147       154       189       171       177       174       173       173       160       128       145       145       155       154 
dram[9]:       137       151       150       178       182       170       175       180       197       166       155       141       152       141       150       127 
dram[10]:       166       153       153       135       183       173       183       177       184       181       142       166       152       139       145       147 
dram[11]:       136       135       133       149       171       172       177       171       177       199       167       133       130       147       129       155 
dram[12]:       141       139       145       158       167       191       193       185       170       165       149       145       176       156       138       149 
dram[13]:       158       142       145       161       171       203       175       178       183       171       145       157       141       139       145       160 
dram[14]:       153       141       156       154       175       193       169       171       185       175       152       156       143       174       163       132 
dram[15]:       137       141       139       140       173       182       187       172       165       177       151       165       153       151       137       134 
dram[16]:       145       130       123       150       175       189       186       179       160       169       171       146       138       137       131       152 
dram[17]:       136       149       154       179       172       173       183       175       202       171       141       143       143       145       147       133 
dram[18]:       133       147       147       153       178       185       195       183       176       153       122       169       156       140       153       147 
dram[19]:       154       141       120       141       187       181       174       182       184       195       157       147       147       155       145       141 
dram[20]:       119       135       141       144       183       187       177       187       167       186       152       144       163       151       151       150 
dram[21]:       145       143       144       161       167       199       201       184       173       183       145       150       151       141       133       135 
dram[22]:       147       137       150       161       189       193       175       178       161       179       129       156       126       134       155       164 
dram[23]:       136       145       168       154       174       176       169       175       169       158       147       148       143       165       138       139 
dram[24]:       138       151       153       130       179       185       179       168       154       177       151       155       152       148       143       151 
dram[25]:       136       145       134       150       186       172       170       183       181       173       157       145       150       149       143       155 
dram[26]:       136       147       151       175       191       173       171       189       182       163       132       153       147       149       150       126 
dram[27]:       159       142       152       140       191       181       184       174       168       169       133       169       164       143       149       143 
dram[28]:       141       139       153       141       195       185       165       177       168       191       160       138       131       151       149       156 
dram[29]:       137       139       141       151       172       182       176       186       155       174       161       145       169       153       131       150 
dram[30]:       145       142       156       152       175       187       188       179       180       167       149       154       150       148       129       159 
dram[31]:       154       137       166       167       180       166       174       187       153       176       149       156       137       157       163       148 
total dram writes = 81385
bank skew: 205/119 = 1.72
chip skew: 2592/2481 = 1.04
average mf latency per bank:
dram[0]:       8013      7242      2592      2384      2508      2504      2564      2485      2473      2647      2634      2650      2728      2526      2483      2727
dram[1]:       7786      8886      2499      2572      2458      2507      2488      2552      2555      2592      2617      2408      2465      2567      2562      2707
dram[2]:       7708      8122      2508      2588      2460      2525      2521      2523      2476      2422      2429      2585      2644      2509      2630      2575
dram[3]:       7697      8636      2409      2482      2424      2404      2578      2388      2521      2425      2593      2719      2577      2706      2687      2498
dram[4]:       7788      7628      2557      2477      2499      2452      2425      2472      2520      2467      2444      2556      2613      2684      2809      2683
dram[5]:       7455      8637      2566      2427      2427      2477      2536      2681      2607      2508      2701      2476      2707      2572      2512      2544
dram[6]:       8470      7927      2527      2534      2485      2451      2562      2488      2457      2435      2680      2498      2588      2468      2481      2681
dram[7]:       7701      7820      2453      2625      2427      2418      2474      2513      2641      2471      2503      2449      2674      2600      2622      2724
dram[8]:       7969      7671      2574      2525      2391      2538      2544      2511      2547      2457      2471      2682      2635      2606      2525      2571
dram[9]:       7854      7098      2572      2350      2440      2556      2587      2496      2412      2512      2505      2604      2562      2635      2602      2759
dram[10]:       7352      6943      2581      2633      2444      2537      2521      2511      2463      2409      2610      2422      2539      2619      2616      2566
dram[11]:       8151      7134      2722      2536      2523      2548      2539      2564      2501      2330      2440      2684      2725      2583      2747      2499
dram[12]:       8351      7426      2609      2478      2514      2420      2442      2504      2562      2498      2554      2596      2386      2511      2651      2539
dram[13]:       7947      7411      2576      2438      2516      2337      2530      2538      2466      2484      2580      2518      2652      2646      2582      2458
dram[14]:       8006      6422      2504      2481      2481      2379      2553      2580      2446      2449      2518      2490      2621      2411      2480      2663
dram[15]:       8138      7604      2635      2569      2522      2435      2456      2603      2550      2452      2523      2391      2555      2562      2687      2634
dram[16]:       8080      7371      2737      2510      2510      2382      2465      2534      2567      2491      2402      2514      2673      2664      2719      2509
dram[17]:       8549      7377      2526      2326      2541      2481      2479      2587      2350      2508      2600      2550      2672      2592      2588      2681
dram[18]:       8779      7468      2555      2491      2493      2406      2424      2541      2489      2599      2762      2380      2589      2630      2532      2547
dram[19]:       7984      6687      2769      2605      2447      2449      2557      2545      2450      2345      2492      2545      2647      2524      2597      2608
dram[20]:       8645      7739      2581      2600      2484      2393      2529      2504      2538      2398      2518      2548      2547      2546      2545      2529
dram[21]:       7961      7115      2568      2471      2596      2361      2405      2537      2536      2406      2583      2541      2651      2601      2677      2643
dram[22]:       8080      7256      2517      2459      2467      2372      2553      2567      2617      2413      2721      2505      2833      2643      2497      2433
dram[23]:       8206      7650      2403      2512      2538      2461      2610      2572      2544      2552      2570      2552      2667      2402      2627      2590
dram[24]:       8369      7107      2502      2713      2495      2421      2551      2634      2647      2453      2558      2508      2598      2541      2596      2520
dram[25]:       8546      7560      2655      2567      2463      2491      2607      2535      2478      2471      2508      2591      2609      2533      2591      2520
dram[26]:       8584      7466      2523      2370      2437      2473      2581      2499      2471      2560      2673      2543      2641      2559      2538      2744
dram[27]:       7917      7516      2511      2588      2436      2439      2503      2573      2551      2527      2673      2433      2487      2603      2526      2571
dram[28]:       8467      7605      2491      2600      2437      2426      2605      2543      2544      2408      2483      2641      2723      2564      2523      2486
dram[29]:       8497      7046      2582      2513      2546      2445      2530      2490      2609      2483      2462      2572      2430      2545      2664      2537
dram[30]:       8921      7480      2461      2503      2529      2437      2475      2516      2465      2529      2573      2531      2588      2571      2714      2475
dram[31]:       6844      7399      2408      2415      2498      2547      2552      2480      2661      2479      2558      2517      2674      2522      2476      2550
maximum mf latency per bank:
dram[0]:       1259      1048      1033      1056      1084      1061       985      1010      1057       980      1025      1174      1083      1054       941       983
dram[1]:       1356      1407       966      1054      1021      1122      1010      1050      1111      1053      1142      1028      1070      1003      1019      1019
dram[2]:       1219      1231      1091      1059      1158      1180      1037      1218      1142      1031       970       948      1054      1077      1013      1098
dram[3]:       1090      1416      1027      1004      1087      1112      1107      1272      1045      1152      1040      1099      1104      1065      1015      1009
dram[4]:       1042      1287       964       995       983      1055      1051      1104      1083       986      1038      1186      1100      1055      1036      1021
dram[5]:       1095      1423       962       984       960      1071      1028      1014      1126      1062      1035      1120      1094      1042      1007      1003
dram[6]:       1678      1208      1029      1094       971      1007      1104      1026      1088      1176      1037      1043      1086       966      1149       991
dram[7]:       1049      1115      1093      1091      1027      1103       955      1017      1044      1032      1044      1090      1121       957       995      1013
dram[8]:       1237      1238      1169      1077       997      1044       972       993      1126      1055      1111      1048      1032      1044      1041      1015
dram[9]:       1210      1247      1034      1060      1031      1070      1088      1121      1079      1078      1040      1048      1013      1059       995      1113
dram[10]:       1273      1407      1039      1042      1025      1069       947       989      1006      1029      1033      1032       997       984      1121      1093
dram[11]:       1246      1252      1020      1043      1046      1167       967      1041      1074      1054      1029      1017      1015      1011      1061      1003
dram[12]:       1189      1420      1005      1043       981      1049      1122       968      1041       959      1005      1025      1050      1047       965       984
dram[13]:       1237      1439      1122      1044      1089      1026      1224      1018      1073      1022       991      1058       995      1064       941      1068
dram[14]:       1229      1060      1020      1055      1009      1088      1020       988      1117      1001       977      1058       977      1065       985      1052
dram[15]:       1164      1615      1310      1042      1009      1087      1075      1096      1083      1173      1090      1058      1086      1019      1049      1002
dram[16]:       1219      1414      1081      1041      1032      1087      1111      1002      1199      1017      1088      1055      1012      1071      1023       969
dram[17]:       1113      1563      1010      1035      1015      1084      1023      1055      1123       988      1070      1066      1010       982       995       977
dram[18]:       1151      1591      1170      1044      1072      1075      1061       986      1053      1018      1050      1003      1007      1055      1034       979
dram[19]:       1130      1049       985      1062      1008      1021       998      1002      1028      1054       946      1027      1007      1146       969       960
dram[20]:       1035      1608       972       997      1004       997       992      1129      1003       991      1014       962      1003       985       949      1008
dram[21]:       1132      1354       964       957       998      1047      1070       997      1013      1083       955       949      1015      1071      1040       934
dram[22]:       1035      1460       992      1054       992      1129      1034      1078      1116      1095       970       982      1015       941       938       939
dram[23]:       1053      1610       985      1102      1012      1091      1075      1020      1088      1014       989       953      1009       922      1093       975
dram[24]:       1054      1409       980      1013      1095      1019      1067      1061      1027      1053      1037       991      1175      1039      1006      1059
dram[25]:       1039      1531       960       980      1054       988      1080       954      1052      1029      1042      1156      1005       969       961      1118
dram[26]:       1149      1445       994      1119      1057       973      1092       985      1025      1030      1130      1127      1097       963      1002       937
dram[27]:       1089      1545       932       931       987       993      1020      1010      1025      1081       955      1016      1007       995       960       985
dram[28]:       1053      1505       976       940      1064      1035       980      1047      1114      1046       970      1146      1008      1029      1017      1013
dram[29]:       1113      1091      1092      1162      1061      1049       957      1081      1108      1011      1009      1111      1173      1059       999      1023
dram[30]:       1342      1562       954      1111      1115      1036      1001      1103      1028      1054      1081      1037      1038      1083       992       945
dram[31]:       1048      1316      1033       996      1061      1072       988      1008      1087      1095      1066       939      1023      1083      1094       952
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 3): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135484 n_act=1283 n_pre=1268 n_ref_event=0 n_req=4071 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2524 bw_util=0.04158
n_activity=15069 dram_eff=0.3942
bk0: 194a 139797i bk1: 194a 139614i bk2: 194a 139722i bk3: 193a 139592i bk4: 241a 138833i bk5: 249a 139014i bk6: 258a 138916i bk7: 258a 138643i bk8: 241a 138799i bk9: 233a 139138i bk10: 194a 139888i bk11: 194a 139717i bk12: 193a 139927i bk13: 193a 139008i bk14: 194a 139968i bk15: 193a 139967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684598
Row_Buffer_Locality_read = 0.777518
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 4.309234
Bank_Level_Parallism_Col = 3.045455
Bank_Level_Parallism_Ready = 1.611279
write_to_read_ratio_blp_rw_average = 0.484376
GrpLevelPara = 2.133344 

BW Util details:
bwutil = 0.041582 
total_CMD = 142850 
util_bw = 5940 
Wasted_Col = 6145 
Wasted_Row = 1636 
Idle = 129129 

BW Util Bottlenecks: 
RCDc_limit = 4253 
RCDWRc_limit = 2919 
WTRc_limit = 2149 
RTWc_limit = 5006 
CCDLc_limit = 3041 
rwq = 0 
CCDLc_limit_alone = 2501 
WTRc_limit_alone = 1876 
RTWc_limit_alone = 4739 

Commands details: 
total_CMD = 142850 
n_nop = 135484 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2524 
n_act = 1283 
n_pre = 1268 
n_ref = 0 
n_req = 4071 
total_req = 5940 

Dual Bus Interface Util: 
issued_total_row = 2551 
issued_total_col = 5940 
Row_Bus_Util =  0.017858 
CoL_Bus_Util = 0.041582 
Either_Row_CoL_Bus_Util = 0.051565 
Issued_on_Two_Bus_Simul_Util = 0.007875 
issued_two_Eff = 0.152729 
queue_avg = 0.663227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.663227
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 8): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135504 n_act=1265 n_pre=1250 n_ref_event=0 n_req=4078 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2547 bw_util=0.04175
n_activity=15114 dram_eff=0.3946
bk0: 193a 139775i bk1: 193a 139898i bk2: 193a 139577i bk3: 194a 140095i bk4: 241a 138941i bk5: 250a 138998i bk6: 258a 138759i bk7: 257a 138569i bk8: 242a 138772i bk9: 234a 139124i bk10: 194a 139557i bk11: 192a 139747i bk12: 193a 139706i bk13: 195a 139607i bk14: 195a 139718i bk15: 193a 139679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689554
Row_Buffer_Locality_read = 0.781972
Row_Buffer_Locality_write = 0.211800
Bank_Level_Parallism = 4.382501
Bank_Level_Parallism_Col = 3.158353
Bank_Level_Parallism_Ready = 1.660966
write_to_read_ratio_blp_rw_average = 0.488332
GrpLevelPara = 2.198772 

BW Util details:
bwutil = 0.041750 
total_CMD = 142850 
util_bw = 5964 
Wasted_Col = 5933 
Wasted_Row = 1601 
Idle = 129352 

BW Util Bottlenecks: 
RCDc_limit = 4146 
RCDWRc_limit = 2881 
WTRc_limit = 2053 
RTWc_limit = 5395 
CCDLc_limit = 3176 
rwq = 0 
CCDLc_limit_alone = 2627 
WTRc_limit_alone = 1825 
RTWc_limit_alone = 5074 

Commands details: 
total_CMD = 142850 
n_nop = 135504 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2547 
n_act = 1265 
n_pre = 1250 
n_ref = 0 
n_req = 4078 
total_req = 5964 

Dual Bus Interface Util: 
issued_total_row = 2515 
issued_total_col = 5964 
Row_Bus_Util =  0.017606 
CoL_Bus_Util = 0.041750 
Either_Row_CoL_Bus_Util = 0.051425 
Issued_on_Two_Bus_Simul_Util = 0.007931 
issued_two_Eff = 0.154234 
queue_avg = 0.665271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.665271
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 6): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135397 n_act=1268 n_pre=1252 n_ref_event=0 n_req=4082 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2569 bw_util=0.0419
n_activity=14936 dram_eff=0.4007
bk0: 194a 139486i bk1: 193a 139784i bk2: 193a 140138i bk3: 193a 140100i bk4: 242a 138403i bk5: 249a 138684i bk6: 257a 138478i bk7: 258a 138635i bk8: 242a 138707i bk9: 234a 138770i bk10: 194a 139526i bk11: 194a 140063i bk12: 194a 139747i bk13: 193a 139472i bk14: 192a 139755i bk15: 194a 139555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689368
Row_Buffer_Locality_read = 0.785422
Row_Buffer_Locality_write = 0.196697
Bank_Level_Parallism = 4.496165
Bank_Level_Parallism_Col = 3.226479
Bank_Level_Parallism_Ready = 1.666165
write_to_read_ratio_blp_rw_average = 0.491111
GrpLevelPara = 2.227581 

BW Util details:
bwutil = 0.041897 
total_CMD = 142850 
util_bw = 5985 
Wasted_Col = 5966 
Wasted_Row = 1478 
Idle = 129421 

BW Util Bottlenecks: 
RCDc_limit = 4253 
RCDWRc_limit = 3039 
WTRc_limit = 1914 
RTWc_limit = 6273 
CCDLc_limit = 2999 
rwq = 0 
CCDLc_limit_alone = 2490 
WTRc_limit_alone = 1780 
RTWc_limit_alone = 5898 

Commands details: 
total_CMD = 142850 
n_nop = 135397 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2569 
n_act = 1268 
n_pre = 1252 
n_ref = 0 
n_req = 4082 
total_req = 5985 

Dual Bus Interface Util: 
issued_total_row = 2520 
issued_total_col = 5985 
Row_Bus_Util =  0.017641 
CoL_Bus_Util = 0.041897 
Either_Row_CoL_Bus_Util = 0.052174 
Issued_on_Two_Bus_Simul_Util = 0.007364 
issued_two_Eff = 0.141151 
queue_avg = 0.724564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.724564
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 6): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135408 n_act=1264 n_pre=1248 n_ref_event=0 n_req=4084 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2573 bw_util=0.04193
n_activity=15264 dram_eff=0.3924
bk0: 194a 140070i bk1: 193a 139837i bk2: 193a 139824i bk3: 193a 139777i bk4: 242a 138756i bk5: 250a 138533i bk6: 258a 138788i bk7: 259a 138108i bk8: 241a 138858i bk9: 234a 138842i bk10: 193a 139428i bk11: 194a 139862i bk12: 194a 139751i bk13: 192a 140146i bk14: 193a 140421i bk15: 194a 139661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690499
Row_Buffer_Locality_read = 0.781972
Row_Buffer_Locality_write = 0.221889
Bank_Level_Parallism = 4.345851
Bank_Level_Parallism_Col = 3.130169
Bank_Level_Parallism_Ready = 1.648080
write_to_read_ratio_blp_rw_average = 0.478455
GrpLevelPara = 2.183390 

BW Util details:
bwutil = 0.041932 
total_CMD = 142850 
util_bw = 5990 
Wasted_Col = 5985 
Wasted_Row = 1606 
Idle = 129269 

BW Util Bottlenecks: 
RCDc_limit = 4255 
RCDWRc_limit = 2896 
WTRc_limit = 2112 
RTWc_limit = 5392 
CCDLc_limit = 3004 
rwq = 0 
CCDLc_limit_alone = 2463 
WTRc_limit_alone = 1892 
RTWc_limit_alone = 5071 

Commands details: 
total_CMD = 142850 
n_nop = 135408 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2573 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 4084 
total_req = 5990 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 5990 
Row_Bus_Util =  0.017585 
CoL_Bus_Util = 0.041932 
Either_Row_CoL_Bus_Util = 0.052097 
Issued_on_Two_Bus_Simul_Util = 0.007420 
issued_two_Eff = 0.142435 
queue_avg = 0.685838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.685838
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 6): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135494 n_act=1272 n_pre=1257 n_ref_event=0 n_req=4083 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2561 bw_util=0.04184
n_activity=15208 dram_eff=0.393
bk0: 192a 139728i bk1: 194a 139524i bk2: 195a 139642i bk3: 194a 139391i bk4: 241a 139223i bk5: 250a 138479i bk6: 258a 138506i bk7: 257a 138986i bk8: 242a 139165i bk9: 233a 138685i bk10: 193a 139287i bk11: 193a 139676i bk12: 193a 139826i bk13: 194a 139943i bk14: 194a 140035i bk15: 193a 139839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687898
Row_Buffer_Locality_read = 0.781909
Row_Buffer_Locality_write = 0.205706
Bank_Level_Parallism = 4.417954
Bank_Level_Parallism_Col = 3.201986
Bank_Level_Parallism_Ready = 1.634265
write_to_read_ratio_blp_rw_average = 0.473493
GrpLevelPara = 2.233653 

BW Util details:
bwutil = 0.041841 
total_CMD = 142850 
util_bw = 5977 
Wasted_Col = 5874 
Wasted_Row = 1672 
Idle = 129327 

BW Util Bottlenecks: 
RCDc_limit = 4241 
RCDWRc_limit = 2927 
WTRc_limit = 2300 
RTWc_limit = 5273 
CCDLc_limit = 3062 
rwq = 0 
CCDLc_limit_alone = 2524 
WTRc_limit_alone = 2064 
RTWc_limit_alone = 4971 

Commands details: 
total_CMD = 142850 
n_nop = 135494 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2561 
n_act = 1272 
n_pre = 1257 
n_ref = 0 
n_req = 4083 
total_req = 5977 

Dual Bus Interface Util: 
issued_total_row = 2529 
issued_total_col = 5977 
Row_Bus_Util =  0.017704 
CoL_Bus_Util = 0.041841 
Either_Row_CoL_Bus_Util = 0.051495 
Issued_on_Two_Bus_Simul_Util = 0.008050 
issued_two_Eff = 0.156335 
queue_avg = 0.678439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.678439
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 10): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135598 n_act=1238 n_pre=1223 n_ref_event=0 n_req=4075 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2536 bw_util=0.04167
n_activity=14594 dram_eff=0.4079
bk0: 194a 139528i bk1: 195a 139718i bk2: 193a 139976i bk3: 193a 139577i bk4: 242a 139245i bk5: 250a 138546i bk6: 258a 138550i bk7: 257a 139130i bk8: 241a 138994i bk9: 234a 139124i bk10: 193a 139804i bk11: 193a 139830i bk12: 193a 139937i bk13: 194a 140186i bk14: 194a 139451i bk15: 193a 139754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695951
Row_Buffer_Locality_read = 0.787533
Row_Buffer_Locality_write = 0.220365
Bank_Level_Parallism = 4.473729
Bank_Level_Parallism_Col = 3.185425
Bank_Level_Parallism_Ready = 1.610113
write_to_read_ratio_blp_rw_average = 0.479863
GrpLevelPara = 2.221426 

BW Util details:
bwutil = 0.041673 
total_CMD = 142850 
util_bw = 5953 
Wasted_Col = 5636 
Wasted_Row = 1448 
Idle = 129813 

BW Util Bottlenecks: 
RCDc_limit = 3888 
RCDWRc_limit = 2763 
WTRc_limit = 2162 
RTWc_limit = 5189 
CCDLc_limit = 2905 
rwq = 0 
CCDLc_limit_alone = 2385 
WTRc_limit_alone = 1942 
RTWc_limit_alone = 4889 

Commands details: 
total_CMD = 142850 
n_nop = 135598 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2536 
n_act = 1238 
n_pre = 1223 
n_ref = 0 
n_req = 4075 
total_req = 5953 

Dual Bus Interface Util: 
issued_total_row = 2461 
issued_total_col = 5953 
Row_Bus_Util =  0.017228 
CoL_Bus_Util = 0.041673 
Either_Row_CoL_Bus_Util = 0.050767 
Issued_on_Two_Bus_Simul_Util = 0.008134 
issued_two_Eff = 0.160232 
queue_avg = 0.648120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.64812
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 9): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135548 n_act=1243 n_pre=1228 n_ref_event=0 n_req=4079 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2546 bw_util=0.04174
n_activity=14943 dram_eff=0.399
bk0: 194a 139878i bk1: 192a 139911i bk2: 192a 139980i bk3: 194a 140078i bk4: 242a 139150i bk5: 250a 138498i bk6: 257a 138564i bk7: 258a 139087i bk8: 242a 138556i bk9: 233a 138401i bk10: 194a 139722i bk11: 194a 139480i bk12: 194a 139588i bk13: 194a 140014i bk14: 193a 138938i bk15: 194a 139755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695023
Row_Buffer_Locality_read = 0.787240
Row_Buffer_Locality_write = 0.219033
Bank_Level_Parallism = 4.519106
Bank_Level_Parallism_Col = 3.293905
Bank_Level_Parallism_Ready = 1.725977
write_to_read_ratio_blp_rw_average = 0.473442
GrpLevelPara = 2.239417 

BW Util details:
bwutil = 0.041743 
total_CMD = 142850 
util_bw = 5963 
Wasted_Col = 5799 
Wasted_Row = 1532 
Idle = 129556 

BW Util Bottlenecks: 
RCDc_limit = 4186 
RCDWRc_limit = 2747 
WTRc_limit = 1951 
RTWc_limit = 5888 
CCDLc_limit = 2980 
rwq = 0 
CCDLc_limit_alone = 2443 
WTRc_limit_alone = 1735 
RTWc_limit_alone = 5567 

Commands details: 
total_CMD = 142850 
n_nop = 135548 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2546 
n_act = 1243 
n_pre = 1228 
n_ref = 0 
n_req = 4079 
total_req = 5963 

Dual Bus Interface Util: 
issued_total_row = 2471 
issued_total_col = 5963 
Row_Bus_Util =  0.017298 
CoL_Bus_Util = 0.041743 
Either_Row_CoL_Bus_Util = 0.051117 
Issued_on_Two_Bus_Simul_Util = 0.007924 
issued_two_Eff = 0.155026 
queue_avg = 0.697263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.697263
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 5): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135610 n_act=1225 n_pre=1209 n_ref_event=0 n_req=4075 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2530 bw_util=0.04163
n_activity=14694 dram_eff=0.4047
bk0: 193a 139952i bk1: 193a 139801i bk2: 194a 139425i bk3: 194a 140196i bk4: 242a 139081i bk5: 249a 138600i bk6: 258a 138604i bk7: 259a 138746i bk8: 242a 139038i bk9: 234a 138933i bk10: 193a 140057i bk11: 193a 139402i bk12: 193a 139757i bk13: 193a 140059i bk14: 193a 139558i bk15: 194a 139786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699386
Row_Buffer_Locality_read = 0.788996
Row_Buffer_Locality_write = 0.234043
Bank_Level_Parallism = 4.506067
Bank_Level_Parallism_Col = 3.288978
Bank_Level_Parallism_Ready = 1.707415
write_to_read_ratio_blp_rw_average = 0.491971
GrpLevelPara = 2.246756 

BW Util details:
bwutil = 0.041631 
total_CMD = 142850 
util_bw = 5947 
Wasted_Col = 5461 
Wasted_Row = 1614 
Idle = 129828 

BW Util Bottlenecks: 
RCDc_limit = 3903 
RCDWRc_limit = 2670 
WTRc_limit = 1787 
RTWc_limit = 5240 
CCDLc_limit = 2819 
rwq = 0 
CCDLc_limit_alone = 2329 
WTRc_limit_alone = 1579 
RTWc_limit_alone = 4958 

Commands details: 
total_CMD = 142850 
n_nop = 135610 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2530 
n_act = 1225 
n_pre = 1209 
n_ref = 0 
n_req = 4075 
total_req = 5947 

Dual Bus Interface Util: 
issued_total_row = 2434 
issued_total_col = 5947 
Row_Bus_Util =  0.017039 
CoL_Bus_Util = 0.041631 
Either_Row_CoL_Bus_Util = 0.050683 
Issued_on_Two_Bus_Simul_Util = 0.007987 
issued_two_Eff = 0.157597 
queue_avg = 0.676703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676703
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 5): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135546 n_act=1227 n_pre=1211 n_ref_event=0 n_req=4072 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2530 bw_util=0.04163
n_activity=15386 dram_eff=0.3865
bk0: 193a 140030i bk1: 194a 139829i bk2: 194a 139713i bk3: 192a 139732i bk4: 242a 139220i bk5: 251a 139162i bk6: 259a 138943i bk7: 257a 139112i bk8: 241a 138799i bk9: 234a 138695i bk10: 193a 139630i bk11: 194a 139816i bk12: 193a 139645i bk13: 193a 139512i bk14: 194a 139591i bk15: 193a 140194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698674
Row_Buffer_Locality_read = 0.791337
Row_Buffer_Locality_write = 0.215267
Bank_Level_Parallism = 4.241488
Bank_Level_Parallism_Col = 3.144459
Bank_Level_Parallism_Ready = 1.683202
write_to_read_ratio_blp_rw_average = 0.471405
GrpLevelPara = 2.192357 

BW Util details:
bwutil = 0.041631 
total_CMD = 142850 
util_bw = 5947 
Wasted_Col = 6018 
Wasted_Row = 1721 
Idle = 129164 

BW Util Bottlenecks: 
RCDc_limit = 4180 
RCDWRc_limit = 2824 
WTRc_limit = 2068 
RTWc_limit = 5337 
CCDLc_limit = 3047 
rwq = 0 
CCDLc_limit_alone = 2513 
WTRc_limit_alone = 1866 
RTWc_limit_alone = 5005 

Commands details: 
total_CMD = 142850 
n_nop = 135546 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2530 
n_act = 1227 
n_pre = 1211 
n_ref = 0 
n_req = 4072 
total_req = 5947 

Dual Bus Interface Util: 
issued_total_row = 2438 
issued_total_col = 5947 
Row_Bus_Util =  0.017067 
CoL_Bus_Util = 0.041631 
Either_Row_CoL_Bus_Util = 0.051131 
Issued_on_Two_Bus_Simul_Util = 0.007567 
issued_two_Eff = 0.148001 
queue_avg = 0.635905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.635905
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 5): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135552 n_act=1257 n_pre=1241 n_ref_event=0 n_req=4078 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2552 bw_util=0.04179
n_activity=14932 dram_eff=0.3997
bk0: 194a 139245i bk1: 194a 139444i bk2: 194a 139780i bk3: 194a 139412i bk4: 242a 138922i bk5: 250a 138974i bk6: 257a 138692i bk7: 258a 138772i bk8: 242a 138498i bk9: 233a 139050i bk10: 194a 139737i bk11: 193a 139954i bk12: 193a 139567i bk13: 193a 139617i bk14: 193a 139597i bk15: 193a 139807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691761
Row_Buffer_Locality_read = 0.787240
Row_Buffer_Locality_write = 0.198185
Bank_Level_Parallism = 4.545182
Bank_Level_Parallism_Col = 3.341684
Bank_Level_Parallism_Ready = 1.710839
write_to_read_ratio_blp_rw_average = 0.480499
GrpLevelPara = 2.250261 

BW Util details:
bwutil = 0.041785 
total_CMD = 142850 
util_bw = 5969 
Wasted_Col = 5690 
Wasted_Row = 1676 
Idle = 129515 

BW Util Bottlenecks: 
RCDc_limit = 4091 
RCDWRc_limit = 2870 
WTRc_limit = 2254 
RTWc_limit = 5878 
CCDLc_limit = 2902 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 2052 
RTWc_limit_alone = 5537 

Commands details: 
total_CMD = 142850 
n_nop = 135552 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2552 
n_act = 1257 
n_pre = 1241 
n_ref = 0 
n_req = 4078 
total_req = 5969 

Dual Bus Interface Util: 
issued_total_row = 2498 
issued_total_col = 5969 
Row_Bus_Util =  0.017487 
CoL_Bus_Util = 0.041785 
Either_Row_CoL_Bus_Util = 0.051089 
Issued_on_Two_Bus_Simul_Util = 0.008183 
issued_two_Eff = 0.160181 
queue_avg = 0.692944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.692944
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 6): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135435 n_act=1262 n_pre=1246 n_ref_event=0 n_req=4085 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2575 bw_util=0.04195
n_activity=15200 dram_eff=0.3942
bk0: 193a 139332i bk1: 193a 139636i bk2: 193a 139669i bk3: 194a 139836i bk4: 242a 139018i bk5: 249a 138839i bk6: 258a 138946i bk7: 258a 138565i bk8: 242a 139020i bk9: 233a 138925i bk10: 193a 139709i bk11: 193a 139825i bk12: 194a 139768i bk13: 194a 139806i bk14: 194a 139727i bk15: 194a 139752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691065
Row_Buffer_Locality_read = 0.784314
Row_Buffer_Locality_write = 0.214072
Bank_Level_Parallism = 4.332116
Bank_Level_Parallism_Col = 3.131863
Bank_Level_Parallism_Ready = 1.664219
write_to_read_ratio_blp_rw_average = 0.485902
GrpLevelPara = 2.241665 

BW Util details:
bwutil = 0.041946 
total_CMD = 142850 
util_bw = 5992 
Wasted_Col = 6122 
Wasted_Row = 1577 
Idle = 129159 

BW Util Bottlenecks: 
RCDc_limit = 4428 
RCDWRc_limit = 2965 
WTRc_limit = 2247 
RTWc_limit = 6052 
CCDLc_limit = 3121 
rwq = 0 
CCDLc_limit_alone = 2509 
WTRc_limit_alone = 1988 
RTWc_limit_alone = 5699 

Commands details: 
total_CMD = 142850 
n_nop = 135435 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2575 
n_act = 1262 
n_pre = 1246 
n_ref = 0 
n_req = 4085 
total_req = 5992 

Dual Bus Interface Util: 
issued_total_row = 2508 
issued_total_col = 5992 
Row_Bus_Util =  0.017557 
CoL_Bus_Util = 0.041946 
Either_Row_CoL_Bus_Util = 0.051908 
Issued_on_Two_Bus_Simul_Util = 0.007595 
issued_two_Eff = 0.146325 
queue_avg = 0.630858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.630858
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 14): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135556 n_act=1236 n_pre=1221 n_ref_event=0 n_req=4060 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04125
n_activity=14950 dram_eff=0.3942
bk0: 194a 139959i bk1: 193a 139819i bk2: 193a 140134i bk3: 193a 139784i bk4: 241a 139339i bk5: 250a 138664i bk6: 258a 138895i bk7: 258a 138853i bk8: 242a 138769i bk9: 234a 138152i bk10: 194a 139946i bk11: 194a 140192i bk12: 193a 140149i bk13: 193a 140056i bk14: 193a 140313i bk15: 193a 139846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695320
Row_Buffer_Locality_read = 0.788934
Row_Buffer_Locality_write = 0.198758
Bank_Level_Parallism = 4.131011
Bank_Level_Parallism_Col = 3.004216
Bank_Level_Parallism_Ready = 1.595961
write_to_read_ratio_blp_rw_average = 0.484024
GrpLevelPara = 2.160047 

BW Util details:
bwutil = 0.041253 
total_CMD = 142850 
util_bw = 5893 
Wasted_Col = 6131 
Wasted_Row = 1723 
Idle = 129103 

BW Util Bottlenecks: 
RCDc_limit = 4329 
RCDWRc_limit = 2877 
WTRc_limit = 2095 
RTWc_limit = 5158 
CCDLc_limit = 2963 
rwq = 0 
CCDLc_limit_alone = 2458 
WTRc_limit_alone = 1905 
RTWc_limit_alone = 4843 

Commands details: 
total_CMD = 142850 
n_nop = 135556 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1236 
n_pre = 1221 
n_ref = 0 
n_req = 4060 
total_req = 5893 

Dual Bus Interface Util: 
issued_total_row = 2457 
issued_total_col = 5893 
Row_Bus_Util =  0.017200 
CoL_Bus_Util = 0.041253 
Either_Row_CoL_Bus_Util = 0.051061 
Issued_on_Two_Bus_Simul_Util = 0.007392 
issued_two_Eff = 0.144777 
queue_avg = 0.645593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.645593
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 7): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135437 n_act=1246 n_pre=1230 n_ref_event=0 n_req=4083 n_rd=3418 n_rd_L2_A=0 n_write=0 n_wr_bk=2567 bw_util=0.0419
n_activity=15754 dram_eff=0.3799
bk0: 193a 140328i bk1: 194a 139636i bk2: 193a 139787i bk3: 193a 139505i bk4: 243a 139075i bk5: 250a 138549i bk6: 258a 138873i bk7: 258a 138770i bk8: 242a 138731i bk9: 235a 139286i bk10: 193a 139741i bk11: 193a 139797i bk12: 194a 139437i bk13: 193a 139949i bk14: 193a 140096i bk15: 193a 140245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694832
Row_Buffer_Locality_read = 0.784084
Row_Buffer_Locality_write = 0.236090
Bank_Level_Parallism = 4.101623
Bank_Level_Parallism_Col = 2.985136
Bank_Level_Parallism_Ready = 1.612197
write_to_read_ratio_blp_rw_average = 0.480356
GrpLevelPara = 2.138680 

BW Util details:
bwutil = 0.041897 
total_CMD = 142850 
util_bw = 5985 
Wasted_Col = 6433 
Wasted_Row = 1693 
Idle = 128739 

BW Util Bottlenecks: 
RCDc_limit = 4377 
RCDWRc_limit = 2914 
WTRc_limit = 2093 
RTWc_limit = 5869 
CCDLc_limit = 3039 
rwq = 0 
CCDLc_limit_alone = 2472 
WTRc_limit_alone = 1877 
RTWc_limit_alone = 5518 

Commands details: 
total_CMD = 142850 
n_nop = 135437 
Read = 3418 
Write = 0 
L2_Alloc = 0 
L2_WB = 2567 
n_act = 1246 
n_pre = 1230 
n_ref = 0 
n_req = 4083 
total_req = 5985 

Dual Bus Interface Util: 
issued_total_row = 2476 
issued_total_col = 5985 
Row_Bus_Util =  0.017333 
CoL_Bus_Util = 0.041897 
Either_Row_CoL_Bus_Util = 0.051894 
Issued_on_Two_Bus_Simul_Util = 0.007336 
issued_two_Eff = 0.141373 
queue_avg = 0.562786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.562786
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 6): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135395 n_act=1269 n_pre=1254 n_ref_event=0 n_req=4082 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2570 bw_util=0.0419
n_activity=15623 dram_eff=0.3832
bk0: 193a 139993i bk1: 193a 139952i bk2: 194a 139559i bk3: 194a 139411i bk4: 242a 138799i bk5: 250a 138598i bk6: 258a 138710i bk7: 258a 138648i bk8: 242a 138507i bk9: 233a 139232i bk10: 193a 139688i bk11: 193a 140190i bk12: 193a 139912i bk13: 194a 139744i bk14: 193a 139898i bk15: 193a 139766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688878
Row_Buffer_Locality_read = 0.781030
Row_Buffer_Locality_write = 0.216216
Bank_Level_Parallism = 4.195299
Bank_Level_Parallism_Col = 3.065791
Bank_Level_Parallism_Ready = 1.638323
write_to_read_ratio_blp_rw_average = 0.474275
GrpLevelPara = 2.182825 

BW Util details:
bwutil = 0.041904 
total_CMD = 142850 
util_bw = 5986 
Wasted_Col = 6285 
Wasted_Row = 1810 
Idle = 128769 

BW Util Bottlenecks: 
RCDc_limit = 4463 
RCDWRc_limit = 2923 
WTRc_limit = 2152 
RTWc_limit = 5461 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2588 
WTRc_limit_alone = 1968 
RTWc_limit_alone = 5163 

Commands details: 
total_CMD = 142850 
n_nop = 135395 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2570 
n_act = 1269 
n_pre = 1254 
n_ref = 0 
n_req = 4082 
total_req = 5986 

Dual Bus Interface Util: 
issued_total_row = 2523 
issued_total_col = 5986 
Row_Bus_Util =  0.017662 
CoL_Bus_Util = 0.041904 
Either_Row_CoL_Bus_Util = 0.052188 
Issued_on_Two_Bus_Simul_Util = 0.007378 
issued_two_Eff = 0.141382 
queue_avg = 0.671187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.671187
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 2): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135391 n_act=1303 n_pre=1287 n_ref_event=0 n_req=4088 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2592 bw_util=0.04207
n_activity=15483 dram_eff=0.3881
bk0: 194a 139803i bk1: 194a 139495i bk2: 193a 139272i bk3: 193a 139616i bk4: 241a 139431i bk5: 250a 138720i bk6: 258a 139016i bk7: 258a 139132i bk8: 241a 138802i bk9: 234a 138849i bk10: 194a 139398i bk11: 193a 139862i bk12: 193a 139791i bk13: 193a 139283i bk14: 194a 139317i bk15: 194a 139424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681262
Row_Buffer_Locality_read = 0.774071
Row_Buffer_Locality_write = 0.208644
Bank_Level_Parallism = 4.321638
Bank_Level_Parallism_Col = 3.104900
Bank_Level_Parallism_Ready = 1.610418
write_to_read_ratio_blp_rw_average = 0.466943
GrpLevelPara = 2.180204 

BW Util details:
bwutil = 0.042065 
total_CMD = 142850 
util_bw = 6009 
Wasted_Col = 6336 
Wasted_Row = 1649 
Idle = 128856 

BW Util Bottlenecks: 
RCDc_limit = 4706 
RCDWRc_limit = 2865 
WTRc_limit = 2218 
RTWc_limit = 5591 
CCDLc_limit = 3204 
rwq = 0 
CCDLc_limit_alone = 2634 
WTRc_limit_alone = 1971 
RTWc_limit_alone = 5268 

Commands details: 
total_CMD = 142850 
n_nop = 135391 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2592 
n_act = 1303 
n_pre = 1287 
n_ref = 0 
n_req = 4088 
total_req = 6009 

Dual Bus Interface Util: 
issued_total_row = 2590 
issued_total_col = 6009 
Row_Bus_Util =  0.018131 
CoL_Bus_Util = 0.042065 
Either_Row_CoL_Bus_Util = 0.052216 
Issued_on_Two_Bus_Simul_Util = 0.007980 
issued_two_Eff = 0.152836 
queue_avg = 0.622534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.622534
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 7): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135558 n_act=1268 n_pre=1252 n_ref_event=0 n_req=4060 n_rd=3410 n_rd_L2_A=0 n_write=0 n_wr_bk=2500 bw_util=0.04137
n_activity=14916 dram_eff=0.3962
bk0: 193a 139839i bk1: 193a 139628i bk2: 193a 139665i bk3: 194a 140054i bk4: 241a 139283i bk5: 250a 138715i bk6: 258a 138619i bk7: 257a 138859i bk8: 235a 139094i bk9: 234a 138750i bk10: 194a 139674i bk11: 194a 139829i bk12: 194a 139620i bk13: 194a 139413i bk14: 193a 139676i bk15: 193a 140176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687608
Row_Buffer_Locality_read = 0.778592
Row_Buffer_Locality_write = 0.209553
Bank_Level_Parallism = 4.351029
Bank_Level_Parallism_Col = 3.148183
Bank_Level_Parallism_Ready = 1.653976
write_to_read_ratio_blp_rw_average = 0.471877
GrpLevelPara = 2.178739 

BW Util details:
bwutil = 0.041372 
total_CMD = 142850 
util_bw = 5910 
Wasted_Col = 6002 
Wasted_Row = 1594 
Idle = 129344 

BW Util Bottlenecks: 
RCDc_limit = 4377 
RCDWRc_limit = 2837 
WTRc_limit = 2218 
RTWc_limit = 5413 
CCDLc_limit = 3030 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 2008 
RTWc_limit_alone = 5139 

Commands details: 
total_CMD = 142850 
n_nop = 135558 
Read = 3410 
Write = 0 
L2_Alloc = 0 
L2_WB = 2500 
n_act = 1268 
n_pre = 1252 
n_ref = 0 
n_req = 4060 
total_req = 5910 

Dual Bus Interface Util: 
issued_total_row = 2520 
issued_total_col = 5910 
Row_Bus_Util =  0.017641 
CoL_Bus_Util = 0.041372 
Either_Row_CoL_Bus_Util = 0.051047 
Issued_on_Two_Bus_Simul_Util = 0.007966 
issued_two_Eff = 0.156061 
queue_avg = 0.687294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.687294
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 8): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135530 n_act=1239 n_pre=1223 n_ref_event=0 n_req=4053 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=2481 bw_util=0.04123
n_activity=15313 dram_eff=0.3846
bk0: 193a 139950i bk1: 193a 139719i bk2: 194a 140094i bk3: 193a 140017i bk4: 242a 139063i bk5: 249a 138891i bk6: 257a 138558i bk7: 259a 138682i bk8: 235a 139410i bk9: 234a 138556i bk10: 192a 139599i bk11: 194a 139826i bk12: 194a 140190i bk13: 193a 139685i bk14: 193a 139701i bk15: 194a 139676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694301
Row_Buffer_Locality_read = 0.784101
Row_Buffer_Locality_write = 0.218944
Bank_Level_Parallism = 4.210083
Bank_Level_Parallism_Col = 3.073773
Bank_Level_Parallism_Ready = 1.585229
write_to_read_ratio_blp_rw_average = 0.480847
GrpLevelPara = 2.159631 

BW Util details:
bwutil = 0.041232 
total_CMD = 142850 
util_bw = 5890 
Wasted_Col = 6195 
Wasted_Row = 1700 
Idle = 129065 

BW Util Bottlenecks: 
RCDc_limit = 4428 
RCDWRc_limit = 2809 
WTRc_limit = 2055 
RTWc_limit = 5743 
CCDLc_limit = 3193 
rwq = 0 
CCDLc_limit_alone = 2607 
WTRc_limit_alone = 1834 
RTWc_limit_alone = 5378 

Commands details: 
total_CMD = 142850 
n_nop = 135530 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 2481 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 4053 
total_req = 5890 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 5890 
Row_Bus_Util =  0.017235 
CoL_Bus_Util = 0.041232 
Either_Row_CoL_Bus_Util = 0.051243 
Issued_on_Two_Bus_Simul_Util = 0.007224 
issued_two_Eff = 0.140984 
queue_avg = 0.648505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.648505
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 5): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135517 n_act=1261 n_pre=1245 n_ref_event=0 n_req=4067 n_rd=3408 n_rd_L2_A=0 n_write=0 n_wr_bk=2546 bw_util=0.04168
n_activity=14679 dram_eff=0.4056
bk0: 193a 139704i bk1: 193a 140133i bk2: 193a 139786i bk3: 193a 139352i bk4: 242a 139335i bk5: 250a 138624i bk6: 259a 138333i bk7: 258a 138872i bk8: 233a 138823i bk9: 233a 138844i bk10: 194a 139739i bk11: 194a 139923i bk12: 193a 139771i bk13: 193a 139369i bk14: 194a 139759i bk15: 193a 139877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689943
Row_Buffer_Locality_read = 0.781397
Row_Buffer_Locality_write = 0.216995
Bank_Level_Parallism = 4.481372
Bank_Level_Parallism_Col = 3.219735
Bank_Level_Parallism_Ready = 1.634699
write_to_read_ratio_blp_rw_average = 0.458708
GrpLevelPara = 2.257103 

BW Util details:
bwutil = 0.041680 
total_CMD = 142850 
util_bw = 5954 
Wasted_Col = 5812 
Wasted_Row = 1494 
Idle = 129590 

BW Util Bottlenecks: 
RCDc_limit = 4303 
RCDWRc_limit = 2821 
WTRc_limit = 2626 
RTWc_limit = 5194 
CCDLc_limit = 2987 
rwq = 0 
CCDLc_limit_alone = 2413 
WTRc_limit_alone = 2323 
RTWc_limit_alone = 4923 

Commands details: 
total_CMD = 142850 
n_nop = 135517 
Read = 3408 
Write = 0 
L2_Alloc = 0 
L2_WB = 2546 
n_act = 1261 
n_pre = 1245 
n_ref = 0 
n_req = 4067 
total_req = 5954 

Dual Bus Interface Util: 
issued_total_row = 2506 
issued_total_col = 5954 
Row_Bus_Util =  0.017543 
CoL_Bus_Util = 0.041680 
Either_Row_CoL_Bus_Util = 0.051334 
Issued_on_Two_Bus_Simul_Util = 0.007889 
issued_two_Eff = 0.153689 
queue_avg = 0.646076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.646076
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 9): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135576 n_act=1226 n_pre=1211 n_ref_event=0 n_req=4066 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=2530 bw_util=0.04158
n_activity=14927 dram_eff=0.3979
bk0: 194a 140022i bk1: 194a 139360i bk2: 194a 139634i bk3: 194a 139666i bk4: 241a 139431i bk5: 250a 138515i bk6: 258a 138117i bk7: 257a 138928i bk8: 234a 138987i bk9: 234a 139295i bk10: 194a 140051i bk11: 192a 139510i bk12: 192a 139633i bk13: 194a 139713i bk14: 194a 139144i bk15: 193a 139827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698229
Row_Buffer_Locality_read = 0.790261
Row_Buffer_Locality_write = 0.220700
Bank_Level_Parallism = 4.464334
Bank_Level_Parallism_Col = 3.255551
Bank_Level_Parallism_Ready = 1.645563
write_to_read_ratio_blp_rw_average = 0.473770
GrpLevelPara = 2.248745 

BW Util details:
bwutil = 0.041575 
total_CMD = 142850 
util_bw = 5939 
Wasted_Col = 5960 
Wasted_Row = 1503 
Idle = 129448 

BW Util Bottlenecks: 
RCDc_limit = 4302 
RCDWRc_limit = 2655 
WTRc_limit = 2020 
RTWc_limit = 6438 
CCDLc_limit = 3180 
rwq = 0 
CCDLc_limit_alone = 2557 
WTRc_limit_alone = 1795 
RTWc_limit_alone = 6040 

Commands details: 
total_CMD = 142850 
n_nop = 135576 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 2530 
n_act = 1226 
n_pre = 1211 
n_ref = 0 
n_req = 4066 
total_req = 5939 

Dual Bus Interface Util: 
issued_total_row = 2437 
issued_total_col = 5939 
Row_Bus_Util =  0.017060 
CoL_Bus_Util = 0.041575 
Either_Row_CoL_Bus_Util = 0.050921 
Issued_on_Two_Bus_Simul_Util = 0.007714 
issued_two_Eff = 0.151498 
queue_avg = 0.664865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.664865
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 5): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135585 n_act=1200 n_pre=1185 n_ref_event=0 n_req=4069 n_rd=3408 n_rd_L2_A=0 n_write=0 n_wr_bk=2547 bw_util=0.04169
n_activity=14678 dram_eff=0.4057
bk0: 194a 139771i bk1: 193a 139619i bk2: 193a 140047i bk3: 193a 140323i bk4: 242a 138842i bk5: 249a 139179i bk6: 257a 138638i bk7: 258a 138657i bk8: 233a 139212i bk9: 234a 138824i bk10: 193a 139428i bk11: 193a 139672i bk12: 195a 139996i bk13: 194a 139671i bk14: 193a 139866i bk15: 194a 140071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704841
Row_Buffer_Locality_read = 0.797242
Row_Buffer_Locality_write = 0.228442
Bank_Level_Parallism = 4.359937
Bank_Level_Parallism_Col = 3.154753
Bank_Level_Parallism_Ready = 1.663980
write_to_read_ratio_blp_rw_average = 0.468832
GrpLevelPara = 2.214450 

BW Util details:
bwutil = 0.041687 
total_CMD = 142850 
util_bw = 5955 
Wasted_Col = 5897 
Wasted_Row = 1417 
Idle = 129581 

BW Util Bottlenecks: 
RCDc_limit = 4206 
RCDWRc_limit = 2669 
WTRc_limit = 2050 
RTWc_limit = 5662 
CCDLc_limit = 2997 
rwq = 0 
CCDLc_limit_alone = 2490 
WTRc_limit_alone = 1875 
RTWc_limit_alone = 5330 

Commands details: 
total_CMD = 142850 
n_nop = 135585 
Read = 3408 
Write = 0 
L2_Alloc = 0 
L2_WB = 2547 
n_act = 1200 
n_pre = 1185 
n_ref = 0 
n_req = 4069 
total_req = 5955 

Dual Bus Interface Util: 
issued_total_row = 2385 
issued_total_col = 5955 
Row_Bus_Util =  0.016696 
CoL_Bus_Util = 0.041687 
Either_Row_CoL_Bus_Util = 0.050858 
Issued_on_Two_Bus_Simul_Util = 0.007525 
issued_two_Eff = 0.147970 
queue_avg = 0.613147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.613147
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 8): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135547 n_act=1225 n_pre=1210 n_ref_event=0 n_req=4073 n_rd=3415 n_rd_L2_A=0 n_write=0 n_wr_bk=2533 bw_util=0.04164
n_activity=14825 dram_eff=0.4012
bk0: 194a 140432i bk1: 193a 139855i bk2: 193a 139845i bk3: 193a 139820i bk4: 248a 138862i bk5: 250a 139254i bk6: 257a 138650i bk7: 258a 137995i bk8: 234a 139177i bk9: 233a 138242i bk10: 194a 139373i bk11: 195a 139868i bk12: 194a 139710i bk13: 192a 139518i bk14: 193a 139658i bk15: 194a 139897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698993
Row_Buffer_Locality_read = 0.791508
Row_Buffer_Locality_write = 0.218845
Bank_Level_Parallism = 4.436526
Bank_Level_Parallism_Col = 3.226247
Bank_Level_Parallism_Ready = 1.661735
write_to_read_ratio_blp_rw_average = 0.480890
GrpLevelPara = 2.208432 

BW Util details:
bwutil = 0.041638 
total_CMD = 142850 
util_bw = 5948 
Wasted_Col = 6001 
Wasted_Row = 1466 
Idle = 129435 

BW Util Bottlenecks: 
RCDc_limit = 4325 
RCDWRc_limit = 2789 
WTRc_limit = 1968 
RTWc_limit = 6412 
CCDLc_limit = 3083 
rwq = 0 
CCDLc_limit_alone = 2450 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 6002 

Commands details: 
total_CMD = 142850 
n_nop = 135547 
Read = 3415 
Write = 0 
L2_Alloc = 0 
L2_WB = 2533 
n_act = 1225 
n_pre = 1210 
n_ref = 0 
n_req = 4073 
total_req = 5948 

Dual Bus Interface Util: 
issued_total_row = 2435 
issued_total_col = 5948 
Row_Bus_Util =  0.017046 
CoL_Bus_Util = 0.041638 
Either_Row_CoL_Bus_Util = 0.051124 
Issued_on_Two_Bus_Simul_Util = 0.007560 
issued_two_Eff = 0.147884 
queue_avg = 0.634862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.634862
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 5): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135505 n_act=1237 n_pre=1222 n_ref_event=0 n_req=4079 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2549 bw_util=0.04176
n_activity=15322 dram_eff=0.3894
bk0: 192a 139941i bk1: 194a 139890i bk2: 194a 139905i bk3: 193a 140276i bk4: 250a 139382i bk5: 249a 138932i bk6: 259a 138077i bk7: 258a 138462i bk8: 234a 139366i bk9: 234a 138502i bk10: 193a 139930i bk11: 193a 139979i bk12: 193a 140212i bk13: 194a 139732i bk14: 194a 139647i bk15: 193a 140417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696494
Row_Buffer_Locality_read = 0.789874
Row_Buffer_Locality_write = 0.214502
Bank_Level_Parallism = 4.121639
Bank_Level_Parallism_Col = 2.961404
Bank_Level_Parallism_Ready = 1.561348
write_to_read_ratio_blp_rw_average = 0.462838
GrpLevelPara = 2.194555 

BW Util details:
bwutil = 0.041764 
total_CMD = 142850 
util_bw = 5966 
Wasted_Col = 6248 
Wasted_Row = 1622 
Idle = 129014 

BW Util Bottlenecks: 
RCDc_limit = 4434 
RCDWRc_limit = 2823 
WTRc_limit = 2250 
RTWc_limit = 5362 
CCDLc_limit = 2980 
rwq = 0 
CCDLc_limit_alone = 2472 
WTRc_limit_alone = 2017 
RTWc_limit_alone = 5087 

Commands details: 
total_CMD = 142850 
n_nop = 135505 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2549 
n_act = 1237 
n_pre = 1222 
n_ref = 0 
n_req = 4079 
total_req = 5966 

Dual Bus Interface Util: 
issued_total_row = 2459 
issued_total_col = 5966 
Row_Bus_Util =  0.017214 
CoL_Bus_Util = 0.041764 
Either_Row_CoL_Bus_Util = 0.051418 
Issued_on_Two_Bus_Simul_Util = 0.007560 
issued_two_Eff = 0.147039 
queue_avg = 0.616752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.616752
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 9): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135516 n_act=1239 n_pre=1223 n_ref_event=0 n_req=4073 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2531 bw_util=0.04164
n_activity=14909 dram_eff=0.399
bk0: 193a 139800i bk1: 194a 139973i bk2: 194a 139862i bk3: 194a 139905i bk4: 250a 139199i bk5: 251a 138281i bk6: 258a 138847i bk7: 257a 138790i bk8: 233a 139312i bk9: 234a 138695i bk10: 193a 139716i bk11: 193a 140060i bk12: 193a 140231i bk13: 194a 140120i bk14: 194a 139642i bk15: 192a 139985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695802
Row_Buffer_Locality_read = 0.786655
Row_Buffer_Locality_write = 0.222561
Bank_Level_Parallism = 4.273643
Bank_Level_Parallism_Col = 3.069352
Bank_Level_Parallism_Ready = 1.607935
write_to_read_ratio_blp_rw_average = 0.459049
GrpLevelPara = 2.203780 

BW Util details:
bwutil = 0.041638 
total_CMD = 142850 
util_bw = 5948 
Wasted_Col = 5899 
Wasted_Row = 1550 
Idle = 129453 

BW Util Bottlenecks: 
RCDc_limit = 4344 
RCDWRc_limit = 2682 
WTRc_limit = 2194 
RTWc_limit = 5085 
CCDLc_limit = 2994 
rwq = 0 
CCDLc_limit_alone = 2541 
WTRc_limit_alone = 2006 
RTWc_limit_alone = 4820 

Commands details: 
total_CMD = 142850 
n_nop = 135516 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2531 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 4073 
total_req = 5948 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 5948 
Row_Bus_Util =  0.017235 
CoL_Bus_Util = 0.041638 
Either_Row_CoL_Bus_Util = 0.051341 
Issued_on_Two_Bus_Simul_Util = 0.007532 
issued_two_Eff = 0.146714 
queue_avg = 0.614281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.614281
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 10): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135485 n_act=1257 n_pre=1241 n_ref_event=0 n_req=4066 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2504 bw_util=0.04145
n_activity=15348 dram_eff=0.3858
bk0: 195a 140213i bk1: 193a 139441i bk2: 192a 139680i bk3: 194a 139537i bk4: 250a 138945i bk5: 250a 138815i bk6: 257a 138412i bk7: 258a 138258i bk8: 234a 139257i bk9: 233a 139132i bk10: 194a 139759i bk11: 193a 139880i bk12: 193a 139955i bk13: 193a 139850i bk14: 193a 139767i bk15: 195a 139919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690851
Row_Buffer_Locality_read = 0.784021
Row_Buffer_Locality_write = 0.200308
Bank_Level_Parallism = 4.241153
Bank_Level_Parallism_Col = 3.125188
Bank_Level_Parallism_Ready = 1.694308
write_to_read_ratio_blp_rw_average = 0.473668
GrpLevelPara = 2.189958 

BW Util details:
bwutil = 0.041449 
total_CMD = 142850 
util_bw = 5921 
Wasted_Col = 6203 
Wasted_Row = 1751 
Idle = 128975 

BW Util Bottlenecks: 
RCDc_limit = 4432 
RCDWRc_limit = 2822 
WTRc_limit = 2063 
RTWc_limit = 5949 
CCDLc_limit = 3022 
rwq = 0 
CCDLc_limit_alone = 2500 
WTRc_limit_alone = 1902 
RTWc_limit_alone = 5588 

Commands details: 
total_CMD = 142850 
n_nop = 135485 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2504 
n_act = 1257 
n_pre = 1241 
n_ref = 0 
n_req = 4066 
total_req = 5921 

Dual Bus Interface Util: 
issued_total_row = 2498 
issued_total_col = 5921 
Row_Bus_Util =  0.017487 
CoL_Bus_Util = 0.041449 
Either_Row_CoL_Bus_Util = 0.051558 
Issued_on_Two_Bus_Simul_Util = 0.007378 
issued_two_Eff = 0.143109 
queue_avg = 0.605194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.605194
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 7): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135553 n_act=1250 n_pre=1234 n_ref_event=0 n_req=4069 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2514 bw_util=0.04152
n_activity=14939 dram_eff=0.397
bk0: 193a 140268i bk1: 193a 139911i bk2: 194a 139754i bk3: 194a 140085i bk4: 250a 138629i bk5: 249a 138696i bk6: 258a 138546i bk7: 258a 138651i bk8: 233a 139716i bk9: 233a 138251i bk10: 193a 139796i bk11: 194a 139746i bk12: 194a 139800i bk13: 194a 139981i bk14: 193a 139517i bk15: 194a 139649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692799
Row_Buffer_Locality_read = 0.784606
Row_Buffer_Locality_write = 0.211656
Bank_Level_Parallism = 4.354858
Bank_Level_Parallism_Col = 3.124185
Bank_Level_Parallism_Ready = 1.608160
write_to_read_ratio_blp_rw_average = 0.457031
GrpLevelPara = 2.166116 

BW Util details:
bwutil = 0.041519 
total_CMD = 142850 
util_bw = 5931 
Wasted_Col = 6027 
Wasted_Row = 1515 
Idle = 129377 

BW Util Bottlenecks: 
RCDc_limit = 4222 
RCDWRc_limit = 2804 
WTRc_limit = 2616 
RTWc_limit = 4812 
CCDLc_limit = 3176 
rwq = 0 
CCDLc_limit_alone = 2555 
WTRc_limit_alone = 2306 
RTWc_limit_alone = 4501 

Commands details: 
total_CMD = 142850 
n_nop = 135553 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2514 
n_act = 1250 
n_pre = 1234 
n_ref = 0 
n_req = 4069 
total_req = 5931 

Dual Bus Interface Util: 
issued_total_row = 2484 
issued_total_col = 5931 
Row_Bus_Util =  0.017389 
CoL_Bus_Util = 0.041519 
Either_Row_CoL_Bus_Util = 0.051082 
Issued_on_Two_Bus_Simul_Util = 0.007826 
issued_two_Eff = 0.153214 
queue_avg = 0.669569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.669569
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 8): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135494 n_act=1243 n_pre=1227 n_ref_event=0 n_req=4073 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2528 bw_util=0.04162
n_activity=15408 dram_eff=0.3858
bk0: 193a 140508i bk1: 194a 139747i bk2: 194a 139972i bk3: 192a 139863i bk4: 249a 138925i bk5: 250a 139151i bk6: 258a 138251i bk7: 258a 138989i bk8: 234a 138736i bk9: 235a 138671i bk10: 193a 139706i bk11: 194a 139499i bk12: 193a 140119i bk13: 193a 139656i bk14: 194a 139342i bk15: 193a 139758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694820
Row_Buffer_Locality_read = 0.786070
Row_Buffer_Locality_write = 0.219512
Bank_Level_Parallism = 4.182666
Bank_Level_Parallism_Col = 3.093414
Bank_Level_Parallism_Ready = 1.645248
write_to_read_ratio_blp_rw_average = 0.491753
GrpLevelPara = 2.172348 

BW Util details:
bwutil = 0.041617 
total_CMD = 142850 
util_bw = 5945 
Wasted_Col = 6326 
Wasted_Row = 1782 
Idle = 128797 

BW Util Bottlenecks: 
RCDc_limit = 4324 
RCDWRc_limit = 2844 
WTRc_limit = 1869 
RTWc_limit = 6016 
CCDLc_limit = 3124 
rwq = 0 
CCDLc_limit_alone = 2568 
WTRc_limit_alone = 1701 
RTWc_limit_alone = 5628 

Commands details: 
total_CMD = 142850 
n_nop = 135494 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2528 
n_act = 1243 
n_pre = 1227 
n_ref = 0 
n_req = 4073 
total_req = 5945 

Dual Bus Interface Util: 
issued_total_row = 2470 
issued_total_col = 5945 
Row_Bus_Util =  0.017291 
CoL_Bus_Util = 0.041617 
Either_Row_CoL_Bus_Util = 0.051495 
Issued_on_Two_Bus_Simul_Util = 0.007413 
issued_two_Eff = 0.143964 
queue_avg = 0.641288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.641288
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 8): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135477 n_act=1291 n_pre=1276 n_ref_event=0 n_req=4074 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2515 bw_util=0.04153
n_activity=15397 dram_eff=0.3853
bk0: 193a 140081i bk1: 194a 139758i bk2: 193a 139898i bk3: 193a 139417i bk4: 251a 138442i bk5: 251a 138874i bk6: 258a 138492i bk7: 258a 138771i bk8: 234a 139076i bk9: 233a 138881i bk10: 194a 139540i bk11: 193a 139682i bk12: 193a 140028i bk13: 193a 139527i bk14: 193a 139521i bk15: 193a 140121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682544
Row_Buffer_Locality_read = 0.776997
Row_Buffer_Locality_write = 0.190549
Bank_Level_Parallism = 4.329747
Bank_Level_Parallism_Col = 3.091517
Bank_Level_Parallism_Ready = 1.609069
write_to_read_ratio_blp_rw_average = 0.478770
GrpLevelPara = 2.183704 

BW Util details:
bwutil = 0.041526 
total_CMD = 142850 
util_bw = 5932 
Wasted_Col = 6189 
Wasted_Row = 1635 
Idle = 129094 

BW Util Bottlenecks: 
RCDc_limit = 4603 
RCDWRc_limit = 2975 
WTRc_limit = 2011 
RTWc_limit = 5975 
CCDLc_limit = 2873 
rwq = 0 
CCDLc_limit_alone = 2389 
WTRc_limit_alone = 1844 
RTWc_limit_alone = 5658 

Commands details: 
total_CMD = 142850 
n_nop = 135477 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2515 
n_act = 1291 
n_pre = 1276 
n_ref = 0 
n_req = 4074 
total_req = 5932 

Dual Bus Interface Util: 
issued_total_row = 2567 
issued_total_col = 5932 
Row_Bus_Util =  0.017970 
CoL_Bus_Util = 0.041526 
Either_Row_CoL_Bus_Util = 0.051614 
Issued_on_Two_Bus_Simul_Util = 0.007882 
issued_two_Eff = 0.152719 
queue_avg = 0.632664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.632664
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 9): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135469 n_act=1281 n_pre=1265 n_ref_event=0 n_req=4080 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2557 bw_util=0.04182
n_activity=15126 dram_eff=0.3949
bk0: 194a 139777i bk1: 193a 139536i bk2: 194a 139566i bk3: 195a 140141i bk4: 250a 138784i bk5: 249a 138941i bk6: 258a 138386i bk7: 258a 138908i bk8: 234a 139176i bk9: 233a 138990i bk10: 193a 139522i bk11: 193a 139729i bk12: 193a 139731i bk13: 194a 139937i bk14: 193a 139795i bk15: 193a 139922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685952
Row_Buffer_Locality_read = 0.781972
Row_Buffer_Locality_write = 0.190332
Bank_Level_Parallism = 4.316168
Bank_Level_Parallism_Col = 3.024481
Bank_Level_Parallism_Ready = 1.556411
write_to_read_ratio_blp_rw_average = 0.469125
GrpLevelPara = 2.169134 

BW Util details:
bwutil = 0.041820 
total_CMD = 142850 
util_bw = 5974 
Wasted_Col = 6278 
Wasted_Row = 1380 
Idle = 129218 

BW Util Bottlenecks: 
RCDc_limit = 4455 
RCDWRc_limit = 2943 
WTRc_limit = 2381 
RTWc_limit = 5255 
CCDLc_limit = 3199 
rwq = 0 
CCDLc_limit_alone = 2655 
WTRc_limit_alone = 2138 
RTWc_limit_alone = 4954 

Commands details: 
total_CMD = 142850 
n_nop = 135469 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2557 
n_act = 1281 
n_pre = 1265 
n_ref = 0 
n_req = 4080 
total_req = 5974 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 5974 
Row_Bus_Util =  0.017823 
CoL_Bus_Util = 0.041820 
Either_Row_CoL_Bus_Util = 0.051670 
Issued_on_Two_Bus_Simul_Util = 0.007973 
issued_two_Eff = 0.154315 
queue_avg = 0.610718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.610718
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 9): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135455 n_act=1282 n_pre=1266 n_ref_event=0 n_req=4074 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=2540 bw_util=0.04169
n_activity=14885 dram_eff=0.4001
bk0: 194a 140029i bk1: 193a 139860i bk2: 193a 139596i bk3: 193a 139697i bk4: 249a 138603i bk5: 250a 138858i bk6: 258a 138562i bk7: 258a 138369i bk8: 233a 138939i bk9: 234a 138629i bk10: 193a 139712i bk11: 193a 139810i bk12: 194a 139944i bk13: 193a 139558i bk14: 194a 139587i bk15: 194a 140130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685322
Row_Buffer_Locality_read = 0.778396
Row_Buffer_Locality_write = 0.202128
Bank_Level_Parallism = 4.435205
Bank_Level_Parallism_Col = 3.197744
Bank_Level_Parallism_Ready = 1.680658
write_to_read_ratio_blp_rw_average = 0.490269
GrpLevelPara = 2.238677 

BW Util details:
bwutil = 0.041694 
total_CMD = 142850 
util_bw = 5956 
Wasted_Col = 5910 
Wasted_Row = 1615 
Idle = 129369 

BW Util Bottlenecks: 
RCDc_limit = 4372 
RCDWRc_limit = 2968 
WTRc_limit = 2251 
RTWc_limit = 5658 
CCDLc_limit = 3054 
rwq = 0 
CCDLc_limit_alone = 2514 
WTRc_limit_alone = 2060 
RTWc_limit_alone = 5309 

Commands details: 
total_CMD = 142850 
n_nop = 135455 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 2540 
n_act = 1282 
n_pre = 1266 
n_ref = 0 
n_req = 4074 
total_req = 5956 

Dual Bus Interface Util: 
issued_total_row = 2548 
issued_total_col = 5956 
Row_Bus_Util =  0.017837 
CoL_Bus_Util = 0.041694 
Either_Row_CoL_Bus_Util = 0.051768 
Issued_on_Two_Bus_Simul_Util = 0.007763 
issued_two_Eff = 0.149966 
queue_avg = 0.664053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.664053
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 5): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135436 n_act=1316 n_pre=1300 n_ref_event=0 n_req=4071 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2522 bw_util=0.04158
n_activity=15313 dram_eff=0.3878
bk0: 193a 140031i bk1: 194a 139659i bk2: 193a 139316i bk3: 193a 139651i bk4: 250a 139134i bk5: 250a 138338i bk6: 258a 138853i bk7: 257a 138156i bk8: 234a 139061i bk9: 234a 138877i bk10: 194a 139464i bk11: 194a 139413i bk12: 194a 139456i bk13: 193a 139491i bk14: 193a 139912i bk15: 193a 139902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676738
Row_Buffer_Locality_read = 0.772315
Row_Buffer_Locality_write = 0.177370
Bank_Level_Parallism = 4.414295
Bank_Level_Parallism_Col = 3.151417
Bank_Level_Parallism_Ready = 1.611551
write_to_read_ratio_blp_rw_average = 0.475566
GrpLevelPara = 2.203750 

BW Util details:
bwutil = 0.041575 
total_CMD = 142850 
util_bw = 5939 
Wasted_Col = 6235 
Wasted_Row = 1635 
Idle = 129041 

BW Util Bottlenecks: 
RCDc_limit = 4566 
RCDWRc_limit = 2934 
WTRc_limit = 2163 
RTWc_limit = 6123 
CCDLc_limit = 3154 
rwq = 0 
CCDLc_limit_alone = 2522 
WTRc_limit_alone = 1907 
RTWc_limit_alone = 5747 

Commands details: 
total_CMD = 142850 
n_nop = 135436 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2522 
n_act = 1316 
n_pre = 1300 
n_ref = 0 
n_req = 4071 
total_req = 5939 

Dual Bus Interface Util: 
issued_total_row = 2616 
issued_total_col = 5939 
Row_Bus_Util =  0.018313 
CoL_Bus_Util = 0.041575 
Either_Row_CoL_Bus_Util = 0.051901 
Issued_on_Two_Bus_Simul_Util = 0.007987 
issued_two_Eff = 0.153898 
queue_avg = 0.670718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.670718
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 5): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135404 n_act=1271 n_pre=1255 n_ref_event=0 n_req=4081 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.04184
n_activity=15175 dram_eff=0.3939
bk0: 193a 140061i bk1: 193a 139697i bk2: 194a 139457i bk3: 193a 139539i bk4: 250a 138765i bk5: 249a 138552i bk6: 258a 138340i bk7: 259a 138666i bk8: 235a 138971i bk9: 234a 138970i bk10: 193a 139508i bk11: 193a 139513i bk12: 193a 139866i bk13: 194a 139763i bk14: 193a 140133i bk15: 193a 140105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688557
Row_Buffer_Locality_read = 0.781680
Row_Buffer_Locality_write = 0.209337
Bank_Level_Parallism = 4.369517
Bank_Level_Parallism_Col = 3.156130
Bank_Level_Parallism_Ready = 1.569684
write_to_read_ratio_blp_rw_average = 0.479683
GrpLevelPara = 2.211862 

BW Util details:
bwutil = 0.041841 
total_CMD = 142850 
util_bw = 5977 
Wasted_Col = 6200 
Wasted_Row = 1503 
Idle = 129170 

BW Util Bottlenecks: 
RCDc_limit = 4522 
RCDWRc_limit = 2907 
WTRc_limit = 2216 
RTWc_limit = 6044 
CCDLc_limit = 3210 
rwq = 0 
CCDLc_limit_alone = 2613 
WTRc_limit_alone = 1952 
RTWc_limit_alone = 5711 

Commands details: 
total_CMD = 142850 
n_nop = 135404 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1271 
n_pre = 1255 
n_ref = 0 
n_req = 4081 
total_req = 5977 

Dual Bus Interface Util: 
issued_total_row = 2526 
issued_total_col = 5977 
Row_Bus_Util =  0.017683 
CoL_Bus_Util = 0.041841 
Either_Row_CoL_Bus_Util = 0.052125 
Issued_on_Two_Bus_Simul_Util = 0.007399 
issued_two_Eff = 0.141955 
queue_avg = 0.681540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.68154
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 4): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142850 n_nop=135485 n_act=1272 n_pre=1256 n_ref_event=0 n_req=4082 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=2570 bw_util=0.04191
n_activity=15304 dram_eff=0.3912
bk0: 193a 139689i bk1: 193a 139612i bk2: 193a 139387i bk3: 194a 139261i bk4: 250a 139074i bk5: 251a 139126i bk6: 258a 138623i bk7: 258a 138775i bk8: 233a 139113i bk9: 234a 138865i bk10: 194a 139631i bk11: 193a 139659i bk12: 193a 139742i bk13: 193a 139766i bk14: 194a 139759i bk15: 193a 139823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688388
Row_Buffer_Locality_read = 0.777583
Row_Buffer_Locality_write = 0.230075
Bank_Level_Parallism = 4.354385
Bank_Level_Parallism_Col = 3.147150
Bank_Level_Parallism_Ready = 1.648739
write_to_read_ratio_blp_rw_average = 0.466314
GrpLevelPara = 2.179971 

BW Util details:
bwutil = 0.041911 
total_CMD = 142850 
util_bw = 5987 
Wasted_Col = 6092 
Wasted_Row = 1649 
Idle = 129122 

BW Util Bottlenecks: 
RCDc_limit = 4266 
RCDWRc_limit = 2792 
WTRc_limit = 2452 
RTWc_limit = 5088 
CCDLc_limit = 2969 
rwq = 0 
CCDLc_limit_alone = 2466 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 4844 

Commands details: 
total_CMD = 142850 
n_nop = 135485 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 2570 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 4082 
total_req = 5987 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 5987 
Row_Bus_Util =  0.017697 
CoL_Bus_Util = 0.041911 
Either_Row_CoL_Bus_Util = 0.051558 
Issued_on_Two_Bus_Simul_Util = 0.008050 
issued_two_Eff = 0.156144 
queue_avg = 0.679517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.679517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39245, Miss = 31331, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 37924, Miss = 31344, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 39073, Miss = 31332, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 38096, Miss = 31330, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 39158, Miss = 31338, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 38066, Miss = 31330, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38952, Miss = 31331, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 37943, Miss = 31332, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38958, Miss = 31330, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 37874, Miss = 31338, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39140, Miss = 31331, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 37862, Miss = 31331, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37884, Miss = 31331, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 37835, Miss = 31331, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37850, Miss = 31338, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 37997, Miss = 31324, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 37891, Miss = 31331, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 37869, Miss = 31338, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37614, Miss = 31331, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 37602, Miss = 31337, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 37626, Miss = 31332, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 37237, Miss = 31330, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 37928, Miss = 31345, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 37337, Miss = 31331, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 38055, Miss = 31324, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 37480, Miss = 31332, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 37978, Miss = 31331, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 37456, Miss = 31338, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 37829, Miss = 31331, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 37464, Miss = 31331, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 37751, Miss = 31227, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 37412, Miss = 31331, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 37713, Miss = 31195, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 37328, Miss = 31325, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 38015, Miss = 31195, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 37460, Miss = 31344, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 37886, Miss = 31196, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 37432, Miss = 31330, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 37829, Miss = 31202, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 37430, Miss = 31330, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 37842, Miss = 31304, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 37383, Miss = 31331, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 37826, Miss = 31314, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 37363, Miss = 31338, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38118, Miss = 31321, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 37399, Miss = 31331, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38044, Miss = 31328, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 37566, Miss = 31331, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 37994, Miss = 31327, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 37625, Miss = 31331, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 37958, Miss = 31321, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 37512, Miss = 31332, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 37898, Miss = 31328, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 37501, Miss = 31337, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 38032, Miss = 31332, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 37553, Miss = 31330, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 38217, Miss = 31338, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 37505, Miss = 31331, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 38037, Miss = 31331, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 37732, Miss = 31331, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 38025, Miss = 31325, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 37553, Miss = 31339, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 37985, Miss = 31331, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 37647, Miss = 31331, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2423794
L2_total_cache_misses = 2004552
L2_total_cache_miss_rate = 0.8270
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101603
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832489
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 466426
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2423794
icnt_total_pkts_simt_to_mem=2377210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2377210
Req_Network_cycles = 190244
Req_Network_injected_packets_per_cycle =      12.4956 
Req_Network_conflicts_per_cycle =       3.7888
Req_Network_conflicts_per_cycle_util =       4.2157
Req_Bank_Level_Parallism =      13.9037
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6899
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1952

Reply_Network_injected_packets_num = 2423794
Reply_Network_cycles = 190244
Reply_Network_injected_packets_per_cycle =       12.7404
Reply_Network_conflicts_per_cycle =        1.1825
Reply_Network_conflicts_per_cycle_util =       1.3075
Reply_Bank_Level_Parallism =      14.0876
Reply_Network_in_buffer_full_per_cycle =       0.0062
Reply_Network_in_buffer_avg_util =       2.2858
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1593
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 47 sec (1667 sec)
gpgpu_simulation_rate = 146334 (inst/sec)
gpgpu_simulation_rate = 114 (cycle/sec)
gpgpu_silicon_slowdown = 9929824x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
