// Seed: 1869074402
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wand id_2
);
  assign id_2 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    inout supply0 id_1,
    input wire id_2
);
  logic [-1 : -1] id_4 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  always force id_1 = "";
endmodule
module module_2 #(
    parameter id_2 = 32'd37
) (
    output wire id_0,
    output tri  id_1,
    input  tri0 _id_2,
    input  wand id_3,
    output tri0 id_4
);
  assign id_4 = -1;
  logic [id_2 : $realtime] id_6;
  ;
  assign id_1 = id_3;
  wire id_7;
  ;
  assign id_6[1] = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
endmodule
