{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478030026524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478030026525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  1 16:53:46 2016 " "Processing started: Tue Nov  1 16:53:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478030026525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030026525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final_Microprocessador -c Projeto_Final_Microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030026525 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478030026715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto_Final_Microprocessador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto_Final_Microprocessador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto_Final_Microprocessador " "Found entity 1: Projeto_Final_Microprocessador" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478030042086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030042086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478030042088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030042088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Somador_Completo.bdf " "Can't analyze file -- file Somador_Completo.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1478030042089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_Final_Microprocessador " "Elaborating entity \"Projeto_Final_Microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478030042151 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst2 " "Block or symbol \"XOR\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 624 3880 3944 672 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst27 " "Block or symbol \"XOR\" of instance \"inst27\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1080 3872 3936 1128 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst96 " "Block or symbol \"XOR\" of instance \"inst96\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1312 3864 3928 1360 "inst96" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst104 " "Block or symbol \"XOR\" of instance \"inst104\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1624 3864 3928 1672 "inst104" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst116 " "Block or symbol \"XOR\" of instance \"inst116\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 3856 3920 2128 "inst116" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst123 " "Block or symbol \"XOR\" of instance \"inst123\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2312 3848 3912 2360 "inst123" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst316 " "Block or symbol \"NAND2\" of instance \"inst316\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1456 1504 3376 "inst316" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst318 " "Block or symbol \"NAND2\" of instance \"inst318\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1544 1592 3376 "inst318" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst327 " "Block or symbol \"NAND2\" of instance \"inst327\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3312 1920 1968 3376 "inst327" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst371 " "Block or symbol \"AND2\" of instance \"inst371\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3016 1064 1128 3064 "inst371" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst372 " "Block or symbol \"AND2\" of instance \"inst372\" overlaps another block or symbol" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3144 1064 1128 3192 "inst372" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1478030042649 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2376 3920 3952 2408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst124 " "Primitive \"OR2\" of instance \"inst124\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3848 3912 2400 "inst124" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst125 " "Primitive \"OR2\" of instance \"inst125\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2336 3760 3824 2384 "inst125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst126 " "Primitive \"AND2\" of instance \"inst126\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2352 3608 3672 2400 "inst126" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst127 " "Primitive \"AND2\" of instance \"inst127\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2400 3608 3672 2448 "inst127" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst128 " "Primitive \"AND2\" of instance \"inst128\" not used" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2448 3608 3672 2496 "inst128" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1478030042657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst496 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst496\"" {  } { { "Projeto_Final_Microprocessador.bdf" "inst496" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3208 -240 -24 3336 "inst496" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478030042675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst496\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst496\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478030042751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst496\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst496\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478030042762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst496\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst496\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.hex " "Parameter \"init_file\" = \"RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478030042763 ""}  } { { "RAM.v" "" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478030042763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grh1 " "Found entity 1: altsyncram_grh1" {  } { { "db/altsyncram_grh1.tdf" "" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/db/altsyncram_grh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478030042808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030042808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grh1 RAM:inst496\|altsyncram:altsyncram_component\|altsyncram_grh1:auto_generated " "Elaborating entity \"altsyncram_grh1\" for hierarchy \"RAM:inst496\|altsyncram:altsyncram_component\|altsyncram_grh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leandro/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478030042808 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "RAM.hex " "Byte addressed memory initialization file \"RAM.hex\" was read in the word-addressed format" {  } { { "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.hex" "" { Text "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/RAM.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1478030042814 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst274 " "Converted tri-state buffer \"inst274\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3984 744 792 4016 "inst274" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst275 " "Converted tri-state buffer \"inst275\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 4128 752 800 4160 "inst275" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst277 " "Converted tri-state buffer \"inst277\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3672 744 792 3704 "inst277" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst276 " "Converted tri-state buffer \"inst276\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3816 744 792 3848 "inst276" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst158 " "Converted tri-state buffer \"inst158\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2080 5040 5088 2112 "inst158" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst157 " "Converted tri-state buffer \"inst157\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2392 5048 5096 2424 "inst157" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst156 " "Converted tri-state buffer \"inst156\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2248 5040 5088 2280 "inst156" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst188 " "Converted tri-state buffer \"inst188\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1400 5048 5096 1432 "inst188" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst186 " "Converted tri-state buffer \"inst186\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1568 5048 5096 1600 "inst186" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst187 " "Converted tri-state buffer \"inst187\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1712 5056 5104 1744 "inst187" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst445 " "Converted tri-state buffer \"inst445\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3208 -1184 -1136 3240 "inst445" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst444 " "Converted tri-state buffer \"inst444\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3520 -1176 -1128 3552 "inst444" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst446 " "Converted tri-state buffer \"inst446\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3064 -1184 -1136 3096 "inst446" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst443 " "Converted tri-state buffer \"inst443\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 3376 -1184 -1136 3408 "inst443" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst159 " "Converted tri-state buffer \"inst159\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1936 5040 5088 1968 "inst159" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst189 " "Converted tri-state buffer \"inst189\" feeding internal logic into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1256 5048 5096 1288 "inst189" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1478030043005 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478030043005 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst245 S0 " "Converted the fanout from the always-enabled tri-state buffer \"inst245\" to the node \"S0\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1272 6088 6136 1304 "inst245" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst244 S1 " "Converted the fanout from the always-enabled tri-state buffer \"inst244\" to the node \"S1\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1416 6088 6136 1448 "inst244" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst242 S2 " "Converted the fanout from the always-enabled tri-state buffer \"inst242\" to the node \"S2\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1584 6088 6136 1616 "inst242" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst243 S3 " "Converted the fanout from the always-enabled tri-state buffer \"inst243\" to the node \"S3\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1728 6096 6144 1760 "inst243" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst217 S4 " "Converted the fanout from the always-enabled tri-state buffer \"inst217\" to the node \"S4\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1952 6096 6144 1984 "inst217" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst216 S5 " "Converted the fanout from the always-enabled tri-state buffer \"inst216\" to the node \"S5\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2096 6096 6144 2128 "inst216" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst214 S6 " "Converted the fanout from the always-enabled tri-state buffer \"inst214\" to the node \"S6\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2264 6096 6144 2296 "inst214" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst215 S7 " "Converted the fanout from the always-enabled tri-state buffer \"inst215\" to the node \"S7\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2408 6104 6152 2440 "inst215" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst44 inst123 " "Converted the fanout from the always-enabled tri-state buffer \"inst44\" to the node \"inst123\" into a wire" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1752 2352 2400 1784 "inst44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1478030043185 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1478030043185 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst43 inst117 " "Converted the fan-out from the tri-state buffer \"inst43\" to the node \"inst117\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1608 2344 2392 1640 "inst43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst45 inst111 " "Converted the fan-out from the tri-state buffer \"inst45\" to the node \"inst111\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1440 2344 2392 1472 "inst45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst46 inst105 " "Converted the fan-out from the tri-state buffer \"inst46\" to the node \"inst105\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1296 2344 2392 1328 "inst46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst70 inst97 " "Converted the fan-out from the tri-state buffer \"inst70\" to the node \"inst97\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1072 2360 2408 1104 "inst70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst69 inst28 " "Converted the fan-out from the tri-state buffer \"inst69\" to the node \"inst28\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 928 2352 2400 960 "inst69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst71 inst22 " "Converted the fan-out from the tri-state buffer \"inst71\" to the node \"inst22\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 760 2352 2400 792 "inst71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst72 inst2 " "Converted the fan-out from the tri-state buffer \"inst72\" to the node \"inst2\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 616 2352 2400 648 "inst72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043185 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478030043185 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst81 inst235 " "Converted the fan-out from the tri-state buffer \"inst81\" to the node \"inst235\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2768 2800 1840 "inst81" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst82 inst236 " "Converted the fan-out from the tri-state buffer \"inst82\" to the node \"inst236\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2840 2872 1840 "inst82" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst83 inst237 " "Converted the fan-out from the tri-state buffer \"inst83\" to the node \"inst237\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2912 2944 1840 "inst83" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst84 inst238 " "Converted the fan-out from the tri-state buffer \"inst84\" to the node \"inst238\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2984 3016 1840 "inst84" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst77 inst207 " "Converted the fan-out from the tri-state buffer \"inst77\" to the node \"inst207\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2480 2512 1840 "inst77" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst78 inst208 " "Converted the fan-out from the tri-state buffer \"inst78\" to the node \"inst208\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2552 2584 1840 "inst78" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79 inst209 " "Converted the fan-out from the tri-state buffer \"inst79\" to the node \"inst209\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2624 2656 1840 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst80 inst210 " "Converted the fan-out from the tri-state buffer \"inst80\" to the node \"inst210\" into an OR gate" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 1792 2696 2728 1840 "inst80" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1478030043186 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1478030043186 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1712 1776 2960 "inst400" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1848 1912 2960 "inst396" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1432 1496 2960 "inst404" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1568 1632 2960 "inst402" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 1984 2048 2960 "inst395" "" } } } } { "Projeto_Final_Microprocessador.bdf" "" { Schematic "/home/leandro/Documentos/Leandro_uC_PEM/Projeto_Final_Microprocessador/Projeto_Final_Microprocessador.bdf" { { 2880 2120 2184 2960 "inst394" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1478030043187 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1478030043187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478030043334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478030043742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478030043742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478030043792 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478030043792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478030043792 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1478030043792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478030043792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1263 " "Peak virtual memory: 1263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478030043803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  1 16:54:03 2016 " "Processing ended: Tue Nov  1 16:54:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478030043803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478030043803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478030043803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478030043803 ""}
