{"vcs1":{"timestamp_begin":1747551458.200110772, "rt":9.58, "ut":9.69, "st":0.62}}
{"vcselab":{"timestamp_begin":1747551467.861250773, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747551468.312195560, "rt":0.45, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747551457.541346491}
{"VCS_COMP_START_TIME": 1747551457.541346491}
{"VCS_COMP_END_TIME": 1747551468.912855555}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487444}}
{"vcselab": {"peak_mem": 183884}}
