// Seed: 1324972426
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7
);
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input wand id_11
    , id_17,
    input tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    output wire id_15
);
  wire id_18;
  assign id_15 = id_14;
  module_0(
      id_4, id_15, id_6, id_2, id_2, id_12, id_13, id_5
  );
endmodule
