# Verilog Workplace

## Build

- Move `Top.v` and UCF file out to the same directory as this readme
- copy all files and directories at the same directory as this readme to the project folder
- Load to the board

## License

EVERYTHING UNDER THE SAME DIRECTORY IS OWNED BY 3170106317 AND IS PRIVATE, AND SHALL NOT BE RE-DISTRIBUTED.

## Tutorial

- <https://www.fpga4student.com/>
- blocking vs non-blocking - <https://youtu.be/kwgvU2MIq1I>
