mvn r0, r1 
tst r0, r1 
andeq r2, r1, r0, lsr #14 
lsr r0, r2, r2 
sub r2, r2, r0, lsr #15 
mvn r3, r2 
