Vivado Simulator 2019.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 8 DATA_CTL_B0 = 1 DATA_CTL_B1 = 8
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 1347600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 1413314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 9397600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9505814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10805814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10825814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10835814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10845814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10895814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10905814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10915814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10925814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 10937600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10945814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10995814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11005814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13605814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14905814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 16205814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17505814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18805814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20105814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21405814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22705814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24005814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25325814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25335814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26665814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27975814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29295814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29305814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29315814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29325814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30635814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30655814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31965814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31985814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33285814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33295814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34615814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34625814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 34757600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37245814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 38680814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 40337600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 40410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45645814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46945814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48245814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 48250814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48255814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48265814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48275814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49575814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 49580814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52175814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53475814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 54867600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57355814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58655814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61255814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62555814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63855814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65155814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66455814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67755814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69055814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 69060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69065814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69075814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69085814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 70390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73195814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74495814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75795814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77095814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78395814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79695814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80995814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82295814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83595814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 84977600.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 84977600.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 84977600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 90055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91355814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 93955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95255814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96555814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 96560814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96565814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96575814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96585814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 97885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 97890814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98335814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99635814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99635814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100935814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 102235814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 103787600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 104815814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 104815814.0 ps INFO: Precharge bank   0
Calibration Done
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106213314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106373314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106435814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106445814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106475814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106480814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106485814.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106510814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106523314.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106553314.0 ps INFO: ZQ        long = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106713314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106735814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106740814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106785814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106795814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106838314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107103314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107125814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107135814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107145814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107463314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107485814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107495814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107505814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107548314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107853314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107875814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 107880814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107885814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107895814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107915814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107935814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 107960814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107988314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108043314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108065814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108075814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108085814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108105814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108125814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108168314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108443314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108465814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108475814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108485814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108528314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108853314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108875814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108880814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108885814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000092 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000093 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000094 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000095 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108895814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000096 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000097 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000098 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000099 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009a data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009c data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009e data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a0 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a2 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a3 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a4 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a5 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108915814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a6 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a7 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a8 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a9 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000aa data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ab data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ac data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ad data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108935814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ae data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000af data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b0 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b2 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b3 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b4 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b5 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108955814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b6 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b7 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b8 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b9 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ba data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bb data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bc data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bd data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108975814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000be data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bf data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c0 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c1 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c2 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c3 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c4 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c5 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108995814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c6 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c7 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c8 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c9 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ca data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cb data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cc data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cd data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109015814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ce data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cf data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d0 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d1 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d2 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d3 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d4 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d5 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109035814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d6 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d7 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d8 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d9 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000da data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000db data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dc data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dd data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109055814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000de data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000df data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e0 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e1 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e2 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e3 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e4 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e5 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109075814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e6 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e7 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e8 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000e9 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ea data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000eb data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ec data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ed data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109095814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ee data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ef data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109115814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109135814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109155814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109175814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109195814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109215814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109235814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109255814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109275814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109295814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109315814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109335814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109355814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109375814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000160 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000161 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000162 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000163 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000164 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000165 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109395814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000166 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000167 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000168 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000169 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016a data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016b data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016c data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016d data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109415814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016e data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016f data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000170 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000171 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000172 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000173 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000174 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000175 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109435814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000176 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000177 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000178 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000179 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017a data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017b data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017c data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017d data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109455814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017e data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017f data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000180 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000181 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000182 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000183 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000184 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000185 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109475814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000186 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000187 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000188 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000189 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018a data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018b data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018c data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018d data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109495814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018e data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018f data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000190 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000191 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000192 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000193 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000194 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000195 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109515814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000196 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000197 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000198 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000199 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019a data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019b data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019c data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019d data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109535814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019e data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019f data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a0 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a1 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a2 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a3 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a4 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a5 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109555814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a6 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a7 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a8 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a9 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001aa data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ab data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ac data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ad data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109575814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ae data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001af data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b0 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b1 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b2 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b3 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b4 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b5 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109595814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b6 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b7 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b8 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b9 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ba data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bb data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bc data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bd data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109615814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001be data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bf data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c0 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c1 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c2 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c3 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c4 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c5 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c6 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c7 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 109640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109753314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109775814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 109780814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109785814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109795814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109815814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109835814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109855814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109875814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109895814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109915814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109935814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109955814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109975814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109995814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110015814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110035814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110055814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110075814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110095814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110115814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110135814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110155814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c0 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c1 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c2 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c3 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c4 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c5 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110175814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c6 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c7 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c8 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c9 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ca data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cb data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cc data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cd data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110195814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ce data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cf data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d0 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d1 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d2 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d3 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d4 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d5 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110215814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d6 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d7 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d8 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d9 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001da data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001db data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001dc data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001dd data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110235814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001de data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001df data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e0 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e1 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e2 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e3 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e4 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e5 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110255814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e6 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e7 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110275814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110295814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110315814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110335814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110355814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110375814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110395814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110415814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110435814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110455814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110475814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110495814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110515814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110535814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110555814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110575814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110595814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110615814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110635814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110655814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110675814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000290 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000291 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000292 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000293 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000294 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000295 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110695814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000296 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000297 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000298 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000299 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029a data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029b data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029c data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029d data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110715814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029e data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029f data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a0 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a1 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a2 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a3 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a4 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a5 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110735814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a6 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a7 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a8 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a9 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002aa data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ab data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ac data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ad data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110755814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ae data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002af data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b0 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b1 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b2 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b3 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b4 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b5 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110775814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b6 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b7 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b8 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b9 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ba data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bb data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bc data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bd data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110795814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002be data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bf data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c0 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c1 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c2 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c3 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c4 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c5 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110815814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c6 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c7 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c8 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c9 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ca data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cb data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cc data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cd data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110835814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ce data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cf data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d0 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d1 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d2 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d3 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d4 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d5 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110855814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d6 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d7 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d8 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d9 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002da data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002db data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dc data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dd data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110875814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002de data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002df data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e0 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e1 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e2 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e3 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e4 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e5 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110895814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e6 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e7 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e8 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e9 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ea data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002eb data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ec data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ed data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110915814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ee data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ef data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f0 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f1 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f2 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f3 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f4 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f5 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110935814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f6 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f7 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f8 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f9 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fa data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fb data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fc data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fd data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110955814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fe data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ff data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000300 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000301 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000302 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000303 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000304 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000305 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110975814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000306 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000307 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000308 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000309 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030a data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030b data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030c data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030d data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110995814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030e data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030f data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000310 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000311 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000312 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000313 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000314 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000315 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111015814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000316 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000317 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000318 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000319 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031a data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031b data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031c data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031d data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111035814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031e data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031f data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000320 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000321 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000322 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000323 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000324 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000325 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111055814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000326 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000327 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000328 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000329 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032a data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032b data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032c data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032d data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111075814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032e data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032f data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000330 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000331 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000332 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000333 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000334 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000335 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111095814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000336 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000337 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000338 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000339 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033a data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033b data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033c data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033d data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111115814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033e data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033f data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000340 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000341 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000342 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000343 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000344 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000345 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111135814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000346 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000347 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000348 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000349 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034a data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034b data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034c data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034d data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111155814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034e data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034f data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000350 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000351 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000352 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000353 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000354 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000355 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111175814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000356 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000357 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000358 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000359 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035a data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035b data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035c data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035d data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111195814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035e data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035f data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000360 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000361 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000362 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000363 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000364 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000365 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111215814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000366 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000367 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000368 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000369 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036a data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036b data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036c data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036d data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111235814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036e data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036f data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000370 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000371 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000372 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000373 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000374 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000375 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111255814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000376 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000377 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000378 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000379 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037a data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037b data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037c data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037d data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111275814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037e data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037f data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000380 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000381 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000382 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000383 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000384 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000385 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000386 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000387 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111300814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111328314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111383314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111405814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111415814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111419564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111420814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111422064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000092 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111423314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000093 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111424564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000094 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111425814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000095 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111425814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111427064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000096 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111428314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000097 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111429564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000098 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111430814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000099 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111432064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009a data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111433314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111434564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009c data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111435814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111437064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009e data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111438314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111439564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a0 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111440814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111442064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a2 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111443314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a3 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111444564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a4 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111445814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a5 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111445814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111447064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a6 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111448314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a7 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111459564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a8 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111460814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a9 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111462064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000aa data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111463314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ab data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111464564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ac data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111465814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ad data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111465814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111467064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ae data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111468314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000af data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111479564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b0 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111480814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111482064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b2 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111483314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b3 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111484564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b4 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111485814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b5 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111485814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111487064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b6 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111488314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b7 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111499564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b8 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111500814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b9 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111502064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ba data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111503314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bb data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111504564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bc data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111505814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bd data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111505814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111507064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000be data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111508314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bf data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111519564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c0 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111520814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c1 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111522064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c2 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111523314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c3 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111524564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c4 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111525814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c5 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111525814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111527064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c6 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111528314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c7 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111539564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c8 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111540814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c9 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111542064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ca data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111543314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cb data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111544564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cc data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111545814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cd data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111545814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111547064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ce data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111548314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cf data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111559564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d0 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111560814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d1 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111562064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d2 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111563314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d3 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111564564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d4 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111565814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d5 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111565814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111567064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d6 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111568314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d7 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111579564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d8 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111580814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d9 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111582064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000da data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111583314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000db data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111584564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dc data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111585814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dd data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111585814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111587064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000de data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111588314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000df data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111599564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e0 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111600814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e1 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111602064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e2 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111603314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e3 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111604564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e4 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111605814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e5 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111605814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111607064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e6 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111608314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e7 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111619564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e8 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111620814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000e9 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111622064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ea data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111623314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000eb data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111624564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ec data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111625814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ed data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111625814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111627064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ee data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111628314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ef data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111639564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f0 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111640814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f1 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111642064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f2 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111643314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f3 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111644564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f4 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111645814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f5 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111645814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111647064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f6 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111648314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f7 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111659564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f8 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111660814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f9 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111662064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fa data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111663314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fb data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111664564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fc data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111665814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fd data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111665814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111667064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fe data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111668314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ff data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111679564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000100 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111680814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000101 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111682064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000102 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111683314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000103 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111684564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000104 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111685814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000105 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111685814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111687064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000106 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111688314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000107 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111699564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000108 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111700814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000109 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111702064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010a data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111703314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010b data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111704564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010c data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111705814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010d data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111705814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111707064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010e data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111708314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010f data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111719564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000110 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111720814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000111 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111722064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000112 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111723314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000113 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111724564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000114 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111725814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000115 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111725814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111727064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000116 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111728314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000117 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111739564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000118 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111740814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000119 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111742064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011a data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111743314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011b data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111744564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011c data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111745814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011d data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111745814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111747064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011e data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111748314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011f data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111759564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000120 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111760814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000121 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111762064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000122 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111763314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000123 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111764564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000124 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111765814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000125 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111765814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111767064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000126 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111768314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000127 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111779564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000128 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111780814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000129 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111782064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012a data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111783314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012b data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111784564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012c data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111785814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012d data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111785814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111787064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012e data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111788314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012f data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111799564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000130 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111800814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000131 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111802064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000132 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111803314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000133 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111804564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000134 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111805814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000135 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111805814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111807064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000136 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111808314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000137 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111819564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111820814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111822064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111823314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111824564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111825814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111825814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111827064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111828314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111839564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000140 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111840814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000141 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111842064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000142 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111843314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000143 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111844564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000144 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111845814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000145 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111845814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111847064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000146 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111848314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000147 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111859564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000148 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111860814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000149 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111862064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014a data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111863314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014b data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111864564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014c data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111865814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014d data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111865814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111867064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014e data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111868314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014f data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111879564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000150 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111880814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000151 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111882064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000152 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111883314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000153 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111884564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000154 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111885814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000155 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111885814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111887064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000156 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111888314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000157 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111899564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000158 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111900814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000159 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111902064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015a data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111903314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015b data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111904564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015c data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111905814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015d data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111905814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111907064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015e data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111908314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015f data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111919564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000160 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111920814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000161 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111922064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000162 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111923314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000163 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111924564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000164 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111925814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000165 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111925814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111927064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000166 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111928314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000167 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111939564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000168 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111940814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000169 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111942064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016a data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111943314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016b data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111944564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016c data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111945814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016d data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111945814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111947064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016e data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111948314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016f data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111959564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000170 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111960814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000171 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111962064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000172 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111963314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000173 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111964564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000174 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111965814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000175 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111965814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111967064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000176 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111968314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000177 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111979564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000178 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111980814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000179 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111982064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017a data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111983314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017b data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111984564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017c data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111985814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017d data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111985814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111987064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017e data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111988314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017f data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111999564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000180 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112000814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000181 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112002064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000182 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112003314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000183 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112004564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000184 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112005814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000185 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112005814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112007064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000186 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112008314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000187 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112019564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000188 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112020814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000189 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112022064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018a data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112023314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018b data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112024564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018c data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112025814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018d data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112025814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112027064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018e data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112028314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018f data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112039564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000190 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112040814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000191 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112042064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000192 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112043314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000193 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112044564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000194 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112045814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000195 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112045814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112047064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000196 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112048314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000197 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112059564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000198 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112060814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000199 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112062064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019a data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112063314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019b data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112064564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019c data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112065814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019d data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112065814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019e data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019f data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a0 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a1 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a2 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a3 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a4 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a5 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112085814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112087064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a6 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112088314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a7 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112099564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a8 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112100814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a9 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112102064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001aa data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112103314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ab data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112104564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ac data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112105814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ad data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112105814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112107064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ae data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112108314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001af data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112119564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b0 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112120814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b1 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112122064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b2 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112123314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b3 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112124564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b4 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112125814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b5 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112125814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112127064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b6 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112128314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b7 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112139564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b8 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112140814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b9 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112142064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ba data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112143314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bb data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112144564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bc data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112145814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bd data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112145814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112147064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001be data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112148314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bf data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112159564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c0 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112160814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c1 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112162064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c2 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112163314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c3 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112164564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c4 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112165814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c5 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112167064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c6 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112168314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c7 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112463314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112485814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112495814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112499564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112500814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112502064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112503314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112504564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112505814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112505814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112507064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112508314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112509564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112510814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112512064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112513314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112514564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112515814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112517064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112518314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112519564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112520814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112522064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112523314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112524564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112525814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112525814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112527064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112528314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112539564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112540814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112542064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112543314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112544564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112545814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112545814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112547064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112548314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112559564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112560814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112562064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112563314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112564564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112565814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112565814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112567064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112568314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112579564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112580814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112582064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112583314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112584564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112585814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112585814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112587064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112588314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112599564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112600814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112602064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112603314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112604564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112605814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112605814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112607064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112608314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112619564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112620814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112622064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112623314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112624564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112625814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112625814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112627064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112628314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112639564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112640814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112642064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112643314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112644564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112645814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112645814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112647064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112648314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112659564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112660814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112662064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112663314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112664564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112665814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112665814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112667064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112668314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112679564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112680814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112682064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112683314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112684564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112685814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112685814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112687064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112688314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112699564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112700814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112702064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112703314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112704564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112705814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112705814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112707064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112708314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112719564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112720814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112722064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112723314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112724564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112725814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112725814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112727064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112728314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112739564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112740814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112742064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112743314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112744564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112745814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112745814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112747064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112748314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112759564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112760814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112762064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112763314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112764564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112765814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112765814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112767064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112768314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112779564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112780814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112782064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112783314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112784564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112785814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112785814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112787064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112788314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112799564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112800814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112802064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112803314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112804564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112805814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112805814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112807064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112808314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112819564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112820814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112822064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112823314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112824564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112825814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112825814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112827064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112828314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112839564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112840814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112842064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112843314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112844564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112845814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112845814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112847064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112848314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112859564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112860814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112862064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112863314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112864564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112865814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112865814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112867064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112868314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112879564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c0 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112880814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c1 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112882064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c2 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112883314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c3 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112884564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c4 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112885814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c5 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112885814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112887064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c6 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112888314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c7 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112899564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c8 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112900814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c9 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112902064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ca data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112903314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cb data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112904564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cc data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112905814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cd data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112905814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112907064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ce data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112908314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cf data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112919564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d0 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112920814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d1 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112922064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d2 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112923314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d3 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112924564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d4 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112925814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d5 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112925814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112927064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d6 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112928314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d7 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112939564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d8 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112940814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d9 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112942064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001da data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112943314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001db data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112944564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001dc data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112945814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001dd data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112945814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112947064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001de data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112948314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001df data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112959564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112960814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112962064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112963314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112964564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112965814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112965814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112967064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112968314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112979564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112980814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112982064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112983314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112984564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112985814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112985814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112987064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112988314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113005814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113025814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113045814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113065814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113085814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113105814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113125814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113145814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113165814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113185814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113205814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113225814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113245814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113265814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113285814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113305814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113325814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000278 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000279 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027a data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027b data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027c data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027d data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113345814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027e data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027f data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000280 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000281 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000282 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000283 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000284 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000285 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113365814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000286 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000287 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000288 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000289 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028a data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028b data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028c data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028d data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113385814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028e data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028f data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000290 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000291 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000292 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000293 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113404564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000294 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113405814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000295 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113405814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113407064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000296 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113408314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000297 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000298 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000299 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029a data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029b data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029c data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029d data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113425814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029e data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029f data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113435814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113439564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a0 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113440814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a1 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113442064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a2 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113443314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a3 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113444564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a4 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113445814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a5 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113445814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113447064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a6 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113448314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a7 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113449564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a0 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113450814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a1 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113452064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a2 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113453314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a3 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113454564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a4 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113455814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a5 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113457064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a6 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113458314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a7 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113459564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a0 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113460814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a1 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113462064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a2 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113463314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a3 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113464564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a4 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113465814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a5 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113465814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113467064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a6 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113468314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a7 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113479564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a8 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113480814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a9 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113482064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002aa data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113483314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ab data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113484564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ac data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113485814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ad data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113485814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113487064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ae data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113488314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002af data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113499564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b0 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113500814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b1 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113502064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b2 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113503314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b3 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113504564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b4 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113505814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b5 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113505814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113507064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b6 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113508314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b7 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113519564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b8 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113520814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b9 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113522064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ba data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113523314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bb data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113524564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bc data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113525814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bd data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113525814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113527064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002be data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113528314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bf data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113539564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c0 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113540814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c1 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113542064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c2 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113543314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c3 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113544564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c4 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113545814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c5 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113545814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113547064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c6 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113548314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c7 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113559564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c8 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113560814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c9 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113562064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ca data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113563314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cb data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113564564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cc data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113565814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cd data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113565814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113567064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ce data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113568314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cf data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113579564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d0 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113580814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d1 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113582064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d2 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113583314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d3 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113584564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d4 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113585814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d5 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113585814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113587064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d6 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113588314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d7 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113599564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d8 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113600814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d9 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113602064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002da data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113603314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002db data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113604564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002dc data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113605814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002dd data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113605814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113607064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002de data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113608314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002df data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113619564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e0 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113620814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e1 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113622064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e2 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113623314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e3 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113624564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e4 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113625814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e5 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113627064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e6 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113628314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e7 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113648314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113673314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113833314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113855814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113865814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113869564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e8 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113870814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e9 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113872064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ea data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113873314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002eb data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113874564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ec data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113875814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ed data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113875814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113877064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ee data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113878314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ef data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113879564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f0 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113880814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f1 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113882064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f2 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113883314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f3 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113884564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f4 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113885814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f5 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113885814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113887064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f6 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113888314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f7 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113889564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f8 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113890814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f9 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113892064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fa data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113893314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fb data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113894564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fc data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113895814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fd data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113895814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113897064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fe data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113898314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ff data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113899564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000300 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113900814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000301 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113902064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000302 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113903314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000303 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113904564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000304 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113905814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000305 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113905814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113907064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000306 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113908314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000307 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113909564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000308 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113910814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000309 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113912064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030a data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113913314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030b data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113914564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030c data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113915814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030d data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113917064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030e data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113918314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030f data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113919564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000310 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113920814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000311 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113922064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000312 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113923314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000313 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113924564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000314 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113925814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000315 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113925814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113927064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000316 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113928314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000317 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113939564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000318 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113940814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000319 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113942064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031a data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113943314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031b data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113944564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031c data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113945814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031d data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113945814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113947064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031e data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113948314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031f data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113959564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000320 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113960814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000321 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113962064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000322 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113963314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000323 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113964564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000324 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113965814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000325 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113965814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113967064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000326 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113968314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000327 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113979564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000328 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113980814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000329 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113982064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032a data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113983314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032b data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113984564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032c data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113985814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032d data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113985814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113987064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032e data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113988314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032f data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000330 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000331 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000332 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000333 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000334 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000335 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114005814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000336 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000337 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000338 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000339 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033a data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033b data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033c data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033d data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114025814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033e data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033f data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000340 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000341 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000342 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000343 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000344 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000345 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114045814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000346 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000347 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000348 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000349 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034a data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034b data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034c data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034d data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114065814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034e data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034f data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000350 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000351 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000352 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000353 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000354 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000355 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114085814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000356 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000357 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000358 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000359 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035a data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035b data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035c data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035d data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114105814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035e data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035f data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000360 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000361 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000362 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000363 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000364 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000365 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114125814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000366 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000367 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000368 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000369 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036a data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036b data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036c data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036d data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114145814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036e data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036f data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000370 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000371 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000372 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000373 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000374 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000375 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114165814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000376 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000377 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000378 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000379 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037a data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037b data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037c data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037d data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114185814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037e data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000037f data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000380 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000381 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000382 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000383 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000384 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000385 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000386 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000387 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114228314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114533314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114555814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114560814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114565814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114575814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114595814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114615814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114635814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114655814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114675814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114695814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114715814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114735814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114755814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114775814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114795814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114815814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114835814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114855814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114875814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114895814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114915814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114935814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114955814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114975814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114995814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115015814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115035814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115055814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115075814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115095814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115115814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115135814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115155814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115175814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115195814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115215814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115235814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115255814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115275814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115295814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000378 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000379 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037a data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037b data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037c data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037d data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115315814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037e data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037f data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000380 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000381 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000382 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000383 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000384 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000385 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115335814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000386 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000387 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000388 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000389 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038a data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038b data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038c data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038d data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115355814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038e data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038f data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000390 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000391 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000392 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000393 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000394 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000395 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115375814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000396 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000397 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000398 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000399 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039a data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039b data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039c data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039d data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115395814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039e data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039f data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a0 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a1 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a2 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a3 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a4 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a5 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115415814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a6 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a7 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a8 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a9 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003aa data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ab data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ac data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ad data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115435814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ae data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003af data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b0 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b1 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b2 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b3 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b4 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b5 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115455814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b6 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b7 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b8 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b9 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ba data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bb data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bc data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bd data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115475814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003be data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bf data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c0 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c1 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c2 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c3 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c4 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c5 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115495814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c6 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c7 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c8 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c9 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ca data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cb data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cc data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cd data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115515814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ce data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cf data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d0 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d1 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d2 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d3 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d4 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d5 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115535814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d6 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d7 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d8 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d9 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003da data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003db data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003dc data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003dd data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115555814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003de data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003df data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e0 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e1 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e2 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e3 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e4 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e5 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115575814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e6 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e7 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e8 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e9 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ea data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003eb data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ec data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ed data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115595814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ee data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ef data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f0 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f1 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f2 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f3 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f4 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f5 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115615814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f6 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f7 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f8 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f9 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fa data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fb data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fc data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fd data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fe data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ff data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115693314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115715814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115720814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115725814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000000 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000001 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000002 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000003 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000004 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000005 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115735814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000006 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000007 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000008 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000009 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000a data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000b data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000c data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000d data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115745814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000e data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000f data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000010 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000011 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000012 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000013 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000014 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000015 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115755814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000016 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000017 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000018 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000019 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001a data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001b data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001c data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001d data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001e data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001f data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000020 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000021 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000022 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000023 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000024 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000025 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115775814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000026 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000027 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000028 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000029 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002a data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002b data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002c data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002d data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115795814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002e data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002f data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000030 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000031 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000032 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000033 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000034 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000035 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115815814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000036 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000037 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000038 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000039 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003a data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003b data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003c data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003d data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115835814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003e data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003f data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000040 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000041 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000042 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000043 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000044 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000045 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115855814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000046 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000047 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000048 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000049 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004a data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004b data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004c data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004d data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115875814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004e data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004f data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000050 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000051 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000052 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000053 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000054 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000055 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115895814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000056 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000057 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000058 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000059 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005a data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005b data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005c data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005d data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115915814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005e data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005f data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000060 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000061 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000062 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000063 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000064 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000065 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115935814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000066 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000067 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000068 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000069 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006a data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006b data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006c data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006d data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115955814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006e data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006f data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000070 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000071 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000072 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000073 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000074 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000075 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115975814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000076 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000077 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000078 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000079 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007a data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007b data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007c data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007d data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115995814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007e data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007f data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000080 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000081 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000082 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000083 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000084 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000085 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116015814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000086 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000087 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000088 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000089 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008a data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008b data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008c data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008d data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116035814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008e data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008f data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000090 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000091 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000092 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000093 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000094 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000095 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116055814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000096 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000097 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000098 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000099 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009a data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009b data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009c data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009d data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116075814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009e data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009f data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a0 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a1 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a2 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a3 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a4 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a5 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116095814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a6 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a7 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a8 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a9 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000aa data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ab data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ac data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ad data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116115814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ae data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000af data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b0 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b1 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b2 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b3 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b4 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b5 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116135814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b6 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b7 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b8 data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b9 data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ba data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bb data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bc data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bd data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116155814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000be data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bf data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c0 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c1 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c2 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c3 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c4 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c5 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116175814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c6 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c7 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c8 data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c9 data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ca data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cb data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cc data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cd data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116195814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ce data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cf data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d0 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d1 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d2 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d3 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d4 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d5 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116215814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d6 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d7 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d8 data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d9 data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000da data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000db data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000dc data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000dd data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116235814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000de data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000df data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e0 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e1 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e2 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e3 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e4 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e5 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116255814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e6 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e7 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e8 data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e9 data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ea data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000eb data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ec data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ed data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116275814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ee data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ef data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f0 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f1 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f2 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f3 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f4 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f5 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116295814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f6 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f7 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f8 data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f9 data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fa data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fb data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fc data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fd data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116315814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fe data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ff data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000100 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000101 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000102 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000103 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000104 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000105 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116335814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000106 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000107 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000108 data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000109 data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010a data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010b data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010c data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010d data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116355814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010e data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010f data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000110 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000111 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000112 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000113 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000114 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000115 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116375814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000116 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000117 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000118 data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000119 data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011a data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011b data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011c data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011d data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116395814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011e data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011f data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000120 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000121 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000122 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000123 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000124 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000125 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116415814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000126 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000127 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000128 data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000129 data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012a data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012b data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012c data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012d data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116435814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012e data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012f data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000130 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000131 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000132 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000133 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000134 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000135 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116455814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000136 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000137 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000138 data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000139 data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013a data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013b data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013c data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013d data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116475814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013e data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013f data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000140 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000141 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000142 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000143 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000144 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000145 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116495814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000146 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000147 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000148 data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000149 data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014a data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014b data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014c data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014d data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116515814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014e data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014f data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000150 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000151 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000152 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000153 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000154 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000155 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116535814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000156 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000157 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000158 data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000159 data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015a data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015b data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015c data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015d data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116555814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015e data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015f data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000160 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000161 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000162 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000163 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000164 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000165 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116575814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000166 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000167 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000168 data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000169 data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016a data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016b data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016c data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016d data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116595814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016e data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016f data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000170 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000171 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000172 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000173 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000174 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000175 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116615814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000176 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000177 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000178 data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000179 data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017a data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017b data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017c data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017d data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116635814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017e data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017f data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000180 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000181 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000182 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000183 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000184 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000185 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116655814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000186 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000187 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000188 data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000189 data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018a data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018b data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018c data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018d data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116675814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018e data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018f data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000190 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000191 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000192 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000193 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000194 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000195 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116695814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000196 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000197 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000198 data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000199 data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019a data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019b data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019c data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019d data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116715814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019e data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019f data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a0 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a1 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a2 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a3 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a4 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a5 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116735814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a6 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a7 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a8 data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a9 data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001aa data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ab data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ac data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ad data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116755814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ae data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001af data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b0 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b1 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b2 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b3 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b4 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b5 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116775814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b6 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b7 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b8 data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b9 data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ba data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bb data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bc data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bd data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116795814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001be data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bf data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c0 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c1 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c2 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c3 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c4 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c5 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116815814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c6 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c7 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c8 data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c9 data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ca data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cb data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cc data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cd data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116835814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ce data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cf data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d0 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d1 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d2 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d3 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d4 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d5 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116855814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d6 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d7 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d8 data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d9 data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001da data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001db data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001dc data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001dd data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116875814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001de data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001df data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e0 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e1 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e2 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e3 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e4 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e5 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116895814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e6 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e7 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e8 data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e9 data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ea data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001eb data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ec data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ed data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116915814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ee data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ef data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f0 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f1 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f2 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f3 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f4 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f5 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116935814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f6 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f7 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f8 data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f9 data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fa data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fb data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fc data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fd data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116955814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fe data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ff data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000200 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000201 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000202 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000203 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000204 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000205 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116975814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000206 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000207 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000208 data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000209 data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020a data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020b data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020c data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020d data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116995814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020e data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020f data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000210 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000211 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000212 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000213 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000214 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000215 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117015814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000216 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000217 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000218 data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000219 data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021a data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021b data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021c data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021d data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117035814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021e data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021f data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000220 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000221 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000222 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000223 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000224 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000225 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117055814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000226 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000227 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000228 data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000229 data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022a data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022b data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022c data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022d data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117075814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022e data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022f data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000230 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000231 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000232 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000233 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000234 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000235 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117095814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000236 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000237 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000238 data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000239 data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023a data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023b data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023c data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023d data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117115814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023e data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023f data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000240 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000241 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000242 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000243 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000244 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000245 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117135814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000246 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000247 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000248 data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000249 data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024a data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024b data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024c data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024d data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117155814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024e data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024f data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000250 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000251 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000252 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000253 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000254 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000255 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117175814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000256 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000257 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000258 data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000259 data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025a data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025b data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025c data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025d data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117195814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025e data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025f data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000260 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000261 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000262 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000263 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000264 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000265 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117215814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000266 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000267 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000268 data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000269 data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026a data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026b data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026c data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026d data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117235814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026e data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026f data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000270 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000271 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000272 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000273 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000274 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000275 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117255814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000276 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000277 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000278 data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000279 data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027a data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027b data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027c data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027d data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117275814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027e data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027f data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000280 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000281 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000282 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000283 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000284 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000285 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117295814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000286 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000287 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000288 data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000289 data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028a data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028b data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028c data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028d data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117315814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028e data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028f data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000290 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000291 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000292 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000293 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000294 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000295 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117335814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000296 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000297 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000298 data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000299 data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029a data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029b data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029c data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029d data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117355814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029e data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029f data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a0 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a1 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a2 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a3 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a4 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a5 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117375814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a6 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a7 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a8 data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a9 data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002aa data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ab data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ac data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ad data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117395814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ae data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002af data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b0 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b1 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b2 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b3 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b4 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b5 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117415814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b6 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b7 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b8 data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b9 data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ba data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bb data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bc data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bd data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117435814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002be data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bf data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c0 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c1 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c2 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c3 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c4 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c5 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117455814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c6 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c7 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c8 data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c9 data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ca data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cb data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cc data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cd data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117475814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ce data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cf data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d0 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d1 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d2 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d3 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d4 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d5 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117495814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d6 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d7 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d8 data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d9 data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002da data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002db data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002dc data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002dd data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117515814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002de data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002df data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e0 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e1 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e2 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e3 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e4 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e5 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117535814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e6 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e7 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e8 data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e9 data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ea data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002eb data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ec data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ed data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117555814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ee data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ef data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f0 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f1 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f2 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f3 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f4 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f5 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117575814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f6 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f7 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f8 data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002f9 data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002fa data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002fb data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002fc data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002fd data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117595814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002fe data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ff data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000300 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000301 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000302 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000303 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000304 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000305 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117615814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000306 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000307 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000308 data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000309 data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030a data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030b data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030c data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030d data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030e data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000030f data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117753314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117775814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117780814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117785814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117795814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117815814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117835814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117855814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117875814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117895814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117915814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117935814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117955814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117975814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117995814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118015814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000160 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000161 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000162 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000163 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000164 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000165 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118035814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000166 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000167 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000168 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000169 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016a data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016b data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016c data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016d data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118055814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016e data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016f data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000170 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000171 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000172 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000173 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000174 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000175 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118075814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000176 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000177 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000178 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000179 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017a data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017b data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017c data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017d data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118095814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017e data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017f data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000180 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000181 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000182 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000183 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000184 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000185 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118115814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000186 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000187 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000188 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000189 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018a data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018b data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018c data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018d data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118135814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018e data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018f data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000190 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000191 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000192 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000193 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000194 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000195 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118155814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000196 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000197 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000198 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000199 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019a data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019b data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019c data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019d data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118175814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019e data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019f data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a0 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a1 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a2 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a3 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a4 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a5 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118195814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a6 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a7 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a8 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a9 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001aa data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ab data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ac data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ad data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118215814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ae data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001af data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b0 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b1 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b2 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b3 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b4 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b5 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118235814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b6 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b7 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b8 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b9 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ba data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bb data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bc data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bd data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118255814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001be data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bf data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c0 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c1 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c2 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c3 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c4 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c5 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118275814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c6 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c7 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c8 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c9 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ca data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cb data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cc data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cd data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118295814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ce data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cf data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d0 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d1 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d2 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d3 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d4 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d5 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118315814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d6 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d7 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d8 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d9 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001da data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001db data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001dc data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001dd data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118335814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001de data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001df data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e0 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e1 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e2 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e3 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e4 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e5 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118355814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e6 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e7 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e8 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e9 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ea data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001eb data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ec data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ed data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118375814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ee data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ef data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f0 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f1 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f2 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f3 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f4 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f5 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118395814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f6 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f7 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f8 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f9 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fa data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fb data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fc data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fd data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118415814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fe data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ff data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000200 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000201 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000202 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000203 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000204 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000205 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118435814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000206 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000207 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000208 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000209 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020a data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020b data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020c data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020d data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118455814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020e data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020f data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000210 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000211 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000212 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000213 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000214 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000215 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118475814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000216 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000217 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000218 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000219 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021a data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021b data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021c data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021d data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118495814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021e data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021f data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000220 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000221 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000222 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000223 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000224 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000225 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118515814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000226 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000227 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000228 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000229 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022a data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022b data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022c data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022d data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118535814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022e data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022f data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000230 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000231 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000232 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000233 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000234 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000235 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118555814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000236 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000237 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000238 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000239 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023a data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023b data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023c data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023d data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118575814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023e data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000023f data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000240 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000241 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000242 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000243 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000244 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000245 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118595814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000246 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000247 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000248 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000249 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024a data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024b data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024c data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024d data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118615814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024e data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000024f data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000250 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000251 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000252 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000253 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000254 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000255 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118635814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000256 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000257 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000258 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000259 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025a data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025b data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025c data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025d data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118655814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025e data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000025f data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000260 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000261 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000262 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000263 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000264 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000265 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118675814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000266 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000267 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000268 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000269 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026a data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026b data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026c data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026d data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118695814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026e data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000026f data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000270 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000271 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000272 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000273 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000274 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000275 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118715814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000276 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000277 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000278 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000279 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027a data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027b data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027c data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027d data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027e data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000027f data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118740814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118768314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118823314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118845814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118855814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118865814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = 9e7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118869564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118870814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118872064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118873314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118874564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118875814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118877064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = 3cf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118878314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118885814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = 7929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118905814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = f297
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118925814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = e5eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118945814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = cb13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = 3cf3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118959564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118960814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118962064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118963314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118965814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = 9626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = 79e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118985814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = 2c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = f3cf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119005814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = 585d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = e79e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119025814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = b07f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = cf3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119045814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = 603b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = 9e79
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119065814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = c0b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = 3cf2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119085814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = 79e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119105814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = 02cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = f3cb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119125814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = 055d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = e796
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119145814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = 0a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = cf2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119165814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = 9e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119185814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119205814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = 7960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119225814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = f2c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119245814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = e581
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119265814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = 8a7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = cb02
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119285814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = 143b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = 9605
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119305814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = 28b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 2c0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119325814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = 5166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = 5814
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119344564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119345814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119345814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119347064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = a2cc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119348314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = b028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119359564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119360814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119362064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119363314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119364564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119365814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119365814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119367064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = 455d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119368314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = 6051
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119379564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119380814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119382064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119383314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119384564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119385814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119385814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119387064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 8aba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119388314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = c0a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119399564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119400814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119402064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119403314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119404564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119405814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119405814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119407064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = 15b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119408314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = 8145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119419564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119420814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119422064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119423314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119424564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119425814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119425814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119427064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = 2ba7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119428314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = 028a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119439564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119440814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119442064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119443314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119444564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119445814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119445814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119447064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = 574e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119448314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = 0514
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119459564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119460814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119462064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119463314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119464564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119465814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119465814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119467064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ae9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119468314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119479564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119480814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119482064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119483314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119484564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119485814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119485814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119487064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = 5d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119488314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = 1451
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119499564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119500814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119502064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119503314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119504564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119505814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119505814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119507064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ba70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119508314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = 28a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119519564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119520814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119522064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119523314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119524564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119525814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119525814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119527064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = 74e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119528314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = 5145
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119539564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119540814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119542064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119543314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119544564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119545814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119545814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119547064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = e9c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119548314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = a28a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119559564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119560814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119562064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119563314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119564564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119565814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119565814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119567064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = d345
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119568314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = 4515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119579564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119580814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119582064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119583314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119584564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119585814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119585814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119587064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = a68a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119588314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 8a2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119599564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000378 data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119600814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000379 data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119602064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037a data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119603314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037b data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037c data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037d data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119605814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037e data = 4dd1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037f data = 1457
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000380 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000381 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000382 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000383 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119624564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000384 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119625814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000385 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119625814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119627064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000386 data = 9ba2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119628314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000387 data = 28ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119639564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000388 data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119640814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000389 data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119642064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038a data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119643314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038b data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119644564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038c data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119645814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038d data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119645814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119647064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038e data = 3744
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119648314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038f data = 515d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119659564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000390 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119660814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000391 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119662064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000392 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119663314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000393 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119664564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000394 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119665814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000395 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119665814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119667064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000396 data = 6e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119668314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000397 data = a2ba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000398 data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000399 data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039a data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039b data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039c data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039d data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119685814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039e data = ddd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039f data = 4574
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a0 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a1 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a2 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a3 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a4 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a5 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119705814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a6 data = bbaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a7 data = 8ae9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a8 data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a9 data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003aa data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ab data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ac data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ad data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119725814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ae data = 7791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003af data = 15d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b0 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b1 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b2 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b3 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b4 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b5 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119745814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b6 data = ef22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b7 data = 2ba6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b8 data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b9 data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ba data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bb data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bc data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bd data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119765814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003be data = de44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bf data = 574d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c0 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c1 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c2 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c3 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c4 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c5 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119785814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c6 data = bc88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c7 data = ae9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c8 data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c9 data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ca data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cb data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cc data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cd data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119805814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ce data = 79d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cf data = 5d37
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d0 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d1 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d2 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d3 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d4 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d5 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119825814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d6 data = f3aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d7 data = ba6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119835814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d8 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d9 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003da data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003db data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dc data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dd data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119845814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003de data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003df data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119849564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d8 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119850814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d9 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119852064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003da data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119853314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003db data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119854564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dc data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119855814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dd data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119857064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003de data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119858314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003df data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d8 data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d9 data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003da data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003db data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dc data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dd data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119865814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003de data = e791
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003df data = 74dd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e0 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e1 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e2 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e3 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e4 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e5 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119885814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e6 data = cf22
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e7 data = e9bb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e8 data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e9 data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ea data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003eb data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ec data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ed data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119905814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ee data = 9e81
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ef data = d377
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f0 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f1 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f2 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f3 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f4 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f5 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119925814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f6 data = 3dc7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f7 data = a6ef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f8 data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f9 data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fa data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fb data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fc data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fd data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fe data = 7b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ff data = 4dde
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119968314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119993314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120015814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120025814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120029564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000000 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120030814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000001 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120032064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000002 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120033314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000003 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120034564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000004 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120035814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000005 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120035814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120037064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000006 data = f696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120038314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000007 data = 9bbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120039564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000008 data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120040814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000009 data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120042064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000a data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120043314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000b data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120044564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000c data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120045814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000d data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120045814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120047064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000e data = ede9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120048314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000f data = 3779
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120049564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000010 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120050814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000011 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120052064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000012 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120053314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000013 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120054564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000014 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120055814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000015 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120055814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120057064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000016 data = dbd2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120058314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000017 data = 6ef3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120059564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000018 data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120060814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000019 data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120062064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001a data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120063314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001b data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120064564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001c data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120065814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001d data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120065814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001e data = b7a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001f data = dde7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000020 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000021 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000022 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000023 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000024 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000025 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000026 data = 6f8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000027 data = bbcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000028 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000029 data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002a data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002b data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002c data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002d data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120085814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120087064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002e data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120088314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002f data = 779e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120099564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000030 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120100814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000031 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120102064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000032 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120103314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000033 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120104564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000034 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120105814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000035 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120105814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120107064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000036 data = bfbe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120108314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000037 data = ef3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120119564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000038 data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120120814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000039 data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120122064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003a data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120123314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003b data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120124564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003c data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120125814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003d data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120125814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120127064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003e data = 7fb9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120128314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003f data = de7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120139564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000040 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120140814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000041 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120142064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000042 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120143314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000043 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120144564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000044 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120145814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000045 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120145814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120147064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000046 data = ffb7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120148314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000047 data = bcf6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120159564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000048 data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120160814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000049 data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120162064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004a data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120163314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004b data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120164564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004c data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120165814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004d data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120165814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120167064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004e data = ffab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120168314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004f data = 79ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120179564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000050 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120180814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000051 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120182064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000052 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120183314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000053 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120184564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000054 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120185814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000055 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120185814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120187064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000056 data = ff56
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120188314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000057 data = f3db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120199564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000058 data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120200814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000059 data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120202064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005a data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120203314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005b data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120204564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005c data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120205814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005d data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120205814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120207064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005e data = fe69
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120208314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005f data = e7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120219564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000060 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120220814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000061 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120222064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000062 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120223314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000063 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120224564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000064 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120225814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000065 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120225814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120227064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000066 data = fc17
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120228314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000067 data = cf6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120239564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000068 data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120240814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000069 data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120242064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006a data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120243314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006b data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120244564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006c data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120245814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006d data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120245814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120247064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006e data = f8eb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120248314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006f data = 9edf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120259564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000070 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120260814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000071 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120262064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000072 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120263314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000073 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120264564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000074 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120265814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000075 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120265814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120267064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000076 data = f113
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120268314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000077 data = 3dbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120279564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000078 data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120280814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000079 data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120282064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007a data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120283314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007b data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120284564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007c data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120285814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007d data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120285814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120287064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007e data = e226
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120288314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007f data = 7b7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120299564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000080 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120300814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000081 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120302064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000082 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120303314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000083 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120304564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000084 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120305814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000085 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120305814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120307064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000086 data = c44c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120308314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000087 data = f6ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120319564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000088 data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120320814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000089 data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120322064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008a data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120323314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008b data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120324564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008c data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120325814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008d data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120325814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120327064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008e data = 885d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120328314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008f data = edff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120339564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000090 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120340814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000091 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120342064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000092 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120343314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000093 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120344564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000094 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120345814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000095 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120345814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120347064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000096 data = 107f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120348314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000097 data = dbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120359564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000098 data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120360814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000099 data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120362064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009a data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120363314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009b data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120364564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009c data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120365814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009d data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120365814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120367064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009e data = 203b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120368314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009f data = b7fe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120379564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a0 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120380814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a1 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120382064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a2 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120383314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a3 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120384564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a4 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120385814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a5 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120385814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120387064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a6 data = 40b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120388314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a7 data = 6ffc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120399564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a8 data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120400814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a9 data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120402064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000aa data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120403314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ab data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120404564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ac data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120405814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ad data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120405814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120407064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ae data = 8166
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120408314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000af data = dff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120419564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b0 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120420814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b1 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120422064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b2 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120423314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b3 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120424564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b4 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120425814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b5 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120425814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120427064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b6 data = 0209
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120428314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b7 data = bff1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120439564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b8 data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120440814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b9 data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120442064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ba data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120443314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bb data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120444564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bc data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120445814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bd data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120445814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120447064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000be data = 04d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120448314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bf data = 7fe2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120459564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c0 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120460814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c1 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120462064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c2 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120463314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c3 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120464564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c4 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120465814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c5 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120465814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120467064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c6 data = 09ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120468314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c7 data = ffc4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120479564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c8 data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120480814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c9 data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120482064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ca data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120483314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cb data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120484564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cc data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120485814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cd data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120485814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120487064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ce data = 1399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120488314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cf data = ff88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120499564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d0 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120500814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d1 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120502064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d2 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120503314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d3 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120504564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d4 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120505814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d5 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120505814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120507064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d6 data = 27f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120508314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d7 data = ff10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120519564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d8 data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120520814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d9 data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120522064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000da data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120523314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000db data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120524564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000dc data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120525814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000dd data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120525814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120527064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000de data = 4f2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120528314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000df data = fe20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120539564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e0 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120540814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e1 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120542064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e2 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120543314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e3 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120544564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e4 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120545814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e5 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120545814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120547064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e6 data = 9e93
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120548314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e7 data = fc40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120559564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e8 data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120560814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e9 data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120562064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ea data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120563314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000eb data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120564564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ec data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120565814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ed data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120565814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120567064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ee data = 3de3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120568314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ef data = f881
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120579564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f0 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120580814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f1 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120582064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f2 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120583314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f3 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120584564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f4 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120585814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f5 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120585814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120587064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f6 data = 7b03
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120588314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f7 data = f102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120599564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f8 data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120600814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f9 data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120602064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fa data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120603314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fb data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120604564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fc data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120605814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fd data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120605814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120607064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fe data = f6c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120608314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ff data = e204
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120619564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000100 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120620814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000101 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120622064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000102 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120623314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000103 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120624564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000104 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120625814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000105 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120625814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120627064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000106 data = ed43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120628314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000107 data = c409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120639564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000108 data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120640814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000109 data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120642064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010a data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120643314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010b data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120644564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010c data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120645814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010d data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120645814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120647064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010e data = da43
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120648314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010f data = 8813
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120659564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000110 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120660814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000111 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120662064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000112 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120663314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000113 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120664564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000114 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120665814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000115 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120665814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120667064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000116 data = b443
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120668314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000117 data = 1027
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120679564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000118 data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120680814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000119 data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120682064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011a data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120683314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011b data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120684564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011c data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120685814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011d data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120685814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120687064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011e data = 6886
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120688314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011f data = 204f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120699564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000120 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120700814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000121 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120702064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000122 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120703314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000123 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120704564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000124 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120705814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000125 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120705814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120707064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000126 data = d10c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120708314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000127 data = 409e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120719564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000128 data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120720814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000129 data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120722064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012a data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120723314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012b data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120724564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012c data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120725814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012d data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120725814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120727064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012e data = a218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120728314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012f data = 813d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120739564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000130 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120740814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000131 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120742064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000132 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120743314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000133 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120744564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000134 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120745814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000135 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120745814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120747064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000136 data = 44f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120748314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000137 data = 027b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120759564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000138 data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120760814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000139 data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120762064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013a data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120763314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013b data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120764564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013c data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120765814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013d data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120765814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120767064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013e data = 89ea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120768314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013f data = 04f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120779564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000140 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120780814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000141 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120782064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000142 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120783314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000143 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120784564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000144 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120785814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000145 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120785814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120787064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000146 data = 13d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120788314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000147 data = 09ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120799564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000148 data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120800814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000149 data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120802064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014a data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120803314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014b data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120804564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014c data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120805814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014d data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120805814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120807064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014e data = 27a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120808314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014f data = 13da
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120819564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000150 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120820814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000151 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120822064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000152 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120823314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000153 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120824564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000154 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120825814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000155 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120825814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120827064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000156 data = 4f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120828314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000157 data = 27b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120839564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000158 data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120840814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000159 data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120842064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015a data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120843314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015b data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120844564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015c data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120845814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015d data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120845814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120847064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015e data = 9ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120848314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015f data = 4f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120859564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000160 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120860814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000161 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120862064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000162 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120863314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000163 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120864564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000164 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120865814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000165 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120865814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120867064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000166 data = 3d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120868314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000167 data = 9ed1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120879564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000168 data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120880814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000169 data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120882064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016a data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120883314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016b data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120884564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016c data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120885814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016d data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120885814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120887064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016e data = 7a45
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120888314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016f data = 3da2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120899564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000170 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120900814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000171 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120902064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000172 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120903314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000173 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120904564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000174 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120905814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000175 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120905814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120907064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000176 data = f48a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120908314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000177 data = 7b44
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120919564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000178 data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120920814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000179 data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120922064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017a data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120923314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017b data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120924564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017c data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120925814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017d data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120925814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120927064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017e data = e914
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120928314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017f data = f689
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120939564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000180 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120940814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000181 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120942064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000182 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120943314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000183 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120944564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000184 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120945814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000185 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120945814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120947064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000186 data = d2ed
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120948314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000187 data = ed13
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120959564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000188 data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120960814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000189 data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120962064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018a data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120963314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018b data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120964564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018c data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120965814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018d data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120965814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120967064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018e data = a51f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120968314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018f data = da27
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120979564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000190 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120980814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000191 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120982064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000192 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120983314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000193 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120984564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000194 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120985814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000195 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120985814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120987064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000196 data = 4afb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120988314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000197 data = b44f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120999564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000198 data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121000814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000199 data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121002064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019a data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121003314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019b data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121004564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019c data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121005814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019d data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121005814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121007064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019e data = 9533
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121008314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019f data = 689e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121019564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a0 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121020814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a1 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121022064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a2 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121023314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a3 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121024564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a4 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121025814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a5 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121027064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a6 data = 2a66
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121028314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a7 data = d13d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121048314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121073314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121233314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121255814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121265814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121269564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a8 data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121270814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a9 data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121272064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001aa data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121273314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ab data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121274564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ac data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121275814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ad data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121275814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121277064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ae data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121278314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001af data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121279564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a8 data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121280814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a9 data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121282064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001aa data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121283314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ab data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121284564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ac data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121285814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ad data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121285814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121287064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ae data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121288314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001af data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121289564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a8 data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121290814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a9 data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121292064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001aa data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121293314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ab data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121294564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ac data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121295814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ad data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121295814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121297064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ae data = 5409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121298314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001af data = a27a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121299564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b0 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121300814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b1 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121302064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b2 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121303314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b3 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121304564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b4 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121305814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b5 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121305814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121307064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b6 data = a8d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121308314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b7 data = 44f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121309564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b8 data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121310814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b9 data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121312064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ba data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121313314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bb data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121314564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bc data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121315814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bd data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121317064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001be data = 51ae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121318314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bf data = 89e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121319564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c0 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121320814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c1 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121322064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c2 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121323314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c3 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121324564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c4 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121325814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c5 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121325814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121327064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c6 data = a399
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121328314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c7 data = 13d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121339564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c8 data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121340814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c9 data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121342064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ca data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121343314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cb data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121344564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cc data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121345814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cd data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121345814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121347064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ce data = 4732
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121348314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cf data = 27a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121359564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d0 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121360814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d1 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121362064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d2 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121363314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d3 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121364564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d4 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121365814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d5 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121365814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121367064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d6 data = 8e64
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121368314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d7 data = 4f4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121379564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d8 data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121380814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d9 data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121382064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001da data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121383314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001db data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121384564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001dc data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121385814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001dd data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121385814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121387064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001de data = 1cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121388314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001df data = 9e95
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121399564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e0 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121400814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e1 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121402064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e2 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121403314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e3 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121404564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e4 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121405814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e5 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121405814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121407064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e6 data = 3955
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121408314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e7 data = 3d2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121419564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e8 data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121420814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e9 data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121422064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ea data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121423314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001eb data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121424564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ec data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121425814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ed data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121425814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121427064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ee data = 72aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121428314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ef data = 7a54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121439564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f0 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121440814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f1 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121442064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f2 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121443314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f3 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121444564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f4 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121445814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f5 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121445814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121447064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f6 data = e554
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121448314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f7 data = f4a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121459564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f8 data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121460814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f9 data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121462064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fa data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121463314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fb data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121464564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fc data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121465814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fd data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121465814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121467064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fe data = ca6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121468314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ff data = e951
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121479564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000200 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121480814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000201 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121482064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000202 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121483314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000203 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121484564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000204 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121485814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000205 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121485814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121487064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000206 data = 941f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121488314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000207 data = d2a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121499564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000208 data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121500814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000209 data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121502064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020a data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121503314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020b data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121504564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020c data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121505814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020d data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121505814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121507064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020e data = 28fb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121508314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020f data = a547
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121519564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000210 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121520814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000211 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121522064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000212 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121523314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000213 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121524564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000214 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121525814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000215 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121525814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121527064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000216 data = 5133
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121528314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000217 data = 4a8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121539564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000218 data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121540814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000219 data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121542064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021a data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121543314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021b data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121544564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021c data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121545814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021d data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121545814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121547064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021e data = a266
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121548314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021f data = 951c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121559564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000220 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121560814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000221 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121562064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000222 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121563314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000223 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121564564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000224 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121565814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000225 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121565814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121567064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000226 data = 4409
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121568314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000227 data = 2a39
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121579564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000228 data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121580814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000229 data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121582064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022a data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121583314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022b data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121584564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022c data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121585814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022d data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121585814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121587064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022e data = 8812
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121588314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022f data = 5472
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121599564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000230 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121600814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000231 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121602064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000232 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121603314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000233 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121604564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000234 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121605814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000235 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121605814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121607064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000236 data = 1024
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121608314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000237 data = a8e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121619564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000238 data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121620814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000239 data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121622064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023a data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121623314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023b data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121624564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023c data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121625814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023d data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121625814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121627064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023e data = 208d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121628314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023f data = 51ca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121639564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000240 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121640814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000241 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121642064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000242 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121643314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000243 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121644564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000244 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121645814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000245 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121645814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121647064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000246 data = 411a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121648314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000247 data = a394
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121659564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000248 data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121660814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000249 data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121662064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024a data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121663314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024b data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121664564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024c data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121665814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024d data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121665814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121667064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024e data = 82f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121668314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024f data = 4728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121679564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000250 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121680814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000251 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121682064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000252 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121683314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000253 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121684564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000254 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121685814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000255 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121685814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121687064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000256 data = 05e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121688314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000257 data = 8e51
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121699564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000258 data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121700814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000259 data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121702064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025a data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121703314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025b data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121704564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025c data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121705814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025d data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121705814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121707064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025e data = 0b01
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121708314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025f data = 1ca2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121719564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000260 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121720814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000261 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121722064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000262 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121723314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000263 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121724564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000264 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121725814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000265 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121725814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121727064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000266 data = 1602
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121728314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000267 data = 3944
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121739564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000268 data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121740814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000269 data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121742064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026a data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121743314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026b data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121744564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026c data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121745814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026d data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121745814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121747064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026e data = 2c04
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121748314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026f data = 7288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121759564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000270 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121760814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000271 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121762064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000272 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121763314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000273 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121764564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000274 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121765814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000275 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121765814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121767064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000276 data = 5808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121768314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000277 data = e510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121779564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000278 data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121780814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000279 data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121782064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027a data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121783314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027b data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121784564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027c data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121785814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027d data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121785814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121787064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027e data = b0d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121788314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027f data = ca20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121799564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000280 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121800814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000281 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121802064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000282 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121803314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000283 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121804564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000284 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121805814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000285 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121805814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121807064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000286 data = 616f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121808314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000287 data = 9441
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121819564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000288 data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121820814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000289 data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121822064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028a data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121823314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028b data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121824564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028c data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121825814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028d data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121825814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121827064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028e data = c21b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121828314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028f data = 2882
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121839564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000290 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121840814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000291 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121842064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000292 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121843314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000293 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121844564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000294 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121845814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000295 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121845814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121847064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000296 data = 8436
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121848314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000297 data = 5105
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121859564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000298 data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121860814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000299 data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121862064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029a data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121863314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029b data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121864564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029c data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121865814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029d data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121865814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121867064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029e data = 086c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121868314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029f data = a20b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121879564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a0 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121880814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a1 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121882064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a2 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121883314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a3 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121884564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a4 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121885814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a5 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121885814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121887064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a6 data = 101d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121888314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a7 data = 4416
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121899564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a8 data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121900814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a9 data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121902064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002aa data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121903314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ab data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121904564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ac data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121905814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ad data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121905814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121907064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ae data = 203a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121908314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002af data = 882c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121919564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b0 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121920814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b1 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121922064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b2 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121923314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b3 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121924564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b4 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121925814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b5 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121925814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121927064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b6 data = 40b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121928314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b7 data = 1058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121939564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b8 data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121940814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b9 data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121942064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ba data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121943314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bb data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121944564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bc data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121945814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bd data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121945814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121947064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002be data = 8162
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121948314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bf data = 20b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121959564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c0 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121960814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c1 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121962064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c2 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121963314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c3 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121964564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c4 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121965814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c5 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121965814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121967064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c6 data = 02c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121968314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c7 data = 4161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121979564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c8 data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121980814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c9 data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121982064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ca data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121983314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cb data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121984564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cc data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121985814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cd data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121985814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121987064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ce data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121988314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cf data = 82c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121999564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d0 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122000814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d1 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122002064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d2 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122003314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d3 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122004564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d4 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122005814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d5 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122005814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122007064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d6 data = 0bd5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122008314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d7 data = 0584
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122019564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d8 data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122020814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d9 data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122022064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002da data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122023314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002db data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122024564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002dc data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122025814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002dd data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122025814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122027064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002de data = 17aa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122028314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002df data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122039564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e0 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122040814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e1 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122042064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e2 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122043314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e3 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122044564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e4 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122045814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e5 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122045814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122047064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e6 data = 2f54
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122048314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e7 data = 1610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122059564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e8 data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122060814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e9 data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122062064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ea data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122063314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002eb data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122064564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ec data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122065814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ed data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122065814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122067064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ee data = 5ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122068314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ef data = 2c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122079564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f0 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122080814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f1 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122082064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f2 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122083314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f3 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122084564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f4 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122085814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f5 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122085814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122087064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f6 data = bd50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122088314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f7 data = 5840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122099564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f8 data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122100814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002f9 data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122102064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002fa data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122103314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002fb data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122104564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002fc data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122105814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002fd data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122105814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122107064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002fe data = 7aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122108314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ff data = b081
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122119564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000300 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122120814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000301 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122122064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000302 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122123314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000303 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122124564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000304 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122125814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000305 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122125814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122127064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000306 data = f585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122128314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000307 data = 6102
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122139564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000308 data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122140814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000309 data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122142064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030a data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122143314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030b data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122144564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030c data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122145814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030d data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122147064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030e data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122148314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030f data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122168314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122223314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122245814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122255814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122259564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000308 data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122260814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000309 data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122262064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030a data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122263314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030b data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122264564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030c data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122265814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030d data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122267064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030e data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122268314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030f data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122269564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000308 data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122270814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000309 data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122272064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030a data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122273314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030b data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122274564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030c data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122275814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030d data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122277064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030e data = eb0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122278314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000030f data = c205
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122298314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122493314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122515814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122520814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122525814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122535814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122555814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122575814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122595814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122615814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122635814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122655814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122675814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122695814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122715814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122735814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122755814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122775814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122795814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122815814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122835814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122855814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122875814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122895814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c1 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c3 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c5 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122915814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c7 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001c9 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cb data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cd data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122935814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001cf data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122955814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001d9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001db data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001dd data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122975814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001df data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122995814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123015814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123035814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123055814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123075814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123095814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123115814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123135814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123155814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123175814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123195814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123215814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123235814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123255814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123275814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123295814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123315814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123335814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123355814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123375814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123395814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123415814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000290 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000292 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000294 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123435814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000296 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000298 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123455814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a1 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a3 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a5 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123475814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a7 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a9 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ab data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ad data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123495814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002af data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b1 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b3 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b5 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123515814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b7 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b9 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bb data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bd data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123535814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bf data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c1 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c3 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c5 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123555814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c7 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c9 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cb data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cd data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123575814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cf data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123595814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002db data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dd data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123615814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002df data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123635814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002eb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ed data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123655814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ef data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123675814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123695814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ff data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000300 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000301 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000302 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000303 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000304 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000305 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123715814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000306 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000307 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000308 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000309 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030b data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030d data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123735814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030f data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000310 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000311 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000312 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000313 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000314 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000315 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123755814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000316 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000317 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000318 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000319 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031b data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031d data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123775814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031f data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000320 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000321 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000322 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000323 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000324 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000325 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123795814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000326 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000327 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000328 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000329 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123815814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000330 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000331 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000332 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000333 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000334 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000335 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123835814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000336 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000337 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000338 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000339 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123855814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000340 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000342 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000344 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123875814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000346 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000348 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000349 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123895814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000350 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000351 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000352 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000353 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000354 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000355 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123915814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000356 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000357 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000358 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000359 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123935814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000360 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000361 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000362 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000363 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000364 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000365 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123955814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000366 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000367 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000368 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000369 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123975814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000370 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000371 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000372 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000373 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000374 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000375 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000376 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000377 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 124000814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124028314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124083314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124105814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124115814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124125814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124129564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124130814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124132064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124133314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124134564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124135814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124137064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124138314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124145814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124165814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124185814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124205814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124225814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124245814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124265814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124285814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124305814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124325814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124345814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124365814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124385814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124404564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124405814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124405814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124407064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124408314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124425814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124439564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124440814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124442064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124443314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124444564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124445814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124445814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124447064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124448314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124459564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124460814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124462064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124463314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124464564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124465814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124465814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124467064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124468314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124479564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124480814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124482064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124483314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124484564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124485814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124485814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124487064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124488314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124499564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124500814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c1 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124502064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124503314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c3 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124504564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124505814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c5 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124505814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124507064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124508314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c7 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124519564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124520814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001c9 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124522064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124523314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cb data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124524564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124525814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cd data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124525814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124527064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124528314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001cf data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124539564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124540814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124542064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124543314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124544564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124545814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124545814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124547064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124548314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124559564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124560814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001d9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124562064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124563314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001db data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124564564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124565814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001dd data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124565814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124567064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124568314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001df data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124579564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124580814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124582064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124583314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124584564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124585814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124585814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124587064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124588314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124599564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124600814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124602064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124603314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124604564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124605814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124605814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124607064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124608314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124619564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124620814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124622064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124623314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124624564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124625814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124625814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124627064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124628314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124639564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124640814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124642064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124643314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124644564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124645814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124645814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124647064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124648314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124659564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124660814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124662064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124663314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124664564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124665814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124665814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124667064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124668314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124679564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124680814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124682064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124683314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124684564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124685814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124685814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124687064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124688314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124699564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124700814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124702064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124703314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124704564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124705814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124705814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124707064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124708314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124719564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124720814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124722064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124723314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124724564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124725814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124725814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124727064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124728314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124739564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124740814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124742064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124743314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124744564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124745814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124745814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124747064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124748314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124759564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124760814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124762064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124763314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124764564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124765814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124765814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124767064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124768314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124779564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124780814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124782064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124783314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124784564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124785814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124785814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124787064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124788314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124799564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124800814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124802064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124803314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124804564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124805814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124805814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124807064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124808314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124819564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124820814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124822064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124823314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124824564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124825814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124825814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124827064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124828314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124839564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124840814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124842064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124843314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124844564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124845814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124845814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124847064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124848314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124859564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124860814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124862064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124863314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124864564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124865814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124865814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124867064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124868314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124879564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124880814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124882064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124883314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124884564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124885814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124885814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124887064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124888314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124899564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124900814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124902064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124903314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124904564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124905814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124905814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124907064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124908314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124919564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124920814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124922064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124923314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124924564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124925814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124925814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124927064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124928314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124939564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124940814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124942064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124943314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124944564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124945814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124945814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124947064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124948314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124959564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000278 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124960814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124962064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124963314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124964564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124965814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124965814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124967064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124968314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124979564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000280 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124980814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124982064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000282 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124983314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124984564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000284 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124985814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124985814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124987064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000286 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124988314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000288 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125005814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000290 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000292 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000294 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125025814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000296 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125035814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000298 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125045814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125049564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000298 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125050814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125052064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125053314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125054564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125055814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125057064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125058314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000298 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125065814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a1 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a3 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a5 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125085814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a7 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002a9 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ab data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ad data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125105814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002af data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b1 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b3 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b5 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125125814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b7 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002b9 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bb data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bd data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125145814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002bf data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c1 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c3 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c5 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125165814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c7 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002c9 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cb data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cd data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125185814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002cf data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125199564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125200814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125202064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125203314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125204564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125205814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125205814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125207064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125208314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002d9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002db data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002dd data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125225814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002df data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125245814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002e9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002eb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ed data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125265814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ef data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125285814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002f9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125305814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000002ff data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000300 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000301 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000302 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000303 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000304 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000305 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125325814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000306 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000307 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000308 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000309 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030b data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030d data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125345814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000030f data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000310 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000311 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000312 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000313 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000314 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000315 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125365814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000316 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000317 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000318 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000319 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031b data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031d data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125385814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000031f data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000320 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000321 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000322 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000323 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125404564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000324 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125405814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000325 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125405814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125407064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000326 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125408314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000327 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000328 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000329 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032a data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032c data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125425814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032e data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000032f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125439564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000330 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125440814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000331 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125442064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000332 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125443314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000333 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125444564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000334 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125445814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000335 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125445814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125447064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000336 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125448314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000337 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125459564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000338 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125460814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000339 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125462064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125463314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125464564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125465814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125465814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125467064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125468314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000033f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125479564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000340 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125480814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125482064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000342 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125483314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125484564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000344 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125485814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125485814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125487064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000346 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125488314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125499564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000348 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125500814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000349 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125502064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125503314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125504564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125505814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125505814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125507064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125508314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000034f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125519564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000350 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125520814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000351 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125522064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000352 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125523314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000353 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125524564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000354 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125525814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000355 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125525814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125527064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000356 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125528314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000357 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125539564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000358 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125540814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000359 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125542064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125543314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125544564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125545814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125545814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125547064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125548314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000035f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125559564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000360 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125560814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000361 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125562064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000362 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125563314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000363 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125564564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000364 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125565814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000365 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125565814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125567064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000366 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125568314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000367 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125579564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000368 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125580814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000369 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125582064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125583314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125584564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125585814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125585814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125587064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125588314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000036f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125599564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000370 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125600814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000371 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125602064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000372 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125603314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000373 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125604564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000374 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125605814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000375 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125607064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000376 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125608314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000377 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125628314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125933314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125955814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125960814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125965814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125975814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125995814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126015814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126035814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126055814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126075814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126095814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126115814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126135814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126155814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126175814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126195814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126215814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126235814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126255814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126275814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126295814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126315814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126335814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126355814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126375814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126395814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126415814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126435814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126455814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126475814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126495814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126515814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126535814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126555814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126575814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126595814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126615814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126635814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126655814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126675814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126695814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000378 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000379 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126715814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000380 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000381 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000382 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000383 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000384 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000385 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126735814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000386 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000387 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000388 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000389 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126755814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000038f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000390 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000391 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000392 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000393 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000394 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000395 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126775814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000396 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000397 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000398 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000399 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126795814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000039f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126815814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126835814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126855814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126875814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126895814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126915814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126935814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126955814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126975814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126995814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127015814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000003ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127040814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127093314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127115814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127120814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127125814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000001 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000002 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000003 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000004 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000005 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127135814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000006 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000007 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000008 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000009 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127145814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000000f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000010 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000011 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000012 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000013 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000014 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000015 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127155814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000016 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000017 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000018 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000019 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000001f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000020 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000021 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000022 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000023 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000024 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000025 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127175814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000026 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000027 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000028 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000029 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127195814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000002f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000030 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000031 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000032 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000033 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000034 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000035 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127215814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000036 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000037 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000038 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000039 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127235814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000003f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000040 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000041 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000042 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000043 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000044 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000045 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127255814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000046 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000047 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000048 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000049 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127275814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000004f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000050 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000051 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000052 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000053 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000054 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000055 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127295814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000056 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000057 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000058 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000059 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127315814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000005f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000060 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000061 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000062 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000063 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000064 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000065 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127335814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000066 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000067 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000068 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000069 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127355814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000006f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000070 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000071 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000072 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000073 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000074 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000075 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127375814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000076 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000077 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000078 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000079 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127395814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000007f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000080 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000081 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000082 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000083 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000084 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000085 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127415814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000086 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000087 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000088 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000089 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127435814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000008f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000090 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000091 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000092 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000093 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000094 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000095 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127455814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000096 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000097 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000098 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000099 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127475814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000009f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127495814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127515814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127535814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127555814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127575814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127595814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127615814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127635814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127655814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127675814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127695814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127715814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000000ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000100 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000101 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000102 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000103 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000104 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000105 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127735814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000106 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000107 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000108 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000109 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127755814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000010f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000110 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000111 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000112 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000113 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000114 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000115 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127775814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000116 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000117 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000118 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000119 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127795814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000011f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000120 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000121 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000122 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000123 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000124 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000125 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127815814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000126 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000127 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000128 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000129 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127835814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000012f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000130 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000131 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000132 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000133 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000134 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000135 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127855814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000136 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000137 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000138 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000139 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127875814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000013f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000140 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000141 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000142 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000143 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000144 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000145 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127895814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000146 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000147 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000148 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127915814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000150 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000152 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000154 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127935814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000156 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000158 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127955814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000160 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000162 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000164 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127975814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000166 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000168 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127995814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000170 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000171 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000172 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000173 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000174 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000175 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128015814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000176 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000177 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000178 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000179 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128035814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000017f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000180 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000181 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000182 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000183 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000184 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000185 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128055814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000186 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000187 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000188 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000189 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128075814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000018f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000190 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000191 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000192 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000193 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000194 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000195 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128095814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000196 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000197 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000198 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000199 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128115814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000019f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128135814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128155814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128175814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128195814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128215814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128235814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128255814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128275814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128295814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128315814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128335814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128355814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000001ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000200 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000201 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000202 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000203 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000204 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000205 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128375814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000206 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000207 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000208 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000209 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128395814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000020f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000210 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000211 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000212 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000213 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000214 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000215 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128415814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000216 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000217 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000218 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000219 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000021f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128440814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128493314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128653314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128675814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128680814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128685814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000220 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000221 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000222 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000223 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000224 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000225 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128695814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000226 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000227 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000228 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000229 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128705814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000022f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000230 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000231 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000232 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000233 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000234 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000235 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128715814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000236 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000237 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000238 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000239 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000023f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000240 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000241 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000242 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000243 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000244 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000245 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128735814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000246 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000247 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000248 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128755814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000250 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000252 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000254 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128775814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000256 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000258 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128795814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000260 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000262 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000264 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128815814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000266 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000268 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128835814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000270 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000272 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000274 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128855814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000276 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000278 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128875814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000280 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000282 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000284 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128895814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000286 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000288 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128915814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000290 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000292 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000294 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128935814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000296 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000298 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128955814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128975814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128995814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129015814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129035814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129055814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129075814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129095814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129115814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129135814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0925 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 129160814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129243314.0 ps INFO: Activate  bank 0 row 0924
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129265814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129275814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129285814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129289564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129290814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129292064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129293314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129294564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129295814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129297064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129298314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129305814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129325814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129344564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129345814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129345814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129347064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129348314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129359564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129360814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129362064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129363314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129364564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129365814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129365814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129367064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129368314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129379564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129380814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129382064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129383314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129384564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129385814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129385814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129387064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129388314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129399564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129400814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129402064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129403314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129404564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129405814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129405814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129407064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129408314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129419564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129420814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129422064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129423314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129424564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129425814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129425814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129427064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129428314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129439564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129440814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129442064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129443314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129444564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129445814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129445814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129447064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129448314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129459564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129460814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129462064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129463314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129464564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129465814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129465814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129467064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129468314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129479564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129480814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129482064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129483314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129484564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129485814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129485814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129487064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129488314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129499564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129500814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129502064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129503314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129504564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129505814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129505814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129507064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129508314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129519564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129520814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129522064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129523314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129524564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129525814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129525814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129527064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129528314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129539564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129540814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129542064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129543314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129544564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129545814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129545814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129547064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129548314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129559564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129560814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129562064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129563314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129564564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129565814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129565814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129567064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129568314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129579564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129580814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129582064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129583314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129584564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129585814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129585814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129587064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129588314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129599564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129600814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129602064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129603314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129605814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129624564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129625814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129625814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129627064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129628314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129639564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129640814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129642064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129643314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129644564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129645814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129645814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129647064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129648314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129659564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129660814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129662064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129663314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129664564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129665814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129665814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129667064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129668314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129679564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129680814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129682064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129683314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129684564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129685814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129685814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129687064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129688314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129705814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129725814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129745814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129765814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129785814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129805814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129825814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129845814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129865814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129885814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129905814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129925814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129945814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129959564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129960814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129962064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129963314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129965814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129985814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130005814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000378 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000379 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130025814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000380 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000381 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000382 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000383 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000384 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000385 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130045814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000386 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000387 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000388 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000389 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130065814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000038f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000390 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000391 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000392 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000393 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000394 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000395 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130085814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000396 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000397 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000398 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000399 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130105814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000039f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130125814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130145814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130165814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130185814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130205814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130225814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130235814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130245814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130265814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130285814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130305814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130325814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130344564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130345814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130345814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130347064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130348314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130359564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130360814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130362064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130363314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130364564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130365814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130367064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130368314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000003ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130388314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130413314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130435814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130445814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130449564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130450814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000001 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130452064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000002 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130453314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000003 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130454564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000004 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130455814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000005 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130455814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130457064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000006 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130458314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000007 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130459564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000008 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130460814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000009 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130462064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130463314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130464564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130465814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130465814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130467064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130468314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000000f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130469564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000010 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130470814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000011 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130472064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000012 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130473314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000013 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130474564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000014 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130475814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000015 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130475814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130477064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000016 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130478314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000017 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130479564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000018 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130480814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000019 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130482064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130483314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130484564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130485814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130485814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130487064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130488314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000001f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130489564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000020 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130490814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000021 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130492064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000022 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130493314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000023 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130494564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000024 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130495814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000025 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130497064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000026 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130498314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000027 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130499564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000028 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130500814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000029 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130502064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130503314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130504564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130505814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130505814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130507064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130508314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000002f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130519564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000030 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130520814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000031 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130522064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000032 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130523314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000033 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130524564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000034 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130525814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000035 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130525814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130527064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000036 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130528314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000037 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130539564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000038 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130540814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000039 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130542064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130543314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130544564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130545814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130545814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130547064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130548314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000003f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130559564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000040 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130560814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000041 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130562064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000042 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130563314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000043 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130564564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000044 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130565814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000045 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130565814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130567064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000046 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130568314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000047 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130579564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000048 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130580814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000049 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130582064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130583314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130584564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130585814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130585814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130587064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130588314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000004f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130599564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000050 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130600814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000051 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130602064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000052 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130603314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000053 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130604564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000054 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130605814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000055 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130605814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130607064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000056 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130608314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000057 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130619564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000058 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130620814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000059 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130622064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130623314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130624564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130625814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130625814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130627064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130628314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000005f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130639564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000060 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130640814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000061 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130642064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000062 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130643314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000063 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130644564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000064 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130645814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000065 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130645814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130647064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000066 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130648314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000067 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130659564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000068 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130660814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000069 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130662064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130663314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130664564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130665814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130665814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130667064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130668314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000006f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130679564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000070 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130680814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000071 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130682064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000072 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130683314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000073 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130684564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000074 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130685814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000075 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130685814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130687064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000076 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130688314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000077 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130699564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000078 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130700814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000079 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130702064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130703314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130704564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130705814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130705814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130707064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130708314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000007f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130719564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000080 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130720814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000081 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130722064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000082 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130723314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000083 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130724564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000084 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130725814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000085 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130725814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130727064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000086 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130728314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000087 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130739564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000088 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130740814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000089 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130742064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130743314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130744564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130745814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130745814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130747064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130748314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000008f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130759564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000090 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130760814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000091 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130762064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000092 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130763314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000093 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130764564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000094 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130765814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000095 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130765814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130767064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000096 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130768314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000097 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130779564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000098 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130780814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000099 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130782064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130783314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130784564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130785814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130785814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130787064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130788314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000009f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130799564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130800814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130802064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130803314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130804564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130805814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130805814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130807064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130808314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130819564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130820814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130822064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130823314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130824564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130825814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130825814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130827064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130828314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130839564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130840814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130842064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130843314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130844564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130845814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130845814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130847064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130848314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130859564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130860814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130862064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130863314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130864564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130865814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130865814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130867064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130868314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130879564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130880814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130882064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130883314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130884564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130885814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130885814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130887064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130888314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130899564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130900814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130902064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130903314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130904564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130905814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130905814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130907064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130908314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130919564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130920814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130922064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130923314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130924564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130925814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130925814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130927064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130928314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130939564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130940814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130942064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130943314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130944564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130945814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130945814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130947064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130948314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130959564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130960814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130962064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130963314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130964564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130965814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130965814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130967064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130968314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130979564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130980814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130982064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130983314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130984564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130985814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130985814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130987064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130988314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130999564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131000814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131002064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131003314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131004564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131005814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131005814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131007064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131008314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131019564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131020814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131022064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131023314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131024564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131025814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131025814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131027064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131028314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000000ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131039564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000100 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131040814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000101 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131042064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000102 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131043314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000103 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131044564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000104 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131045814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000105 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131045814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131047064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000106 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131048314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000107 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131059564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000108 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131060814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000109 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131062064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131063314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131064564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131065814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131065814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131067064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131068314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000010f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131079564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000110 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131080814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000111 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131082064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000112 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131083314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000113 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131084564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000114 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131085814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000115 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131085814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131087064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000116 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131088314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000117 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131099564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000118 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131100814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000119 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131102064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131103314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131104564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131105814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131105814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131107064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131108314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000011f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131119564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000120 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131120814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000121 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131122064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000122 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131123314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000123 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131124564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000124 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131125814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000125 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131125814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131127064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000126 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131128314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000127 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131139564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000128 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131140814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000129 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131142064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131143314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131144564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131145814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131145814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131147064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131148314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000012f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131159564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000130 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131160814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000131 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131162064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000132 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131163314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000133 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131164564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000134 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131165814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000135 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131165814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131167064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000136 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131168314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000137 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131179564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000138 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131180814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000139 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131182064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131183314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131184564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131185814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131185814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131187064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131188314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000013f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131199564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000140 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131200814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000141 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131202064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000142 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131203314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000143 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131204564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000144 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131205814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000145 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131205814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131207064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000146 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131208314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000147 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131219564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000148 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131220814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131222064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131223314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131224564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131225814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131225814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131227064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131228314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131239564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000150 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131240814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131242064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000152 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131243314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131244564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000154 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131245814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131245814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131247064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000156 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131248314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131259564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000158 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131260814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131262064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131263314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131264564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131265814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131265814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131267064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131268314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131279564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000160 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131280814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131282064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000162 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131283314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131284564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000164 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131285814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131285814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131287064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000166 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131288314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131299564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000168 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131300814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131302064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131303314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131304564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131305814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131305814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131307064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131308314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131319564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000170 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131320814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000171 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131322064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000172 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131323314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000173 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131324564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000174 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131325814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000175 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131325814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131327064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000176 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131328314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000177 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131339564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000178 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131340814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000179 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131342064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131343314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131344564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131345814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131345814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131347064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131348314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000017f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131359564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000180 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131360814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000181 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131362064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000182 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131363314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000183 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131364564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000184 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131365814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000185 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131365814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131367064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000186 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131368314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000187 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131379564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000188 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131380814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000189 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131382064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131383314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131384564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131385814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131385814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131387064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131388314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000018f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131399564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000190 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131400814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000191 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131402064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000192 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131403314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000193 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131404564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000194 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131405814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000195 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131405814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131407064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000196 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131408314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000197 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131419564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000198 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131420814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000199 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131422064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131423314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131424564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131425814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131425814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131427064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131428314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000019f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131435814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131439564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131440814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131442064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131443314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131444564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131445814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131445814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131447064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131448314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131449564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131450814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131452064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131453314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131454564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131455814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131457064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131458314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131459564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131460814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131462064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131463314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131464564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131465814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131465814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131467064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131468314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131479564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131480814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131482064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131483314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131484564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131485814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131485814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131487064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131488314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131499564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131500814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131502064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131503314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131504564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131505814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131505814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131507064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131508314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131519564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131520814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131522064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131523314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131524564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131525814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131525814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131527064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131528314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131539564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131540814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131542064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131543314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131544564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131545814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131545814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131547064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131548314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131559564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131560814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131562064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131563314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131564564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131565814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131565814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131567064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131568314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131579564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131580814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131582064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131583314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131584564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131585814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131585814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131587064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131588314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131599564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131600814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131602064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131603314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131604564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131605814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131605814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131607064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131608314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131619564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131620814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131622064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131623314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131624564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131625814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131625814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131627064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131628314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131639564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131640814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131642064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131643314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131644564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131645814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131645814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131647064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131648314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131659564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131660814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f1 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131662064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131663314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f3 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131664564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131665814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f5 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131665814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131667064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131668314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f7 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131679564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131680814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001f9 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131682064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131683314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fb data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131684564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131685814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fd data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131685814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131687064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131688314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000001ff data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131699564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000200 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131700814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000201 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131702064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000202 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131703314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000203 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131704564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000204 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131705814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000205 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131705814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131707064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000206 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131708314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000207 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131719564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000208 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131720814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000209 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131722064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131723314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020b data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131724564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131725814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020d data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131725814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131727064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131728314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000020f data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131739564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000210 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131740814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000211 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131742064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000212 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131743314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000213 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131744564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000214 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131745814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000215 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131745814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131747064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000216 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131748314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000217 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131759564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000218 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131760814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000219 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131762064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131763314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021b data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131764564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131765814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021d data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131765814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131767064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131768314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000021f data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131779564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000220 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131780814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000221 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131782064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000222 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131783314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000223 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131784564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000224 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131785814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000225 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131785814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131787064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000226 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131788314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000227 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131799564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000228 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131800814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000229 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131802064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131803314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022b data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131804564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131805814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022d data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131805814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131807064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131808314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000022f data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131819564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000230 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131820814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000231 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131822064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000232 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131823314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000233 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131824564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000234 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131825814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000235 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131825814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131827064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000236 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131828314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000237 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131839564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000238 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131840814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000239 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131842064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131843314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023b data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131844564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131845814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023d data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131845814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131847064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131848314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000023f data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131859564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000240 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131860814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000241 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131862064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000242 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131863314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000243 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131864564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000244 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131865814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000245 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131865814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131867064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000246 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131868314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000247 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131879564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000248 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131880814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131882064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024a data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131883314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131884564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024c data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131885814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131885814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131887064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024e data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131888314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131899564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000250 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131900814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131902064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000252 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131903314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131904564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000254 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131905814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131905814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131907064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000256 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131908314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131919564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000258 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131920814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131922064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025a data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131923314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131924564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025c data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131925814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131925814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131927064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025e data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131928314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131939564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000260 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131940814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131942064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000262 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131943314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131944564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000264 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131945814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131945814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131947064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000266 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131948314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131959564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000268 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131960814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000269 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131962064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131963314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131964564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131965814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131965814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131967064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131968314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000026f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131979564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000270 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131980814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000271 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131982064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000272 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131983314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000273 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131984564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000274 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131985814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000275 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131985814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131987064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000276 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131988314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000277 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131999564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000278 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132000814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000279 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132002064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132003314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132004564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132005814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132005814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132007064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132008314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000027f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132019564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000280 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132020814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000281 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132022064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000282 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132023314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000283 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132024564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000284 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132025814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000285 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132025814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132027064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000286 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132028314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000287 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132039564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000288 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132040814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000289 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132042064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132043314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132044564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132045814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132045814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132047064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132048314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000028f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132059564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000290 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132060814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000291 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132062064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000292 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132063314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000293 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132064564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000294 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132065814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000295 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132065814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132067064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000296 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132068314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000297 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132079564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000298 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132080814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 00000299 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132082064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132083314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132084564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132085814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132085814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132087064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132088314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 0000029f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132099564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a0 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132100814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132102064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a2 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132103314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132104564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a4 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132105814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132105814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132107064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a6 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132108314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132119564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a8 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132120814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002a9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132122064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002aa data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132123314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ab data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132124564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ac data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132125814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ad data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132125814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132127064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ae data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132128314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002af data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132139564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b0 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132140814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132142064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b2 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132143314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132144564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b4 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132145814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132145814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132147064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b6 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132148314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132159564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b8 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132160814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002b9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132162064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ba data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132163314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132164564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bc data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132165814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132165814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132167064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002be data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132168314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002bf data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132179564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c0 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132180814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132182064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c2 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132183314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132184564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c4 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132185814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132185814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132187064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c6 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132188314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132199564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132200814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002c9 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132202064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132203314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cb data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132204564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132205814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cd data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132205814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132207064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132208314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002cf data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132219564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132220814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d1 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132222064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132223314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d3 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132224564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132225814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d5 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132225814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132227064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132228314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d7 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132239564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132240814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002d9 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132242064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132243314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002db data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132244564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132245814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002dd data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132245814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132247064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132248314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002df data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132259564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132260814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e1 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132262064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132263314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e3 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132264564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132265814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e5 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132265814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132267064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132268314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e7 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132279564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132280814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132282064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132283314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132284564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132285814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132287064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132288314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132308314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132423314.0 ps INFO: Activate  bank 0 row 0925
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132445814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132455814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132459564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132460814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132462064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132463314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132464564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132465814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132467064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132468314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132469564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132470814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002e9 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132472064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132473314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002eb data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132474564.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132475814.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ed data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132477064.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132478314.0 ps INFO: READ @ DQS= bank = 0 row = 0925 col = 000002ef data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132498314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132613314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132635814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132640814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132645814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132655814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132675814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132695814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132715814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132735814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132755814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132775814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132795814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132815814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132835814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132855814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132875814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132895814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000160 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000162 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000164 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132915814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000166 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000168 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132935814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000170 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000171 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000172 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000173 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000174 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000175 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132955814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000176 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000177 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000178 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000179 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017b data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017d data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132975814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000017f data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000180 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000181 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000182 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000183 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000184 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000185 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132995814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000186 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000187 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000188 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000189 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018b data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018d data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133015814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000018f data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000190 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000191 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000192 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000193 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000194 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000195 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133035814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000196 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000197 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000198 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000199 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019b data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019d data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133055814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000019f data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133075814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001a9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ab data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ad data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133095814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001af data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133115814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001b9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bd data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133135814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001bf data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133155814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001c9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133175814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001cf data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d1 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d3 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d5 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133195814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d7 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001d9 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001db data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001dd data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133215814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001df data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e1 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e3 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e5 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133235814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e7 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001e9 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001eb data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ed data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133255814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ef data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f0 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f2 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f4 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133275814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f6 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f8 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fa data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fc data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133295814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001fe data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000001ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000200 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000201 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000202 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000203 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000204 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000205 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133315814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000206 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000207 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000208 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000209 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133335814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000020f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000210 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000211 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000212 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000213 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000214 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000215 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133355814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000216 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000217 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000218 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000219 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133375814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000021f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000220 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000221 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000222 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000223 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000224 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000225 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133395814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000226 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000227 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000228 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000229 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133415814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000022f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000230 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000231 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000232 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000233 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000234 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000235 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000236 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000237 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133440814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133523314.0 ps INFO: Activate  bank 0 row 1249
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133545814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133555814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133559564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f0 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133560814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133562064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f2 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133563314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133564564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133565814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133565814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133567064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133568314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133569564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133570814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133572064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fa data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133573314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133574564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fc data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133575814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133577064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fe data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133578314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133579564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000100 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133580814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133582064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000102 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133583314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133584564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000104 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133585814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133585814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133587064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000106 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133588314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133599564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000108 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133600814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133602064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133603314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133604564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133605814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133605814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133607064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133608314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133619564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000110 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133620814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133622064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000112 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133623314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133624564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000114 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133625814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000115 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133625814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133627064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000116 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133628314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000117 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133639564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000118 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133640814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000119 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133642064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133643314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133644564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133645814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133645814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133647064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133648314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133659564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000120 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133660814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000121 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133662064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000122 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133663314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000123 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133664564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000124 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133665814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000125 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133665814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133667064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000126 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133668314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000127 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133679564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000128 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133680814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000129 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133682064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133683314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133684564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133685814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133685814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133687064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133688314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133699564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000130 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133700814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000131 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133702064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000132 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133703314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000133 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133704564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000134 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133705814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133705814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133707064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000136 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133708314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133719564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133720814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133722064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133723314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133724564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133725814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133725814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133727064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133728314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133739564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000140 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133740814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133742064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000142 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133743314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133744564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000144 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133745814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133745814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133747064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000146 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133748314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000147 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133759564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000148 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133760814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000149 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133762064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014a data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133763314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133764564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014c data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133765814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133765814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133767064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014e data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133768314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000014f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133779564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000150 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133780814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000151 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133782064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000152 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133783314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000153 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133784564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000154 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133785814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000155 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133785814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133787064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000156 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133788314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000157 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133799564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000158 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133800814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000159 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133802064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015a data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133803314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133804564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015c data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133805814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133805814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133807064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015e data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133808314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000015f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133819564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000160 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133820814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000161 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133822064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000162 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133823314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000163 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133824564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000164 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133825814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000165 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133825814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133827064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000166 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133828314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000167 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133839564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000168 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133840814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000169 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133842064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016a data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133843314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133844564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016c data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133845814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133845814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133847064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016e data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133848314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000016f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133859564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000170 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133860814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000171 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133862064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000172 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133863314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000173 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133864564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000174 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133865814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000175 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133865814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133867064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000176 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133868314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000177 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133879564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000178 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133880814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000179 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133882064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133883314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017b data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133884564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133885814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017d data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133885814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133887064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133888314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000017f data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133899564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000180 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133900814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000181 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133902064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000182 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133903314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000183 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133904564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000184 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133905814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000185 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133905814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133907064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000186 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133908314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000187 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133919564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000188 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133920814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000189 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133922064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133923314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018b data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133924564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133925814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018d data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133925814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133927064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133928314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000018f data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133939564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000190 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133940814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000191 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133942064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000192 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133943314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000193 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133944564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000194 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133945814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000195 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133945814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133947064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000196 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133948314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000197 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133959564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000198 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133960814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000199 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133962064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133963314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019b data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133964564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133965814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019d data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133965814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133967064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133968314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000019f data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133979564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133980814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a1 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133982064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133983314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a3 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133984564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133985814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a5 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133985814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133987064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133988314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a7 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133999564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134000814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001a9 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134002064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134003314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ab data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134004564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134005814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ad data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134005814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134007064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134008314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001af data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134019564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134020814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b1 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134022064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134023314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b3 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134024564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134025814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b5 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134025814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134027064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134028314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b7 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134039564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134040814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001b9 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134042064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134043314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bb data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134044564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134045814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bd data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134045814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134047064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134048314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001bf data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134059564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134060814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c1 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134062064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134063314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c3 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134064564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134065814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c5 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134065814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134067064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134068314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c7 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134079564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134080814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001c9 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134082064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134083314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001cb data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134084564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134085814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001cd data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134085814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134087064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134088314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001cf data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134099564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134100814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d1 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134102064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134103314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d3 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134104564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134105814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d5 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134105814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134107064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134108314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d7 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134119564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134120814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001d9 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134122064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134123314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001db data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134124564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134125814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001dd data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134125814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134127064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134128314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001df data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134139564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134140814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e1 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134142064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134143314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e3 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134144564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134145814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e5 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134145814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134147064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134148314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e7 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134159564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134160814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001e9 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134162064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ea data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134163314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001eb data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134164564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ec data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134165814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ed data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134165814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134167064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ee data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134168314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ef data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134179564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f0 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134180814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134182064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f2 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134183314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134184564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f4 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134185814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134185814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134187064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f6 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134188314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134199564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f8 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134200814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134202064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001fa data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134203314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134204564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001fc data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134205814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134205814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134207064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001fe data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134208314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000001ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134219564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000200 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134220814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000201 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134222064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000202 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134223314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000203 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134224564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000204 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134225814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000205 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134225814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134227064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000206 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134228314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000207 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134239564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000208 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134240814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000209 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134242064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020a data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134243314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134244564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020c data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134245814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134245814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134247064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020e data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134248314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000020f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134259564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000210 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134260814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000211 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134262064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000212 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134263314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000213 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134264564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000214 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134265814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000215 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134265814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134267064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000216 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134268314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000217 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134279564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000218 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134280814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000219 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134282064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021a data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134283314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134284564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021c data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134285814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134285814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134287064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021e data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134288314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000021f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134299564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000220 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134300814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000221 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134302064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000222 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134303314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000223 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134304564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000224 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134305814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000225 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134305814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134307064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000226 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134308314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000227 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134319564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000228 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134320814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000229 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134322064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022a data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134323314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134324564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022c data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134325814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134325814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134327064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022e data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134328314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000022f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134339564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000230 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134340814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000231 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134342064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000232 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134343314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000233 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134344564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000234 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134345814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000235 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134347064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000236 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134348314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000237 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134368314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134673314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134695814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 134700814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134705814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134715814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134735814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134755814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134775814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134795814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134815814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134835814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134855814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134875814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134895814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134915814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134935814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134955814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134975814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134995814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135015814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135035814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135055814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135075814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135095814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000290 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000291 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000292 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000293 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000294 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000295 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135115814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000296 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000297 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000298 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000299 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029b data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029d data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135135814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000029f data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a1 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a3 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a5 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135155814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a7 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002a9 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ab data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ad data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135175814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002af data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b1 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b3 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b5 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135195814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b7 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002b9 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bb data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bd data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135215814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002bf data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c1 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c3 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c5 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135235814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c7 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002c9 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cb data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cd data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135255814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002cf data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d1 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d3 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d5 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135275814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d7 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002d9 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002db data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002dd data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135295814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002df data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e1 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e3 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e5 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135315814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e7 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e8 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002e9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ea data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002eb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ec data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ed data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135335814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ee data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ef data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f0 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f2 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f4 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135355814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f6 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f8 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fa data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fc data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135375814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002fe data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000002ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000300 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000301 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000302 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000303 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000304 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000305 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135395814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000306 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000307 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000308 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000309 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135415814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000030f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000310 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000311 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000312 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000313 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000314 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000315 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135435814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000316 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000317 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000318 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000319 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135455814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000031f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000320 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000321 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000322 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000323 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000324 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000325 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135475814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000326 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000327 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000328 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000329 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135495814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000032f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000330 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000331 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000332 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000333 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000334 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000335 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135515814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000336 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000337 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000338 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000339 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135535814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000033f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000340 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000342 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000344 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135555814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000346 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000348 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000349 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034a data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034c data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135575814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034e data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000034f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000350 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000351 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000352 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000353 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000354 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000355 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135595814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000356 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000357 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000358 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000359 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035a data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035c data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135615814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035e data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000035f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000360 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000361 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000362 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000363 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000364 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000365 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135635814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000366 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000367 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000368 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000369 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036b data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036d data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135655814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000036f data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000370 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000371 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000372 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000373 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000374 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000375 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135675814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000376 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000377 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000378 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000379 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037b data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037d data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135695814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000037f data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000380 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000381 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000382 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000383 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000384 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000385 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135715814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000386 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000387 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000388 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000389 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038b data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038d data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135735814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000038f data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000390 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000391 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000392 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000393 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000394 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000395 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135755814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000396 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000397 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000398 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000399 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039b data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039d data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135775814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000039f data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a1 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a3 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a5 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135795814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a7 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003a9 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003aa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ab data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ac data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ad data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135815814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ae data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003af data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b1 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b3 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b5 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b7 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135840814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135868314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135893314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136053314.0 ps INFO: Activate  bank 0 row 0492
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136075814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136085814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003b9 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ba data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003bb data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003bc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003bd data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136095814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003be data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003bf data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c1 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c3 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c5 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136105814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c7 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003c9 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ca data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003cb data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003cc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003cd data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136115814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ce data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003cf data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d1 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d3 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d5 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d7 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003d9 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003da data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003db data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003dc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003dd data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136135814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003de data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003df data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e0 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e1 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e2 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e3 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e4 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e5 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136155814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e6 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e7 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e8 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003e9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ea data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003eb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ec data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ed data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136175814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ee data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ef data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f0 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f1 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f2 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f3 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f4 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f5 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136195814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f6 data = fffd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f7 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f8 data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003fa data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003fc data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003fe data = fffb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136220814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136248314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136273314.0 ps INFO: Activate  bank 0 row 0493
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136295814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136300814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136305814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000000 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000001 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000002 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000003 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000004 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000005 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136315814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000006 data = fff7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000007 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000008 data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000009 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000a data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000c data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136325814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000e data = ffef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000000f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000010 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000011 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000012 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000013 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000014 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000015 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136335814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000016 data = ffdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000017 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000018 data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000019 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001a data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001c data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001e data = ffbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000001f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000020 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000021 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000022 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000023 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000024 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000025 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136355814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000026 data = ff7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000027 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000028 data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000029 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002a data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002c data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136375814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002e data = feff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000002f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000030 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000031 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000032 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000033 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000034 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000035 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136395814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000036 data = fdff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000037 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000038 data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000039 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003a data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003c data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136415814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003e data = fbff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000003f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000040 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000041 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000042 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000043 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000044 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000045 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136435814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000046 data = f7ff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000047 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000048 data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000049 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004a data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004c data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136455814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004e data = efff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000004f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000050 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000051 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000052 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000053 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000054 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000055 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136475814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000056 data = dfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000057 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000058 data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000059 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005a data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005b data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005c data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005d data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136495814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005e data = bfff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000005f data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000060 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000061 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000062 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000063 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000064 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000065 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136515814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000066 data = 7fff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000067 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000068 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 00000069 data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006a data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006b data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006c data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006d data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006e data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0493 col = 0000006f data = fffe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136540814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136568314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136673314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136695814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136700814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136705814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136715814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136735814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136755814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136775814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136795814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136815814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136835814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136855814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136875814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136895814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136915814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136935814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136955814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136975814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136995814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137015814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137035814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137055814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137075814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137095814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137115814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137135814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137155814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137175814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137195814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137215814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137235814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137255814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137275814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137295814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137315814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b0 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b2 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b4 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137335814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b6 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b8 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ba data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bc data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137355814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002be data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c0 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c2 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c4 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137375814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c6 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c8 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ca data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cc data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137395814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ce data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d0 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d2 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d4 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137415814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d6 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d8 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002da data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002dc data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137435814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002de data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e0 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e2 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e4 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137455814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e6 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e8 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ea data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ec data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137475814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ee data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f0 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f2 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f4 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137495814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f6 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f8 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fa data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fc data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137515814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fe data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000300 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000302 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000304 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137535814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000306 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000308 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030a data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030c data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137555814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030e data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000310 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000312 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000314 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137575814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000316 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000318 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031a data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031c data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137595814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031e data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000320 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000322 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000324 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137615814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000326 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000328 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032a data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032c data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137635814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032e data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000330 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000331 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000332 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000333 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000334 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000335 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137655814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000336 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000337 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000339 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033b data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033d data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137675814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033f data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000341 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000343 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000345 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137695814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000347 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000349 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034b data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034d data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137715814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034f data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000351 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000353 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000355 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137735814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000357 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000359 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035b data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035d data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137755814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035f data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000361 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000363 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000365 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137775814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000367 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000368 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000369 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036b data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036d data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137795814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036f data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000370 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000371 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000372 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000373 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000374 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000375 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137815814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000376 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000377 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000378 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000379 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037b data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037d data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137835814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037f data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000380 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000381 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000382 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000383 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000384 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000385 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137855814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000386 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000387 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000388 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000389 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038b data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038d data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137875814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038f data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000390 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000391 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000392 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000393 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000394 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000395 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137895814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000396 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000397 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000399 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039b data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039d data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137915814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039f data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a1 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a3 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a5 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137935814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a7 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a9 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ab data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ad data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137955814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003af data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b0 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b2 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b4 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137975814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b6 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b8 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ba data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bc data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137995814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003be data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c0 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c2 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c4 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138015814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c6 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c8 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ca data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cc data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138035814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ce data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d0 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d2 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d4 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138055814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d6 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d8 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003da data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003dc data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138075814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003de data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e0 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e2 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e4 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138095814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e6 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e8 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ea data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ec data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138115814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ee data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f0 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f2 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f4 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138135814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f6 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f8 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fa data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fc data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fe data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138160814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138213314.0 ps INFO: Activate  bank 0 row 16dc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138235814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138240814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138245814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138255814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000008 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000a data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000c data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138265814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000e data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000010 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000012 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000014 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138275814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000016 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000018 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001a data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001c data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001e data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000020 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000022 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000024 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138295814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000026 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000028 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002a data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002c data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138315814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002e data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000030 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000031 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000032 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000033 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000034 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000035 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138335814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000036 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000037 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000039 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003b data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003d data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138355814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003f data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000041 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000043 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000045 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138375814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000047 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000049 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004b data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004d data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138395814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004f data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000051 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000053 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000055 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138415814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000057 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000059 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005b data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005d data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138435814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005f data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000061 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000063 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000065 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138455814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000067 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000068 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000069 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006b data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006d data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138475814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006f data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000070 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000071 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000072 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000073 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000074 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000075 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138495814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000076 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000077 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000078 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000079 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007b data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007d data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138515814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007f data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000080 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000081 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000082 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000083 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000084 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000085 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138535814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000086 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000087 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000088 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000089 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008b data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008d data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138555814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008f data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000090 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000091 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000092 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000093 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000094 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000095 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138575814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000096 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000097 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000098 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000099 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009b data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009d data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138595814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009f data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a1 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a3 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a5 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138615814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a7 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000a9 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ab data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ad data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138635814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000af data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b0 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b2 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b4 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138655814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b6 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b8 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ba data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000bc data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138675814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000be data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c0 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c2 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c4 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138695814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c6 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c8 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ca data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000cc data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138715814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ce data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d0 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d2 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d4 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138735814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d6 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d8 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000da data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000dc data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138755814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000de data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e0 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e2 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e4 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138775814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e6 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e8 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ea data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ec data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138795814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ee data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f0 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f2 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f4 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138815814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f6 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f8 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000fa data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000fc data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138835814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000fe data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000100 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000102 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000104 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138855814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000106 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000108 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010a data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010c data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138875814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010e data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000110 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000112 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000114 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138895814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000116 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000118 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011a data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011c data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138915814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011e data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000120 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000122 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000124 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000126 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138940814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138968314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139053314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139075814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139085814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139095814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139115814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139135814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139155814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139175814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139195814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139215814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139235814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139255814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139275814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139295814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139315814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139335814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139355814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139375814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139395814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139415814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139440814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139493314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139515814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139520814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139525814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139535814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139545814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139555814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139575814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139595814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139615814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139635814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139655814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139675814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139695814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139715814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139735814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139755814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139775814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139795814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139815814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139835814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139855814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139875814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139895814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139915814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139935814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139955814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139975814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139995814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140015814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140035814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140055814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140075814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140095814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140115814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140135814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140155814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140175814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140195814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140215814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000128 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000129 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140235814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000130 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000131 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000132 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000133 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000134 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000135 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140255814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000136 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000137 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000138 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000139 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140275814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000140 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000141 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000142 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000143 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000144 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000145 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140295814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000146 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000147 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000148 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000149 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140315814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000150 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000151 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000152 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000153 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000154 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000155 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140335814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000156 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000157 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000158 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000159 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140355814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000160 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000161 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000162 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000163 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000164 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000165 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140375814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000166 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000167 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000168 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140395814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000170 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000172 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000174 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140415814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000176 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000178 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140435814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000180 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000182 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000184 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140455814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000186 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000188 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140475814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000190 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000192 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000194 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140495814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000196 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000198 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140515814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140535814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140555814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140575814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140595814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140615814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140635814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140655814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140675814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140695814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140715814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140735814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140755814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000001ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000200 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000201 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000202 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000203 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000204 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000205 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140775814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000206 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000207 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000208 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000209 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140795814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000020f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000210 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000211 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000212 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000213 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000214 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000215 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140815814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000216 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000217 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000218 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000219 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140835814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000021f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000220 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000221 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000222 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000223 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000224 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000225 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140855814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000226 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000227 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000228 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000229 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140875814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000022f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000230 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000231 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000232 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000233 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000234 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000235 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140895814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000236 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000237 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000238 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000239 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140915814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000023f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000240 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000241 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000242 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000243 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000244 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000245 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140935814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000246 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000247 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000248 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000249 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140955814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000024f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000250 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000251 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000252 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000253 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000254 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000255 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140975814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000256 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000257 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000258 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000259 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140995814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000025f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000260 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000261 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000262 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000263 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000264 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000265 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141015814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000266 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000267 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000268 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141035814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000270 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000272 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000274 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141055814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000276 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000278 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141075814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000280 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000282 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000284 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141095814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000286 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000288 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141115814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000290 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000292 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000294 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141135814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000296 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000298 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141155814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141175814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141195814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141215814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141235814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141255814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141275814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141295814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141315814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141335814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141355814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141375814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141395814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000002ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000300 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000301 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000302 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000303 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000304 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000305 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141415814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000306 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000307 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000308 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000309 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141435814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000030f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000310 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000311 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000312 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000313 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000314 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000315 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141455814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000316 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000317 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000318 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000319 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141475814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000031f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000320 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000321 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000322 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000323 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000324 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000325 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141495814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000326 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000327 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000328 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000329 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141515814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000032f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000330 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000331 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000332 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000333 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000334 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000335 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141535814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000336 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000337 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000339 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141555814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000033f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000341 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000343 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000345 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141575814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000347 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000349 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141595814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000034f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000351 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000353 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000355 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141615814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000357 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000359 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141635814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000035f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000361 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000363 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000365 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141655814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000367 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000368 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141675814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000370 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000372 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000374 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141695814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000376 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000378 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141715814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000380 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000382 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000384 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141735814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000386 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000388 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141755814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000390 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000392 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000394 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141775814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000396 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000398 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141795814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141815814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141835814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141855814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141875814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141895814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141915814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141935814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141955814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141975814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141995814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142015814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000003ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 142040814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142093314.0 ps INFO: Activate  bank 0 row 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142115814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 142120814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142125814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000001 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000003 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000005 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142135814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000007 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000008 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000009 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142145814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000000f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000010 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000011 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000012 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000013 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000014 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000015 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142155814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000016 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000017 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000018 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000019 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000001f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000020 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000021 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000022 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000023 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000024 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000025 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142175814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000026 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000027 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000028 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000029 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142195814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000002f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000030 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000031 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000032 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000033 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000034 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000035 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142215814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000036 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000037 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000039 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142235814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000003f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000041 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000043 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000045 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142255814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000047 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000049 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142275814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000004f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000051 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000053 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000055 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142295814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000057 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000059 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142315814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000005f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000061 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000063 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000065 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142335814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000067 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000068 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142355814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000070 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000072 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000074 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142375814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000076 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000078 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142395814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000080 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000082 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000084 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142415814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000086 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000088 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142435814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000090 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000092 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000094 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142455814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000096 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000098 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142475814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142495814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142515814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142535814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142555814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142575814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142595814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142615814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142635814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142655814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142675814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142695814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142715814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000000ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000100 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000101 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000102 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000103 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000104 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000105 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142735814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000106 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000107 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000108 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000109 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142755814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000010f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000110 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000111 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000112 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000113 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000114 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000115 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142775814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000116 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000117 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000118 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000119 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142795814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000011f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000120 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000121 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000122 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000123 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000124 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000125 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142815814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000126 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000127 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000128 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000129 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142835814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000012f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000130 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000131 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000132 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000133 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000134 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000135 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142855814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000136 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000137 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000138 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000139 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142875814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000013f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000140 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000141 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000142 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000143 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000144 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000145 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142895814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000146 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000147 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000148 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000149 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142915814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000014f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000150 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000151 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000152 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000153 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000154 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000155 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142935814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000156 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000157 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000158 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000159 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142955814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000015f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000160 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000161 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000162 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000163 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000164 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000165 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142975814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000166 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000167 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000168 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142995814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000170 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000172 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000174 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143015814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000176 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000178 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143035814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000180 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000182 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000184 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143055814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000186 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000188 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143075814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000190 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000192 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000194 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143095814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000196 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000198 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143115814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143135814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001aa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ac data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143155814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ae data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b0 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b2 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b4 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143175814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b6 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b8 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ba data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001bc data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143195814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001be data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c0 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c2 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c4 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143215814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c6 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c8 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ca data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001cc data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ce data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143293314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143453314.0 ps INFO: Activate  bank 0 row 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143475814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143480814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143485814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143495814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001da data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001dc data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143505814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001de data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143515814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001e9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001eb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ed data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ef data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143535814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001f9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001fb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001fd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143555814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 000001ff data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000200 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000201 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000202 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000203 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000204 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000205 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143575814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000206 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000207 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000208 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000209 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143595814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000020f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000210 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000211 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000212 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000213 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000214 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000215 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143615814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000216 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000217 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000218 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000219 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143635814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000021f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000220 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000221 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000222 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000223 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000224 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000225 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143655814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000226 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000227 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000228 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000229 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143675814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000022f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000230 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000231 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000232 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000233 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000234 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000235 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143695814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000236 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000237 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000238 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000239 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143715814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000023f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000240 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000241 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000242 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000243 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000244 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000245 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143735814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000246 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000247 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000248 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 00000249 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db8 col = 0000024f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143788314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143873314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143895814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143900814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143905814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143915814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143935814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143955814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143975814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143995814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144015814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144035814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144055814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144075814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144095814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144115814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144135814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144155814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144175814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144195814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144215814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144235814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144255814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144275814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144295814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144315814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144335814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144355814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144375814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144395814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144415814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144435814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144455814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144475814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144495814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144515814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144535814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144555814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144575814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144595814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144615814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144635814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144655814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144675814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 144700814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144728314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144753314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144775814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 144780814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144785814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144795814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144805814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144815814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144835814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144855814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144875814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144895814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144915814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000049 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144935814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000051 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000053 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000055 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144955814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000057 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000059 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144975814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000061 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000063 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000065 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144995814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000067 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000068 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000069 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145015814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000070 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000071 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000072 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000073 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000074 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000075 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145035814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000076 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000077 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000078 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000079 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145055814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000080 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000081 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000082 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000083 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000084 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000085 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145075814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000086 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000087 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000088 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000089 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145095814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000090 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000091 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000092 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000093 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000094 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000095 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145115814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000096 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000097 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000098 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000099 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145135814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000009f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145155814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145175814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145195814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145215814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145235814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145255814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145275814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145295814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145315814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145335814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145355814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145375814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000100 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000102 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000104 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145395814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000106 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000108 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145415814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000110 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000112 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000114 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145435814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000116 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000118 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145455814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000120 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000122 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000124 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145475814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000126 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000128 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145495814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000130 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000132 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000134 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145515814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000136 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000138 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000139 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145535814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000013f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000140 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000141 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000142 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000143 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000144 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000145 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145555814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000146 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000147 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000148 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000149 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145575814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000014f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000150 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000151 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000152 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000153 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000154 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000155 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145595814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000156 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000157 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000158 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000159 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145615814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000015f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000160 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000161 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000162 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000163 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000164 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000165 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145635814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000166 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000167 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000168 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000169 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145655814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000016f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000170 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000171 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000172 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000173 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000174 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000175 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145675814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000176 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000177 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000178 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000179 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145695814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000017f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000180 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000181 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000182 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000183 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000184 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000185 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145715814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000186 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000187 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000188 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000189 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145735814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000018f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000190 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000191 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000192 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000193 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000194 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000195 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145755814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000196 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000197 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000198 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000199 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145775814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000019f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145795814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145815814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145835814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145855814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145875814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145895814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145915814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145935814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145955814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145975814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145995814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146015814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146035814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000208 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146055814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000210 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000212 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000214 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146075814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000216 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000218 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146095814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000220 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000222 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000224 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146115814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000226 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000228 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146135814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000230 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000232 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000234 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146155814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000236 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000238 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000239 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146175814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000023f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000240 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000241 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000242 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000243 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000244 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000245 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146195814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000246 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000247 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000248 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000249 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146215814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000024f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000250 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000251 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000252 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000253 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000254 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000255 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146235814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000256 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000257 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000258 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000259 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146255814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000025f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000260 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000261 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000262 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000263 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000264 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000265 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146275814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000266 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000267 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000268 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000269 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146295814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000026f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000270 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000271 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000272 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000273 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000274 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000275 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146315814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000276 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000277 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000278 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000279 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146335814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000027f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000280 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000281 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000282 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000283 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000284 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000285 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146355814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000286 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000287 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000288 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000289 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146375814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000028f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000290 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000291 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000292 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000293 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000294 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000295 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146395814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000296 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000297 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000298 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000299 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146415814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000029f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146435814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146455814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146475814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146495814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146515814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146535814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146555814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146575814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146595814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146615814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146635814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146655814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000300 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000302 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000304 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146675814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000306 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000308 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146695814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000310 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000312 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000314 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146715814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000316 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000318 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146735814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000320 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000322 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000324 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146755814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000326 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146775814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000330 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000332 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000334 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146795814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000336 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000339 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146815814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000033f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000341 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000343 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000345 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146835814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000347 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000349 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146855814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000034f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000351 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000353 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000355 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146875814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000357 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000359 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146895814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000035f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000361 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000363 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000365 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146915814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000367 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000368 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000369 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146935814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000036f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000370 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000371 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000372 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000373 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000374 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000375 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146955814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000376 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000377 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000378 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000379 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146975814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000037f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000380 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000381 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000382 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000383 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000384 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000385 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146995814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000386 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000387 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000388 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000389 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147015814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000038f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000390 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000391 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000392 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000393 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000394 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000395 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147035814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000396 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000397 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000399 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147055814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000039f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147075814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147095814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147115814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147135814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147155814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147175814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147195814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147215814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147235814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147255814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147275814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 147300814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147328314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147353314.0 ps INFO: Activate  bank 0 row 1b6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147375814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 147380814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147385814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000000 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000002 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000004 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147395814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000006 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000008 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147405814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000010 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000012 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000014 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147415814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000016 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000018 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000020 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000022 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000024 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147435814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000026 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000028 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147455814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000030 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000032 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000034 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147475814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000036 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000039 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147495814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000003f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000041 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000043 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000045 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147515814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000047 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000049 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147535814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000004f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000051 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000053 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000055 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147555814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000057 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000059 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147575814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000005f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000061 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000063 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000065 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147595814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000067 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000068 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000069 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147615814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000006f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000070 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000071 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000072 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000073 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000074 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000075 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147635814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000076 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000077 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000078 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 00000079 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6f col = 0000007f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 147660814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147688314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147743314.0 ps INFO: Activate  bank 0 row 1b6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147765814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147775814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147785814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147789564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147790814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147792064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147793314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147794564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147795814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147797064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147798314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147805814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147825814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147845814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147865814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147885814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147905814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147925814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147945814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147965814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147985814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148005814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148025814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148045814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148065814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148085814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148105814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148125814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148145814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148165814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148185814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148205814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148225814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148245814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148265814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148285814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148305814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148325814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148339564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148340814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148342064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148343314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148344564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148345814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148345814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148347064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148348314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148359564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148360814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148362064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148363314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148364564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148365814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148365814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148367064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148368314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148385814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148405814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148425814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148439564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148440814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148442064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148443314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148444564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148445814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148445814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148447064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148448314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148459564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148460814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148462064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148463314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148464564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148465814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148465814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148467064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148468314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148479564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148480814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148482064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148483314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148484564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148485814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148485814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148487064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148488314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148499564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148500814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148502064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148503314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148504564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148505814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148505814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148507064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148508314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148519564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148520814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148522064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148523314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148524564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148525814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148525814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148527064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148528314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148545814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148588314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148613314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148649564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148650814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148652064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148653314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148654564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148655814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148655814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148657064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148658314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148659564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148660814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148662064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148663314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148664564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148665814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148665814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148667064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148668314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148669564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148670814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148672064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148673314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148674564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148675814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148675814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148677064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148678314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148679564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148680814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148682064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148683314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148684564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148685814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148685814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148687064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148688314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148689564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148690814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148692064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148693314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148694564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148695814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148697064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148698314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148699564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148700814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148702064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148703314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148705814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000030 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000032 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000034 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148725814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000036 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148739564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148740814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148742064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148743314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148744564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148745814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148745814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148747064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148748314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148759564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148760814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148762064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148763314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148764564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148765814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148765814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148767064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148768314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000047 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000049 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148785814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000004f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000051 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000053 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000055 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148805814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000057 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000059 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148825814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000005f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000061 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000063 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000065 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148845814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000067 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000068 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000069 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148865814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000006f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000070 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000071 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000072 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000073 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000074 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000075 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148885814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000076 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000077 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000078 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000079 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148905814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000007f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000080 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000081 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000082 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000083 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000084 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000085 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148925814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000086 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000087 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000088 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000089 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148945814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000008f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000090 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000091 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000092 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000093 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000094 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000095 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148965814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000096 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000097 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000098 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000099 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148985814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000009f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149005814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149025814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149045814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149065814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149085814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149105814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149125814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149145814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149165814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149185814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149205814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149225814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000100 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000102 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000104 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149245814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000106 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000108 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149265814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000110 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000112 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000114 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149285814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000116 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000118 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149305814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000120 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000122 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000124 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149325814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000126 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149339564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000128 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149340814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149342064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149343314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149344564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149345814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149345814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149347064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149348314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149359564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000130 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149360814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149362064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000132 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149363314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149364564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000134 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149365814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149365814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149367064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000136 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149368314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000138 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000139 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149385814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000013f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000140 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000141 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000142 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000143 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000144 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000145 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149405814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000146 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000147 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000148 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000149 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149425814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000014f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149439564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000150 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149440814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000151 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149442064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000152 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149443314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000153 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149444564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000154 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149445814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000155 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149445814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149447064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000156 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149448314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000157 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149459564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000158 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149460814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000159 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149462064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149463314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149464564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149465814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149465814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149467064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149468314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000015f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149479564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000160 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149480814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000161 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149482064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000162 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149483314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000163 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149484564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000164 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149485814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000165 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149485814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149487064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000166 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149488314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000167 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149499564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000168 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149500814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000169 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149502064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149503314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149504564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149505814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149505814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149507064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149508314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000016f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149519564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000170 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149520814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000171 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149522064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000172 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149523314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000173 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149524564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000174 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149525814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000175 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149525814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149527064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000176 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149528314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000177 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000178 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000179 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149545814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000017f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000180 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000181 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000182 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000183 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000184 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000185 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149565814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000186 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000187 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149579564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000188 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149580814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000189 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149582064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149583314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149584564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149585814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149585814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149587064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149588314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000018f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000190 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000191 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000192 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000193 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000194 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000195 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149605814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000196 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000197 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149619564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000198 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149620814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000199 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149622064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149623314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149624564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149625814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149625814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149627064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149628314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000019f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149635814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149639564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149640814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149642064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149643314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149644564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149645814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149645814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149647064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149648314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149649564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149650814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149652064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149653314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149654564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149655814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149657064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149658314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149659564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149660814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149662064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149663314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149664564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149665814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149665814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149667064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149668314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149679564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149680814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149682064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149683314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149684564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149685814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149685814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149687064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149688314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149699564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149700814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149702064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149703314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149705814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149725814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149739564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149740814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149742064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149743314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149744564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149745814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149745814.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149747064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149748314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149759564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149760814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149762064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149763314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149764564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149765814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149765814.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149767064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149768314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149785814.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149805814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149825814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149845814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149865814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149885814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149905814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000208 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149925814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000210 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000212 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000214 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149945814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000216 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000218 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149965814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000220 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000222 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000224 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149985814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000226 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000228 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150005814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000230 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000232 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000234 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150025814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000236 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000238 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000239 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150045814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000023f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000240 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000241 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000242 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000243 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000244 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000245 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150065814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000246 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000247 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000248 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000249 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150085814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000024f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000250 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000251 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000252 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000253 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000254 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000255 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150105814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000256 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000257 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000258 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000259 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150125814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000025f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000260 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000261 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000262 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000263 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000264 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000265 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150145814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000266 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000267 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000268 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000269 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150165814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000026f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000270 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000271 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000272 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000273 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000274 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000275 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150185814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000276 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000277 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000278 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000279 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150205814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000027f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000280 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000281 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000282 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000283 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000284 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000285 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150225814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000286 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000287 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000288 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000289 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150245814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000028f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000290 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000291 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000292 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000293 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000294 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000295 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150265814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000296 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000297 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000298 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000299 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150285814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000029f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150305814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150325814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150339564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150340814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150342064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150343314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150344564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150345814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150345814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150347064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150348314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150359564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150360814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150362064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150363314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150364564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150365814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150365814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150367064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150368314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150385814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150405814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150425814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150439564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150440814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150442064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150443314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150444564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150445814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150445814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150447064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150448314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150459564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150460814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150462064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150463314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150464564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150465814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150465814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150467064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150468314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150479564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150480814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150482064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150483314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150484564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150485814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150485814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150487064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150488314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150499564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150500814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150502064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150503314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150504564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150505814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150505814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150507064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150508314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150519564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150520814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150522064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150523314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150524564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150525814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150525814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150527064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150528314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000300 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000302 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000304 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150545814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000306 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000308 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150565814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150579564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000310 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150580814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150582064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000312 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150583314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150584564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000314 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150585814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150585814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150587064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000316 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150588314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000318 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150605814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150619564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000320 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150620814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150622064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000322 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150623314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150624564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000324 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150625814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150627064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000326 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150628314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150648314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150673314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150833314.0 ps INFO: Activate  bank 0 row 1b6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150855814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150865814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150869564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150870814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150872064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150873314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150874564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150875814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150875814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150877064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150878314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150885814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150889564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000328 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150890814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150892064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150893314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150894564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150895814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150895814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150897064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150898314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000330 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000332 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000334 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150905814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000336 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150909564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000338 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150910814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000339 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150912064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150913314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150914564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150915814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150917064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150918314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000033f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000340 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000341 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000342 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000343 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000344 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000345 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150925814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000346 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000347 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000349 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150945814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000034f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000350 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000351 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000352 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000353 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000354 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000355 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150965814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000356 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000357 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000358 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000359 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150985814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000035f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000360 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000361 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000362 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000363 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000364 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000365 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151005814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000366 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000367 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000368 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000369 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151025814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000036f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000370 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000371 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000372 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000373 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000374 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000375 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151045814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000376 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000377 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000378 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000379 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151065814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000037f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000380 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000381 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000382 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000383 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000384 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000385 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151085814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000386 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000387 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000388 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000389 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151105814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000038f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000390 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000391 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000392 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000393 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000394 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000395 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151125814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000396 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000397 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000399 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151145814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000039f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a1 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a3 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a5 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151165814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a7 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003a9 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ab data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ad data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151185814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003af data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b1 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b3 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b5 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151205814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b7 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b8 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ba data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003bc data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151225814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003be data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c0 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c2 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c4 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151245814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c6 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c8 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ca data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003cc data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151265814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ce data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d0 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d2 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d4 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151285814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d6 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d8 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003da data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003dc data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151305814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003de data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e0 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e2 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e4 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151325814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e6 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151339564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e8 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151340814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151342064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ea data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151343314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151344564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ec data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151345814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151345814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151347064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ee data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151348314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151359564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f0 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151360814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151362064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f2 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151363314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151364564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f4 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151365814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151365814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151367064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f6 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151368314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f8 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003fa data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003fc data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003fe data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151408314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151433314.0 ps INFO: Activate  bank 0 row 1b6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151455814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151465814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151469564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000000 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151470814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151472064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000002 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151473314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151474564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000004 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151475814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151475814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151477064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000006 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151478314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151479564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000008 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151480814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151482064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151483314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151484564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151485814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151485814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151487064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151488314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151489564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000010 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151490814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151492064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000012 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151493314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151494564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000014 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151495814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151495814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151497064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000016 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151498314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151499564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000018 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151500814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151502064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151503314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151504564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151505814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151505814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151507064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151508314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151509564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000020 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151510814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151512064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000022 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151513314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151514564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000024 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151515814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151517064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000026 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151518314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151519564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000028 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151520814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151522064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151523314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151524564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151525814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151525814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151527064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151528314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151539564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000030 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151540814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151542064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000032 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151543314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151544564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000034 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151545814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151545814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151547064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000036 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151548314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151559564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000038 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151560814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000039 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151562064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151563314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151564564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151565814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151565814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151567064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151568314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000003f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151579564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000040 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151580814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000041 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151582064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000042 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151583314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000043 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151584564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000044 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151585814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000045 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151585814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151587064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000046 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151588314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000047 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000048 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000049 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004b data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004d data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151605814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000004f data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151619564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000050 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151620814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000051 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151622064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000052 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151623314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000053 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151624564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000054 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151625814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000055 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151625814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151627064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000056 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151628314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000057 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151639564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000058 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151640814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000059 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151642064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151643314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005b data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151644564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151645814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005d data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151645814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151647064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151648314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000005f data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151659564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000060 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151660814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000061 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151662064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000062 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151663314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000063 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151664564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000064 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151665814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000065 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151665814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151667064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000066 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151668314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000067 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151679564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000068 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151680814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000069 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151682064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151683314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006b data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151684564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151685814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006d data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151685814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151687064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151688314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000006f data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151699564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000070 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151700814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000071 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151702064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000072 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151703314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000073 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000074 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000075 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151705814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000076 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000077 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000078 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 00000079 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007b data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007d data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6f col = 0000007f data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151748314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152053314.0 ps INFO: Activate  bank 0 row 16db
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152075814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 152080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152085814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152095814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152115814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152135814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152155814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152175814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152195814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152215814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152235814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152255814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152275814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152295814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152315814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152335814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152355814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152375814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152395814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152415814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152435814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152455814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152475814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152495814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152515814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152535814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152555814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152575814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152595814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152615814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152635814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152655814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152675814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152695814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152715814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152735814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152755814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152775814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152795814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152815814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152835814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152855814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152875814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152895814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152915814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152935814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152955814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152975814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152995814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153015814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153035814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153055814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153075814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b1 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b3 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b5 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153095814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b7 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b9 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bb data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bd data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153115814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002be data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bf data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c1 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c3 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c5 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153135814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c7 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c9 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ca data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cb data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cd data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153155814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ce data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002cf data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d1 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d3 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d5 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153175814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d7 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002d9 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002da data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002db data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002dc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002dd data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153195814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002de data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002df data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e1 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e3 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e5 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153215814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e7 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002e9 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002eb data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ed data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153235814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ef data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f1 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f3 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f5 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153255814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f7 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002f9 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fb data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fd data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153275814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ff data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000300 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000301 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000302 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000303 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000304 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000305 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153295814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000306 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000307 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000308 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000309 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153315814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000030f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000310 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000311 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000312 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000313 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000314 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000315 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153335814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000316 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000317 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000318 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153355814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000320 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000322 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000324 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153375814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000326 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000328 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153395814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000330 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000332 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000334 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153415814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000336 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000338 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153435814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000340 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000342 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000344 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153455814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000346 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000348 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153475814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000350 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000352 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000354 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153495814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000356 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000358 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153515814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000360 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000362 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000364 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153535814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000366 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000368 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153555814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000370 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000372 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000374 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153575814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000376 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000378 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153595814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000380 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000382 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000384 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153615814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000386 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000388 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153635814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000390 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000392 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000394 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153655814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000396 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000398 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000399 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153675814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000039f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153695814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003a9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003aa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ab data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ac data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ad data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153715814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ae data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003af data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b1 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b3 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b5 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153735814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b7 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003b9 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ba data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bb data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bd data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153755814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003be data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003bf data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c1 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c3 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c5 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153775814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c7 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003c9 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ca data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cb data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cd data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153795814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ce data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003cf data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d1 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d3 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d5 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153815814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d7 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003d9 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003da data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003db data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003dc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003dd data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153835814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003de data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003df data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e1 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e3 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e5 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153855814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e7 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003e9 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003eb data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ed data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153875814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ef data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f1 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f3 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f5 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153895814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f7 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003f9 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fb data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fd data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000003ff data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153920814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153948314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153973314.0 ps INFO: Activate  bank 0 row 16dc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153995814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154000814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154005814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000001 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000003 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000005 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154015814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000007 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000008 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000009 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154025814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000000f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000010 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000011 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000012 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000013 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000014 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000015 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154035814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000016 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000017 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000018 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000020 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000022 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000024 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154055814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000026 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000028 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154075814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000030 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000032 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000034 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154095814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000036 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000038 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154115814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000040 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000042 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000044 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154135814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000046 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000048 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154155814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000050 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000052 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000054 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154175814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000056 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000058 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154195814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000060 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000062 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000064 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154215814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000066 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000068 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154235814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000070 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000072 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000074 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154255814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000076 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000078 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154275814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000080 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000082 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000084 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154295814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000086 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000088 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008a data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008c data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154315814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008e data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000090 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000092 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000094 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154335814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000096 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000098 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 00000099 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009b data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009d data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16dc col = 0000009f data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154360814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154388314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154473314.0 ps INFO: Activate  bank 0 row 0db6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154495814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154500814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154505814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154515814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154535814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154555814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154575814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154595814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154615814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154635814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154655814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154675814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154695814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154715814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154735814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154755814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154775814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154795814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154815814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154835814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154855814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154875814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154895814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154915814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154935814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154955814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154975814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154995814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155015814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155035814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155055814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155075814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155095814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155115814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155135814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155155814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155175814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155195814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155215814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155235814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155255814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155275814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155295814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155315814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155335814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155355814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155375814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155395814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155415814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155435814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155455814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155475814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155495814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155515814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155535814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155555814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155575814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155595814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 155620814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155648314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155673314.0 ps INFO: Activate  bank 0 row 0db7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155695814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 155700814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155705814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155715814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155725814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155735814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155755814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155775814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 4000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155795814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 8000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155815814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155835814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155855814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155875814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155895814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155915814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155935814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155955814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155975814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155995814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156015814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156035814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156055814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 1000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0000
TEST PASSED
$finish called at time : 156067500 ps : File "d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/sim_tb_top.v" Line 585
